# reading /home/dansv693/TDTS01/hls/rtl/rtl.mpf
# Load canceled
vsim work.workbench(sort_test)
# vsim work.workbench(sort_test) 
# //  ModelSim SE/EE 5.4d Sep 15 2000 SunOS 5.10
# //
# //  Copyright (c) Mentor Graphics Corporation, 1982-2000, All Rights Reserved.
# //                       UNPUBLISHED, LICENSED SOFTWARE.
# //            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# //  Copyright (c) Model Technology Incorporated 1990-2000, All Rights Reserved.
# //
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# ERROR: Recompile work.workbench(sort_test) because work.r_sort_pkg changed.
# Error loading design
#  
# Building Library work  
#  
do /home/dansv693/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# ERROR: cannot open /home/dansv693/TDTS01/hls/rtl/primitives.vhd
# ERROR: /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
# Error in macro /home/dansv693/TDTS01/hls/rtl/build_work_1.do line 2
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {$MODELSIM_PROJECT/primitives.vhd}"
#  
# Building Library work  
#  
do /home/dansv693/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Compiling entity ram
# -- Compiling entity demux_bit
# -- Compiling entity demux_vector
# -- Compiling entity mux_bit
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
# -- Loading entity demux_bit
# -- Loading entity fsm
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture states of fsm
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity r_sort
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): Types do not match for port a
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): A use of this default binding for this component instantiation will result in an elaboration error.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): Types do not match for port clk
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): A use of this default binding for this component instantiation will result in an elaboration error.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): Types do not match for port rst
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): A use of this default binding for this component instantiation will result in an elaboration error.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): Types do not match for port dr
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): A use of this default binding for this component instantiation will result in an elaboration error.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): Types do not match for port s
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(49): A use of this default binding for this component instantiation will result in an elaboration error.
# -- Loading entity clock_gen
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/clock_gen.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_bit
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/rtl_prim.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Compiling entity ram
# -- Compiling entity demux_bit
# -- Compiling entity demux_vector
# -- Compiling entity mux_bit
vcom -reportprogress 30 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
# -- Loading entity demux_bit
# -- Loading entity fsm
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/fsm.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture states of fsm
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/r_sort_structural.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
# -- Loading entity demux_bit
# -- Loading entity fsm
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(13): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(14): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(15): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(27): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(33): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(35): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(35): type error in enumeration literal: '0'.  Expected type (None)
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(36): Unknown identifier: std_logic
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(36): type error in enumeration literal: '0'.  Expected type (None)
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(41): type error in enumeration literal: '1'.  Expected type (None)
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(42): type error in enumeration literal: '0'.  Expected type (None)
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(53): Type error in variable clk. Needed type (None).
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(54): Type error in variable rst. Needed type (None).
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(55): Type error in variable data_ready. Needed type (None).
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity r_sort
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(56): Types do not match for port clk
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(56): A use of this default binding for this component instantiation will result in an elaboration error.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(56): Types do not match for port rst
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(56): A use of this default binding for this component instantiation will result in an elaboration error.
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(56): Types do not match for port dr
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(56): A use of this default binding for this component instantiation will result in an elaboration error.
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(60): Type error in variable clk. Needed type (None).
# -- Loading entity clock_gen
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(60): Types do not match for port clk_out
# WARNING[1]: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(60): A use of this default binding for this component instantiation will result in an elaboration error.
# ERROR: /home/dansv693/TDTS01/hls/rtl/workbench.vhd(64): VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/dansv693/TDTS01/hls/rtl/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity r_sort
# -- Loading entity clock_gen
