@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "00" on instance edgeDetector[1:0].
@N: FX493 |Applying initial value "0" on instance clockEnable.
@N: FX493 |Applying initial value "01001" on instance txBitCounter[4:0].
@N: FX493 |Applying initial value "110110001" on instance txCounter[8:0].
@N: FX493 |Applying initial value "110110001" on instance rxCounter[8:0].
@N: MO225 :"c:\users\user\desktop\uct-fpga-course-2022\practicals\03 - uart\impl1\reveal_workspace\tmpreveal\top_rvl.v":306:4:306:9|There are no possible illegal states for state machine txState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.
@N: FX1184 |Applying syn_allowed_resources blockrams=9 on top level netlist top 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
