WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000002 cycles: 251228 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000002 cycles: 251228 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 2286603 cumulative IPC: 0.4373 (Simulation time: 00 hr 00 min 22 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 2286603 cumulative IPC: 0.4373 (Simulation time: 00 hr 00 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4373 instructions: 1000000 cycles: 2286603
CPU 0 Branch Prediction Accuracy: 92.96% MPKI: 16.85 Average ROB Occupancy at Mispredict: 45.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.053
BRANCH_INDIRECT: 0.278
BRANCH_CONDITIONAL: 15.7
BRANCH_DIRECT_CALL: 0.142
BRANCH_INDIRECT_CALL: 0.383
BRANCH_RETURN: 0.25

LLC TOTAL        ACCESS:      22419 HIT:       8314 MISS:      14105
LLC LOAD         ACCESS:      12425 HIT:       1626 MISS:      10799
LLC RFO          ACCESS:       1879 HIT:        280 MISS:       1599
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5955 HIT:       5950 MISS:          5
LLC TRANSLATION  ACCESS:       2160 HIT:        458 MISS:       1702
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 250.1 cycles
cpu0_DTLB TOTAL        ACCESS:     310830 HIT:     286556 MISS:      24274
cpu0_DTLB LOAD         ACCESS:     310830 HIT:     286556 MISS:      24274
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 47.9 cycles
cpu0_ITLB TOTAL        ACCESS:      42753 HIT:      42360 MISS:        393
cpu0_ITLB LOAD         ACCESS:      42753 HIT:      42360 MISS:        393
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.97 cycles
cpu0_L1D TOTAL        ACCESS:     377423 HIT:     334610 MISS:      42813
cpu0_L1D LOAD         ACCESS:     210340 HIT:     182725 MISS:      27615
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     163967 HIT:     151650 MISS:      12317
cpu0_L1D TRANSLATION  ACCESS:       3116 HIT:        235 MISS:       2881
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.14 cycles
cpu0_L1I TOTAL        ACCESS:      46149 HIT:      45686 MISS:        463
cpu0_L1I LOAD         ACCESS:      46149 HIT:      45686 MISS:        463
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 123.8 cycles
cpu0_L2C TOTAL        ACCESS:      32685 HIT:      16180 MISS:      16505
cpu0_L2C LOAD         ACCESS:      18048 HIT:       5624 MISS:      12424
cpu0_L2C RFO          ACCESS:       2692 HIT:        813 MISS:       1879
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       9077 HIT:       9035 MISS:         42
cpu0_L2C TRANSLATION  ACCESS:       2868 HIT:        708 MISS:       2160
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 234.6 cycles
cpu0_STLB TOTAL        ACCESS:      18255 HIT:      15330 MISS:       2925
cpu0_STLB LOAD         ACCESS:      18255 HIT:      15330 MISS:       2925
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 366.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2899
  ROW_BUFFER_MISS:      11201
 AVG DBUS CONGESTED CYCLE: 3.863
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        592
  FULL:       1692
