{
  "metadata": {
    "timestamp": "2025-02-22T12:17:05Z"
  },
  "data": [
    {
      "cve": {
        "id": "CVE-2020-0574",
        "description": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.",
        "metadata": {
          "published_date": "2020-03-12T21:15:14.373",
          "last_modified_date": "2024-11-21T04:53:47.337",
          "confidence_level": "low",
          "severity": "medium"
        },
        "impact": {
          "cisa_kev": false,
          "reported_exploited": false,
          "exploit_maturity": "none",
          "automatable": false
        },
        "counts": {
          "public_exploit_count": 0
        },
        "epss": {
          "score": 0.00044,
          "percentile": 0.15151
        },
        "metrics": [
          {
            "source": "nvd@nist.gov",
            "type": "Primary",
            "cvss_version": "2.0",
            "vector_string": "AV:L/AC:L/Au:N/C:P/I:P/A:N",
            "attack_vector": "LOCAL",
            "base_score": 3.59999990463257
          },
          {
            "source": "nvd@nist.gov",
            "type": "Primary",
            "cvss_version": "3.1",
            "vector_string": "CVSS:3.1/AV:P/AC:L/PR:L/UI:N/S:U/C:H/I:H/A:N",
            "attack_vector": "PHYSICAL",
            "base_score": 5.90000009536743
          }
        ],
        "timeline": {
          "references": [],
          "repositories": []
        }
      }
    }
  ]
}