Analysis & Synthesis report for toolflow
Sat Nov  1 18:43:31 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |RISCV_Processor
 13. Parameter Settings for User Entity Instance: mem:IMem
 14. Parameter Settings for User Entity Instance: mem:DMem
 15. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:1:normal_reg:dffg_32I
 16. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:2:sp_reg:dffg_32I
 17. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:3:normal_reg:dffg_32I
 18. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I
 19. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I
 20. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I
 21. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I
 22. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I
 23. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I
 24. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I
 25. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I
 26. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:12:normal_reg:dffg_32I
 27. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:13:normal_reg:dffg_32I
 28. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:14:normal_reg:dffg_32I
 29. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:15:normal_reg:dffg_32I
 30. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I
 31. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I
 32. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:18:normal_reg:dffg_32I
 33. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I
 34. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I
 35. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I
 36. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:22:normal_reg:dffg_32I
 37. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I
 38. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I
 39. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I
 40. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:26:normal_reg:dffg_32I
 41. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:27:normal_reg:dffg_32I
 42. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I
 43. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I
 44. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:30:normal_reg:dffg_32I
 45. Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:31:normal_reg:dffg_32I
 46. Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg
 47. Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power
 48. Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset
 49. Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|mux2t1_N:mux_jump
 50. Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg
 51. Parameter Settings for User Entity Instance: butter_extender_Nt32:Sign_Extend
 52. Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder
 53. Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B
 54. Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT
 55. Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER
 56. Parameter Settings for User Entity Instance: ALU_Total:ALU|mux_16t1:big_mux
 57. Parameter Settings for User Entity Instance: mux2t1_N:ALU_Src_Mux
 58. Parameter Settings for User Entity Instance: mux2t1_N:AndLink_Mux
 59. Parameter Settings for User Entity Instance: mux2t1_N:MemtoReg_Mux
 60. Parameter Settings for User Entity Instance: mux2t1_N:AuiPC_Mux
 61. Port Connectivity Checks: "ALU_Total:ALU|mux_16t1:big_mux"
 62. Port Connectivity Checks: "ALU_Total:ALU"
 63. Port Connectivity Checks: "fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset"
 64. Port Connectivity Checks: "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power"
 65. Port Connectivity Checks: "fetch:Fetch_of_ultamite_power|PC:pc_reg"
 66. Port Connectivity Checks: "RV32_regFile:Register_File|mux_32t1:Mux_RS2"
 67. Port Connectivity Checks: "RV32_regFile:Register_File|mux_32t1:Mux_RS1"
 68. Port Connectivity Checks: "RV32_regFile:Register_File|dffg_N:\gen_regs:2:sp_reg:dffg_32I"
 69. Port Connectivity Checks: "RV32_regFile:Register_File|decoder_5t32:Rd_dec"
 70. Port Connectivity Checks: "control:mind_control"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov  1 18:43:30 2025           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; RISCV_Processor                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,577                                         ;
;     Total combinational functions  ; 48,145                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; RISCV_Processor    ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                       ; Library ;
+-----------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/ALU/ALU_Total.vhd                                            ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd                                            ;         ;
; ../../proj/src/ALU/AddSub_overflow.vhd                                      ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd                                      ;         ;
; ../../proj/src/ALU/Branch.vhd                                               ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd                                               ;         ;
; ../../proj/src/ALU/carry_adder_N_over.vhd                                   ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd                                   ;         ;
; ../../proj/src/ALU/mux_16t1.vhd                                             ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd                                             ;         ;
; ../../proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd                 ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd                 ;         ;
; ../../proj/src/Lab2_components/Lab1/Adder/full_adder.vhd                    ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd                    ;         ;
; ../../proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd                          ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd                          ;         ;
; ../../proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd ;         ;
; ../../proj/src/Lab2_components/Lab1/andg2.vhd                               ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd                               ;         ;
; ../../proj/src/Lab2_components/Lab1/invg.vhd                                ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd                                ;         ;
; ../../proj/src/Lab2_components/Lab1/mux2t1_N.vhd                            ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd                            ;         ;
; ../../proj/src/Lab2_components/Lab1/org2.vhd                                ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd                                ;         ;
; ../../proj/src/Lab2_components/Lab1/xorg2.vhd                               ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd                               ;         ;
; ../../proj/src/Lab2_components/RegFile/RV32_regFile.vhd                     ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd                     ;         ;
; ../../proj/src/Lab2_components/RegFile/decoder_5t32.vhd                     ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd                     ;         ;
; ../../proj/src/Lab2_components/RegFile/dffg_N.vhd                           ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd                           ;         ;
; ../../proj/src/Lab2_components/RegFile/mux_32t1.vhd                         ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd                         ;         ;
; ../../proj/src/RISCV_types.vhd                                              ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd                                              ;         ;
; ../../proj/src/TopLevel/RISCV_Processor.vhd                                 ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd                                 ;         ;
; ../../proj/src/TopLevel/mem.vhd                                             ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd                                             ;         ;
; ../../proj/src/barrel_shifter/barrel_shifter.vhd                            ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd                            ;         ;
; ../../proj/src/control/control.vhd                                          ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd                                          ;         ;
; ../../proj/src/extender/butter_extender_Nt32.vhd                            ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd                            ;         ;
; ../../proj/src/fetch/Left_Shifter.vhd                                       ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd                                       ;         ;
; ../../proj/src/fetch/PC.vhd                                                 ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd                                                 ;         ;
; ../../proj/src/fetch/dffg_N_reset.vhd                                       ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd                                       ;         ;
; ../../proj/src/fetch/fetch.vhd                                              ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd                                              ;         ;
; ../../proj/src/loadHandler/load_handler.vhd                                 ; yes             ; User VHDL File  ; /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd                                 ;         ;
+-----------------------------------------------------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,577    ;
;                                             ;            ;
; Total combinational functions               ; 48145      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 46700      ;
;     -- 3 input functions                    ; 628        ;
;     -- <=2 input functions                  ; 817        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48145      ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 391149     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name          ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |RISCV_Processor                                            ; 48145 (13)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |RISCV_Processor                                                                                                                                   ; RISCV_Processor      ; work         ;
;    |ALU_Total:ALU|                                          ; 464 (30)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU                                                                                                                     ; ALU_Total            ; work         ;
;       |AddSub_overflow:adder|                               ; 65 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder                                                                                               ; AddSub_overflow      ; work         ;
;          |carry_adder_N_over:ADDER|                         ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER                                                                      ; carry_adder_N_over   ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:0:full_adderI|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI                         ; full_adder           ; work         ;
;                |andg2:and_gate1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate1         ; andg2                ; work         ;
;                |andg2:and_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate2         ; andg2                ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:10:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:11:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:12:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:13:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:14:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:15:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:16:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:17:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:18:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:19:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:1:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:20:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:21:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:22:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:23:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:24:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:25:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:26:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:27:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:28:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:29:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:2:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:30:full_adderI| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI                        ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|org2:or_gate1          ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate2        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:31:full_adderI| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI                        ; full_adder           ; work         ;
;                |xorg2:xor_gate1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate1        ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:3:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:4:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:5:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:6:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:7:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:8:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;             |full_adder:\G_NBit_Carry_Adder:9:full_adderI|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI                         ; full_adder           ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|org2:or_gate1           ; org2                 ; work         ;
;                |xorg2:xor_gate2|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate2         ; xorg2                ; work         ;
;          |mux2t1_N:B_SELECT|                                ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT                                                                             ; mux2t1_N             ; work         ;
;             |mux2t1:\G_NBit_MUX:1:MUXI|                     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI                                                   ; mux2t1               ; work         ;
;                |org2:or_gate1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1                                     ; org2                 ; work         ;
;       |Branch:branch_time|                                  ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|Branch:branch_time                                                                                                  ; Branch               ; work         ;
;       |barrel_shifter:shifty_time|                          ; 207 (41)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time                                                                                          ; barrel_shifter       ; work         ;
;          |mux2t1:\gen_stage1_mux:10:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:11:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:12:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:13:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:14:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:16:mux1|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:17:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:18:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:19:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:20:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:21:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:22:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:23:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:24:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:25:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:26:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:27:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:28:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:29:mux1|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:2:mux1|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:30:mux1|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:3:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:4:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:5:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:6:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:7:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:8:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage1_mux:9:mux1|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:10:mux2|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:11:mux2|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:13:mux2|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:15:mux2|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:29:mux2|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:4:mux2|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:5:mux2|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:6:mux2|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:7:mux2|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:8:mux2|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage2_mux:9:mux2|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:10:mux3|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:11:mux3|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:12:mux3|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:13:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:14:mux3|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:15:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:16:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:17:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:18:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:19:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:20:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:21:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:22:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:23:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:24:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:25:mux3|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:26:mux3|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:27:mux3|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage3_mux:8:mux3|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage4_mux:1:mux4|                    ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage4_mux:20:mux4|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage4_mux:21:mux4|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage4_mux:22:mux4|                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage4_mux:23:mux4|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:0:mux5|                    ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:10:mux5|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:11:mux5|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:12:mux5|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:13:mux5|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:14:mux5|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:15:mux5|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5                                                           ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5|org2:or_gate1                                             ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:1:mux5|                    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:2:mux5|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:3:mux5|                    ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:4:mux5|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:5:mux5|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:6:mux5|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:7:mux5|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:8:mux5|                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;          |mux2t1:\gen_stage5_mux:9:mux5|                    ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5                                                            ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5|org2:or_gate1                                              ; org2                 ; work         ;
;       |mux_16t1:big_mux|                                    ; 142 (142)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|ALU_Total:ALU|mux_16t1:big_mux                                                                                                    ; mux_16t1             ; work         ;
;    |RV32_regFile:Register_File|                             ; 715 (70)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File                                                                                                        ; RV32_regFile         ; work         ;
;       |dffg_N:\gen_regs:10:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:11:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:12:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:12:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:13:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:13:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:14:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:14:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:15:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:15:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:16:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:17:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:18:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:18:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:19:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:1:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:1:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:20:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:21:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:22:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:22:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:23:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:24:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:25:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:26:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:26:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:27:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:27:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:28:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:29:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:2:sp_reg:dffg_32I|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:2:sp_reg:dffg_32I                                                                     ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:30:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:30:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:31:normal_reg:dffg_32I|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:31:normal_reg:dffg_32I                                                                ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:3:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:3:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:4:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:5:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:6:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:7:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:8:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |dffg_N:\gen_regs:9:normal_reg:dffg_32I|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I                                                                 ; dffg_N               ; work         ;
;       |mux_32t1:Mux_RS2|                                    ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|RV32_regFile:Register_File|mux_32t1:Mux_RS2                                                                                       ; mux_32t1             ; work         ;
;    |butter_extender_Nt32:Sign_Extend|                       ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|butter_extender_Nt32:Sign_Extend                                                                                                  ; butter_extender_Nt32 ; work         ;
;    |control:mind_control|                                   ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|control:mind_control                                                                                                              ; control              ; work         ;
;    |fetch:Fetch_of_ultamite_power|                          ; 135 (1)             ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power                                                                                                     ; fetch                ; work         ;
;       |PC:pc_reg|                                           ; 29 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|PC:pc_reg                                                                                           ; PC                   ; work         ;
;          |dffg_N_reset:pc_reg|                              ; 29 (29)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg                                                                       ; dffg_N_reset         ; work         ;
;       |carry_adder_N:pc_plus_offset|                        ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset                                                                        ; carry_adder_N        ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:10:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:11:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:12:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:13:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:14:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:15:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:16:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:17:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:18:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:19:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:1:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:20:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:21:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:22:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:23:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:24:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:25:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:26:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI                          ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:27:full_adderI|    ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:28:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:29:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI                          ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|org2:or_gate1            ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:2:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:30:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI                          ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:31:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI                          ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate2          ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:3:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:4:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:5:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:6:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:7:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:8:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:9:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI                           ; full_adder           ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|org2:or_gate1             ; org2                 ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate2           ; xorg2                ; work         ;
;       |carry_adder_N:plus4_of_ultamite_power|               ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power                                                               ; carry_adder_N        ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:10:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:10:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:11:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:11:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:12:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:12:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:13:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:13:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:14:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:14:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:15:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:15:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:16:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:16:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:17:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:17:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:18:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:18:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:19:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:19:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:20:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:20:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:21:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:21:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:22:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:22:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:23:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:23:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:24:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:24:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:25:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:25:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:26:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:26:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:27:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:27:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:28:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:28:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:29:full_adderI|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:29:full_adderI                 ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate2 ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:30:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:30:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:31:full_adderI|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:31:full_adderI                 ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate2 ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:3:full_adderI|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:3:full_adderI                  ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:4:full_adderI|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:4:full_adderI                  ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:5:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:5:full_adderI                  ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate2  ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:6:full_adderI|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:6:full_adderI                  ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:7:full_adderI|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:7:full_adderI                  ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:8:full_adderI|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:8:full_adderI                  ; full_adder           ; work         ;
;             |andg2:and_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate2  ; andg2                ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;          |full_adder:\G_NBit_Carry_Adder:9:full_adderI|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:9:full_adderI                  ; full_adder           ; work         ;
;             |xorg2:xor_gate2|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate2  ; xorg2                ; work         ;
;       |mux2t1_N:mux_PCReg|                                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg                                                                                  ; mux2t1_N             ; work         ;
;          |mux2t1:\G_NBit_MUX:0:MUXI|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI                                                        ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1                                          ; org2                 ; work         ;
;          |mux2t1:\G_NBit_MUX:1:MUXI|                        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI                                                        ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1                                          ; org2                 ; work         ;
;          |mux2t1:\G_NBit_MUX:22:MUXI|                       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI                                                       ; mux2t1               ; work         ;
;             |org2:or_gate1|                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1                                         ; org2                 ; work         ;
;    |load_handler:DMEM_fixer|                                ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|load_handler:DMEM_fixer                                                                                                           ; load_handler         ; work         ;
;    |mem:DMem|                                               ; 22883 (22883)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mem:DMem                                                                                                                          ; mem                  ; work         ;
;    |mem:IMem|                                               ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mem:IMem                                                                                                                          ; mem                  ; work         ;
;    |mux2t1_N:ALU_Src_Mux|                                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux                                                                                                              ; mux2t1_N             ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:0:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:10:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:11:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:12:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:13:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:14:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:15:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:16:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:17:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:18:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:19:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:1:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:20:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:21:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:22:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:23:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:24:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:25:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:26:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:27:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:28:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:29:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:2:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:30:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:31:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:3:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:4:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:5:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:6:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:7:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:8:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:9:MUXI                                                                                    ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:ALU_Src_Mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1                                                                      ; org2                 ; work         ;
;    |mux2t1_N:AuiPC_Mux|                                     ; 677 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux                                                                                                                ; mux2t1_N             ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:0:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:10:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:11:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:12:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:13:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:14:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:15:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:16:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:17:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:18:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:19:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                           ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:1:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:20:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:21:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:22:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:23:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:24:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:25:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:26:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:27:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:28:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:29:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:2:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:30:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:31:MUXI                                                                                     ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1                                                                       ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:3:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:4:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:5:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:6:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:7:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:8:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                           ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:9:MUXI                                                                                      ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1                                                                        ; org2                 ; work         ;
;    |mux2t1_N:MemtoReg_Mux|                                  ; 137 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux                                                                                                             ; mux2t1_N             ; work         ;
;       |mux2t1:\G_NBit_MUX:0:MUXI|                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:10:MUXI|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:11:MUXI|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:12:MUXI|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:13:MUXI|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:14:MUXI|                          ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:15:MUXI|                          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:16:MUXI|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:17:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:18:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:19:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:1:MUXI|                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:20:MUXI|                          ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:21:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:22:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:23:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:24:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:25:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:26:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:27:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:28:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:29:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:2:MUXI|                           ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:30:MUXI|                          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:31:MUXI|                          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI                                                                                  ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1                                                                    ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:3:MUXI|                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:4:MUXI|                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:5:MUXI|                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:6:MUXI|                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:7:MUXI|                           ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:8:MUXI|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
;       |mux2t1:\G_NBit_MUX:9:MUXI|                           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI                                                                                   ; mux2t1               ; work         ;
;          |org2:or_gate1|                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1                                                                     ; org2                 ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; control:mind_control|o_load[2]                     ; GND                 ; yes                    ;
; control:mind_control|o_load[0]                     ; GND                 ; yes                    ;
; control:mind_control|o_load[1]                     ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 992   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg|o_Q[22] ; 7       ;
; Total number of inverted registers = 1                              ;         ;
+---------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg|o_Q[0]                        ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |RISCV_Processor|fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg|o_Q[14]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RISCV_Processor|control:mind_control|o_ImmType[0]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5|org2:or_gate1|o_F ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISCV_Processor|butter_extender_Nt32:Sign_Extend|Mux29                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|butter_extender_Nt32:Sign_Extend|imm_out[26]                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|butter_extender_Nt32:Sign_Extend|Mux24                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5|org2:or_gate1|o_F  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISCV_Processor|control:mind_control|o_load[0]                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |RISCV_Processor|butter_extender_Nt32:Sign_Extend|imm_out[22]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5|org2:or_gate1|o_F  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |RISCV_Processor|RV32_regFile:Register_File|mux_32t1:Mux_RS2|Mux28                                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1|o_F                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RISCV_Processor|control:mind_control|o_BranchType[1]                                                      ;
; 14:1               ; 31 bits   ; 279 LEs       ; 124 LEs              ; 155 LEs                ; No         ; |RISCV_Processor|ALU_Total:ALU|mux_16t1:big_mux|Mux26                                                      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |RISCV_Processor|mux2t1_N:AuiPC_Mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1|o_F                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |RISCV_Processor|butter_extender_Nt32:Sign_Extend|imm_out[16]                                              ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1|o_F                        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 28 LEs               ; 21 LEs                 ; No         ; |RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1|o_F                         ;
; 56:1               ; 2 bits    ; 74 LEs        ; 60 LEs               ; 14 LEs                 ; No         ; |RISCV_Processor|control:mind_control|o_ALUControl[0]                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISCV_Processor ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:1:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:2:sp_reg:dffg_32I ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:3:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:12:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:13:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:14:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:15:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:18:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:22:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:26:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:27:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:30:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RV32_regFile:Register_File|dffg_N:\gen_regs:31:normal_reg:dffg_32I ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; n              ; 32                               ; Signed Integer                                       ;
; reset_value    ; 00000000010000000000000000000000 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|mux2t1_N:mux_jump ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch:Fetch_of_ultamite_power|mux2t1_N:mux_PCReg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butter_extender_Nt32:Sign_Extend ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Total:ALU|mux_16t1:big_mux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:ALU_Src_Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:AndLink_Mux ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:MemtoReg_Mux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:AuiPC_Mux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Total:ALU|mux_16t1:big_mux" ;
+------------+-------+----------+----------------------------+
; Port       ; Type  ; Severity ; Details                    ;
+------------+-------+----------+----------------------------+
; in8[31..1] ; Input ; Info     ; Stuck at GND               ;
; in9[31..1] ; Input ; Info     ; Stuck at GND               ;
; in12       ; Input ; Info     ; Stuck at GND               ;
; in13       ; Input ; Info     ; Stuck at GND               ;
; in14       ; Input ; Info     ; Stuck at GND               ;
; in15       ; Input ; Info     ; Stuck at GND               ;
+------------+-------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Total:ALU"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:Fetch_of_ultamite_power|carry_adder_N:pc_plus_offset"                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; b_i[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_i[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "fetch:Fetch_of_ultamite_power|PC:pc_reg" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; regwrite ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32_regFile:Register_File|mux_32t1:Mux_RS2" ;
+---------+-------+----------+--------------------------------------------+
; Port    ; Type  ; Severity ; Details                                    ;
+---------+-------+----------+--------------------------------------------+
; i_32[0] ; Input ; Info     ; Stuck at GND                               ;
+---------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32_regFile:Register_File|mux_32t1:Mux_RS1" ;
+---------+-------+----------+--------------------------------------------+
; Port    ; Type  ; Severity ; Details                                    ;
+---------+-------+----------+--------------------------------------------+
; i_32[0] ; Input ; Info     ; Stuck at GND                               ;
+---------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32_regFile:Register_File|dffg_N:\gen_regs:2:sp_reg:dffg_32I" ;
+-------+-------+----------+----------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                        ;
+-------+-------+----------+----------------------------------------------------------------+
; i_rst ; Input ; Info     ; Stuck at GND                                                   ;
+-------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32_regFile:Register_File|decoder_5t32:Rd_dec"                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_32[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:mind_control"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_resultsrc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_halt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 29                          ;
;     ENA               ; 65568                       ;
;     ENA CLR           ; 962                         ;
; cycloneiii_lcell_comb ; 48145                       ;
;     normal            ; 48145                       ;
;         2 data inputs ; 817                         ;
;         3 data inputs ; 628                         ;
;         4 data inputs ; 46700                       ;
;                       ;                             ;
; Max LUT depth         ; 57.00                       ;
; Average LUT depth     ; 37.41                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Nov  1 18:38:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd
    Info (12022): Found design unit 1: ALU_Total-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd Line: 16
    Info (12023): Found entity 1: ALU_Total File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd
    Info (12022): Found design unit 1: AddSub_overflow-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd Line: 19
    Info (12023): Found entity 1: AddSub_overflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd
    Info (12022): Found design unit 1: Branch-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd Line: 14
    Info (12023): Found entity 1: Branch File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd
    Info (12022): Found design unit 1: carry_adder_N_over-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd Line: 17
    Info (12023): Found entity 1: carry_adder_N_over File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd
    Info (12022): Found design unit 1: mux_16t1-Behavioral File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd Line: 30
    Info (12023): Found entity 1: mux_16t1 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd
    Info (12022): Found design unit 1: extender_Nt32-GenerateBased File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd Line: 17
    Info (12023): Found entity 1: extender_Nt32 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd
    Info (12022): Found design unit 1: add_sub_N-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd Line: 18
    Info (12023): Found entity 1: add_sub_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd
    Info (12022): Found design unit 1: Adder-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd Line: 39
    Info (12023): Found entity 1: Adder File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd
    Info (12022): Found design unit 1: carry_adder_N-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd Line: 16
    Info (12023): Found entity 1: carry_adder_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd Line: 17
    Info (12023): Found entity 1: full_adder File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd
    Info (12022): Found design unit 1: Multiplier-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd Line: 37
    Info (12023): Found entity 1: Multiplier File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd Line: 19
    Info (12023): Found entity 1: mux2t1 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd
    Info (12022): Found design unit 1: mux2t1_dataflow-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd Line: 17
    Info (12023): Found entity 1: mux2t1_dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd
    Info (12022): Found design unit 1: ones_comp_N-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd Line: 14
    Info (12023): Found entity 1: ones_comp_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd
    Info (12022): Found design unit 1: tb_ones_comp_N-mixed File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd Line: 15
    Info (12023): Found entity 1: tb_ones_comp_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd
    Info (12022): Found design unit 1: Reg-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd Line: 33
    Info (12023): Found entity 1: Reg File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd
    Info (12022): Found design unit 1: RegLd-behavior File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd Line: 34
    Info (12023): Found entity 1: RegLd File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd
    Info (12022): Found design unit 1: TPU_MV_Element-structure File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd Line: 38
    Info (12023): Found entity 1: TPU_MV_Element File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd
    Info (12022): Found design unit 1: tb_TPU_MV_Element-mixed File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd Line: 28
    Info (12023): Found entity 1: tb_TPU_MV_Element File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd
    Info (12022): Found design unit 1: tb_mux2t1_N-mixed File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd Line: 15
    Info (12023): Found entity 1: tb_mux2t1_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd
    Info (12022): Found design unit 1: RV32_regFile-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd Line: 19
    Info (12023): Found entity 1: RV32_regFile File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd
    Info (12022): Found design unit 1: decoder_5t32-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd Line: 9
    Info (12023): Found entity 1: decoder_5t32 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd
    Info (12022): Found design unit 1: dffg_N-behavioral File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd Line: 15
    Info (12023): Found entity 1: dffg_N File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd
    Info (12022): Found design unit 1: mux_32t1-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd Line: 14
    Info (12023): Found entity 1: mux_32t1 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd
    Info (12022): Found design unit 1: RISCV_types File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd Line: 15
    Info (12022): Found design unit 2: RISCV_types-body File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd
    Info (12022): Found design unit 1: RISCV_Processor-structure File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 35
    Info (12023): Found entity 1: RISCV_Processor File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd Line: 14
    Info (12023): Found entity 1: barrel_shifter File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd
    Info (12022): Found design unit 1: control-dataflow File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd Line: 30
    Info (12023): Found entity 1: control File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd
    Info (12022): Found design unit 1: butter_extender_Nt32-GenerateBased File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd Line: 17
    Info (12023): Found entity 1: butter_extender_Nt32 File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd
    Info (12022): Found design unit 1: Left_Shifter-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd Line: 12
    Info (12023): Found entity 1: Left_Shifter File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd
    Info (12022): Found design unit 1: PC-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd Line: 14
    Info (12023): Found entity 1: PC File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd
    Info (12022): Found design unit 1: dffg_N_reset-behavioral File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd Line: 18
    Info (12023): Found entity 1: dffg_N_reset File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd
    Info (12022): Found design unit 1: fetch-structural File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 19
    Info (12023): Found entity 1: fetch File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 4
Info (15248): File "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/mux2t1_N.vhd" is a duplicate of already analyzed file "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/mux2t1_N.vhd
Info (12021): Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd
    Info (12022): Found design unit 1: load_handler-behavioral File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd Line: 14
    Info (12023): Found entity 1: load_handler File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd Line: 5
Info (12127): Elaborating entity "RISCV_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 57
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(82): object "s_ResultSrc" assigned a value but never read File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 82
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 229
Info (12128): Elaborating entity "control" for hierarchy "control:mind_control" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 253
Info (10041): Inferred latch for "o_load[0]" at control.vhd(132) File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd Line: 132
Info (10041): Inferred latch for "o_load[1]" at control.vhd(132) File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd Line: 132
Info (10041): Inferred latch for "o_load[2]" at control.vhd(132) File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd Line: 132
Info (12128): Elaborating entity "RV32_regFile" for hierarchy "RV32_regFile:Register_File" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 280
Info (12128): Elaborating entity "decoder_5t32" for hierarchy "RV32_regFile:Register_File|decoder_5t32:Rd_dec" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd Line: 46
Info (12128): Elaborating entity "dffg_N" for hierarchy "RV32_regFile:Register_File|dffg_N:\gen_regs:1:normal_reg:dffg_32I" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd Line: 78
Info (12128): Elaborating entity "mux_32t1" for hierarchy "RV32_regFile:Register_File|mux_32t1:Mux_RS1" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd Line: 90
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:Fetch_of_ultamite_power" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 293
Warning (10036): Verilog HDL or VHDL warning at fetch.vhd(30): object "plus4_cOut_s" assigned a value but never read File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at fetch.vhd(31): object "PC_off_cOut_s" assigned a value but never read File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 31
Info (12128): Elaborating entity "PC" for hierarchy "fetch:Fetch_of_ultamite_power|PC:pc_reg" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 71
Info (12128): Elaborating entity "dffg_N_reset" for hierarchy "fetch:Fetch_of_ultamite_power|PC:pc_reg|dffg_N_reset:pc_reg" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd Line: 26
Info (12128): Elaborating entity "carry_adder_N" for hierarchy "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 81
Info (12128): Elaborating entity "full_adder" for hierarchy "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:0:full_adderI" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd Line: 35
Info (12128): Elaborating entity "xorg2" for hierarchy "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate1" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd Line: 41
Info (12128): Elaborating entity "andg2" for hierarchy "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate1" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd Line: 46
Info (12128): Elaborating entity "org2" for hierarchy "fetch:Fetch_of_ultamite_power|carry_adder_N:plus4_of_ultamite_power|full_adder:\G_NBit_Carry_Adder:0:full_adderI|org2:or_gate1" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd Line: 61
Info (12128): Elaborating entity "Left_Shifter" for hierarchy "fetch:Fetch_of_ultamite_power|Left_Shifter:shift_off" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 101
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "fetch:Fetch_of_ultamite_power|mux2t1_N:mux_jump" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd Line: 107
Info (12128): Elaborating entity "mux2t1" for hierarchy "fetch:Fetch_of_ultamite_power|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "fetch:Fetch_of_ultamite_power|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate1" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd Line: 42
Info (12128): Elaborating entity "butter_extender_Nt32" for hierarchy "butter_extender_Nt32:Sign_Extend" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 307
Info (12128): Elaborating entity "ALU_Total" for hierarchy "ALU_Total:ALU" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 316
Info (12128): Elaborating entity "AddSub_overflow" for hierarchy "ALU_Total:ALU|AddSub_overflow:adder" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd Line: 94
Info (12128): Elaborating entity "ones_comp_N" for hierarchy "ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd Line: 58
Info (12128): Elaborating entity "carry_adder_N_over" for hierarchy "ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd Line: 74
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "ALU_Total:ALU|barrel_shifter:shifty_time" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd Line: 105
Info (12128): Elaborating entity "Branch" for hierarchy "ALU_Total:ALU|Branch:branch_time" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd Line: 113
Info (12128): Elaborating entity "mux_16t1" for hierarchy "ALU_Total:ALU|mux_16t1:big_mux" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd Line: 126
Info (12128): Elaborating entity "load_handler" for hierarchy "load_handler:DMEM_fixer" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 329
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
Info (21057): Implemented 114740 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114641 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1150 megabytes
    Info: Processing ended: Sat Nov  1 18:43:31 2025
    Info: Elapsed time: 00:04:38
    Info: Total CPU time (on all processors): 00:04:34


