

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sun Nov  5 00:34:56 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.705 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  90697568|  90720416|  0.907 sec|  0.907 sec|  90697568|  90720416|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_OUT_ROW_COL_fu_770   |conv1_Pipeline_OUT_ROW_COL   |   520254|   520254|  5.203 ms|  5.203 ms|  520254|  520254|       no|
        |grp_export_output_buffer_c1_fu_790      |export_output_buffer_c1      |   133482|   133570|  1.335 ms|  1.336 ms|  133482|  133570|       no|
        |grp_conv1_Pipeline_OUT_ROW_COL9_fu_805  |conv1_Pipeline_OUT_ROW_COL9  |   520254|   520254|  5.203 ms|  5.203 ms|  520254|  520254|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW         |  90697567|  90720415|  5335151 ~ 5336495|          -|          -|    17|        no|
        | + BH              |     81320|     81320|               6775|          -|          -|    12|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.2          |      3315|      3315|                 13|          -|          -|   255|        no|
        |  ++ PAD           |        52|        52|                 13|          -|          -|     4|        no|
        |  ++ BH.4          |      3315|      3315|                 13|          -|          -|   255|        no|
        | + TILE_OUT        |   5253828|   5255172|  1313457 ~ 1313793|          -|          -|     4|        no|
        |  ++ LOAD_WEIGHTS  |      2976|      3056|          372 ~ 382|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        |  ++ LOAD_WEIGHTS  |      3000|      3080|          375 ~ 385|          -|          -|     8|        no|
        |   +++ K           |       370|       379|                 74|          -|          -|     5|        no|
        |    ++++ K.1       |        27|        27|                  3|          -|          -|     9|        no|
        |    ++++ K.2       |        28|        28|                  3|          -|          -|     9|        no|
        +-------------------+----------+----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2326|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   37|   20180|  33433|    -|
|Memory           |       72|    -|     192|    366|    0|
|Multiplexer      |        -|    -|       -|   2529|    -|
|Register         |        -|    -|    1756|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|   38|   22128|  38654|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|   10|      15|     54|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_770   |conv1_Pipeline_OUT_ROW_COL      |        0|   9|  8797|  14931|    0|
    |grp_conv1_Pipeline_OUT_ROW_COL9_fu_805  |conv1_Pipeline_OUT_ROW_COL9     |        0|   9|  8797|  14931|    0|
    |grp_export_output_buffer_c1_fu_790      |export_output_buffer_c1         |        0|   3|  1400|   2559|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U239     |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|    214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U240     |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|    214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U244      |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|    135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U245      |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|    135|    0|
    |mul_64s_8ns_64_1_1_U226                 |mul_64s_8ns_64_1_1              |        0|   4|     0|     46|    0|
    |mul_6ns_10ns_15_1_1_U233                |mul_6ns_10ns_15_1_1             |        0|   0|     0|     62|    0|
    |mul_9ns_11ns_19_1_1_U229                |mul_9ns_11ns_19_1_1             |        0|   1|     0|      5|    0|
    |mul_9ns_11ns_19_1_1_U232                |mul_9ns_11ns_19_1_1             |        0|   1|     0|      5|    0|
    |urem_9ns_8ns_9_13_seq_1_U227            |urem_9ns_8ns_9_13_seq_1         |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U228            |urem_9ns_8ns_9_13_seq_1         |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U230            |urem_9ns_8ns_9_13_seq_1         |        0|   0|   119|     49|    0|
    |urem_9ns_8ns_9_13_seq_1_U231            |urem_9ns_8ns_9_13_seq_1         |        0|   0|   119|     49|    0|
    +----------------------------------------+--------------------------------+---------+----+------+-------+-----+
    |Total                                   |                                |        0|  37| 20180|  33433|    0|
    +----------------------------------------+--------------------------------+---------+----+------+-------+-----+

    * DSP: 
    +-----------------------------------+------------------------------+----------------+
    |              Instance             |            Module            |   Expression   |
    +-----------------------------------+------------------------------+----------------+
    |am_addmul_4ns_6ns_9ns_16_4_1_U234  |am_addmul_4ns_6ns_9ns_16_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+------------------------------+----------------+

    * Memory: 
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |                            Memory                            |                                      Module                                      | BRAM_18K| FF | LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W      |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W      |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W      |        4|   0|    0|    0|   2024|   32|     1|        64768|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|    0|    0|  15360|   32|     1|       491520|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U      |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W      |       30|   0|    0|    0|  15360|   32|     1|       491520|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb  |        0|  64|  122|    0|    243|   32|     1|         7776|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb  |        0|  64|  122|    0|    243|   32|     1|         7776|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_U  |conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb  |        0|  64|  122|    0|    243|   32|     1|         7776|
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+
    |Total                                                         |                                                                                  |       72| 192|  366|    0|  37521|  256|     8|      1200672|
    +--------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_2_fu_1073_p2            |         +|   0|  0|  18|          11|          11|
    |add_ln100_3_fu_1369_p2            |         +|   0|  0|  18|          11|          11|
    |add_ln114_1_fu_1490_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln114_2_fu_1818_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln114_3_fu_1478_p2            |         +|   0|  0|  15|           8|           5|
    |add_ln114_4_fu_1802_p2            |         +|   0|  0|  15|           8|           5|
    |add_ln114_5_fu_1732_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln114_6_fu_2035_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln116_1_fu_2090_p2            |         +|   0|  0|  12|           4|           2|
    |add_ln116_fu_1787_p2              |         +|   0|  0|  12|           4|           2|
    |add_ln120_1_fu_1612_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln120_2_fu_1859_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln120_3_fu_1701_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln120_4_fu_1692_p2            |         +|   0|  0|  16|           9|           6|
    |add_ln120_5_fu_1915_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln120_6_fu_1995_p2            |         +|   0|  0|  16|           9|           6|
    |add_ln120_7_fu_2004_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln120_fu_1556_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln28_fu_1468_p2               |         +|   0|  0|  15|           8|           4|
    |add_ln32_fu_1834_p2               |         +|   0|  0|  14|           7|           5|
    |add_ln56_1_fu_1172_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln56_fu_894_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln87_fu_1427_p2               |         +|   0|  0|  71|          64|           2|
    |add_ln91_2_fu_875_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln91_3_fu_1153_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_857_p2                |         +|   0|  0|  16|           9|           4|
    |add_ln93_1_fu_1233_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln93_fu_955_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_1258_p2             |         +|   0|  0|  71|          64|          10|
    |add_ln94_fu_980_p2                |         +|   0|  0|  71|          64|          10|
    |add_ln97_1_fu_1347_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln97_fu_1051_p2               |         +|   0|  0|  10|           3|           1|
    |arrayidx36612_sum_i_0_fu_1099_p2  |         +|   0|  0|  16|           9|           3|
    |arrayidx36612_sum_i_1_fu_1395_p2  |         +|   0|  0|  16|           9|           3|
    |empty_702_fu_1093_p2              |         +|   0|  0|  15|           8|           1|
    |empty_705_fu_1295_p2              |         +|   0|  0|  18|          11|          11|
    |empty_707_fu_1565_p2              |         +|   0|  0|  15|           8|           8|
    |empty_709_fu_1576_p2              |         +|   0|  0|  15|           8|           8|
    |empty_711_fu_1641_p2              |         +|   0|  0|  15|           8|           8|
    |empty_712_fu_1659_p2              |         +|   0|  0|  12|           4|           1|
    |empty_714_fu_1675_p2              |         +|   0|  0|  15|           8|           8|
    |empty_716_fu_1686_p2              |         +|   0|  0|  15|           8|           8|
    |empty_718_fu_1760_p2              |         +|   0|  0|  15|           8|           8|
    |empty_719_fu_1771_p2              |         +|   0|  0|  12|           4|           1|
    |empty_722_fu_1868_p2              |         +|   0|  0|  15|           8|           8|
    |empty_724_fu_1879_p2              |         +|   0|  0|  15|           8|           8|
    |empty_726_fu_1944_p2              |         +|   0|  0|  15|           8|           8|
    |empty_727_fu_1962_p2              |         +|   0|  0|  12|           4|           1|
    |empty_729_fu_1978_p2              |         +|   0|  0|  15|           8|           8|
    |empty_731_fu_1989_p2              |         +|   0|  0|  15|           8|           8|
    |empty_733_fu_2063_p2              |         +|   0|  0|  15|           8|           8|
    |empty_734_fu_2074_p2              |         +|   0|  0|  12|           4|           1|
    |empty_737_fu_1389_p2              |         +|   0|  0|  15|           8|           1|
    |empty_740_fu_1444_p2              |         +|   0|  0|  18|          11|          11|
    |grp_fu_1063_p0                    |         +|   0|  0|  16|           9|           9|
    |grp_fu_1359_p0                    |         +|   0|  0|  16|           9|           9|
    |sub_ln93_1_fu_1223_p2             |         -|   0|  0|  50|          43|          43|
    |sub_ln93_fu_945_p2                |         -|   0|  0|  50|          43|          43|
    |ap_block_state115                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state145                 |       and|   0|  0|   2|           1|           1|
    |exitcond473_013_fu_1087_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond473_115_fu_1383_p2        |      icmp|   0|  0|  15|           8|           2|
    |exitcond47916_fu_1653_p2          |      icmp|   0|  0|  12|           4|           4|
    |exitcond48017_fu_1765_p2          |      icmp|   0|  0|  12|           4|           4|
    |exitcond51223_fu_1956_p2          |      icmp|   0|  0|  12|           4|           4|
    |exitcond51324_fu_2068_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln114_1_fu_1812_p2           |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln114_2_fu_1738_p2           |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln114_3_fu_2041_p2           |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln114_fu_1484_p2             |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln116_1_fu_1706_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln116_2_fu_1885_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln116_3_fu_2009_p2           |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln116_fu_1582_p2             |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln28_fu_847_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_1_fu_1166_p2            |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln56_fu_888_p2               |      icmp|   0|  0|  71|          64|           8|
    |icmp_ln87_fu_1142_p2              |      icmp|   0|  0|  71|          64|           5|
    |icmp_ln97_1_fu_1341_p2            |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln97_fu_1045_p2              |      icmp|   0|  0|  12|           3|           4|
    |bh_1_fu_1131_p2                   |        or|   0|  0|  64|          64|           1|
    |or_ln114_fu_1793_p2               |        or|   0|  0|   6|           6|           4|
    |or_ln120_1_fu_1968_p2             |        or|   0|  0|   4|           4|           1|
    |or_ln120_fu_1665_p2               |        or|   0|  0|   4|           4|           1|
    |or_ln55_1_fu_1185_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_907_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln91_fu_1148_p2                |        or|   0|  0|  32|          32|           1|
    |hclamp_1_fu_1191_p3               |    select|   0|  0|  32|           1|          32|
    |hclamp_fu_913_p3                  |    select|   0|  0|  32|           1|          32|
    |select_ln114_1_fu_2047_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln114_fu_1744_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln55_3_fu_1177_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_899_p3             |    select|   0|  0|   8|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|2326|        1668|        1194|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                 Name                                | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                            |  791|        150|    1|        150|
    |bh_reg_566                                                           |    9|          2|   64|        128|
    |bout_2_reg_702                                                       |    9|          2|    4|          8|
    |bout_reg_634                                                         |    9|          2|    4|          8|
    |conv1_biases_ce0                                                     |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0    |   26|          5|   11|         55|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address1    |   14|          3|   11|         33|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_d0          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0    |   37|          7|   11|         77|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address1    |   14|          3|   11|         33|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_d0          |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0      |   37|          7|   11|         77|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address1      |   14|          3|   11|         33|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0           |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1           |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_d0            |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0    |   20|          4|   14|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1    |   20|          4|   14|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0          |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0         |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0      |   20|          4|   14|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1      |   20|          4|   14|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0           |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1           |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0            |   20|          4|   32|        128|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1            |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0           |   20|          4|    1|          4|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1           |   14|          3|    1|          3|
    |grp_export_output_buffer_c1_fu_790_out_r                             |   14|          3|    6|         18|
    |grp_fu_2590_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2590_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2590_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2594_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2594_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2594_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2598_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2598_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2598_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2602_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2602_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2602_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2606_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2606_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2606_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2610_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2610_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2610_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2614_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2614_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2614_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2618_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2618_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2618_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2622_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2622_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2622_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2626_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2626_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2626_p1                                                       |   14|          3|   32|         96|
    |grp_fu_2630_ce                                                       |   14|          3|    1|          3|
    |grp_fu_2630_p0                                                       |   14|          3|   32|         96|
    |grp_fu_2630_p1                                                       |   14|          3|   32|         96|
    |grp_fu_825_p0                                                        |   14|          3|   64|        192|
    |h_fu_236                                                             |    9|          2|    8|         16|
    |i1_blk_n_AR                                                          |    9|          2|    1|          2|
    |i1_blk_n_R                                                           |    9|          2|    1|          2|
    |k_1_reg_736                                                          |    9|          2|    4|          8|
    |k_reg_668                                                            |    9|          2|    4|          8|
    |loop_index_0_i456_reg_748                                            |    9|          2|    4|          8|
    |loop_index_0_i_reg_680                                               |    9|          2|    4|          8|
    |loop_index_1_i466_reg_759                                            |    9|          2|    4|          8|
    |loop_index_1_i_reg_691                                               |    9|          2|    4|          8|
    |loop_index_i_0_reg_589                                               |    9|          2|    8|         16|
    |loop_index_i_1_reg_611                                               |    9|          2|    8|         16|
    |m_axi_i1_ARADDR                                                      |   26|          5|   64|        320|
    |m_axi_i1_ARLEN                                                       |   14|          3|   32|         96|
    |m_axi_i2_AWVALID                                                     |    9|          2|    1|          2|
    |m_axi_i2_BREADY                                                      |    9|          2|    1|          2|
    |m_axi_i2_WVALID                                                      |    9|          2|    1|          2|
    |m_axi_w1_ARADDR                                                      |   26|          5|   64|        320|
    |out_reg_622                                                          |    9|          2|    7|         14|
    |p_1_reg_600                                                          |    9|          2|    3|          6|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address0  |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_address1  |   37|          7|    8|         56|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_ce1       |   20|          4|    1|          4|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_d1        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address0  |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_address1  |   37|          7|    8|         56|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_ce1       |   20|          4|    1|          4|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_d1        |   26|          5|   32|        160|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_address0  |   14|          3|    8|         24|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_address1  |   37|          7|    8|         56|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_ce1       |   20|          4|    1|          4|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_d1        |   26|          5|   32|        160|
    |p_reg_578                                                            |    9|          2|    3|          6|
    |phi_mul10479_reg_713                                                 |    9|          2|    8|         16|
    |phi_mul_reg_645                                                      |    9|          2|    8|         16|
    |phi_urem10481_reg_724                                                |    9|          2|    4|          8|
    |phi_urem_reg_656                                                     |    9|          2|    4|          8|
    |w1_blk_n_AR                                                          |    9|          2|    1|          2|
    |w1_blk_n_R                                                           |    9|          2|    1|          2|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                | 2529|        510| 1621|       5759|
    +---------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                     Name                                     |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln114_1_reg_2299                                                          |    4|   0|    4|          0|
    |add_ln114_2_reg_2448                                                          |    4|   0|    4|          0|
    |add_ln114_3_reg_2291                                                          |    8|   0|    8|          0|
    |add_ln114_4_reg_2440                                                          |    8|   0|    8|          0|
    |add_ln120_2_reg_2474                                                          |   64|   0|   64|          0|
    |add_ln120_8_reg_2329                                                          |    7|   0|    9|          2|
    |add_ln120_9_reg_2489                                                          |    7|   0|    9|          2|
    |add_ln120_reg_2314                                                            |   64|   0|   64|          0|
    |add_ln32_reg_2459                                                             |    7|   0|    7|          0|
    |add_ln97_1_reg_2250                                                           |    3|   0|    3|          0|
    |add_ln97_reg_2184                                                             |    3|   0|    3|          0|
    |ap_CS_fsm                                                                     |  149|   0|  149|          0|
    |bh_reg_566                                                                    |   64|   0|   64|          0|
    |bout_2_reg_702                                                                |    4|   0|    4|          0|
    |bout_reg_634                                                                  |    4|   0|    4|          0|
    |empty_702_reg_2197                                                            |    8|   0|    8|          0|
    |empty_706_reg_2304                                                            |    4|   0|    8|          4|
    |empty_709_reg_2320                                                            |    8|   0|    8|          0|
    |empty_712_reg_2358                                                            |    4|   0|    4|          0|
    |empty_713_reg_2382                                                            |   32|   0|   32|          0|
    |empty_716_reg_2363                                                            |    8|   0|    8|          0|
    |empty_718_reg_2389                                                            |    8|   0|    8|          0|
    |empty_719_reg_2398                                                            |    4|   0|    4|          0|
    |empty_720_reg_2418                                                            |   32|   0|   32|          0|
    |empty_721_reg_2464                                                            |    4|   0|    8|          4|
    |empty_724_reg_2480                                                            |    8|   0|    8|          0|
    |empty_727_reg_2518                                                            |    4|   0|    4|          0|
    |empty_728_reg_2542                                                            |   32|   0|   32|          0|
    |empty_731_reg_2523                                                            |    8|   0|    8|          0|
    |empty_733_reg_2549                                                            |    8|   0|    8|          0|
    |empty_734_reg_2558                                                            |    4|   0|    4|          0|
    |empty_735_reg_2578                                                            |   32|   0|   32|          0|
    |empty_737_reg_2263                                                            |    8|   0|    8|          0|
    |exitcond48017_reg_2394                                                        |    1|   0|    1|          0|
    |exitcond51324_reg_2554                                                        |    1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL9_fu_805_ap_start_reg                           |    1|   0|    1|          0|
    |grp_conv1_Pipeline_OUT_ROW_COL_fu_770_ap_start_reg                            |    1|   0|    1|          0|
    |grp_export_output_buffer_c1_fu_790_ap_start_reg                               |    1|   0|    1|          0|
    |h_4_reg_2128                                                                  |    8|   0|    8|          0|
    |h_fu_236                                                                      |    8|   0|    8|          0|
    |i1_addr_1_reg_2159                                                            |   64|   0|   64|          0|
    |i1_addr_2_reg_2225                                                            |   64|   0|   64|          0|
    |i1_addr_3_reg_2231                                                            |   64|   0|   64|          0|
    |i1_addr_reg_2153                                                              |   64|   0|   64|          0|
    |icmp_ln116_2_reg_2485                                                         |    1|   0|    1|          0|
    |icmp_ln116_reg_2325                                                           |    1|   0|    1|          0|
    |k_1_reg_736                                                                   |    4|   0|    4|          0|
    |k_reg_668                                                                     |    4|   0|    4|          0|
    |left_1_reg_2237                                                               |   32|   0|   32|          0|
    |left_reg_2165                                                                 |   32|   0|   32|          0|
    |loop_index_0_i456_reg_748                                                     |    4|   0|    4|          0|
    |loop_index_0_i_reg_680                                                        |    4|   0|    4|          0|
    |loop_index_1_i466_reg_759                                                     |    4|   0|    4|          0|
    |loop_index_1_i_reg_691                                                        |    4|   0|    4|          0|
    |loop_index_i_0_reg_589                                                        |    8|   0|    8|          0|
    |loop_index_i_1_reg_611                                                        |    8|   0|    8|          0|
    |mul_ln99_1_reg_2211                                                           |   64|   0|   64|          0|
    |or_ln114_reg_2430                                                             |    5|   0|    6|          1|
    |out_reg_622                                                                   |    7|   0|    7|          0|
    |p_1_reg_600                                                                   |    3|   0|    3|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_163_reg_2403  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_164_reg_2563  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81_reg_2340   |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_reg_2500      |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_163_reg_2408  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_164_reg_2568  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81_reg_2345   |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_reg_2505      |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_163_reg_2413  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_164_reg_2573  |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_81_reg_2350   |    8|   0|    8|          0|
    |p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_addr_reg_2510      |    8|   0|    8|          0|
    |p_cast7_reg_2273                                                              |    2|   0|    2|          0|
    |p_cast_reg_2207                                                               |    2|   0|    2|          0|
    |p_reg_578                                                                     |    3|   0|    3|          0|
    |phi_mul10479_reg_713                                                          |    8|   0|    8|          0|
    |phi_mul_reg_645                                                               |    8|   0|    8|          0|
    |phi_urem10481_reg_724                                                         |    4|   0|    4|          0|
    |phi_urem_reg_656                                                              |    4|   0|    4|          0|
    |reg_831                                                                       |   32|   0|   32|          0|
    |reg_835                                                                       |   32|   0|   32|          0|
    |right_1_reg_2242                                                              |   32|   0|   32|          0|
    |right_reg_2170                                                                |   32|   0|   32|          0|
    |sext_ln87_reg_2142                                                            |   32|   0|   32|          0|
    |sext_ln91_reg_2136                                                            |   64|   0|   64|          0|
    |tmp_545_reg_2453                                                              |    2|   0|    2|          0|
    |trunc_ln114_1_reg_2470                                                        |    2|   0|    2|          0|
    |trunc_ln114_reg_2310                                                          |    2|   0|    2|          0|
    |trunc_ln32_reg_2285                                                           |    6|   0|    6|          0|
    |trunc_ln87_reg_2216                                                           |   11|   0|   11|          0|
    |trunc_ln91_reg_2148                                                           |   32|   0|   32|          0|
    |trunc_ln99_reg_2175                                                           |   11|   0|   11|          0|
    |w1_addr_1_reg_2371                                                            |   64|   0|   64|          0|
    |w1_addr_2_reg_2494                                                            |   64|   0|   64|          0|
    |w1_addr_3_reg_2531                                                            |   64|   0|   64|          0|
    |w1_addr_reg_2334                                                              |   64|   0|   64|          0|
    |zext_ln63_reg_2435                                                            |    5|   0|    7|          2|
    +------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                         | 1756|   0| 1771|         15|
    +------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_416_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_420_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_424_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_428_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_432_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_432_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_432_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_432_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_436_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_436_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_436_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_436_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_440_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_440_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_440_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_440_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

