#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Sun Apr 13 23:50:37 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Sun Apr 13 23:50:38 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Sun Apr 13 23:50:38 2025

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v" (library work)
Verilog syntax check successful!
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v changed - recompiling
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v":23:7:23:23|Synthesizing module OV7670_config_rom in library work.
Running optimization stage 1 on OV7670_config_rom .......
Finished optimization stage 1 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":23:7:23:19|Synthesizing module OV7670_config in library work.

	CLK_FREQ=32'b00000001011111010111100001000000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_SEND_CMD=32'b00000000000000000000000000000001
	FSM_DONE=32'b00000000000000000000000000000010
	FSM_TIMER=32'b00000000000000000000000000000011
   Generated name = OV7670_config_25000000s_0s_1s_2s_3s
@W: CG532 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on OV7670_config_25000000s_0s_1s_2s_3s .......
Finished optimization stage 1 on OV7670_config_25000000s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":23:7:23:20|Synthesizing module SCCB_interface in library work.

	CLK_FREQ=32'b00000001011111010111100001000000
	SCCB_FREQ=32'b00000000000000011000011010100000
	CAMERA_ADDR=8'b01000010
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START_SIGNAL=32'b00000000000000000000000000000001
	FSM_LOAD_BYTE=32'b00000000000000000000000000000010
	FSM_TX_BYTE_1=32'b00000000000000000000000000000011
	FSM_TX_BYTE_2=32'b00000000000000000000000000000100
	FSM_TX_BYTE_3=32'b00000000000000000000000000000101
	FSM_TX_BYTE_4=32'b00000000000000000000000000000110
	FSM_END_SIGNAL_1=32'b00000000000000000000000000000111
	FSM_END_SIGNAL_2=32'b00000000000000000000000000001000
	FSM_END_SIGNAL_3=32'b00000000000000000000000000001001
	FSM_END_SIGNAL_4=32'b00000000000000000000000000001010
	FSM_DONE=32'b00000000000000000000000000001011
	FSM_TIMER=32'b00000000000000000000000000001100
   Generated name = SCCB_interface_Z1_layer0
@W: CG532 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":54:4:54:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on SCCB_interface_Z1_layer0 .......
Finished optimization stage 1 on SCCB_interface_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110110
	DIVQ=8'b00110101
	DELAY_PORT_WIDTH=32'b00000000000000000000000000000100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z2_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z2_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v":21:7:21:17|Synthesizing module camera_read in library work.
Running optimization stage 1 on camera_read .......
Finished optimization stage 1 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v":1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":3:7:3:9|Synthesizing module top in library work.
@W: CG360 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Removing wire TEST, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|*Output TEST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on top .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|Trying to extract state machine for register fsm_state.
@W: CL279 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|Pruning register bits 15 to 9 of spram_data_in[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on camera_read .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z2_layer0 .......
@N: CL159 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":130:10:130:19|Input feedback_i is unused.
@N: CL159 :"Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v":131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on SCCB_interface_Z1_layer0 .......
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Register bit timer[31] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Pruning register bit 31 of timer[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Register bit timer[30] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Pruning register bit 30 of timer[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Register bit timer[29] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Pruning register bit 29 of timer[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Trying to extract state machine for register FSM_state.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Register bit timer[28] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v":70:4:70:9|Pruning register bit 28 of timer[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on SCCB_interface_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 116MB)
Running optimization stage 2 on OV7670_config_25000000s_0s_1s_2s_3s .......
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Register bit FSM_return_state[0] is always 1.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Register bit FSM_return_state[1] is always 0.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Register bit FSM_return_state[2] is always 0.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Register bit timer[31] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Pruning register bit 31 of timer[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Register bit timer[30] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Pruning register bit 30 of timer[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Register bit timer[29] is always 0.
@W: CL260 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Pruning register bit 29 of timer[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v":56:4:56:9|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on OV7670_config_25000000s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on OV7670_config_rom .......
Finished optimization stage 2 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 116MB)


Process completed successfully.
# Sun Apr 13 23:50:41 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 13 23:50:42 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sun Apr 13 23:50:42 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Apr 13 23:50:43 2025

###########################################################]
# Sun Apr 13 23:50:44 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt 
See clock summary report "Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.FSM_state[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.rom_addr[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.timer[28:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.SCCB_interface_start is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.SCCB_interface_data[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.SCCB_interface_addr[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|User-specified initial value defined for instance config_1.done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.timer[27:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.SIOC_oe is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.FSM_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.byte_index[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.SIOD_oe is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.byte_counter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.tx_byte[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.FSM_return_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|User-specified initial value defined for instance SCCB1.ready is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|User-specified initial value defined for instance fsm_state[2:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 188MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     195  
                                                                                                                                              
0 -       top|CAMERA_PCLOCK                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     21   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                        -                 -            
                                                                                                                                                                              
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     195       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     start_config.C           -                 -            
                                                                                                                                                                              
top|CAMERA_PCLOCK                                           21        CAMERA_PCLOCK(port)                             reader.pixel_valid.C     -                 -            
==============================================================================================================================================================================

@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v":29:4:29:9|Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock which controls 195 sequential elements including rom1.dout[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Found inferred clock top|CAMERA_PCLOCK which controls 21 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 195 clock pin(s) of sequential element(s)
0 instances converted, 195 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_5       CAMERA_PCLOCK       port                   21         reader.FSM_state[1:0]
=============================================================================================
==================================================================== Gated/Generated Clocks =====================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_4       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  195                    address_counter[15:0]     Clock Optimization not enabled
=================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 194MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Apr 13 23:50:46 2025

###########################################################]
Map & Optimize Report

# Sun Apr 13 23:50:47 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|Removing sequential instance FSM_state[2] (in view: work.OV7670_config_25000000s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: MO231 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|Found counter in view:work.SCCB_interface_Z1_layer0(verilog) instance timer[27:0] 
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:2] because it is equivalent to instance vga_inst.row[9:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[6] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 197MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)

@W: FX553 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v":30:4:30:7|Could not implement Block ROM for rom1.dout_2_0[15:0].
@N: MO106 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v":30:4:30:7|Found ROM rom1.dout_2_0[15:0] (in view: work.top(verilog)) with 73 words by 16 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 209MB peak: 209MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -10.53ns		 531 /       206
   2		0h:00m:01s		   -10.53ns		 510 /       206
   3		0h:00m:01s		    -7.75ns		 510 /       206

   4		0h:00m:02s		    -7.75ns		 532 /       206
   5		0h:00m:02s		    -7.75ns		 533 /       206
   6		0h:00m:02s		    -5.48ns		 534 /       206
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|Replicating instance fsm_state[1] (in view: work.top(verilog)) with 23 loads 1 time to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|Replicating instance SCCB1.FSM_state[3] (in view: work.top(verilog)) with 25 loads 2 times to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|Replicating instance SCCB1.FSM_state[1] (in view: work.top(verilog)) with 24 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 5 LUTs via timing driven replication


   7		0h:00m:02s		    -4.98ns		 550 /       211
   8		0h:00m:02s		    -4.98ns		 550 /       211
@A: BN291 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|Boundary register start_prev (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 211MB peak: 211MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 211MB peak: 211MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 212MB peak: 212MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 212MB peak: 212MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 212MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 213MB peak: 213MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 214MB peak: 214MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 208MB peak: 214MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 208MB peak: 214MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 210MB peak: 214MB)

@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":145:36:145:51|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":157:11:157:16|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v":202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz_c.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr 13 23:50:52 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.818

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     88.9 MHz      5.000         11.244        -6.244     inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     110.6 MHz     5.000         9.040         -4.040     system       system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -4.040  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -9.818  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -7.132  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -6.244  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                                         Arrival           
Instance                  Reference                                                   Type        Pin     Net              Time        Slack 
                          Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------
vga_inst.row_e_0[5]       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[5]           0.796       -7.132
vga_inst.col[7]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[7]           0.796       -7.122
vga_inst.row_e_0[6]       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[6]           0.796       -7.111
vga_inst.row_e_0[7]       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[7]           0.796       -7.070
vga_inst.col[8]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       col[8]           0.796       -7.050
vga_inst.row_e_0[8]       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       row[8]           0.796       -6.977
config_1.FSM_state[0]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       FSM_state[0]     0.796       -6.244
config_1.FSM_state[1]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       FSM_state[1]     0.796       -6.171
config_1.rom_addr[0]      mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       rom_addr[0]      0.796       -5.816
config_1.rom_addr[1]      mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       rom_addr[1]      0.796       -5.744
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                                           Required           
Instance               Reference                                                   Type        Pin     Net                Time         Slack 
                       Clock                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------
RGB_obuf[2]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[2]           5.000        -7.132
RGB_obuf[3]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[3]           5.000        -7.132
RGB_obuf[4]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[4]           5.000        -7.132
RGB_obuf[5]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[5]           5.000        -7.132
RGB_obuf[0]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[0]           5.000        -7.122
RGB_obuf[1]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[1]           5.000        -7.122
config_1.timer[27]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[27]        4.845        -6.244
config_1.timer[25]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[25]        4.845        -5.952
config_1.timer[26]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[26]        4.845        -5.952
rom1.dout[7]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_7ro_i_i     4.845        -5.816
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.132

    Number of logic level(s):                4
    Starting point:                          vga_inst.row_e_0[5] / Q
    Ending point:                            RGB_obuf[2] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                              Pin      Pin               Arrival      No. of    
Name                            Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------
vga_inst.row_e_0[5]             FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[5]                          Net         -        -       1.599     -            5         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        A        In      -         2.395 r      -         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        Z        Out     0.661     3.056 r      -         
un5_validlt9                    Net         -        -       1.371     -            1         
vga_inst.col_RNI17CR1[9]        LUT4        C        In      -         4.427 r      -         
vga_inst.col_RNI17CR1[9]        LUT4        Z        Out     0.517     4.944 f      -         
valid                           Net         -        -       1.371     -            4         
reader.un3_RGB                  LUT4        C        In      -         6.315 f      -         
reader.un3_RGB                  LUT4        Z        Out     0.517     6.832 f      -         
un3_RGB                         Net         -        -       1.371     -            6         
reader.RGB[2]                   LUT4        B        In      -         8.203 f      -         
reader.RGB[2]                   LUT4        Z        Out     0.589     8.792 r      -         
RGB_c[2]                        Net         -        -       3.340     -            1         
RGB_obuf[2]                     OB          I        In      -         12.132 r     -         
==============================================================================================
Total path delay (propagation time + setup) of 12.132 is 3.080(25.4%) logic and 9.052(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.132

    Number of logic level(s):                4
    Starting point:                          vga_inst.row_e_0[5] / Q
    Ending point:                            RGB_obuf[5] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                              Pin      Pin               Arrival      No. of    
Name                            Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------
vga_inst.row_e_0[5]             FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[5]                          Net         -        -       1.599     -            5         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        A        In      -         2.395 r      -         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        Z        Out     0.661     3.056 r      -         
un5_validlt9                    Net         -        -       1.371     -            1         
vga_inst.col_RNI17CR1[9]        LUT4        C        In      -         4.427 r      -         
vga_inst.col_RNI17CR1[9]        LUT4        Z        Out     0.517     4.944 f      -         
valid                           Net         -        -       1.371     -            4         
reader.un3_RGB                  LUT4        C        In      -         6.315 f      -         
reader.un3_RGB                  LUT4        Z        Out     0.517     6.832 f      -         
un3_RGB                         Net         -        -       1.371     -            6         
reader.RGB[5]                   LUT4        B        In      -         8.203 f      -         
reader.RGB[5]                   LUT4        Z        Out     0.589     8.792 r      -         
RGB_c[5]                        Net         -        -       3.340     -            1         
RGB_obuf[5]                     OB          I        In      -         12.132 r     -         
==============================================================================================
Total path delay (propagation time + setup) of 12.132 is 3.080(25.4%) logic and 9.052(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.132

    Number of logic level(s):                4
    Starting point:                          vga_inst.row_e_0[5] / Q
    Ending point:                            RGB_obuf[4] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                              Pin      Pin               Arrival      No. of    
Name                            Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------
vga_inst.row_e_0[5]             FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[5]                          Net         -        -       1.599     -            5         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        A        In      -         2.395 r      -         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        Z        Out     0.661     3.056 r      -         
un5_validlt9                    Net         -        -       1.371     -            1         
vga_inst.col_RNI17CR1[9]        LUT4        C        In      -         4.427 r      -         
vga_inst.col_RNI17CR1[9]        LUT4        Z        Out     0.517     4.944 f      -         
valid                           Net         -        -       1.371     -            4         
reader.un3_RGB                  LUT4        C        In      -         6.315 f      -         
reader.un3_RGB                  LUT4        Z        Out     0.517     6.832 f      -         
un3_RGB                         Net         -        -       1.371     -            6         
reader.RGB[4]                   LUT4        B        In      -         8.203 f      -         
reader.RGB[4]                   LUT4        Z        Out     0.589     8.792 r      -         
RGB_c[4]                        Net         -        -       3.340     -            1         
RGB_obuf[4]                     OB          I        In      -         12.132 r     -         
==============================================================================================
Total path delay (propagation time + setup) of 12.132 is 3.080(25.4%) logic and 9.052(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.132

    Number of logic level(s):                4
    Starting point:                          vga_inst.row_e_0[5] / Q
    Ending point:                            RGB_obuf[3] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                              Pin      Pin               Arrival      No. of    
Name                            Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------
vga_inst.row_e_0[5]             FD1P3DZ     Q        Out     0.796     0.796 r      -         
row[5]                          Net         -        -       1.599     -            5         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        A        In      -         2.395 r      -         
vga_inst.row_e_0_RNIAEOS[5]     LUT4        Z        Out     0.661     3.056 r      -         
un5_validlt9                    Net         -        -       1.371     -            1         
vga_inst.col_RNI17CR1[9]        LUT4        C        In      -         4.427 r      -         
vga_inst.col_RNI17CR1[9]        LUT4        Z        Out     0.517     4.944 f      -         
valid                           Net         -        -       1.371     -            4         
reader.un3_RGB                  LUT4        C        In      -         6.315 f      -         
reader.un3_RGB                  LUT4        Z        Out     0.517     6.832 f      -         
un3_RGB                         Net         -        -       1.371     -            6         
reader.RGB[3]                   LUT4        B        In      -         8.203 f      -         
reader.RGB[3]                   LUT4        Z        Out     0.589     8.792 r      -         
RGB_c[3]                        Net         -        -       3.340     -            1         
RGB_obuf[3]                     OB          I        In      -         12.132 r     -         
==============================================================================================
Total path delay (propagation time + setup) of 12.132 is 3.080(25.4%) logic and 9.052(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      12.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.122

    Number of logic level(s):                4
    Starting point:                          vga_inst.col[7] / Q
    Ending point:                            RGB_obuf[0] / I
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
vga_inst.col[7]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
col[7]                       Net         -        -       1.599     -            5         
vga_inst.col_RNIDKSJ[7]      LUT4        A        In      -         2.395 f      -         
vga_inst.col_RNIDKSJ[7]      LUT4        Z        Out     0.661     3.056 r      -         
un10_validlt9_0              Net         -        -       1.371     -            1         
vga_inst.col_RNI17CR1[9]     LUT4        D        In      -         4.427 r      -         
vga_inst.col_RNI17CR1[9]     LUT4        Z        Out     0.465     4.893 r      -         
valid                        Net         -        -       1.371     -            4         
reader.un3_RGB               LUT4        C        In      -         6.263 r      -         
reader.un3_RGB               LUT4        Z        Out     0.558     6.822 r      -         
un3_RGB                      Net         -        -       1.371     -            6         
reader.RGB[0]                LUT4        B        In      -         8.193 r      -         
reader.RGB[0]                LUT4        Z        Out     0.589     8.782 r      -         
RGB_c[0]                     Net         -        -       3.340     -            1         
RGB_obuf[0]                  OB          I        In      -         12.122 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 12.122 is 3.070(25.3%) logic and 9.052(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                  Arrival           
Instance                   Reference     Type        Pin     Net                     Time        Slack 
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf       System        IB          O       CAMERA_VSYNC_IN_c       0.000       -9.818
start_ibuf                 System        IB          O       start_c                 0.000       -6.073
reader.pixel_valid         System        FD1P3DZ     Q       pixel_valid_c           0.796       -4.444
CAMERA_HREF_IN_ibuf        System        IB          O       CAMERA_HREF_IN_c        0.000       -4.040
CAMERA_DATA_IN_ibuf[0]     System        IB          O       CAMERA_DATA_IN_c[0]     0.000       -1.952
CAMERA_DATA_IN_ibuf[1]     System        IB          O       CAMERA_DATA_IN_c[1]     0.000       -1.952
CAMERA_DATA_IN_ibuf[2]     System        IB          O       CAMERA_DATA_IN_c[2]     0.000       -1.952
CAMERA_DATA_IN_ibuf[3]     System        IB          O       CAMERA_DATA_IN_c[3]     0.000       -1.952
CAMERA_DATA_IN_ibuf[4]     System        IB          O       CAMERA_DATA_IN_c[4]     0.000       -1.952
CAMERA_DATA_IN_ibuf[5]     System        IB          O       CAMERA_DATA_IN_c[5]     0.000       -1.952
=======================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                Required           
Instance                  Reference     Type        Pin     Net                                   Time         Slack 
                          Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------
fsm_state[0]              System        FD1P3DZ     D       fsm_state_1                           4.845        -9.818
fsm_state[2]              System        FD1P3DZ     D       fsm_state                             4.845        -6.073
address_counter[15]       System        FD1P3IZ     D       address_counter_RNO_S0[15]            4.845        -4.444
address_counter[13]       System        FD1P3IZ     D       un1_address_counter_cry_13_c_0_S0     4.845        -4.152
address_counter[14]       System        FD1P3IZ     D       un1_address_counter_cry_13_c_0_S1     4.845        -4.152
reader.FSM_state[0]       System        FD1P3DZ     D       CAMERA_VSYNC_IN_c_i                   4.845        -4.040
reader.frame_done         System        FD1P3DZ     D       frame_done                            4.845        -4.040
reader.pixel_data[8]      System        FD1P3DZ     SP      pixel_half_RNIKJ0O                    4.845        -4.040
reader.pixel_data[9]      System        FD1P3DZ     SP      pixel_half_RNIKJ0O                    4.845        -4.040
reader.pixel_data[10]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O                    4.845        -4.040
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.663
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.818

    Number of logic level(s):                4
    Starting point:                          CAMERA_VSYNC_IN_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                            Pin      Pin               Arrival      No. of    
Name                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf          IB          O        Out     0.000     0.000 r      -         
CAMERA_VSYNC_IN_c             Net         -        -       6.717     -            4         
fsm_state_cnst_1_0_.m5_x0     LUT4        A        In      -         6.717 r      -         
fsm_state_cnst_1_0_.m5_x0     LUT4        Z        Out     0.661     7.378 r      -         
m5_x0                         Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m5_ns     LUT4        B        In      -         8.749 r      -         
fsm_state_cnst_1_0_.m5_ns     LUT4        Z        Out     0.589     9.339 r      -         
fsm_state_cnst_1_0_.N_6       Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m7        LUT4        C        In      -         10.710 r     -         
fsm_state_cnst_1_0_.m7        LUT4        Z        Out     0.517     11.226 f     -         
m7                            Net         -        -       1.371     -            1         
fsm_state_RNO[0]              LUT4        C        In      -         12.598 f     -         
fsm_state_RNO[0]              LUT4        Z        Out     0.558     13.156 r     -         
fsm_state_1                   Net         -        -       1.507     -            1         
fsm_state[0]                  FD1P3DZ     D        In      -         14.663 r     -         
============================================================================================
Total path delay (propagation time + setup) of 14.818 is 2.481(16.7%) logic and 12.337(83.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.632
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.787

    Number of logic level(s):                4
    Starting point:                          CAMERA_VSYNC_IN_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                            Pin      Pin               Arrival      No. of    
Name                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf          IB          O        Out     0.000     0.000 r      -         
CAMERA_VSYNC_IN_c             Net         -        -       6.717     -            4         
fsm_state_cnst_1_0_.m5_x1     LUT4        A        In      -         6.717 r      -         
fsm_state_cnst_1_0_.m5_x1     LUT4        Z        Out     0.661     7.378 r      -         
m5_x1                         Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m5_ns     LUT4        C        In      -         8.749 r      -         
fsm_state_cnst_1_0_.m5_ns     LUT4        Z        Out     0.558     9.308 r      -         
fsm_state_cnst_1_0_.N_6       Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m7        LUT4        C        In      -         10.679 r     -         
fsm_state_cnst_1_0_.m7        LUT4        Z        Out     0.517     11.195 f     -         
m7                            Net         -        -       1.371     -            1         
fsm_state_RNO[0]              LUT4        C        In      -         12.566 f     -         
fsm_state_RNO[0]              LUT4        Z        Out     0.558     13.124 r     -         
fsm_state_1                   Net         -        -       1.507     -            1         
fsm_state[0]                  FD1P3DZ     D        In      -         14.632 r     -         
============================================================================================
Total path delay (propagation time + setup) of 14.787 is 2.450(16.6%) logic and 12.337(83.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.918
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.073

    Number of logic level(s):                2
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                    Pin      Pin               Arrival      No. of    
Name                  Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf            IB          O        Out     0.000     0.000 f      -         
start_c               Net         -        -       6.717     -            4         
reader.fsm_state8     LUT4        A        In      -         6.717 f      -         
reader.fsm_state8     LUT4        Z        Out     0.661     7.378 r      -         
fsm_state8            Net         -        -       1.371     -            2         
fsm_state_RNO[2]      LUT4        A        In      -         8.749 r      -         
fsm_state_RNO[2]      LUT4        Z        Out     0.661     9.411 r      -         
fsm_state             Net         -        -       1.507     -            1         
fsm_state[2]          FD1P3DZ     D        In      -         10.918 r     -         
====================================================================================
Total path delay (propagation time + setup) of 11.073 is 1.478(13.3%) logic and 9.595(86.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.846
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.001

    Number of logic level(s):                2
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                    Pin      Pin               Arrival      No. of    
Name                  Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------
start_ibuf            IB          O        Out     0.000     0.000 f      -         
start_c               Net         -        -       6.717     -            4         
reader.fsm_state8     LUT4        A        In      -         6.717 f      -         
reader.fsm_state8     LUT4        Z        Out     0.661     7.378 r      -         
fsm_state8            Net         -        -       1.371     -            2         
fsm_state_RNO[0]      LUT4        B        In      -         8.749 r      -         
fsm_state_RNO[0]      LUT4        Z        Out     0.589     9.339 r      -         
fsm_state_1           Net         -        -       1.507     -            1         
fsm_state[0]          FD1P3DZ     D        In      -         10.846 r     -         
====================================================================================
Total path delay (propagation time + setup) of 11.001 is 1.406(12.8%) logic and 9.595(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      9.289
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.444

    Number of logic level(s):                11
    Starting point:                          reader.pixel_valid / Q
    Ending point:                            address_counter[15] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
reader.pixel_valid                        FD1P3DZ     Q        Out     0.796     0.796 r     -         
pixel_valid_c                             Net         -        -       1.599     -           3         
reader.pixel_valid_RNIVQCA                LUT4        A        In      -         2.395 r     -         
reader.pixel_valid_RNIVQCA                LUT4        Z        Out     0.661     3.056 r     -         
WR9                                       Net         -        -       1.371     -           3         
reader.pixel_valid_RNICA0G_0              LUT4        A        In      -         4.427 r     -         
reader.pixel_valid_RNICA0G_0              LUT4        Z        Out     0.661     5.089 r     -         
un1_start_config8_2_0                     Net         -        -       0.905     -           2         
un1_address_counter_cry_0_c_0             CCU2_B      B0       In      -         5.994 r     -         
un1_address_counter_cry_0_c_0             CCU2_B      COUT     Out     0.358     6.352 r     -         
carry_pack.un1_address_counter_cry_0      Net         -        -       0.014     -           1         
un1_address_counter_cry_1_c_0             CCU2_B      CIN      In      -         6.366 r     -         
un1_address_counter_cry_1_c_0             CCU2_B      COUT     Out     0.278     6.644 r     -         
carry_pack.un1_address_counter_cry_2      Net         -        -       0.014     -           1         
un1_address_counter_cry_3_c_0             CCU2_B      CIN      In      -         6.658 r     -         
un1_address_counter_cry_3_c_0             CCU2_B      COUT     Out     0.278     6.936 r     -         
carry_pack.un1_address_counter_cry_4      Net         -        -       0.014     -           1         
un1_address_counter_cry_5_c_0             CCU2_B      CIN      In      -         6.950 r     -         
un1_address_counter_cry_5_c_0             CCU2_B      COUT     Out     0.278     7.228 r     -         
carry_pack.un1_address_counter_cry_6      Net         -        -       0.014     -           1         
un1_address_counter_cry_7_c_0             CCU2_B      CIN      In      -         7.242 r     -         
un1_address_counter_cry_7_c_0             CCU2_B      COUT     Out     0.278     7.520 r     -         
carry_pack.un1_address_counter_cry_8      Net         -        -       0.014     -           1         
un1_address_counter_cry_9_c_0             CCU2_B      CIN      In      -         7.534 r     -         
un1_address_counter_cry_9_c_0             CCU2_B      COUT     Out     0.278     7.812 r     -         
carry_pack.un1_address_counter_cry_10     Net         -        -       0.014     -           1         
un1_address_counter_cry_11_c_0            CCU2_B      CIN      In      -         7.826 r     -         
un1_address_counter_cry_11_c_0            CCU2_B      COUT     Out     0.278     8.104 r     -         
carry_pack.un1_address_counter_cry_12     Net         -        -       0.014     -           1         
un1_address_counter_cry_13_c_0            CCU2_B      CIN      In      -         8.118 r     -         
un1_address_counter_cry_13_c_0            CCU2_B      COUT     Out     0.278     8.396 r     -         
carry_pack.un1_address_counter_cry_14     Net         -        -       0.014     -           1         
address_counter_RNO[15]                   CCU2_B      CIN      In      -         8.410 r     -         
address_counter_RNO[15]                   CCU2_B      S0       Out     0.477     8.887 r     -         
address_counter_RNO_S0[15]                Net         -        -       0.402     -           1         
address_counter[15]                       FD1P3IZ     D        In      -         9.289 r     -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.444 is 5.055(53.5%) logic and 4.389(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 211MB peak: 214MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 211MB peak: 214MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          54 uses
FD1P3DZ         141 uses
FD1P3IZ         47 uses
FD1P3JZ         23 uses
INV             2 uses
PLL_B           1 use
SP256K          1 use
VHI             8 uses
VLO             8 uses
MAC16           1 use
LUT4            472 uses

I/O ports: 30
I/O primitives: 30
IB             13 uses
OB             14 uses
OBZ_B          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   211 of 5280 (3%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock: 201
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 472 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 472 = 472 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 68MB peak: 214MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Sun Apr 13 23:50:52 2025

###########################################################]
