$date
	Sat Oct 31 08:04:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module ffjk1b $end
$var wire 1 ' D $end
$var wire 1 " J $end
$var wire 1 ( JaNQ $end
$var wire 1 # K $end
$var wire 1 ) NK $end
$var wire 1 * NKaQ $end
$var wire 1 + NQ $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module ffd1b $end
$var wire 1 ' D $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
1$
x#
x"
x!
$end
#1
1)
0(
0#
0"
0%
0&
0$
#2
0'
0*
1+
0!
1&
1$
#3
0&
0$
#4
1%
1$
#5
0$
#6
1'
0)
1(
1#
1"
1$
#7
0$
#8
0'
0(
0+
1!
1$
#9
0$
#10
1'
1(
1+
0!
1$
#11
0$
#12
0'
0(
0+
1!
1$
#13
0$
#14
1'
1(
1+
0!
1$
#15
0$
#16
1*
0+
1!
1'
1)
0(
0#
0"
1$
#17
0$
#18
1$
#19
0'
0*
0)
1#
0$
#20
1+
0!
1$
#21
0$
#22
1)
0#
1$
#23
1'
1(
1"
0$
#24
0(
1*
0+
1!
1$
#25
0$
#26
0'
0*
0)
1#
0%
1$
#27
1'
1*
1)
0#
0$
#28
1$
#29
0$
#30
1$
