#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jun 11 18:41:40 2019
# Process ID: 1148
# Current directory: C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6584 C:\Users\umram-bt\Documents\rdf0195-vc707-bist-c-2015-1\vc707_bist\vc707_bist.xpr
# Log file: C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vivado.log
# Journal file: C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.xpr
INFO: [Project 1-313] Project file moved from 'C:/vc707_bist' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'vc707_bist.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/gtxe2_top_v1_00_a'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_iic_0_0
system_auto_us_1
system_microblaze_0_0
system_axi_gpio_2_0
system_auto_ds_0
system_axi_emc_0_0
system_axi_gpio_0_0
system_auto_us_0
system_axi_ethernet_0_dma_0
system_dlmb_bram_if_cntlr_0
system_axi_gpio_1_0
system_auto_us_2
system_auto_cc_0
system_axi_gpio_3_0
system_axi_uart16550_0_0
system_axi_bram_ctrl_0_bram_0
system_ilmb_bram_if_cntlr_0
system_axi_timer_0_0
system_auto_us_3
system_axi_gpio_4_0
system_mig_7series_0_0
system_axi_usb2_device_0_0
system_xadc_wiz_0_0
system_xlconstant_0_0
system_xlconstant_1_0
system_auto_us_4
system_axi_bram_ctrl_0_0
system_axi_ethernet_0_0
system_dlmb_v10_0
system_ilmb_v10_0
system_lmb_bram_0
system_microblaze_0_axi_intc_0
system_microblaze_0_xlconcat_0
system_mdm_1_0
system_xbar_0
system_rst_mig_7series_0_100M_0
system_xbar_1
system_axi_ethernet_0_refclk_0
system_rst_mig_7series_0_200M_0
system_auto_pc_0
system_auto_pc_1

open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 962.781 ; gain = 288.191
report_ip_status -name ip_status 
report_ip_status: Time (s): cpu = 00:00:09 ; elapsed = 00:02:29 . Memory (MB): peak = 962.781 ; gain = 0.000
upgrade_ip [get_ips  {system_axi_uart16550_0_0 system_axi_bram_ctrl_0_bram_0 system_axi_gpio_0_0 system_ilmb_v10_0 system_xlconstant_1_0 system_axi_bram_ctrl_0_0 system_axi_ethernet_0_dma_0 system_microblaze_0_0 system_axi_gpio_1_0 system_xlconstant_0_0 system_dlmb_v10_0 system_axi_ethernet_0_refclk_0 system_axi_iic_0_0 system_microblaze_0_axi_periph_0 system_axi_mem_intercon_0 system_lmb_bram_0 system_axi_gpio_3_0 system_rst_mig_7series_0_200M_0 system_axi_gpio_2_0 system_dlmb_bram_if_cntlr_0 system_axi_usb2_device_0_0 system_mdm_1_0 system_microblaze_0_axi_intc_0 system_axi_timer_0_0 system_rst_mig_7series_0_100M_0 system_xadc_wiz_0_0 system_microblaze_0_xlconcat_0 system_axi_ethernet_0_0 system_mig_7series_0_0 system_axi_emc_0_0 system_ilmb_bram_if_cntlr_0 system_axi_gpio_4_0}] -log ip_upgrade.log
Upgrading 'C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd'
Adding cell -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:axi_usb2_device:5.0 - axi_usb2_device_0
Adding cell -- xilinx.com:user:gtxe2_top:1.0 - gtxe2_top_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.0 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:microblaze:9.5 - microblaze_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.0 - axi_ethernet_0
Adding cell -- xilinx.com:ip:mig_7series:2.3 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.2 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_ethernet_0_dma
Adding cell -- xilinx.com:ip:clk_wiz:5.1 - axi_ethernet_0_refclk
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_200M
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/init_calib_complete(undef) and /rst_mig_7series_0_100M/aux_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/init_calib_complete(undef) and /rst_mig_7series_0_200M/aux_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <system> from BD file <C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd>
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] system_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] system_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded system_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.0) from revision 4 to revision 10
INFO: [IP_Flow 19-1972] Upgraded system_axi_bram_ctrl_0_bram_0 from Block Memory Generator 8.2 to Block Memory Generator 8.3
INFO: [IP_Flow 19-3422] Upgraded system_axi_emc_0_0 (AXI EMC 3.0) from revision 4 to revision 11
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] bd_4bad_pcs_pma_0: ARCHITECTURE : virtex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] bd_4bad_pcs_pma_0: PART : xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] bd_4bad_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] bd_4bad_pcs_pma_0: Standard : 1000BASEX
INFO: [IP_Flow 19-3422] Upgraded system_axi_ethernet_0_0 (AXI 1G/2.5G Ethernet Subsystem 7.0) from revision 0 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_axi_ethernet_0_dma_0 (AXI Direct Memory Access 7.1) from revision 5 to revision 12
INFO: [IP_Flow 19-1972] Upgraded system_axi_ethernet_0_refclk_0 from Clocking Wizard 5.1 to Clocking Wizard 5.3
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_1_0 (AXI GPIO 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_2_0 (AXI GPIO 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_3_0 (AXI GPIO 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_4_0 (AXI GPIO 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_iic_0_0 (AXI IIC 2.0) from revision 8 to revision 14
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 5 to revision 12
INFO: [IP_Flow 19-3422] Upgraded system_axi_timer_0_0 (AXI Timer 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_uart16550_0_0 (AXI UART16550 2.0) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_axi_usb2_device_0_0 (AXI USB2 Device 5.0) from revision 6 to revision 12
INFO: [IP_Flow 19-3422] Upgraded system_dlmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 6 to revision 10
INFO: [IP_Flow 19-3422] Upgraded system_dlmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 6 to revision 9
INFO: [IP_Flow 19-3422] Upgraded system_ilmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 6 to revision 10
INFO: [IP_Flow 19-3422] Upgraded system_ilmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 6 to revision 9
INFO: [IP_Flow 19-1972] Upgraded system_lmb_bram_0 from Block Memory Generator 8.2 to Block Memory Generator 8.3
INFO: [IP_Flow 19-3422] Upgraded system_mdm_1_0 (MicroBlaze Debug Module (MDM) 3.2) from revision 2 to revision 8
WARNING: [IP_Flow 19-4706] Upgraded port 'S_AXI_ARADDR' width 4 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 'S_AXI_AWADDR' width 4 differs from original width 32
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dbg_Disable_0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_mdm_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded system_microblaze_0_0 from MicroBlaze 9.5 to MicroBlaze 10.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dbg_Disable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_microblaze_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_microblaze_0_axi_intc_0 (AXI Interrupt Controller 4.1) from revision 3 to revision 9
INFO: [IP_Flow 19-3422] Upgraded system_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 5 to revision 12
INFO: [IP_Flow 19-3422] Upgraded system_microblaze_0_xlconcat_0 (Concat 2.1) from revision 1 to revision 2
INFO: [IP_Flow 19-1972] Upgraded system_mig_7series_0_0 from Memory Interface Generator (MIG 7 Series) 2.3 to Memory Interface Generator (MIG 7 Series) 4.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_mig_7series_0_100M/aux_reset_in(rst) and /mig_7series_0_upgraded_ipi/init_calib_complete(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_mig_7series_0_200M/aux_reset_in(rst) and /mig_7series_0_upgraded_ipi/init_calib_complete(undef)
INFO: [IP_Flow 19-3422] Upgraded system_rst_mig_7series_0_100M_0 (Processor System Reset 5.0) from revision 7 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/init_calib_complete(undef) and /rst_mig_7series_0_100M_upgraded_ipi/aux_reset_in(rst)
INFO: [IP_Flow 19-3422] Upgraded system_rst_mig_7series_0_200M_0 (Processor System Reset 5.0) from revision 7 to revision 10
WARNING: [BD 41-1731] Type mismatch between connected pins: /mig_7series_0/init_calib_complete(undef) and /rst_mig_7series_0_200M_upgraded_ipi/aux_reset_in(rst)
INFO: [IP_Flow 19-1972] Upgraded system_xadc_wiz_0_0 from XADC Wizard 3.0 to XADC Wizard 3.3
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's_axi_resetn'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axi_aresetn' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'system_xadc_wiz_0_0'.
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_0_0 (Constant 1.1) from revision 1 to revision 2
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 1 to revision 2
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP system_mdm_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP system_microblaze_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP system_xadc_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:01:38 ; elapsed = 00:03:48 . Memory (MB): peak = 1459.254 ; gain = 496.473
export_ip_user_files -of_objects [get_ips {system_axi_uart16550_0_0 system_axi_bram_ctrl_0_bram_0 system_axi_gpio_0_0 system_ilmb_v10_0 system_xlconstant_1_0 system_axi_bram_ctrl_0_0 system_axi_ethernet_0_dma_0 system_microblaze_0_0 system_axi_gpio_1_0 system_xlconstant_0_0 system_dlmb_v10_0 system_axi_ethernet_0_refclk_0 system_axi_iic_0_0 system_microblaze_0_axi_periph_0 system_axi_mem_intercon_0 system_lmb_bram_0 system_axi_gpio_3_0 system_rst_mig_7series_0_200M_0 system_axi_gpio_2_0 system_dlmb_bram_if_cntlr_0 system_axi_usb2_device_0_0 system_mdm_1_0 system_microblaze_0_axi_intc_0 system_axi_timer_0_0 system_rst_mig_7series_0_100M_0 system_xadc_wiz_0_0 system_microblaze_0_xlconcat_0 system_axi_ethernet_0_0 system_mig_7series_0_0 system_axi_emc_0_0 system_ilmb_bram_if_cntlr_0 system_axi_gpio_4_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutclk_out(clk) and /pcs_pma/gt0_qplloutclk_out(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutrefclk_out(clk) and /pcs_pma/gt0_qplloutrefclk_out(undef)
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xFFFFFFFF.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(20) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(20) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
WARNING: [IP_Flow 19-650] IP license key 'axi_usb2_device@2013.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'axi_usb2_device@2013.10' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_usb2_device_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gtxe2_top_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
Exporting to file c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hw_handoff/system_axi_ethernet_0_0.hwh
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] test_ip: ARCHITECTURE : virtex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] test_ip: PART : xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] test_ip: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.0-98989] test_ip: Standard : 1000BASEX
Generated Block Design Tcl file c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hw_handoff/system_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File c:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hdl/system_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_refclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s04_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m10_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m14_couplers/auto_pc .
Exporting to file C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/hw_handoff/system.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:01:30 ; elapsed = 00:04:09 . Memory (MB): peak = 1635.742 ; gain = 176.488
export_ip_user_files -of_objects [get_files C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.srcs/sources_1/bd/system/system.bd] -directory C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.ip_user_files -ipstatic_source_dir C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.cache/compile_simlib/modelsim} {questa=C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.cache/compile_simlib/questa} {riviera=C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.cache/compile_simlib/riviera} {activehdl=C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun 11 18:55:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.runs/synth_1/runme.log
reset_run synth_1
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range property is not allowed in procedure init_gui
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.sdk -hwspec C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.sdk -hwspec C:/Users/umram-bt/Documents/rdf0195-vc707-bist-c-2015-1/vc707_bist/vc707_bist.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 19:22:59 2019...
