// Seed: 3845081626
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout reg id_1;
  assign id_2 = id_2;
  assign id_2 = id_1;
  parameter id_3 = -1 ? 1 : (1);
  assign module_1.id_1 = 0;
  assign id_2 = id_1++;
  always_latch id_1 = -1'b0;
  assign id_2 = id_3;
  wire [-1 : 1] id_4;
  logic [1 : -1] id_5;
  wor id_6 = -1;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5
    , id_7
);
  logic id_8;
  assign id_7 = id_3;
  module_0 modCall_1 (
      id_7,
      id_8
  );
  id_9 :
  assert property (@(-1) id_4)
  else id_7 <= id_3 & -1;
endmodule
