/*
 * Device Tree Include file for Freescale Layerscape-1043A family SoC.
 *
 * Copyright (C) 2014-2015, Freescale Semiconductor
 *
 * Mingkai Hu <Mingkai.hu@freescale.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

/memreserve/ 0x80000000 0x00010000;

/* Reserved region for Platform/Run-time security firmware */
/memreserve/ 0xf8000000 0x00100000;

/ {
	compatible = "fsl,ls1043a";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			enable-method = "psci";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x0>;
			clocks = <&cluster1_clk>;
		};

		cpu@1 {
			device_type = "cpu";
			enable-method = "psci";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x1>;
			clocks = <&cluster1_clk>;
		};

		cpu@2 {
			device_type = "cpu";
			enable-method = "psci";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x2>;
			clocks = <&cluster1_clk>;
		};

		cpu@3 {
			device_type = "cpu";
			enable-method = "psci";
			compatible = "arm,cortex-a53";
			reg = <0x0 0x3>;
			clocks = <&cluster1_clk>;
		};
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 0x1>, /* Physical Secure PPI */
			     <1 14 0x1>, /* Physical Non-Secure PPI */
			     <1 11 0x1>, /* Virtual PPI */
			     <1 10 0x1>; /* Hypervisor PPI */
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0 106 0x4>,
			     <0 107 0x4>,
			     <0 95 0x4>,
			     <0 97 0x4>;
	};

	gic: interrupt-controller@1400000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x0 0x1401000 0 0x1000>, /* GICD */
		      <0x0 0x1402000 0 0x1000>, /* GICC */
		      <0x0 0x1404000 0 0x2000>, /* GICH */
		      <0x0 0x1406000 0 0x2000>; /* GICV */
		interrupts = <1 9 0xf08>;
	};

	msi1: msi-controller1@1571000 {
		compatible = "fsl,1s1043a-msi";
		reg = <0x0 0x1571000 0x0 0x4>,
		      <0x0 0x1571004 0x0 0x4>;
		reg-names = "msiir", "msir";
		msi-controller;
		interrupts = <0 116 0x4>;
	};

	msi2: msi-controller2@1572000 {
		compatible = "fsl,1s1043a-msi";
		reg = <0x0 0x1572000 0x0 0x4>,
		      <0x0 0x1572004 0x0 0x4>;
		reg-names = "msiir", "msir";
		msi-controller;
		interrupts = <0 126 0x4>;
	};

	msi3: msi-controller3@1573000 {
		compatible = "fsl,1s1043a-msi";
		reg = <0x0 0x1573000 0x0 0x4>,
		      <0x0 0x1573004 0x0 0x4>;
		reg-names = "msiir", "msir";
		msi-controller;
		interrupts = <0 160 0x4>;
	};

	tzasc: tzasc@1500000 {
		reg = <0x0 0x1500000 0x0 0x10000>;
		interrupts = <0 93 0x4>;
		status = "disabled";
	};

	ifc: ifc@1530000 {
		compatible = "fsl,ifc", "simple-bus";
		reg = <0x0 0x1530000 0x0 0x10000>;
		interrupts = <0 43 0x4>;
	};

	qspi: quadspi@1550000 {
		compatible = "fsl,ls1-qspi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x1550000 0x0 0x10000>,
		      <0x0 0x40000000 0x0 0x4000000>;
		reg-names = "QuadSPI", "QuadSPI-memory";
		interrupts = <0 99 0x4>;
		clock-names = "qspi_en", "qspi";
		clocks = <&platform_clk 1>, <&platform_clk 1>;
		big-endian;
		amba-base = <0x40000000>;
	};

	esdhc: esdhc@1560000 {
		compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
		reg = <0x0 0x1560000 0x0 0x10000>;
		interrupts = <0 62 0x4>;
		clock-frequency = <0>;
		voltage-ranges = <1800 1800 3300 3300>;
		sdhci,auto-cmd12;
		big-endian;
		bus-width = <4>;
	};

	scfg: scfg@1570000 {
		compatible = "fsl,ls1021a-scfg", "syscon";
		reg = <0x0 0x1570000 0x0 0x10000>;
		big-endian;
	};

	crypto: crypto@1700000 {
		compatible = "fsl,sec-v4.4", "fsl,sec-v4.0";
		fsl,sec-era = <3>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x00 0x1700000 0x100000>;
		reg = <0x00 0x1700000 0x0 0x100000>;
		interrupts = <0 75 0x4>;

		sec_jr0: jr@10000 {
			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
			reg	   = <0x10000 0x10000>;
			interrupts = <0 71 0x4>;
		};

		sec_jr1: jr@20000 {
			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
			reg	   = <0x20000 0x10000>;
			interrupts = <0 72 0x4>;
		};

		sec_jr2: jr@30000 {
			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
			reg	   = <0x30000 0x10000>;
			interrupts = <0 73 0x4>;
		};

		sec_jr3: jr@40000 {
			compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
			reg	   = <0x40000 0x10000>;
			interrupts = <0 74 0x4>;
		};
	};

	qman: qman@1880000 {
		compatible = "fsl,qman";
		reg = <0x00 0x1880000 0x0 0x10000>;
		interrupts = <0 45 0x4>;
	};

	bman: bman@1890000 {
		compatible = "fsl,bman";
		reg = <0x00 0x1890000 0x0 0x10000>;
		interrupts = <0 45 0x4>;
	};

	fman0: fman@1a00000 {
		#address-cells = <1>;
		#size-cells = <1>;
		cell-index = <0>;
		compatible = "fsl,fman", "simple-bus";
		ranges = <0x0 0x00 0x1a00000 0x100000>;
		reg = <0x00 0x1a00000 0x0 0x100000>;
		clock-frequency = <0>;
		interrupts = <0 44 0x4>,
			     <0 45 0x4>;

		cc {
			compatible = "fsl,fman-cc";
		};

		muram@0 {
			compatible = "fsl,fman-muram";
			reg = <0x0 0x60000>;
		};

		bmi@80000 {
			compatible = "fsl,fman-bmi";
			reg = <0x80000 0x400>;
		};

		qmi@80400 {
			compatible = "fsl,fman-qmi";
			reg = <0x80400 0x400>;
		};

		fman0_oh1: port@82000 {
			cell-index = <0>;
			compatible = "fsl,fman-port-oh";
			reg = <0x82000 0x1000>;
		};

		fman0_oh2: port@83000 {
			cell-index = <1>;
			compatible = "fsl,fman-port-oh";
			reg = <0x83000 0x1000>;
		};

		fman0_oh3: port@84000 {
			cell-index = <2>;
			compatible = "fsl,fman-port-oh";
			reg = <0x84000 0x1000>;
		};

		fman0_oh4: port@85000 {
			cell-index = <3>;
			compatible = "fsl,fman-port-oh";
			reg = <0x85000 0x1000>;
		};

		fman0_oh5: port@86000 {
			cell-index = <4>;
			compatible = "fsl,fman-port-oh";
			reg = <0x86000 0x1000>;
		};

		fman0_oh6: port@87000 {
			cell-index = <5>;
			compatible = "fsl,fman-port-oh";
			reg = <0x87000 0x1000>;
		};

		policer@c0000 {
			compatible = "fsl,fman-policer";
			reg = <0xc0000 0x1000>;
		};

		keygen@c1000 {
			compatible = "fsl,fman-keygen";
			reg = <0xc1000 0x1000>;
		};

		dma@c2000 {
			compatible = "fsl,fman-dma";
			reg = <0xc2000 0x1000>;
		};

		fpm@c3000 {
			compatible = "fsl,fman-fpm";
			reg = <0xc3000 0x1000>;
		};

		parser@c7000 {
			compatible = "fsl,fman-parser";
			reg = <0xc7000 0x1000>;
		};

		vsps@dc000 {
			compatible = "fsl,fman-vsps";
			reg = <0xdc000 0x1000>;
		};

		mdio@fc000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xfc000 0x1000>;
		};

		mdio@fd000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xfd000 0x1000>;
		};

		fman0_rx0: port@88000 {
			cell-index = <0>;
			compatible = "fsl,fman-port-1g-rx";
			reg = <0x88000 0x1000>;
		};

		fman0_tx0: port@a8000 {
			cell-index = <0>;
			compatible = "fsl,fman-port-1g-tx";
			reg = <0xa8000 0x1000>;
		};

		fm1mac1: ethernet@e0000 {
			cell-index = <0>;
			compatible = "fsl,fman-memac";
			reg = <0xe0000 0x1000>;
			fsl,port-handles = <&fman0_rx0 &fman0_tx0>;
			ptimer-handle = <&ptp_timer0>;
		};

		mdio@e1000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xe1000 0x1000>;
		};

		fman0_rx1: port@89000 {
			cell-index = <1>;
			compatible = "fsl,fman-port-1g-rx";
			reg = <0x89000 0x1000>;
		};

		fman0_tx1: port@a9000 {
			cell-index = <1>;
			compatible = "fsl,fman-port-1g-tx";
			reg = <0xa9000 0x1000>;
		};

		fm1mac2: ethernet@e2000 {
			cell-index = <1>;
			compatible = "fsl,fman-memac";
			reg = <0xe2000 0x1000>;
			fsl,port-handles = <&fman0_rx1 &fman0_tx1>;
			ptimer-handle = <&ptp_timer0>;
		};

		mdio@e3000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xe3000 0x1000>;
		};

		fman0_rx2: port@8a000 {
			cell-index = <2>;
			compatible = "fsl,fman-port-1g-rx";
			reg = <0x8a000 0x1000>;
		};

		fman0_tx2: port@aa000 {
			cell-index = <2>;
			compatible = "fsl,fman-port-1g-tx";
			reg = <0xaa000 0x1000>;
		};

		fm1mac3: ethernet@e4000 {
			cell-index = <2>;
			compatible = "fsl,fman-memac";
			reg = <0xe4000 0x1000>;
			fsl,port-handles = <&fman0_rx2 &fman0_tx2>;
			ptimer-handle = <&ptp_timer0>;
		};

		mdio@e5000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xe5000 0x1000>;
		};

		fman0_rx3: port@8b000 {
			cell-index = <3>;
			compatible = "fsl,fman-port-1g-rx";
			reg = <0x8b000 0x1000>;
		};

		fman0_tx3: port@ab000 {
			cell-index = <3>;
			compatible = "fsl,fman-port-1g-tx";
			reg = <0xab000 0x1000>;
		};

		fm1mac4: ethernet@e6000 {
			cell-index = <3>;
			compatible = "fsl,fman-memac";
			reg = <0xe6000 0x1000>;
			fsl,port-handles = <&fman0_rx3 &fman0_tx3>;
			ptimer-handle = <&ptp_timer0>;
		};

		mdio@e7000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xe7000 0x1000>;
		};

		fman0_rx4: port@8c000 {
			cell-index = <4>;
			compatible = "fsl,fman-port-1g-rx";
			reg = <0x8c000 0x1000>;
		};

		fman0_tx4: port@ac000 {
			cell-index = <4>;
			compatible = "fsl,fman-port-1g-tx";
			reg = <0xac000 0x1000>;
		};

		fm1mac5: ethernet@e8000 {
			cell-index = <4>;
			compatible = "fsl,fman-memac";
			reg = <0xe8000 0x1000>;
			fsl,port-handles = <&fman0_rx4 &fman0_tx4>;
			ptimer-handle = <&ptp_timer0>;
		};

		mdio@e9000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xe9000 0x1000>;
		};

		fman0_rx5: port@8d000 {
			cell-index = <5>;
			compatible = "fsl,fman-port-1g-rx";
			reg = <0x8d000 0x1000>;
		};

		fman0_tx5: port@ad000 {
			cell-index = <5>;
			compatible = "fsl,fman-port-1g-tx";
			reg = <0xad000 0x1000>;
		};

		fm1mac6: ethernet@ea000 {
			cell-index = <5>;
			compatible = "fsl,fman-memac";
			reg = <0xea000 0x1000>;
			fsl,port-handles = <&fman0_rx5 &fman0_tx5>;
			ptimer-handle = <&ptp_timer0>;
		};

		mdio@eb000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xeb000 0x1000>;
		};

		fman0_10g_rx0: port@90000 {
			cell-index = <0>;
			compatible = "fsl,fman-port-10g-rx";
			reg = <0x90000 0x1000>;
		};

		fman0_10g_tx0: port@b0000 {
			cell-index = <0>;
			compatible = "fsl,fman-port-10g-tx";
			reg = <0xb0000 0x1000>;
			fsl,qman-channel-id = <0x800>;
		};

		fm1mac9: ethernet@f0000 {
			cell-index = <0>;
			compatible = "fsl,fman-memac";
			reg = <0xf0000 0x1000>;
			fsl,port-handles = <&fman0_10g_rx0 &fman0_10g_tx0>;
		};

		mdio@f1000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,fman-memac-mdio";
			reg = <0xf1000 0x1000>;
		};

		ptp_timer0: rtc@fe000 {
			compatible = "fsl,fman-rtc";
			reg = <0xfe000 0x1000>;
		};
	};

	sfp: sfp@1e80000 {
		reg = <0x00 0x1e80000 0x0 0x10000>;
		status = "disabled";
	};

	snvs: snvs@1e90000 {
		reg = <0x00 0x1e90000 0x0 0x10000>;
		status = "disabled";
	};

	serdes1: serdes1@1ea0000 {
		reg = <0x00 0x1ea0000 0x0 0x10000>;
		status = "disabled";
	};

	dcfg: dcfg@1ee0000 {
		compatible = "fsl,ls1021a-dcfg";
		reg = <0x0 0x1ee0000 0x0 0x10000>;
	};

	clockgen: clocking@1ee1000 {
		ranges = <0x0 0x0 0x1ee1000 0x1000>;
		#address-cells = <1>;
		#size-cells = <1>;
		sysclk: sysclk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "sysclk";
		};

		cga_pll1: pll1@800 {
			compatible = "fsl,qoriq-core-pll-2.0";
			#clock-cells = <1>;
			reg = <0x800 0x10>;
			clocks = <&sysclk>;
			clock-output-names = "cga-pll1", "cga-pll1-div2",
					"cga-pll1-div3", "cga-pll1-div4";
		};

		cga_pll2: pll2@820 {
			compatible = "fsl,qoriq-core-pll-2.0";
			#clock-cells = <1>;
			reg = <0x820 0x10>;
			clocks = <&sysclk>;
			clock-output-names = "cga-pll2", "cga-pll2-div2",
					"cga-pll2-div3", "cga-pll2-div4";
		};

		platform_clk: pll@c00 {
			compatible = "fsl,qoriq-core-pll-2.0";
			#clock-cells = <1>;
			reg = <0xc00 0x10>;
			clocks = <&sysclk>;
			clock-output-names = "platform-clk", "platform-clk-div2";
		};

		cluster1_clk: clk0c0@0 {
			compatible = "fsl,qoriq-core-mux-2.0";
			#clock-cells = <0>;
			reg = <0x0 0x10>;
			clock-names = "pll1cga", "pll1cga-div2", "pll1cga-div4",
				      "pll2cga", "pll2cga-div2", "pll2cga-div4";
			clocks = <&cga_pll1 0>, <&cga_pll1 1>, <&cga_pll1 2>,
				 <&cga_pll2 0>, <&cga_pll2 1>, <&cga_pll2 2>;
			clock-output-names = "cluster1-clk";

		};
	};

	rcpm: rcpm@1ee2000 {
		compatible = "fsl,ls1021a-rcpm", "fsl,qoriq-rcpm-2.1";
		reg = <0x0 0x1ee2000 0x0 0x10000>;
	};

	dspi0: dspi@2100000 {
		compatible = "fsl,vf610-dspi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2100000 0x0 0x10000>;
		interrupts = <0 64 0x4>;
		clock-names = "dspi";
		clocks = <&platform_clk 1>;
		spi-num-chipselects = <5>;
		big-endian;
		tcfq-mode;
		status = "disabled";
	};

	dspi1: dspi@2110000 {
		compatible = "fsl,vf610-dspi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2110000 0x0 0x10000>;
		interrupts = <0 65 0x4>;
		clock-names = "dspi";
		clocks = <&platform_clk 1>;
		spi-num-chipselects = <5>;
		big-endian;
		status = "disabled";
	};

	i2c0: i2c@2180000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2180000 0x0 0x10000>;
		interrupts = <0 56 0x4>;
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		dmas = <&edma0 1 39>,
		       <&edma0 1 38>;
		dma-names = "tx", "rx";
		status = "disabled";
	};

	i2c1: i2c@2190000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x2190000 0x0 0x10000>;
		interrupts = <0 57 0x4>;
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c2: i2c@21a0000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x21a0000 0x0 0x10000>;
		interrupts = <0 58 0x4>;
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	i2c3: i2c@21b0000 {
		compatible = "fsl,vf610-i2c";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x21b0000 0x0 0x10000>;
		interrupts = <0 59 0x4>;
		clock-names = "i2c";
		clocks = <&platform_clk 1>;
		status = "disabled";
	};

	duart0: serial@21c0500 {
		device_type = "serial";
		compatible = "fsl,ns16550", "ns16550a";
		reg = <0x00 0x21c0500 0x0 0x100>;
		interrupts = <0 54 0x4>;
		clock-frequency = <400000000>;
	};

	duart1: serial@21c0600 {
		device_type = "serial";
		compatible = "fsl,ns16550", "ns16550a";
		reg = <0x00 0x21c0600 0x0 0x100>;
		interrupts = <0 54 0x4>;
		clock-frequency = <400000000>;
	};

	duart2: serial@21d0500 {
		device_type = "serial";
		compatible = "fsl,ns16550", "ns16550a";
		reg = <0x0 0x21d0500 0x0 0x100>;
		interrupts = <0 55 0x4>;
		clock-frequency = <400000000>;
	};

	duart3: serial@21d0600 {
		device_type = "serial";
		compatible = "fsl,ns16550", "ns16550a";
		reg = <0x0 0x21d0600 0x0 0x100>;
		interrupts = <0 55 0x4>;
		clock-frequency = <400000000>;
	};

	gpio1: gpio@2300000 {
		compatible = "fsl,ls1021a-gpio";
		reg = <0x0 0x2300000 0x0 0x10000>;
		interrupts = <0 66 0x4>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	gpio2: gpio@2310000 {
		compatible = "fsl,ls1021a-gpio";
		reg = <0x0 0x2310000 0x0 0x10000>;
		interrupts = <0 67 0x4>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	gpio3: gpio@2320000 {
		compatible = "fsl,ls1021a-gpio";
		reg = <0x0 0x2320000 0x0 0x10000>;
		interrupts = <0 68 0x4>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	gpio4: gpio@2330000 {
		compatible = "fsl,ls1021a-gpio";
		reg = <0x0 0x2330000 0x0 0x10000>;
		interrupts = <0 134 0x4>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	uqe: uqe@2400000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "qe";
		compatible = "fsl,qe", "simple-bus";
		ranges = <0x0 0x0 0x2400000 0x40000>;
		reg = <0x0 0x2400000 0x0 0x480>;
		brg-frequency = <100000000>;
		bus-frequency = <200000000>;

		fsl,qe-num-riscs = <1>;
		fsl,qe-num-snums = <28>;

		qeic: qeic@80 {
			compatible = "fsl,qe-ic";
			reg = <0x80 0x80>;
			#address-cells = <0>;
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupts = <0 77 0x04 0 77 0x04>;
		};

		si1: si@700 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,qe-si";
			reg = <0x700 0x80>;
		};

		siram1: siram@1000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,qe-siram";
			reg = <0x1000 0x800>;
		};

		ucc@2000 {
			cell-index = <1>;
			reg = <0x2000 0x200>;
			interrupts = <32>;
			interrupt-parent = <&qeic>;
		};

		ucc@2200 {
			cell-index = <3>;
			reg = <0x2200 0x200>;
			interrupts = <34>;
			interrupt-parent = <&qeic>;
		};

		muram@10000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,qe-muram", "fsl,cpm-muram";
			ranges = <0x0 0x10000 0x6000>;

			data-only@0 {
				compatible = "fsl,qe-muram-data",
				"fsl,cpm-muram-data";
				reg = <0x0 0x6000>;
			};
		};
	};

	lpuart0: serial@2950000 {
		compatible = "fsl,ls1021a-lpuart";
		reg = <0x0 0x2950000 0x0 0x1000>;
		interrupts = <0 48 0x4>;
		clocks = <&sysclk>;
		clock-names = "ipg";
		sleep = <&rcpm 0x0 0x40000000>;
		status = "disabled";
	};

	lpuart1: serial@2960000 {
		compatible = "fsl,ls1021a-lpuart";
		reg = <0x0 0x2960000 0x0 0x1000>;
		interrupts = <0 49 0x4>;
		clocks = <&sysclk>;
		clock-names = "ipg";
		status = "disabled";
	};

	lpuart2: serial@2970000 {
		compatible = "fsl,ls1021a-lpuart";
		reg = <0x0 0x2970000 0x0 0x1000>;
		interrupts = <0 50 0x4>;
		clock-names = "ipg";
		clocks = <&sysclk>;
		status = "disabled";
	};

	lpuart3: serial@2980000 {
		compatible = "fsl,ls1021a-lpuart";
		reg = <0x0 0x2980000 0x0 0x1000>;
		interrupts = <0 51 0x4>;
		clocks = <&sysclk>;
		clock-names = "ipg";
		status = "disabled";
	};

	lpuart4: serial@2990000 {
		compatible = "fsl,ls1021a-lpuart";
		reg = <0x0 0x2990000 0x0 0x1000>;
		interrupts = <0 52 0x4>;
		clocks = <&sysclk>;
		clock-names = "ipg";
		status = "disabled";
	};

	lpuart5: serial@29a0000 {
		compatible = "fsl,ls1021a-lpuart";
		reg = <0x0 0x29a0000 0x0 0x1000>;
		interrupts = <0 53 0x4>;
		clocks = <&sysclk>;
		clock-names = "ipg";
		status = "disabled";
	};

	ftm0: ftm0@29d0000 {
		compatible = "fsl,ftm-alarm";
		reg = <0x0 0x29d0000 0x0 0x10000>;
		interrupts = <0 86 0x4>;
		big-endian;
	};

	wdog0: wdog@2ad0000 {
		compatible = "fsl,imx21-wdt";
		reg = <0x0 0x2ad0000 0x0 0x10000>;
		interrupts = <0 83 0x4>;
		clocks = <&platform_clk 1>;
		clock-names = "wdog";
		big-endian;
	};

	edma0: edma@2c00000 {
		#dma-cells = <2>;
		compatible = "fsl,vf610-edma";
		reg = <0x0 0x2c00000 0x0 0x10000>,
		      <0x0 0x2c10000 0x0 0x10000>,
		      <0x0 0x2c20000 0x0 0x10000>;
		interrupts = <0 103 0x4>,
			     <0 103 0x4>;
		interrupt-names = "edma-tx", "edma-err";
		dma-channels = <32>;
		big-endian;
		clock-names = "dmamux0", "dmamux1";
		clocks = <&platform_clk 1>,
			 <&platform_clk 1>;
	};

	usb0: usb3@2f00000 {
		compatible = "snps,dwc3";
		reg = <0x0 0x2f00000 0x0 0x10000>;
		interrupts = <0 60 0x4>;
		dr_mode = "host";
	};

	usb1: usb3@3000000 {
		compatible = "snps,dwc3";
		reg = <0x0 0x3000000 0x0 0x10000>;
		interrupts = <0 61 0x4>;
		dr_mode = "host";
	};
	usb2: usb3@3100000 {
		compatible = "snps,dwc3";
		reg = <0x0 0x3100000 0x0 0x10000>;
		interrupts = <0 63 0x4>;
		dr_mode = "host";
	};

	sata: sata@3200000 {
		compatible = "fsl,ls1021a-ahci";
		reg = <0x0 0x3200000 0x0 0x10000>;
		interrupts = <0 69 0x4>;
		clocks = <&platform_clk 1>;
	};

	qdma: qdma@8380000 {
		compatible = "fsl,ls-qdma";
		reg = <0x0 0x8380000 0x0 0x20000>;
		interrupts = <0 138 0x4>,
			     <0 153 0x4>;
		interrupt-names = "qdma-tx", "qdma-err";
		channels = <1>;
		big-endian;
	};

	pcie@3400000 {
		status = "disabled";
		compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
		reg = <0x00 0x03400000 0x0 0x00100000   /* controller registers */
		       0x40 0x00000000 0x0 0x00002000>; /* configuration space */
		reg-names = "regs", "config";
		interrupts = <0 118 0x4>, /* controller interrupt */
			     <0 117 0x4>; /* PME interrupt */
		interrupt-names = "intr", "pme";
		num-atus = <6>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		num-lanes = <4>;
		bus-range = <0x0 0xff>;
		ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000   /* downstream I/O */
			  0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
		msi-parent = <&msi1>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
				<0000 0 0 2 &gic 0 111 0x4>,
				<0000 0 0 3 &gic 0 112 0x4>,
				<0000 0 0 4 &gic 0 113 0x4>;
	};

	pcie@3500000 {
		compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
		reg = <0x00 0x03500000 0x0 0x00100000   /* controller registers */
		       0x48 0x00000000 0x0 0x00002000>; /* configuration space */
		reg-names = "regs", "config";
		interrupts = <0 128 0x4>,
			     <0 127 0x4>;
		interrupt-names = "intr", "pme";
		num-atus = <6>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		num-lanes = <2>;
		bus-range = <0x0 0xff>;
		ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000   /* downstream I/O */
			  0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
		msi-parent = <&msi2>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0000 0 0 1 &gic 0 120  0x4>,
				<0000 0 0 2 &gic 0 121 0x4>,
				<0000 0 0 3 &gic 0 122 0x4>,
				<0000 0 0 4 &gic 0 123 0x4>;
	};

	pcie@3600000 {
		compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
		reg = <0x00 0x03600000 0x0 0x00100000   /* controller registers */
		       0x50 0x00000000 0x0 0x00002000>; /* configuration space */
		reg-names = "regs", "config";
		interrupts = <0 162 0x4>,
			     <0 161 0x4>;
		interrupt-names = "intr", "pme";
		num-atus = <6>;
		#address-cells = <3>;
		#size-cells = <2>;
		device_type = "pci";
		num-lanes = <2>;
		bus-range = <0x0 0xff>;
		ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000   /* downstream I/O */
			  0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
		msi-parent = <&msi3>;
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 7>;
		interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
				<0000 0 0 2 &gic 0 155 0x4>,
				<0000 0 0 3 &gic 0 156 0x4>,
				<0000 0 0 4 &gic 0 157 0x4>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0 0x80000000>;
		      /* DRAM space 1 - 2 GB DRAM */
	};
	qportals: qman-portals@500000000 {
		   ranges = <0x0 0x5 0x00000000 0x8000000>;
        };
	bportals: bman-portals@508000000 {
		   ranges = <0x0 0x5 0x08000000 0x8000000>;
        };
	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		bman_fbpr: bman-fbpr {
			size = <0 0x1000000>;
			alignment = <0 0x1000000>;
		};
		qman_fqd: qman-fqd {
			size = <0 0x400000>;
			alignment = <0 0x400000>;
		};
		qman_pfdr: qman-pfdr {
			size = <0 0x2000000>;
			alignment = <0 0x2000000>;
		};
	};

	fsl,dpaa {
		compatible = "fsl,ls1043a-dpaa", "simple-bus", "fsl,dpaa";
		ethernet@0 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac1>;
		};
		ethernet@1 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac2>;
		};
		ethernet@2 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac3>;
		};
		ethernet@3 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac4>;
		};
		ethernet@4 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac5>;
		};
		ethernet@5 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac6>;
		};
		ethernet@8 {
			compatible = "fsl,dpa-ethernet";
			fsl,fman-mac = <&fm1mac9>;
		};
	};
};
&fman0 {
		/* offline - 1 */
		port@82000 {
			fsl,qman-channel-id = <0x809>;
		};

		/* tx - 10g - 2 */
		port@a8000 {
			fsl,qman-channel-id = <0x802>;
		};
		/* tx - 10g - 3 */
		port@a9000 {
			fsl,qman-channel-id = <0x803>;
		};
		/* tx - 1g - 2 */
		port@aa000 {
			fsl,qman-channel-id = <0x804>;
		};
		/* tx - 1g - 3 */
		port@ab000 {
			fsl,qman-channel-id = <0x805>;
		};
		/* tx - 1g - 4 */
		port@ac000 {
			fsl,qman-channel-id = <0x806>;
		};
		/* tx - 1g - 5 */
		port@ad000 {
			fsl,qman-channel-id = <0x807>;
		};
		/* tx - 10g - 0 */
		port@b0000 {
			fsl,qman-channel-id = <0x800>;
		};
		/* tx - 10g - 1 */
		port@b1000 {
			fsl,qman-channel-id = <0x801>;
		};
		/* offline - 2 */
		port@83000 {
			fsl,qman-channel-id = <0x80a>;
		};
		/* offline - 3 */
		port@84000 {
			fsl,qman-channel-id = <0x80b>;
		};
		/* offline - 4 */
		port@85000 {
			fsl,qman-channel-id = <0x80c>;
		};
		/* offline - 5 */
		port@86000 {
			fsl,qman-channel-id = <0x80d>;
		};
		/* offline - 6 */
		port@87000 {
			fsl,qman-channel-id = <0x80e>;
		};
	};
&bman_fbpr {
	compatible = "fsl,bman-fbpr";
	alloc-ranges = <0 0 0x10000 0>;
};

&qman_fqd {
	compatible = "fsl,qman-fqd";
	alloc-ranges = <0 0 0x10000 0>;
};

&qman_pfdr {
	compatible = "fsl,qman-pfdr";
	alloc-ranges = <0 0 0x10000 0>;
};

/include/ "qoriq-qman1-portals.dtsi"
/include/ "qoriq-bman1-portals.dtsi"
