
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Fri Jun  5 13:59:15 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                    Requested     Requested     Clock        Clock                     Clock
Level     Clock                    Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
0 -       SHIFT_RESISTER|clock     226.2 MHz     4.422         inferred     Autoconstr_clkgroup_0     66   
===========================================================================================================


Clock Load Summary
******************

                         Clock     Source          Clock Pin         Non-clock Pin     Non-clock Pin
Clock                    Load      Pin             Seq Example       Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------
SHIFT_RESISTER|clock     66        clock(port)     digit0[7:0].C     -                 -            
====================================================================================================
