bram_fifo.v,verilog,xil_defaultlib,../../../../Senior_Design_Built_In_FIFO.srcs/sources_1/ip/bram_fifo_1/sim/bram_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
