{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522345244836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522345244836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 19:40:44 2018 " "Processing started: Thu Mar 29 19:40:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522345244836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522345244836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorMulticicleMemoria -c ProcesadorMulticicleMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522345244836 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522345245237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "../ProcesadorMulticicle/unidad_control.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/regfile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../ProcesadorMulticicle/regfile.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/proc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "../ProcesadorMulticicle/proc.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../ProcesadorMulticicle/multi.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-comportament " "Found design unit 1: memory-comportament" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../ProcesadorMulticicle/memory.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../ProcesadorMulticicle/datapath.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "../ProcesadorMulticicle/control_l.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/marc/uni/pec/pec-2018/procesadormulticicle/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /marc/uni/pec/pec-2018/procesadormulticicle/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ProcesadorMulticicle/alu.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicle/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/SRAMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522345245838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoryController " "Elaborating entity \"MemoryController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522345245876 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(48) " "VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1522345245876 "|MemoryController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"SRAMController:controller0\"" {  } { { "MemoryController.vhd" "controller0" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522345245876 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[0\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[0\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[1\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[1\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[2\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[2\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[3\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[3\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[4\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[4\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[5\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[5\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[6\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[6\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[7\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[7\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[8\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[8\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[9\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[9\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[10\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[10\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[11\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[11\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[12\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[12\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[13\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[13\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[14\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[14\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRAM_DQ\[15\] " "Inserted always-enabled tri-state buffer between \"SRAM_DQ\[15\]\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1522345246277 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1522345246277 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[0\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[1\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[2\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[3\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[4\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[5\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[6\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[7\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[8\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[9\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[10\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[11\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[12\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[13\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[14\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRAM_DQ\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SRAM_DQ\[15\]\" is moved to its source" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1522345246293 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1522345246293 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[0\]~synth " "Node \"SRAM_DQ\[0\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[1\]~synth " "Node \"SRAM_DQ\[1\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[2\]~synth " "Node \"SRAM_DQ\[2\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[3\]~synth " "Node \"SRAM_DQ\[3\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[4\]~synth " "Node \"SRAM_DQ\[4\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[5\]~synth " "Node \"SRAM_DQ\[5\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[6\]~synth " "Node \"SRAM_DQ\[6\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[7\]~synth " "Node \"SRAM_DQ\[7\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[8\]~synth " "Node \"SRAM_DQ\[8\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[9\]~synth " "Node \"SRAM_DQ\[9\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[10\]~synth " "Node \"SRAM_DQ\[10\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[11\]~synth " "Node \"SRAM_DQ\[11\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[12\]~synth " "Node \"SRAM_DQ\[12\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[13\]~synth " "Node \"SRAM_DQ\[13\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[14\]~synth " "Node \"SRAM_DQ\[14\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_DQ\[15\]~synth " "Node \"SRAM_DQ\[15\]~synth\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246308 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1522345246308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[0\] GND " "Pin \"rd_data\[0\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[1\] GND " "Pin \"rd_data\[1\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[2\] GND " "Pin \"rd_data\[2\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[3\] GND " "Pin \"rd_data\[3\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[4\] GND " "Pin \"rd_data\[4\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[5\] GND " "Pin \"rd_data\[5\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[6\] GND " "Pin \"rd_data\[6\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[7\] GND " "Pin \"rd_data\[7\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[8\] GND " "Pin \"rd_data\[8\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[9\] GND " "Pin \"rd_data\[9\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[10\] GND " "Pin \"rd_data\[10\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[11\] GND " "Pin \"rd_data\[11\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[12\] GND " "Pin \"rd_data\[12\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[13\] GND " "Pin \"rd_data\[13\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[14\] GND " "Pin \"rd_data\[14\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[15\] GND " "Pin \"rd_data\[15\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|rd_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522345246308 "|MemoryController|SRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522345246308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522345246339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522345246524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246524 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[0\] " "No output dependent on input pin \"wr_data\[0\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[1\] " "No output dependent on input pin \"wr_data\[1\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[2\] " "No output dependent on input pin \"wr_data\[2\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[3\] " "No output dependent on input pin \"wr_data\[3\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[4\] " "No output dependent on input pin \"wr_data\[4\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[5\] " "No output dependent on input pin \"wr_data\[5\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[6\] " "No output dependent on input pin \"wr_data\[6\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[7\] " "No output dependent on input pin \"wr_data\[7\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[8\] " "No output dependent on input pin \"wr_data\[8\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[9\] " "No output dependent on input pin \"wr_data\[9\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[10\] " "No output dependent on input pin \"wr_data\[10\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[11\] " "No output dependent on input pin \"wr_data\[11\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[12\] " "No output dependent on input pin \"wr_data\[12\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[13\] " "No output dependent on input pin \"wr_data\[13\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[14\] " "No output dependent on input pin \"wr_data\[14\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[15\] " "No output dependent on input pin \"wr_data\[15\]\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|wr_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "byte_m " "No output dependent on input pin \"byte_m\"" {  } { { "MemoryController.vhd" "" { Text "X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleMemoria/MemoryController.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522345246694 "|MemoryController|byte_m"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522345246694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522345246694 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522345246694 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522345246694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522345246694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522345246694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522345246760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 19:40:46 2018 " "Processing ended: Thu Mar 29 19:40:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522345246760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522345246760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522345246760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522345246760 ""}
