Release 14.2 ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc"
...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_push_bu
ttons_4bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_swi
tches_8bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lit
e_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lit
e_slave_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cn
tlr_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cn
tlr_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_m
odule_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mix
er_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_con
troller_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_con
troller_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_tim
er_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_bram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_bl
ock_0_wrapper.ngc"...
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lit
e_0_wrapper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4
   lite_0_wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4
   lite_0_wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_a
   xi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_a
   xi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Total memory usage is 276368 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...
