# The output waveform

-The output waveform showing the instructions performed in a 5-stage pipelined architecture

-instruction 1 : addi

![Alt text](snapshots/addi1.png)

-instruction 2 : sd

![Alt text](snapshots/sd2.png)

-instruction 3 : sd

![Alt text](snapshots/sd3.png)

-instruction 4 : addi

![Alt text](snapshots/addi4.png)

-instruction 5 : li

![Alt text](snapshots/li5.png)

-instruction 6 : sw

![Alt text](snapshots/sw6.png)

-instruction 7 : lui

![Alt text](snapshots/lui7.png)

-instruction 8 : addi

![Alt text](snapshots/addi8.png)

-instruction 9 : jal

![Alt text](snapshots/jal9.png)

-instruction 10 : li

![Alt text](snapshots/li10.png)

-instruction 11 : sw

![Alt text](snapshots/sw11.png)

-instruction 12 : j

![Alt text](snapshots/j12.png)

---

-Full 5-stage instruction pipeline and pc-increment description Waveform

![Alt text](snapshots/waveform.png)



