#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558a91d51e60 .scope module, "tb_wishbone_nn" "tb_wishbone_nn" 2 4;
 .timescale -9 -12;
P_0x558a91d51ff0 .param/l "CLK_PERIOD" 1 2 30, +C4<00000000000000000000000000000010>;
v0x558a91d7e630_0 .var "clk", 0 0;
v0x558a91d7e740_0 .var "rst_n", 0 0;
v0x558a91d7e850_0 .var "test_reg", 31 0;
v0x558a91d7e8f0_0 .net "wbs_ack_o", 0 0, L_0x558a91d8fd20;  1 drivers
v0x558a91d7e990_0 .var "wbs_adr_i", 31 0;
v0x558a91d7ea80_0 .var "wbs_cyc_i", 0 0;
v0x558a91d7eb70_0 .var "wbs_dat_i", 31 0;
v0x558a91d7ec60_0 .net "wbs_dat_o", 31 0, L_0x558a91d90190;  1 drivers
v0x558a91d7ed20_0 .var "wbs_sel_i", 3 0;
v0x558a91d7edc0_0 .var "wbs_stb_i", 0 0;
v0x558a91d7ee60_0 .var "wbs_we_i", 0 0;
S_0x558a91d4b2a0 .scope task, "fifo_read" "fifo_read" 2 69, 2 69 0, S_0x558a91d51e60;
 .timescale -9 -12;
E_0x558a91d4be10 .event posedge, v0x558a91d7c2d0_0;
TD_tb_wishbone_nn.fifo_read ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7ee60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %wait E_0x558a91d4be10;
    %load/vec4 v0x558a91d7ec60_0;
    %assign/vec4 v0x558a91d7e850_0, 0;
    %wait E_0x558a91d4be10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %end;
S_0x558a91d4b480 .scope task, "fifo_write" "fifo_write" 2 50, 2 50 0, S_0x558a91d51e60;
 .timescale -9 -12;
v0x558a91d3bdb0_0 .var "data", 31 0;
TD_tb_wishbone_nn.fifo_write ;
    %pushi/vec4 805306368, 0, 32;
    %assign/vec4 v0x558a91d7e990_0, 0;
    %load/vec4 v0x558a91d3bdb0_0;
    %assign/vec4 v0x558a91d7eb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7ee60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %wait E_0x558a91d4be10;
    %wait E_0x558a91d4be10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %end;
S_0x558a91d7b610 .scope module, "nn0" "wishbone_nn" 2 17, 3 4 0, S_0x558a91d51e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x558a91d45fc0 .param/l "IO_ADDRESS" 0 3 5, C4<00110000000000000000000000000000>;
P_0x558a91d46000 .param/l "PROGRAMMABLE_ADDRESS" 0 3 6, C4<00110000000000000000000000000001>;
L_0x558a91d3bc50 .functor AND 1, v0x558a91d7edc0_0, v0x558a91d7ea80_0, C4<1>, C4<1>;
L_0x558a91d3bec0 .functor AND 1, L_0x558a91d3bc50, L_0x558a91d8f890, C4<1>, C4<1>;
L_0x558a91d3c130 .functor OR 1, L_0x558a91d8f980, L_0x558a91d8fac0, C4<0>, C4<0>;
L_0x558a91d41280 .functor AND 1, L_0x558a91d3bec0, L_0x558a91d3c130, C4<1>, C4<1>;
L_0x558a91d3a160 .functor AND 1, L_0x558a91d8fee0, L_0x558a91d90010, C4<1>, C4<1>;
v0x558a91d7cb10_0 .net *"_ivl_1", 0 0, L_0x558a91d3bc50;  1 drivers
L_0x7fa0159b6210 .functor BUFT 1, C4<00110000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558a91d7cbf0_0 .net/2u *"_ivl_10", 31 0, L_0x7fa0159b6210;  1 drivers
v0x558a91d7ccd0_0 .net *"_ivl_12", 0 0, L_0x558a91d8fac0;  1 drivers
v0x558a91d7cd70_0 .net *"_ivl_15", 0 0, L_0x558a91d3c130;  1 drivers
v0x558a91d7ce30_0 .net *"_ivl_17", 0 0, L_0x558a91d41280;  1 drivers
L_0x7fa0159b6258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558a91d7cef0_0 .net/2u *"_ivl_18", 0 0, L_0x7fa0159b6258;  1 drivers
L_0x7fa0159b62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a91d7cfd0_0 .net/2u *"_ivl_20", 0 0, L_0x7fa0159b62a0;  1 drivers
L_0x7fa0159b62e8 .functor BUFT 1, C4<00110000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a91d7d0b0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa0159b62e8;  1 drivers
v0x558a91d7d190_0 .net *"_ivl_26", 0 0, L_0x558a91d8fee0;  1 drivers
v0x558a91d7d250_0 .net *"_ivl_29", 0 0, L_0x558a91d90010;  1 drivers
v0x558a91d7d310_0 .net *"_ivl_3", 0 0, L_0x558a91d8f890;  1 drivers
v0x558a91d7d3d0_0 .net *"_ivl_31", 0 0, L_0x558a91d3a160;  1 drivers
L_0x7fa0159b6330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a91d7d490_0 .net/2u *"_ivl_32", 31 0, L_0x7fa0159b6330;  1 drivers
v0x558a91d7d570_0 .net *"_ivl_5", 0 0, L_0x558a91d3bec0;  1 drivers
L_0x7fa0159b61c8 .functor BUFT 1, C4<00110000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a91d7d630_0 .net/2u *"_ivl_6", 31 0, L_0x7fa0159b61c8;  1 drivers
v0x558a91d7d710_0 .net *"_ivl_8", 0 0, L_0x558a91d8f980;  1 drivers
v0x558a91d7d7d0_0 .net "fifo_out", 31 0, L_0x558a91d8f670;  1 drivers
v0x558a91d7d890_0 .net "full", 0 0, L_0x558a91d8f230;  1 drivers
v0x558a91d7d960_0 .net "wb_clk_i", 0 0, v0x558a91d7e630_0;  1 drivers
v0x558a91d7da30_0 .net "wb_rst_i", 0 0, v0x558a91d7e740_0;  1 drivers
v0x558a91d7db00_0 .net "wbs_ack_o", 0 0, L_0x558a91d8fd20;  alias, 1 drivers
v0x558a91d7dba0_0 .net "wbs_adr_i", 31 0, v0x558a91d7e990_0;  1 drivers
v0x558a91d7dc40_0 .net "wbs_cyc_i", 0 0, v0x558a91d7ea80_0;  1 drivers
v0x558a91d7dd10_0 .net "wbs_dat_i", 31 0, v0x558a91d7eb70_0;  1 drivers
v0x558a91d7dde0_0 .net "wbs_dat_o", 31 0, L_0x558a91d90190;  alias, 1 drivers
v0x558a91d7de80_0 .net "wbs_sel_i", 3 0, v0x558a91d7ed20_0;  1 drivers
v0x558a91d7df60_0 .net "wbs_stb_i", 0 0, v0x558a91d7edc0_0;  1 drivers
v0x558a91d7e020_0 .net "wbs_we_i", 0 0, v0x558a91d7ee60_0;  1 drivers
L_0x558a91d8f890 .reduce/nor v0x558a91d7e740_0;
L_0x558a91d8f980 .cmp/eq 32, v0x558a91d7e990_0, L_0x7fa0159b61c8;
L_0x558a91d8fac0 .cmp/eq 32, v0x558a91d7e990_0, L_0x7fa0159b6210;
L_0x558a91d8fd20 .functor MUXZ 1, L_0x7fa0159b62a0, L_0x7fa0159b6258, L_0x558a91d41280, C4<>;
L_0x558a91d8fee0 .cmp/eq 32, v0x558a91d7e990_0, L_0x7fa0159b62e8;
L_0x558a91d90010 .reduce/nor v0x558a91d7ee60_0;
L_0x558a91d90190 .functor MUXZ 32, L_0x7fa0159b6330, L_0x558a91d8f670, L_0x558a91d3a160, C4<>;
S_0x558a91d7b990 .scope module, "fifo_in" "fifo_buffer" 3 26, 4 1 0, S_0x558a91d7b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "ce";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /OUTPUT 32 "data_o";
v0x558a91d3c020 .array "FIFO", 7 0, 31 0;
v0x558a91d3c290_0 .net *"_ivl_0", 31 0, L_0x558a91d7ef00;  1 drivers
L_0x7fa0159b60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558a91d413e0_0 .net/2u *"_ivl_10", 0 0, L_0x7fa0159b60f0;  1 drivers
v0x558a91d3a2c0_0 .net *"_ivl_14", 31 0, L_0x558a91d8f410;  1 drivers
v0x558a91d3a4d0_0 .net *"_ivl_16", 4 0, L_0x558a91d8f4e0;  1 drivers
L_0x7fa0159b6138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558a91d39570_0 .net *"_ivl_19", 1 0, L_0x7fa0159b6138;  1 drivers
L_0x7fa0159b6180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a91d7bdd0_0 .net/2u *"_ivl_20", 31 0, L_0x7fa0159b6180;  1 drivers
L_0x7fa0159b6018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558a91d7beb0_0 .net *"_ivl_3", 28 0, L_0x7fa0159b6018;  1 drivers
L_0x7fa0159b6060 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x558a91d7bf90_0 .net/2u *"_ivl_4", 31 0, L_0x7fa0159b6060;  1 drivers
v0x558a91d7c070_0 .net *"_ivl_6", 0 0, L_0x558a91d8f090;  1 drivers
L_0x7fa0159b60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558a91d7c130_0 .net/2u *"_ivl_8", 0 0, L_0x7fa0159b60a8;  1 drivers
v0x558a91d7c210_0 .net "ce", 0 0, v0x558a91d7ea80_0;  alias, 1 drivers
v0x558a91d7c2d0_0 .net "clk", 0 0, v0x558a91d7e630_0;  alias, 1 drivers
v0x558a91d7c390_0 .var "count", 2 0;
v0x558a91d7c470_0 .net "data_i", 31 0, v0x558a91d7eb70_0;  alias, 1 drivers
v0x558a91d7c550_0 .net "data_o", 31 0, L_0x558a91d8f670;  alias, 1 drivers
v0x558a91d7c630_0 .net "full", 0 0, L_0x558a91d8f230;  alias, 1 drivers
v0x558a91d7c6f0_0 .var "read_addr", 2 0;
v0x558a91d7c7d0_0 .net "rst", 0 0, v0x558a91d7e740_0;  alias, 1 drivers
v0x558a91d7c890_0 .net "we", 0 0, v0x558a91d7ee60_0;  alias, 1 drivers
v0x558a91d7c950_0 .var "write_addr", 2 0;
L_0x558a91d7ef00 .concat [ 3 29 0 0], v0x558a91d7c390_0, L_0x7fa0159b6018;
L_0x558a91d8f090 .cmp/eq 32, L_0x558a91d7ef00, L_0x7fa0159b6060;
L_0x558a91d8f230 .functor MUXZ 1, L_0x7fa0159b60f0, L_0x7fa0159b60a8, L_0x558a91d8f090, C4<>;
L_0x558a91d8f410 .array/port v0x558a91d3c020, L_0x558a91d8f4e0;
L_0x558a91d8f4e0 .concat [ 3 2 0 0], v0x558a91d7c6f0_0, L_0x7fa0159b6138;
L_0x558a91d8f670 .functor MUXZ 32, L_0x7fa0159b6180, L_0x558a91d8f410, v0x558a91d7ea80_0, C4<>;
S_0x558a91d7e270 .scope task, "strobe_ack_test" "strobe_ack_test" 2 38, 2 38 0, S_0x558a91d51e60;
 .timescale -9 -12;
TD_tb_wishbone_nn.strobe_ack_test ;
    %pushi/vec4 805306368, 0, 32;
    %assign/vec4 v0x558a91d7e990_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %end;
S_0x558a91d7e400 .scope task, "triplewrite" "triplewrite" 2 84, 2 84 0, S_0x558a91d51e60;
 .timescale -9 -12;
TD_tb_wishbone_nn.triplewrite ;
    %pushi/vec4 43962, 0, 32;
    %store/vec4 v0x558a91d3bdb0_0, 0, 32;
    %fork TD_tb_wishbone_nn.fifo_write, S_0x558a91d4b480;
    %join;
    %wait E_0x558a91d4be10;
    %pushi/vec4 3735879680, 0, 32;
    %store/vec4 v0x558a91d3bdb0_0, 0, 32;
    %fork TD_tb_wishbone_nn.fifo_write, S_0x558a91d4b480;
    %join;
    %wait E_0x558a91d4be10;
    %pushi/vec4 3735923642, 0, 32;
    %store/vec4 v0x558a91d3bdb0_0, 0, 32;
    %fork TD_tb_wishbone_nn.fifo_write, S_0x558a91d4b480;
    %join;
    %wait E_0x558a91d4be10;
    %fork TD_tb_wishbone_nn.fifo_read, S_0x558a91d4b2a0;
    %join;
    %wait E_0x558a91d4be10;
    %fork TD_tb_wishbone_nn.fifo_read, S_0x558a91d4b2a0;
    %join;
    %wait E_0x558a91d4be10;
    %fork TD_tb_wishbone_nn.fifo_read, S_0x558a91d4b2a0;
    %join;
    %wait E_0x558a91d4be10;
    %end;
    .scope S_0x558a91d7b990;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558a91d7c950_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558a91d7c6f0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x558a91d7b990;
T_5 ;
    %wait E_0x558a91d4be10;
    %load/vec4 v0x558a91d7c7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a91d7c950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a91d7c6f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a91d7c390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558a91d7c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x558a91d7c890_0;
    %load/vec4 v0x558a91d7c390_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x558a91d7c470_0;
    %load/vec4 v0x558a91d7c950_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x558a91d3c020, 4, 0;
    %load/vec4 v0x558a91d7c950_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558a91d7c950_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x558a91d7c890_0;
    %nor/r;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x558a91d7c390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x558a91d7c6f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558a91d7c6f0_0, 0;
T_5.6 ;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %load/vec4 v0x558a91d7c950_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a91d7c950_0, 0;
T_5.8 ;
    %load/vec4 v0x558a91d7c6f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558a91d7c6f0_0, 0;
T_5.10 ;
    %load/vec4 v0x558a91d7c950_0;
    %load/vec4 v0x558a91d7c6f0_0;
    %cmp/u;
    %jmp/0xz  T_5.12, 5;
    %load/vec4 v0x558a91d7c6f0_0;
    %load/vec4 v0x558a91d7c950_0;
    %sub;
    %assign/vec4 v0x558a91d7c390_0, 0;
T_5.12 ;
    %load/vec4 v0x558a91d7c6f0_0;
    %load/vec4 v0x558a91d7c950_0;
    %cmp/u;
    %jmp/0xz  T_5.14, 5;
    %load/vec4 v0x558a91d7c950_0;
    %load/vec4 v0x558a91d7c6f0_0;
    %sub;
    %assign/vec4 v0x558a91d7c390_0, 0;
T_5.14 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558a91d51e60;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v0x558a91d7e630_0;
    %inv;
    %store/vec4 v0x558a91d7e630_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558a91d51e60;
T_7 ;
    %vpi_call 2 34 "$dumpfile", "tb_wishbone_nn.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558a91d51e60 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x558a91d51e60;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7e630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558a91d7e740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7edc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7ee60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558a91d7e850_0, 0;
    %wait E_0x558a91d4be10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558a91d7e740_0, 0;
    %wait E_0x558a91d4be10;
    %fork TD_tb_wishbone_nn.triplewrite, S_0x558a91d7e400;
    %join;
    %delay 5000, 0;
    %vpi_call 2 115 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "rtl/basic_verilog_test.v";
    "../top_level.v";
    "../input_fifo.v";
