-- VHDL test case input
Output_pin <= Input_pin after 10 ns;

