

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'
================================================================
* Date:           Mon Jul 15 19:04:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    16389|  60.000 ns|  0.164 ms|    6|  16389|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterInLoopRow  |        4|    16387|         5|          1|          1|  1 ~ 16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rem = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1048]   --->   Operation 8 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1051]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val = alloca i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1049]   --->   Operation 11 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_blk_width_cast3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_cast3"   --->   Operation 12 'read' 'last_blk_width_cast3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub3_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub3"   --->   Operation 13 'read' 'sub3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load"   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 15 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load"   --->   Operation 16 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_cast3_cast = zext i4 %last_blk_width_cast3_read"   --->   Operation 19 'zext' 'last_blk_width_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln1049 = store i8 0, i8 %val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1049]   --->   Operation 22 'store' 'store_ln1049' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 0, i32 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1051]   --->   Operation 23 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 0, i32 %rem" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1048]   --->   Operation 25 'store' 'store_ln1048' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j_3 = load i32 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086]   --->   Operation 28 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1054 = zext i31 %i_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 29 'zext' 'zext_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%icmp_ln1054 = icmp_slt  i32 %zext_ln1054, i32 %bound_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 30 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.52ns)   --->   "%add_ln1054 = add i31 %i_load, i31 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 31 'add' 'add_ln1054' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %for.end.loopexit.exitStub, void %for.body.split" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 32 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%bLast_width = icmp_eq  i32 %j_3, i32 %sub_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1059]   --->   Operation 33 'icmp' 'bLast_width' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %j_3, i32 %cols_bound_per_npc_load_read" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084]   --->   Operation 34 'icmp' 'icmp_ln1084' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084]   --->   Operation 35 'br' 'br_ln1084' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln1086 = add i32 %j_3, i32 1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086]   --->   Operation 36 'add' 'add_ln1086' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%j_4 = select i1 %bLast_width, i32 0, i32 %add_ln1086" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086]   --->   Operation 37 'select' 'j_4' <Predicate = (icmp_ln1054)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 %j_4, i32 %j" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1051]   --->   Operation 38 'store' 'store_ln1051' <Predicate = (icmp_ln1054)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln1054 = store i31 %add_ln1054, i31 %i" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 39 'store' 'store_ln1054' <Predicate = (icmp_ln1054)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 40 'br' 'br_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.83>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067]   --->   Operation 41 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1060]   --->   Operation 42 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1054)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1060 = zext i4 %xf_bits_per_clock" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1060]   --->   Operation 43 'zext' 'zext_ln1060' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1060_1 = zext i4 %xf_bits_per_clock" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1060]   --->   Operation 44 'zext' 'zext_ln1060_1' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.21ns)   --->   "%ptr_width_minus = select i1 %bLast_width, i5 %sub3_read, i5 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1061]   --->   Operation 45 'select' 'ptr_width_minus' <Predicate = (icmp_ln1054)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1061 = sext i5 %ptr_width_minus" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1061]   --->   Operation 46 'sext' 'sext_ln1061' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.55ns)   --->   "%icmp_ln1065 = icmp_slt  i32 %rem_1, i32 %zext_ln1060" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1065]   --->   Operation 47 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1065]   --->   Operation 48 'br' 'br_ln1065' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln1074 = add i5 %last_blk_width_cast3_cast, i5 7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 49 'add' 'add_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & bLast_width)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%select_ln1074 = select i1 %bLast_width, i5 %add_ln1074, i5 15" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 50 'select' 'select_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%zext_ln1074 = zext i5 %select_ln1074" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 51 'zext' 'zext_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln1074 = sub i32 %zext_ln1074, i32 %rem_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 52 'sub' 'sub_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%sub_ln1074_1 = sub i32 8, i32 %rem_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 53 'sub' 'sub_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (2.55ns)   --->   "%icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 54 'icmp' 'icmp_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i32 %sub_ln1074_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 55 'trunc' 'trunc_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1074_1 = trunc i32 %sub_ln1074" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 56 'trunc' 'trunc_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%rem_3 = sub i32 %rem_1, i32 %zext_ln1060" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1075]   --->   Operation 57 'sub' 'rem_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_3, i32 %rem" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1048]   --->   Operation 58 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.70>
ST_3 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1066]   --->   Operation 59 'icmp' 'icmp_ln1066' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1067 = trunc i32 %rem_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067]   --->   Operation 60 'trunc' 'trunc_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln1071 = add i5 %zext_ln1060_1, i5 31" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 61 'add' 'add_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1071 = sext i5 %add_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 62 'sext' 'sext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1071 = trunc i5 %add_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 63 'trunc' 'trunc_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln1071 = icmp_ugt  i32 %rem_1, i32 %sext_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 64 'icmp' 'icmp_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.55ns)   --->   "%rem_2 = add i32 %rem_1, i32 %sext_ln1061" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1072]   --->   Operation 65 'add' 'rem_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_2, i32 %rem" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1048]   --->   Operation 66 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1057]   --->   Operation 67 'specpipeline' 'specpipeline_ln1057' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1056 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 8192" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1056]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln1056' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054]   --->   Operation 69 'specloopname' 'specloopname_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%val_load = load i8 %val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067]   --->   Operation 70 'load' 'val_load' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%tmp_15 = partselect i8 @llvm.part.select.i8, i8 %val_load, i32 7, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 71 'partselect' 'tmp_15' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%xor_ln1074 = xor i3 %trunc_ln1074, i3 7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 72 'xor' 'xor_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_2 = select i1 %icmp_ln1074, i8 %tmp_15, i8 %val_load" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 73 'select' 'select_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_3 = select i1 %icmp_ln1074, i3 %xor_ln1074, i3 %trunc_ln1074" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 74 'select' 'select_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%zext_ln1074_1 = zext i3 %select_ln1074_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 75 'zext' 'zext_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (3.14ns) (out node of the LUT)   --->   "%lshr_ln1074 = lshr i8 %select_ln1074_2, i8 %zext_ln1074_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 76 'lshr' 'lshr_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.65ns)   --->   "%sub_ln1067 = sub i3 0, i3 %trunc_ln1067" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067]   --->   Operation 77 'sub' 'sub_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i3 %sub_ln1067" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067]   --->   Operation 78 'zext' 'zext_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.14ns)   --->   "%localbuffer = lshr i8 %val_load, i8 %zext_ln1067" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067]   --->   Operation 79 'lshr' 'localbuffer' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (3.63ns)   --->   "%val_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ldata" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1069]   --->   Operation 80 'read' 'val_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 81 [1/1] (1.65ns)   --->   "%sub_ln1071 = sub i3 %trunc_ln1071, i3 %trunc_ln1067" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 81 'sub' 'sub_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%xor_ln1071 = xor i3 %sub_ln1071, i3 7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 82 'xor' 'xor_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%zext_ln1071 = zext i3 %xor_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 83 'zext' 'zext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.12ns) (out node of the LUT)   --->   "%lshr_ln1071 = lshr i8 255, i8 %zext_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 84 'lshr' 'lshr_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%and_ln1071 = and i8 %val_2, i8 %lshr_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 85 'and' 'and_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%xor_ln1071_1 = xor i3 %trunc_ln1067, i3 7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 86 'xor' 'xor_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%select_ln1071_2 = select i1 %icmp_ln1071, i3 %xor_ln1071_1, i3 %trunc_ln1067" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 87 'select' 'select_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%zext_ln1071_1 = zext i3 %select_ln1071_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 88 'zext' 'zext_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln1071 = shl i8 %and_ln1071, i8 %zext_ln1071_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 89 'shl' 'shl_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln1049 = store i8 %val_2, i8 %val" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1049]   --->   Operation 90 'store' 'store_ln1049' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.20>
ST_5 : Operation 91 [1/1] (1.65ns)   --->   "%sub_ln1074_2 = sub i3 %trunc_ln1074, i3 %trunc_ln1074_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 91 'sub' 'sub_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.65ns)   --->   "%sub_ln1074_3 = sub i3 %trunc_ln1074_1, i3 %trunc_ln1074" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 92 'sub' 'sub_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065 & !icmp_ln1074)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%select_ln1074_1 = select i1 %icmp_ln1074, i3 %sub_ln1074_2, i3 %sub_ln1074_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 93 'select' 'select_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%xor_ln1074_1 = xor i3 %select_ln1074_1, i3 7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 94 'xor' 'xor_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%zext_ln1074_2 = zext i3 %xor_ln1074_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 95 'zext' 'zext_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.12ns) (out node of the LUT)   --->   "%lshr_ln1074_1 = lshr i8 255, i8 %zext_ln1074_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 96 'lshr' 'lshr_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.99ns)   --->   "%localbuffer_5 = and i8 %lshr_ln1074, i8 %lshr_ln1074_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074]   --->   Operation 97 'and' 'localbuffer_5' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end30_ifconv"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%localbuffer_3 = select i1 %icmp_ln1066, i8 0, i8 %localbuffer" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1066]   --->   Operation 99 'select' 'localbuffer_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071_1)   --->   "%select_ln1071 = select i1 %icmp_ln1071, i3 %trunc_ln1067, i3 %trunc_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 100 'select' 'select_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%select_ln1071_1 = select i1 %icmp_ln1071, i3 %trunc_ln1071, i3 %trunc_ln1067" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 101 'select' 'select_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071_1)   --->   "%xor_ln1071_2 = xor i3 %select_ln1071, i3 7" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 102 'xor' 'xor_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%zext_ln1071_2 = zext i3 %select_ln1071_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 103 'zext' 'zext_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071_1)   --->   "%zext_ln1071_3 = zext i3 %xor_ln1071_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 104 'zext' 'zext_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_3)   --->   "%tmp_14 = partselect i8 @llvm.part.select.i8, i8 %shl_ln1071, i32 7, i32 0" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 105 'partselect' 'tmp_14' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_3)   --->   "%select_ln1071_3 = select i1 %icmp_ln1071, i8 %tmp_14, i8 %shl_ln1071" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 106 'select' 'select_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.12ns) (out node of the LUT)   --->   "%shl_ln1071_1 = shl i8 255, i8 %zext_ln1071_2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 107 'shl' 'shl_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.12ns) (out node of the LUT)   --->   "%lshr_ln1071_1 = lshr i8 255, i8 %zext_ln1071_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 108 'lshr' 'lshr_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.99ns)   --->   "%and_ln1071_1 = and i8 %shl_ln1071_1, i8 %lshr_ln1071_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 109 'and' 'and_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%xor_ln1071_3 = xor i8 %and_ln1071_1, i8 255" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 110 'xor' 'xor_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1071_2 = and i8 %localbuffer_3, i8 %xor_ln1071_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 111 'and' 'and_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.24ns) (out node of the LUT)   --->   "%and_ln1071_3 = and i8 %select_ln1071_3, i8 %and_ln1071_1" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 112 'and' 'and_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%localbuffer_4 = or i8 %and_ln1071_2, i8 %and_ln1071_3" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 113 'or' 'localbuffer_4' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln1073 = br void %if.end30_ifconv" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073]   --->   Operation 114 'br' 'br_ln1073' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_5 : Operation 115 [1/1] (1.65ns)   --->   "%sub_ln1082 = sub i3 0, i3 %tmp" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082]   --->   Operation 115 'sub' 'sub_ln1082' <Predicate = (bLast_width)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (!icmp_ln1054)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%localbuffer_1 = phi i8 %localbuffer_4, void %if.then_ifconv, i8 %localbuffer_5, void %if.else"   --->   Operation 116 'phi' 'localbuffer_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1082 = zext i3 %sub_ln1082" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082]   --->   Operation 117 'zext' 'zext_ln1082' <Predicate = (bLast_width)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (2.12ns)   --->   "%lshr_ln1082 = lshr i8 255, i8 %zext_ln1082" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082]   --->   Operation 118 'lshr' 'lshr_ln1082' <Predicate = (bLast_width)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%select_ln1059 = select i1 %bLast_width, i8 %lshr_ln1082, i8 255" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1059]   --->   Operation 119 'select' 'select_ln1059' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.24ns) (out node of the LUT)   --->   "%localbuffer2 = and i8 %localbuffer_1, i8 %select_ln1059" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1059]   --->   Operation 120 'and' 'localbuffer2' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (3.63ns)   --->   "%write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %in_mat_data, i8 %localbuffer2" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084]   --->   Operation 121 'write' 'write_ln1084' <Predicate = (icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln1084 = br void %if.end42" [/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084]   --->   Operation 122 'br' 'br_ln1084' <Predicate = (icmp_ln1084)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_cast3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_mat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                          (alloca           ) [ 0111000]
i                            (alloca           ) [ 0110000]
j                            (alloca           ) [ 0110000]
val                          (alloca           ) [ 0111100]
last_blk_width_cast3_read    (read             ) [ 0000000]
sub3_read                    (read             ) [ 0111000]
last_blk_width_load_read     (read             ) [ 0111000]
sub_read                     (read             ) [ 0110000]
cols_bound_per_npc_load_read (read             ) [ 0110000]
tmp                          (read             ) [ 0111110]
bound_read                   (read             ) [ 0110000]
last_blk_width_cast3_cast    (zext             ) [ 0111000]
specinterface_ln0            (specinterface    ) [ 0000000]
specinterface_ln0            (specinterface    ) [ 0000000]
store_ln1049                 (store            ) [ 0000000]
store_ln1051                 (store            ) [ 0000000]
store_ln0                    (store            ) [ 0000000]
store_ln1048                 (store            ) [ 0000000]
br_ln0                       (br               ) [ 0000000]
i_load                       (load             ) [ 0000000]
j_3                          (load             ) [ 0000000]
zext_ln1054                  (zext             ) [ 0000000]
icmp_ln1054                  (icmp             ) [ 0111111]
add_ln1054                   (add              ) [ 0000000]
br_ln1054                    (br               ) [ 0000000]
bLast_width                  (icmp             ) [ 0101111]
icmp_ln1084                  (icmp             ) [ 0101111]
br_ln1084                    (br               ) [ 0000000]
add_ln1086                   (add              ) [ 0000000]
j_4                          (select           ) [ 0000000]
store_ln1051                 (store            ) [ 0000000]
store_ln1054                 (store            ) [ 0000000]
br_ln1054                    (br               ) [ 0000000]
rem_1                        (load             ) [ 0000000]
xf_bits_per_clock            (select           ) [ 0000000]
zext_ln1060                  (zext             ) [ 0000000]
zext_ln1060_1                (zext             ) [ 0000000]
ptr_width_minus              (select           ) [ 0000000]
sext_ln1061                  (sext             ) [ 0000000]
icmp_ln1065                  (icmp             ) [ 0101111]
br_ln1065                    (br               ) [ 0000000]
add_ln1074                   (add              ) [ 0000000]
select_ln1074                (select           ) [ 0000000]
zext_ln1074                  (zext             ) [ 0000000]
sub_ln1074                   (sub              ) [ 0000000]
sub_ln1074_1                 (sub              ) [ 0000000]
icmp_ln1074                  (icmp             ) [ 0100110]
trunc_ln1074                 (trunc            ) [ 0100110]
trunc_ln1074_1               (trunc            ) [ 0100110]
rem_3                        (sub              ) [ 0000000]
store_ln1048                 (store            ) [ 0000000]
icmp_ln1066                  (icmp             ) [ 0100110]
trunc_ln1067                 (trunc            ) [ 0100110]
add_ln1071                   (add              ) [ 0000000]
sext_ln1071                  (sext             ) [ 0000000]
trunc_ln1071                 (trunc            ) [ 0100110]
icmp_ln1071                  (icmp             ) [ 0100110]
rem_2                        (add              ) [ 0000000]
store_ln1048                 (store            ) [ 0000000]
specpipeline_ln1057          (specpipeline     ) [ 0000000]
speclooptripcount_ln1056     (speclooptripcount) [ 0000000]
specloopname_ln1054          (specloopname     ) [ 0000000]
val_load                     (load             ) [ 0000000]
tmp_15                       (partselect       ) [ 0000000]
xor_ln1074                   (xor              ) [ 0000000]
select_ln1074_2              (select           ) [ 0000000]
select_ln1074_3              (select           ) [ 0000000]
zext_ln1074_1                (zext             ) [ 0000000]
lshr_ln1074                  (lshr             ) [ 0100010]
sub_ln1067                   (sub              ) [ 0000000]
zext_ln1067                  (zext             ) [ 0000000]
localbuffer                  (lshr             ) [ 0100010]
val_2                        (read             ) [ 0000000]
sub_ln1071                   (sub              ) [ 0000000]
xor_ln1071                   (xor              ) [ 0000000]
zext_ln1071                  (zext             ) [ 0000000]
lshr_ln1071                  (lshr             ) [ 0000000]
and_ln1071                   (and              ) [ 0000000]
xor_ln1071_1                 (xor              ) [ 0000000]
select_ln1071_2              (select           ) [ 0000000]
zext_ln1071_1                (zext             ) [ 0000000]
shl_ln1071                   (shl              ) [ 0100010]
store_ln1049                 (store            ) [ 0000000]
sub_ln1074_2                 (sub              ) [ 0000000]
sub_ln1074_3                 (sub              ) [ 0000000]
select_ln1074_1              (select           ) [ 0000000]
xor_ln1074_1                 (xor              ) [ 0000000]
zext_ln1074_2                (zext             ) [ 0000000]
lshr_ln1074_1                (lshr             ) [ 0000000]
localbuffer_5                (and              ) [ 0100011]
br_ln0                       (br               ) [ 0100011]
localbuffer_3                (select           ) [ 0000000]
select_ln1071                (select           ) [ 0000000]
select_ln1071_1              (select           ) [ 0000000]
xor_ln1071_2                 (xor              ) [ 0000000]
zext_ln1071_2                (zext             ) [ 0000000]
zext_ln1071_3                (zext             ) [ 0000000]
tmp_14                       (partselect       ) [ 0000000]
select_ln1071_3              (select           ) [ 0000000]
shl_ln1071_1                 (shl              ) [ 0000000]
lshr_ln1071_1                (lshr             ) [ 0000000]
and_ln1071_1                 (and              ) [ 0000000]
xor_ln1071_3                 (xor              ) [ 0000000]
and_ln1071_2                 (and              ) [ 0000000]
and_ln1071_3                 (and              ) [ 0000000]
localbuffer_4                (or               ) [ 0100011]
br_ln1073                    (br               ) [ 0100011]
sub_ln1082                   (sub              ) [ 0100001]
localbuffer_1                (phi              ) [ 0100001]
zext_ln1082                  (zext             ) [ 0000000]
lshr_ln1082                  (lshr             ) [ 0000000]
select_ln1059                (select           ) [ 0000000]
localbuffer2                 (and              ) [ 0000000]
write_ln1084                 (write            ) [ 0000000]
br_ln1084                    (br               ) [ 0000000]
ret_ln0                      (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="last_blk_width_cast3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_cast3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_mat_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rem_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="val_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="last_blk_width_cast3_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_cast3_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sub3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub3_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="last_blk_width_load_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sub_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cols_bound_per_npc_load_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="val_2_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_2/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln1084_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1084/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="localbuffer_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="localbuffer_1 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="localbuffer_1_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="localbuffer_1/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="last_blk_width_cast3_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast3_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln1049_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln1051_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="31" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln1048_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="1"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_3_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1054_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1054/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln1054_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1054/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln1054_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="31" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bLast_width_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast_width/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln1084_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln1086_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1086/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln1051_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln1054_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="0" index="1" bw="31" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="rem_1_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xf_bits_per_clock_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="4" slack="2"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln1060_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1060/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln1060_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1060_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="ptr_width_minus_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="5" slack="2"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln1061_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1061/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln1065_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln1074_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="2"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1074/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln1074_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln1074_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln1074_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sub_ln1074_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln1074_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1074/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln1074_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln1074_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="rem_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_3/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln1048_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln1066_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1066/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln1067_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln1071_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1071/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln1071_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1071/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln1071_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1071/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln1071_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1071/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="rem_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_2/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln1048_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="2"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="val_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="3"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_15_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln1074_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln1074_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_2/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln1074_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="1"/>
<pin id="399" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_3/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln1074_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_1/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="lshr_ln1074_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sub_ln1067_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="1"/>
<pin id="414" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1067/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln1067_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="localbuffer_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="3" slack="0"/>
<pin id="423" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="localbuffer/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sub_ln1071_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="1"/>
<pin id="428" dir="0" index="1" bw="3" slack="1"/>
<pin id="429" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1071/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln1071_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln1071_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="lshr_ln1071_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln1071_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln1071_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="1"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln1071_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="0" index="2" bw="3" slack="1"/>
<pin id="461" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_2/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln1071_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_1/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="shl_ln1071_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln1049_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="3"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln1074_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="2"/>
<pin id="480" dir="0" index="1" bw="3" slack="2"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_2/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sub_ln1074_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="2"/>
<pin id="484" dir="0" index="1" bw="3" slack="2"/>
<pin id="485" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_3/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln1074_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="2"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="0" index="2" bw="3" slack="0"/>
<pin id="490" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_1/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln1074_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074_1/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln1074_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_2/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="lshr_ln1074_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074_1/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="localbuffer_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer_5/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="localbuffer_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="2"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="8" slack="1"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_3/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln1071_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="0" index="1" bw="3" slack="2"/>
<pin id="523" dir="0" index="2" bw="3" slack="2"/>
<pin id="524" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln1071_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="2"/>
<pin id="527" dir="0" index="1" bw="3" slack="2"/>
<pin id="528" dir="0" index="2" bw="3" slack="2"/>
<pin id="529" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_1/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln1071_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln1071_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_2/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln1071_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_3/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_14_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="1"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="0" index="3" bw="1" slack="0"/>
<pin id="549" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln1071_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="2"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="1"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_3/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="shl_ln1071_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="3" slack="0"/>
<pin id="562" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071_1/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="lshr_ln1071_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071_1/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln1071_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_1/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="xor_ln1071_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_3/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln1071_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_2/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln1071_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_3/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="localbuffer_4_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="localbuffer_4/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sub_ln1082_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="3" slack="4"/>
<pin id="604" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1082/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln1082_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1082/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="lshr_ln1082_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="3" slack="0"/>
<pin id="612" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1082/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln1059_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="4"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1059/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="localbuffer2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer2/6 "/>
</bind>
</comp>

<comp id="629" class="1005" name="rem_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="637" class="1005" name="i_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="31" slack="0"/>
<pin id="639" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="644" class="1005" name="j_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="651" class="1005" name="val_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="658" class="1005" name="sub3_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="2"/>
<pin id="660" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="sub3_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="last_blk_width_load_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="2"/>
<pin id="665" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="sub_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="cols_bound_per_npc_load_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="tmp_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="4"/>
<pin id="680" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="683" class="1005" name="bound_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="last_blk_width_cast3_cast_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="2"/>
<pin id="690" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_cast3_cast "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln1054_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1054 "/>
</bind>
</comp>

<comp id="697" class="1005" name="bLast_width_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast_width "/>
</bind>
</comp>

<comp id="705" class="1005" name="icmp_ln1084_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="4"/>
<pin id="707" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln1065_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="713" class="1005" name="icmp_ln1074_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1074 "/>
</bind>
</comp>

<comp id="720" class="1005" name="trunc_ln1074_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="1"/>
<pin id="722" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074 "/>
</bind>
</comp>

<comp id="728" class="1005" name="trunc_ln1074_1_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="2"/>
<pin id="730" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1074_1 "/>
</bind>
</comp>

<comp id="734" class="1005" name="icmp_ln1066_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1066 "/>
</bind>
</comp>

<comp id="739" class="1005" name="trunc_ln1067_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="1"/>
<pin id="741" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1067 "/>
</bind>
</comp>

<comp id="749" class="1005" name="trunc_ln1071_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="3" slack="1"/>
<pin id="751" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1071 "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln1071_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1071 "/>
</bind>
</comp>

<comp id="764" class="1005" name="lshr_ln1074_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1074 "/>
</bind>
</comp>

<comp id="769" class="1005" name="localbuffer_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer "/>
</bind>
</comp>

<comp id="774" class="1005" name="shl_ln1071_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="1"/>
<pin id="776" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1071 "/>
</bind>
</comp>

<comp id="780" class="1005" name="localbuffer_5_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="1"/>
<pin id="782" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_5 "/>
</bind>
</comp>

<comp id="785" class="1005" name="localbuffer_4_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="1"/>
<pin id="787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_4 "/>
</bind>
</comp>

<comp id="790" class="1005" name="sub_ln1082_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="1"/>
<pin id="792" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1082 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="82" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="167"><net_src comp="100" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="191" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="191" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="191" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="209" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="219" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="203" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="246" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="260" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="243" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="252" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="243" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="243" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="292" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="298" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="292" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="243" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="252" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="243" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="243" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="256" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="54" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="339" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="243" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="243" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="266" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="74" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="373" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="370" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="388" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="370" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="142" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="446" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="142" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="80" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="534"><net_src comp="520" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="74" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="525" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="72" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="544" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="80" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="536" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="80" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="540" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="559" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="80" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="514" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="553" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="571" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="583" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="76" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="613"><net_src comp="80" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="80" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="158" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="622" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="632"><net_src comp="84" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="640"><net_src comp="88" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="647"><net_src comp="92" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="654"><net_src comp="96" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="661"><net_src comp="106" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="666"><net_src comp="112" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="671"><net_src comp="118" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="676"><net_src comp="124" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="681"><net_src comp="130" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="686"><net_src comp="136" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="691"><net_src comp="164" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="696"><net_src comp="198" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="209" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="708"><net_src comp="214" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="270" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="304" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="723"><net_src comp="310" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="731"><net_src comp="314" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="737"><net_src comp="329" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="742"><net_src comp="335" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="752"><net_src comp="349" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="759"><net_src comp="353" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="767"><net_src comp="405" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="772"><net_src comp="420" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="777"><net_src comp="467" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="783"><net_src comp="509" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="788"><net_src comp="595" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="793"><net_src comp="601" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="606" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_mat_data | {6 }
 - Input state : 
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : bound | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : empty | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : cols_bound_per_npc_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : ldata | {4 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub3 | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_cast3 | {1 }
  - Chain level:
	State 1
		store_ln1049 : 1
		store_ln1051 : 1
		store_ln0 : 1
		store_ln1048 : 1
	State 2
		zext_ln1054 : 1
		icmp_ln1054 : 2
		add_ln1054 : 1
		br_ln1054 : 3
		bLast_width : 1
		icmp_ln1084 : 1
		br_ln1084 : 2
		add_ln1086 : 1
		j_4 : 2
		store_ln1051 : 3
		store_ln1054 : 2
	State 3
		zext_ln1060 : 1
		zext_ln1060_1 : 1
		sext_ln1061 : 1
		icmp_ln1065 : 2
		br_ln1065 : 3
		select_ln1074 : 1
		zext_ln1074 : 2
		sub_ln1074 : 3
		sub_ln1074_1 : 1
		icmp_ln1074 : 4
		trunc_ln1074 : 2
		trunc_ln1074_1 : 4
		rem_3 : 2
		store_ln1048 : 3
		icmp_ln1066 : 1
		trunc_ln1067 : 1
		add_ln1071 : 2
		sext_ln1071 : 3
		trunc_ln1071 : 3
		icmp_ln1071 : 4
		rem_2 : 2
		store_ln1048 : 3
	State 4
		tmp_15 : 1
		select_ln1074_2 : 2
		zext_ln1074_1 : 1
		lshr_ln1074 : 2
		zext_ln1067 : 1
		localbuffer : 2
		xor_ln1071 : 1
		zext_ln1071 : 1
		lshr_ln1071 : 2
		and_ln1071 : 3
		zext_ln1071_1 : 1
		shl_ln1071 : 3
	State 5
		select_ln1074_1 : 1
		xor_ln1074_1 : 2
		zext_ln1074_2 : 2
		lshr_ln1074_1 : 3
		localbuffer_5 : 4
		xor_ln1071_2 : 1
		zext_ln1071_2 : 1
		zext_ln1071_3 : 1
		select_ln1071_3 : 1
		shl_ln1071_1 : 2
		lshr_ln1071_1 : 2
		and_ln1071_1 : 3
		xor_ln1071_3 : 3
		and_ln1071_2 : 3
		and_ln1071_3 : 3
		localbuffer_4 : 3
	State 6
		lshr_ln1082 : 1
		select_ln1059 : 2
		localbuffer2 : 3
		write_ln1084 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            icmp_ln1054_fu_198            |    0    |    39   |
|          |            bLast_width_fu_209            |    0    |    39   |
|          |            icmp_ln1084_fu_214            |    0    |    39   |
|   icmp   |            icmp_ln1065_fu_270            |    0    |    39   |
|          |            icmp_ln1074_fu_304            |    0    |    39   |
|          |            icmp_ln1066_fu_329            |    0    |    39   |
|          |            icmp_ln1071_fu_353            |    0    |    39   |
|----------|------------------------------------------|---------|---------|
|          |             sub_ln1074_fu_292            |    0    |    39   |
|          |            sub_ln1074_1_fu_298           |    0    |    39   |
|          |               rem_3_fu_318               |    0    |    39   |
|    sub   |             sub_ln1067_fu_411            |    0    |    11   |
|          |             sub_ln1071_fu_426            |    0    |    11   |
|          |            sub_ln1074_2_fu_478           |    0    |    11   |
|          |            sub_ln1074_3_fu_482           |    0    |    11   |
|          |             sub_ln1082_fu_601            |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|          |             add_ln1054_fu_203            |    0    |    38   |
|          |             add_ln1086_fu_219            |    0    |    39   |
|    add   |             add_ln1074_fu_276            |    0    |    13   |
|          |             add_ln1071_fu_339            |    0    |    13   |
|          |               rem_2_fu_359               |    0    |    39   |
|----------|------------------------------------------|---------|---------|
|          |                j_4_fu_225                |    0    |    32   |
|          |         xf_bits_per_clock_fu_246         |    0    |    4    |
|          |          ptr_width_minus_fu_260          |    0    |    5    |
|          |           select_ln1074_fu_281           |    0    |    5    |
|          |          select_ln1074_2_fu_388          |    0    |    8    |
|          |          select_ln1074_3_fu_395          |    0    |    3    |
|  select  |          select_ln1071_2_fu_457          |    0    |    3    |
|          |          select_ln1074_1_fu_486          |    0    |    3    |
|          |           localbuffer_3_fu_514           |    0    |    8    |
|          |           select_ln1071_fu_520           |    0    |    3    |
|          |          select_ln1071_1_fu_525          |    0    |    3    |
|          |          select_ln1071_3_fu_553          |    0    |    8    |
|          |           select_ln1059_fu_615           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |            lshr_ln1074_fu_405            |    0    |    17   |
|          |            localbuffer_fu_420            |    0    |    17   |
|   lshr   |            lshr_ln1071_fu_440            |    0    |    7    |
|          |           lshr_ln1074_1_fu_503           |    0    |    7    |
|          |           lshr_ln1071_1_fu_565           |    0    |    7    |
|          |            lshr_ln1082_fu_609            |    0    |    7    |
|----------|------------------------------------------|---------|---------|
|          |             and_ln1071_fu_446            |    0    |    8    |
|          |           localbuffer_5_fu_509           |    0    |    8    |
|    and   |            and_ln1071_1_fu_571           |    0    |    8    |
|          |            and_ln1071_2_fu_583           |    0    |    8    |
|          |            and_ln1071_3_fu_589           |    0    |    8    |
|          |            localbuffer2_fu_622           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|    shl   |             shl_ln1071_fu_467            |    0    |    17   |
|          |            shl_ln1071_1_fu_559           |    0    |    7    |
|----------|------------------------------------------|---------|---------|
|          |             xor_ln1074_fu_383            |    0    |    3    |
|          |             xor_ln1071_fu_430            |    0    |    3    |
|    xor   |            xor_ln1071_1_fu_452           |    0    |    3    |
|          |            xor_ln1074_1_fu_493           |    0    |    3    |
|          |            xor_ln1071_2_fu_530           |    0    |    3    |
|          |            xor_ln1071_3_fu_577           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|    or    |           localbuffer_4_fu_595           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |   last_blk_width_cast3_read_read_fu_100  |    0    |    0    |
|          |           sub3_read_read_fu_106          |    0    |    0    |
|          |   last_blk_width_load_read_read_fu_112   |    0    |    0    |
|   read   |           sub_read_read_fu_118           |    0    |    0    |
|          | cols_bound_per_npc_load_read_read_fu_124 |    0    |    0    |
|          |              tmp_read_fu_130             |    0    |    0    |
|          |          bound_read_read_fu_136          |    0    |    0    |
|          |             val_2_read_fu_142            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |         write_ln1084_write_fu_148        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |     last_blk_width_cast3_cast_fu_164     |    0    |    0    |
|          |            zext_ln1054_fu_194            |    0    |    0    |
|          |            zext_ln1060_fu_252            |    0    |    0    |
|          |           zext_ln1060_1_fu_256           |    0    |    0    |
|          |            zext_ln1074_fu_288            |    0    |    0    |
|          |           zext_ln1074_1_fu_401           |    0    |    0    |
|   zext   |            zext_ln1067_fu_416            |    0    |    0    |
|          |            zext_ln1071_fu_436            |    0    |    0    |
|          |           zext_ln1071_1_fu_463           |    0    |    0    |
|          |           zext_ln1074_2_fu_499           |    0    |    0    |
|          |           zext_ln1071_2_fu_536           |    0    |    0    |
|          |           zext_ln1071_3_fu_540           |    0    |    0    |
|          |            zext_ln1082_fu_606            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |            sext_ln1061_fu_266            |    0    |    0    |
|          |            sext_ln1071_fu_345            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            trunc_ln1074_fu_310           |    0    |    0    |
|   trunc  |           trunc_ln1074_1_fu_314          |    0    |    0    |
|          |            trunc_ln1067_fu_335           |    0    |    0    |
|          |            trunc_ln1071_fu_349           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_15_fu_373              |    0    |    0    |
|          |               tmp_14_fu_544              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   845   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         bLast_width_reg_697        |    1   |
|         bound_read_reg_683         |   32   |
|cols_bound_per_npc_load_read_reg_673|   32   |
|              i_reg_637             |   31   |
|         icmp_ln1054_reg_693        |    1   |
|         icmp_ln1065_reg_709        |    1   |
|         icmp_ln1066_reg_734        |    1   |
|         icmp_ln1071_reg_756        |    1   |
|         icmp_ln1074_reg_713        |    1   |
|         icmp_ln1084_reg_705        |    1   |
|              j_reg_644             |   32   |
|  last_blk_width_cast3_cast_reg_688 |    5   |
|  last_blk_width_load_read_reg_663  |    4   |
|        localbuffer_1_reg_155       |    8   |
|        localbuffer_4_reg_785       |    8   |
|        localbuffer_5_reg_780       |    8   |
|         localbuffer_reg_769        |    8   |
|         lshr_ln1074_reg_764        |    8   |
|             rem_reg_629            |   32   |
|         shl_ln1071_reg_774         |    8   |
|          sub3_read_reg_658         |    5   |
|         sub_ln1082_reg_790         |    3   |
|          sub_read_reg_668          |   32   |
|             tmp_reg_678            |    3   |
|        trunc_ln1067_reg_739        |    3   |
|        trunc_ln1071_reg_749        |    3   |
|       trunc_ln1074_1_reg_728       |    3   |
|        trunc_ln1074_reg_720        |    3   |
|             val_reg_651            |    8   |
+------------------------------------+--------+
|                Total               |   286  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   845  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   286  |    -   |
+-----------+--------+--------+
|   Total   |   286  |   845  |
+-----------+--------+--------+
