{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597655184795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597655184795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 17:06:24 2020 " "Processing started: Mon Aug 17 17:06:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597655184795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597655184795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597655184795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1597655185157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/non_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/non_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 non_pipeline " "Found entity 1: non_pipeline" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/regnumdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/regnumdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 regnumDecoder " "Found entity 1: regnumDecoder" {  } { { "../src/regnumDecoder.v" "" { Text "F:/WorkFiles/verilog/RV32/src/regnumDecoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../src/regFile.v" "" { Text "F:/WorkFiles/verilog/RV32/src/regFile.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/paras.v 0 0 " "Found 0 design units, including 0 entities, in source file /workfiles/verilog/rv32/src/paras.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/mul3t1.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/mul3t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul3t1 " "Found entity 1: mul3t1" {  } { { "../src/mul3t1.v" "" { Text "F:/WorkFiles/verilog/RV32/src/mul3t1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/mul2t1.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/mul2t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2t1 " "Found entity 1: mul2t1" {  } { { "../src/mul2t1.v" "" { Text "F:/WorkFiles/verilog/RV32/src/mul2t1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory.v" "" { Text "F:/WorkFiles/verilog/RV32/src/memory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/lsbextract.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/lsbextract.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSBextract " "Found entity 1: LSBextract" {  } { { "../src/LSBextract.v" "" { Text "F:/WorkFiles/verilog/RV32/src/LSBextract.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instMem " "Found entity 1: instMem" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../src/immGen.v" "" { Text "F:/WorkFiles/verilog/RV32/src/immGen.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/datamodifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/datamodifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataModifier " "Found entity 1: dataModifier" {  } { { "../src/dataModifier.v" "" { Text "F:/WorkFiles/verilog/RV32/src/dataModifier.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "F:/WorkFiles/verilog/RV32/src/control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../src/comparator.v" "" { Text "F:/WorkFiles/verilog/RV32/src/comparator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/alusagen.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/alusagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSaGen " "Found entity 1: ALUSaGen" {  } { { "../src/ALUSaGen.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALUSaGen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/aluctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/aluctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUctl " "Found entity 1: ALUctl" {  } { { "../src/ALUctl.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALUctl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "F:/WorkFiles/verilog/RV32/src/adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/ifid.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "../src/pipeline_regs/IFID.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/IFID.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/idex.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "../src/pipeline_regs/IDEX.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/IDEX.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/exmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/exmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "../src/pipeline_regs/EXMEM.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/EXMEM.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/memwb.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/memwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "../src/pipeline_regs/MEMWB.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/MEMWB.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/branchhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/branchhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchHandler " "Found entity 1: branchHandler" {  } { { "../src/branchHandler.v" "" { Text "F:/WorkFiles/verilog/RV32/src/branchHandler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185287 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"2\";  expecting \")\" foward.v(68) " "Verilog HDL syntax error at foward.v(68) near text \"2\";  expecting \")\"" {  } { { "../src/foward.v" "" { Text "F:/WorkFiles/verilog/RV32/src/foward.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1597655185323 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" foward.v(73) " "Verilog HDL syntax error at foward.v(73) near text \"else\";  expecting \"end\"" {  } { { "../src/foward.v" "" { Text "F:/WorkFiles/verilog/RV32/src/foward.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1597655185324 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "foward foward.v(34) " "Ignored design unit \"foward\" at foward.v(34) due to previous errors" {  } { { "../src/foward.v" "" { Text "F:/WorkFiles/verilog/RV32/src/foward.v" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1597655185324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/foward.v 0 0 " "Found 0 design units, including 0 entities, in source file /workfiles/verilog/rv32/src/foward.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/hazarddetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/hazarddetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetect " "Found entity 1: hazardDetect" {  } { { "../src/hazardDetect.v" "" { Text "F:/WorkFiles/verilog/RV32/src/hazardDetect.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655185328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655185328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597655185441 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 17 17:06:25 2020 " "Processing ended: Mon Aug 17 17:06:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597655185441 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597655185441 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597655185441 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597655185441 ""}
