
*** Running vivado
    with args -log Top_Level_SHA3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Level_SHA3.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_Level_SHA3.tcl -notrace
Command: link_design -top Top_Level_SHA3 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1017.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.srcs/constrs_1/imports/Skripsi/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.srcs/constrs_1/imports/Skripsi/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1017.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1017.777 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1017.777 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12bbdcb25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1466.918 ; gain = 449.141

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12bbdcb25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.696 . Memory (MB): peak = 1679.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18dc01156

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 1679.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 163a0471d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1679.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 163a0471d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1679.922 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 163a0471d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1679.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 163a0471d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1679.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1679.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 25b36b154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1679.922 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 25b36b154

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1782.562 ; gain = 0.000
Ending Power Optimization Task | Checksum: 25b36b154

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.562 ; gain = 102.641

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25b36b154

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.562 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1782.562 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 25b36b154

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1782.562 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.562 ; gain = 764.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1782.562 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Level_SHA3_drc_opted.rpt -pb Top_Level_SHA3_drc_opted.pb -rpx Top_Level_SHA3_drc_opted.rpx
Command: report_drc -file Top_Level_SHA3_drc_opted.rpt -pb Top_Level_SHA3_drc_opted.pb -rpx Top_Level_SHA3_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1782.562 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19c692cf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1782.562 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5640d048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122cffb5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122cffb5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.562 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 122cffb5c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cab12f3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 98e6a9d7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3367 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1682 nets or cells. Created 0 new cell, deleted 1682 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1782.562 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1682  |                  1682  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1682  |                  1682  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: ec7247a4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1782.562 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1823cdb95

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.562 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1823cdb95

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18a187af3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6cdbe2f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d56f9a7a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cbc7b9c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 190081706

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13ad7df6b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 144b03e1f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1782.562 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 144b03e1f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1782.562 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ab913239

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.284 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15a9e5d26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1788.078 ; gain = 0.000
INFO: [Place 46-33] Processed net Control_Unit/reset_I, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: dedd81f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 1788.078 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ab913239

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.078 ; gain = 5.516
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.284. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.078 ; gain = 5.516
Phase 4.1 Post Commit Optimization | Checksum: dce7058d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.078 ; gain = 5.516

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dce7058d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.078 ; gain = 5.516

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                8x8|
|___________|___________________|___________________|
|      South|                8x8|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: dce7058d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1788.078 ; gain = 5.516
Phase 4.3 Placer Reporting | Checksum: dce7058d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.078 ; gain = 5.516

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1788.078 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.078 ; gain = 5.516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e98cedd6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.078 ; gain = 5.516
Ending Placer Task | Checksum: 2cb5e5e1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1788.078 ; gain = 5.516
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1788.078 ; gain = 5.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.975 . Memory (MB): peak = 1795.047 ; gain = 6.969
INFO: [Common 17-1381] The checkpoint 'D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Level_SHA3_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1795.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_SHA3_utilization_placed.rpt -pb Top_Level_SHA3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Level_SHA3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1795.047 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1827.383 ; gain = 27.211
INFO: [Common 17-1381] The checkpoint 'D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fc05971 ConstDB: 0 ShapeSum: 1cf58c70 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5e6da54c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1911.312 ; gain = 83.930
Post Restoration Checksum: NetGraph: 540e4ade NumContArr: a5f5a6e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5e6da54c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1911.312 ; gain = 83.930

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5e6da54c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1919.129 ; gain = 91.746

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5e6da54c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1919.129 ; gain = 91.746
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1aa39ab7d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1947.938 ; gain = 120.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.288  | TNS=0.000  | WHS=-0.161 | THS=-58.019|

Phase 2 Router Initialization | Checksum: 122297fbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.414 ; gain = 175.031

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00156678 %
  Global Horizontal Routing Utilization  = 0.000781472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19028
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19024
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 7


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 122297fbf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2002.414 ; gain = 175.031
Phase 3 Initial Routing | Checksum: 154e8b917

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1216
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21fa8916d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.660  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18cc420e3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2007.199 ; gain = 179.816
Phase 4 Rip-up And Reroute | Checksum: 18cc420e3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 189672ce1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2007.199 ; gain = 179.816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.740  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 189672ce1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 189672ce1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2007.199 ; gain = 179.816
Phase 5 Delay and Skew Optimization | Checksum: 189672ce1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: edb16571

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2007.199 ; gain = 179.816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.740  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19c471235

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2007.199 ; gain = 179.816
Phase 6 Post Hold Fix | Checksum: 19c471235

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.6972 %
  Global Horizontal Routing Utilization  = 10.7352 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 136a11d65

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 136a11d65

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bc4ae933

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2007.199 ; gain = 179.816

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.740  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bc4ae933

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2007.199 ; gain = 179.816
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 2007.199 ; gain = 179.816

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 2007.199 ; gain = 179.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2009.559 ; gain = 2.359
INFO: [Common 17-1381] The checkpoint 'D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Level_SHA3_drc_routed.rpt -pb Top_Level_SHA3_drc_routed.pb -rpx Top_Level_SHA3_drc_routed.rpx
Command: report_drc -file Top_Level_SHA3_drc_routed.rpt -pb Top_Level_SHA3_drc_routed.pb -rpx Top_Level_SHA3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2018.227 ; gain = 8.668
INFO: [runtcl-4] Executing : report_methodology -file Top_Level_SHA3_methodology_drc_routed.rpt -pb Top_Level_SHA3_methodology_drc_routed.pb -rpx Top_Level_SHA3_methodology_drc_routed.rpx
Command: report_methodology -file Top_Level_SHA3_methodology_drc_routed.rpt -pb Top_Level_SHA3_methodology_drc_routed.pb -rpx Top_Level_SHA3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/Top_Level_SHA3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Level_SHA3_power_routed.rpt -pb Top_Level_SHA3_power_summary_routed.pb -rpx Top_Level_SHA3_power_routed.rpx
Command: report_power -file Top_Level_SHA3_power_routed.rpt -pb Top_Level_SHA3_power_summary_routed.pb -rpx Top_Level_SHA3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Level_SHA3_route_status.rpt -pb Top_Level_SHA3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Level_SHA3_timing_summary_routed.rpt -pb Top_Level_SHA3_timing_summary_routed.pb -rpx Top_Level_SHA3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Level_SHA3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Level_SHA3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Level_SHA3_bus_skew_routed.rpt -pb Top_Level_SHA3_bus_skew_routed.pb -rpx Top_Level_SHA3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 16:11:56 2021...

*** Running vivado
    with args -log Top_Level_SHA3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Level_SHA3.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_Level_SHA3.tcl -notrace
Command: open_checkpoint Top_Level_SHA3_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1016.703 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1016.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 514 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.422 ; gain = 0.531
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.422 ; gain = 0.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1458.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1462.469 ; gain = 445.766
Command: write_bitstream -force Top_Level_SHA3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP Data_Path/FP/u4/ua/DSP48E1_inst input Data_Path/FP/u4/ua/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Data_Path/FP/u4/ua/DSP48E1_inst input Data_Path/FP/u4/ua/DSP48E1_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Data_Path/FP/u4/ua/DSP48E1_inst input Data_Path/FP/u4/ua/DSP48E1_inst/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Data_Path/FP/u4/ub/DSP48E1_inst input Data_Path/FP/u4/ub/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Data_Path/FP/u4/ub/DSP48E1_inst input Data_Path/FP/u4/ub/DSP48E1_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Data_Path/FP/u4/ub/DSP48E1_inst input Data_Path/FP/u4/ub/DSP48E1_inst/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Data_Path/FP/u4/ua/DSP48E1_inst output Data_Path/FP/u4/ua/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Data_Path/FP/u4/ub/DSP48E1_inst output Data_Path/FP/u4/ub/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[0].ua/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[1].ua/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[2].ua/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[3].ua/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[4].ua/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxb[5].ub/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxb[6].ub/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[0].ua/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[1].ua/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[2].ua/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[3].ua/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxa[4].ua/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxb[5].ub/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u2/uxb[6].ub/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[0].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[1].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[2].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[3].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[0].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[1].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[2].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[3].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[4].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[5].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u1/u3/u1[4].u2[6].u12/DSP48E1_inst: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-5' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: Data_Path/FP/u4/ua/DSP48E1_inst: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: Data_Path/FP/u4/ub/DSP48E1_inst: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxa[0].ua/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxa[1].ua/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxa[2].ua/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxa[3].ua/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxa[4].ua/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxb[5].ub/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u2/uxb[6].ub/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[0].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[1].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[2].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[3].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[4].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[5].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[0].u2[6].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[0].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[1].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[2].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[3].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[4].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[5].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[1].u2[6].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[0].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[1].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[2].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[3].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[4].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[5].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[2].u2[6].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[0].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[1].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[2].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[3].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[4].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[5].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[3].u2[6].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[0].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[1].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[2].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[3].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[4].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[5].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u1/u3/u1[4].u2[6].u12/DSP48E1_inst: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [Common 17-14] Message 'DRC REQP-22' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: Data_Path/FP/u4/ua/DSP48E1_inst: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: Data_Path/FP/u4/ub/DSP48E1_inst: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxa[0].ua/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxa[1].ua/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxa[2].ua/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxa[3].ua/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxa[4].ua/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxb[5].ub/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u2/uxb[6].ub/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[0].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[1].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[2].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[3].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[4].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[5].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[0].u2[6].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[0].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[1].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[2].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[3].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[4].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[5].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[1].u2[6].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[0].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[1].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[2].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[3].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[4].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[5].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[2].u2[6].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[0].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[1].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[2].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[3].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[4].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[5].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[3].u2[6].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[0].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[1].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[2].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[3].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[4].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[5].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u1/u3/u1[4].u2[6].u12/DSP48E1_inst: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [Common 17-14] Message 'DRC REQP-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[0].ua/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[1].ua/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[2].ua/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[3].ua/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[4].ua/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxb[5].ub/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u2/uxb[6].ub/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[0].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[1].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[2].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[3].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[4].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[5].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[6].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[0].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[1].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[2].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[3].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[4].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[5].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[6].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[0].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[1].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[2].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[3].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[4].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[5].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[6].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[0].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[1].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[2].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[3].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[4].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[5].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[6].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[0].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[1].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[2].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[3].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[4].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[5].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[6].u12/DSP48E1_inst: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [Common 17-14] Message 'DRC REQP-28' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[3].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[3].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[3].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[3].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[3].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[4].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[4].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[4].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[4].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ua1[4].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[0].ub2/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[0].ub3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[1].ub2/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[1].ub3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[2].ub2/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[2].ub3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[3].ub2/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[3].ub3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[4].ub2/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u3/ub1[4].ub3/DSP48E1_inst1: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u4/ua/DSP48E1_inst: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: Data_Path/FP/u4/ub/DSP48E1_inst: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst3: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[0].ua/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[1].ua/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[2].ua/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[3].ua/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxa[4].ua/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxb[5].ub/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u2/uxb[6].ub/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[0].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[1].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[2].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[3].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[4].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[5].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[0].u2[6].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[0].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[1].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[2].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[3].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[4].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[5].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[1].u2[6].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[0].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[1].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[2].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[3].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[4].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[5].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[2].u2[6].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[0].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[1].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[2].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[3].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[4].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[5].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[3].u2[6].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[0].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[1].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[2].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[3].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[4].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[5].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u1/u3/u1[4].u2[6].u12/DSP48E1_inst: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [Common 17-14] Message 'DRC REQP-30' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[0].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[1].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[2].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[3].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[4].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[5].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst1: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u1/u1/u0[6].u1/DSP48E1_inst2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[0].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[0].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[0].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[0].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[0].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[1].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[1].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[1].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[1].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[1].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[2].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[2].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[2].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[2].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[2].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[3].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[3].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[3].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[3].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[3].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[4].ua2[0].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[4].ua2[1].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[4].ua2[2].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[4].ua2[3].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ua1[4].ua2[4].ua3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[0].ub2/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[0].ub3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[1].ub2/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[1].ub3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[2].ub2/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[2].ub3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[3].ub2/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[3].ub3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[4].ub2/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u3/ub1[4].ub3/DSP48E1_inst0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u4/ua/DSP48E1_inst: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: Data_Path/FP/u4/ub/DSP48E1_inst: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 968 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_Level_SHA3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Tugas/Skripsi/SourceCode/SHA-3/SHA-3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov 30 16:21:06 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
749 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2058.055 ; gain = 595.586
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 16:21:06 2021...
