{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524890670156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524890670156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 01:44:30 2018 " "Processing started: Sat Apr 28 01:44:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524890670156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524890670156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio08_2 -c Laboratorio08_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio08_2 -c Laboratorio08_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524890670156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524890670515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/hextossd/hextossd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/vhdl/share/hextossd/hextossd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexToSSD-HexToSSD " "Found design unit 1: HexToSSD-HexToSSD" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexToSSD " "Found entity 1: HexToSSD" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/debouncer/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/vhdl/share/debouncer/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-logic " "Found design unit 1: debouncer-logic" {  } { { "../share/debouncer/debouncer.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/debouncer/debouncer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../share/debouncer/debouncer.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/debouncer/debouncer.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/own_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0sp1/vhdl/share/own_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 own_library " "Found design unit 1: own_library" {  } { { "../share/own_library.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/own_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio08_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio08_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Laboratorio08_2-Laboratorio08_2 " "Found design unit 1: Laboratorio08_2-Laboratorio08_2" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Laboratorio08_2 " "Found entity 1: Laboratorio08_2" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890670968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Laboratorio08_2 " "Elaborating entity \"Laboratorio08_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524890671156 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameWon Laboratorio08_2.vhd(80) " "VHDL Process Statement warning at Laboratorio08_2.vhd(80): inferring latch(es) for signal or variable \"gameWon\", which holds its previous value in one or more paths through the process" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1524890671156 "|Laboratorio08_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clockTimer Laboratorio08_2.vhd(113) " "VHDL Process Statement warning at Laboratorio08_2.vhd(113): signal \"clockTimer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524890671156 "|Laboratorio08_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameWon Laboratorio08_2.vhd(80) " "Inferred latch for \"gameWon\" at Laboratorio08_2.vhd(80)" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524890671156 "|Laboratorio08_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:btnInput " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:btnInput\"" {  } { { "Laboratorio08_2.vhd" "btnInput" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSSD HexToSSD:num2dispPoints " "Elaborating entity \"HexToSSD\" for hierarchy \"HexToSSD:num2dispPoints\"" {  } { { "Laboratorio08_2.vhd" "num2dispPoints" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSSD HexToSSD:num2dispRandomNumber " "Elaborating entity \"HexToSSD\" for hierarchy \"HexToSSD:num2dispRandomNumber\"" {  } { { "Laboratorio08_2.vhd" "num2dispRandomNumber" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671187 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HexToSSD:num2dispPoints\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HexToSSD:num2dispPoints\|Mod0\"" {  } { { "../share/HexToSSD/HexToSSD.vhd" "Mod0" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890671469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HexToSSD:num2dispRandomNumber\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HexToSSD:num2dispRandomNumber\|Mod0\"" {  } { { "../share/HexToSSD/HexToSSD.vhd" "Mod0" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890671469 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Laboratorio08_2.vhd" "Mult0" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890671469 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524890671469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HexToSSD:num2dispPoints\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"HexToSSD:num2dispPoints\|lpm_divide:Mod0\"" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890671531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HexToSSD:num2dispPoints\|lpm_divide:Mod0 " "Instantiated megafunction \"HexToSSD:num2dispPoints\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671531 ""}  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524890671531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_88m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_88m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_88m " "Found entity 1: lpm_divide_88m" {  } { { "db/lpm_divide_88m.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/lpm_divide_88m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890671578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890671578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890671594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890671594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890671625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890671625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890671687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890671687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890671750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890671750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HexToSSD:num2dispRandomNumber\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"HexToSSD:num2dispRandomNumber\|lpm_divide:Mod0\"" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890671750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HexToSSD:num2dispRandomNumber\|lpm_divide:Mod0 " "Instantiated megafunction \"HexToSSD:num2dispRandomNumber\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671750 ""}  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524890671750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890671812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890671812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671859 ""}  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524890671859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890671953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890672016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890672016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890672016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890672016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ffh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ffh " "Found entity 1: add_sub_ffh" {  } { { "db/add_sub_ffh.tdf" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/db/add_sub_ffh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524890672078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524890672078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524890672109 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524890672375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524890672375 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "errorHit errorHit~_emulated errorHit~1 " "Register \"errorHit\" is converted into an equivalent circuit using register \"errorHit~_emulated\" and latch \"errorHit~1\"" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524890672375 "|Laboratorio08_2|errorHit"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1524890672375 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[0\] VCC " "Pin \"SSDS_POINTS\[1\]\[0\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[1\] VCC " "Pin \"SSDS_POINTS\[1\]\[1\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[2\] VCC " "Pin \"SSDS_POINTS\[1\]\[2\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[3\] VCC " "Pin \"SSDS_POINTS\[1\]\[3\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[4\] VCC " "Pin \"SSDS_POINTS\[1\]\[4\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[5\] VCC " "Pin \"SSDS_POINTS\[1\]\[5\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSDS_POINTS\[1\]\[6\] VCC " "Pin \"SSDS_POINTS\[1\]\[6\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSDS_POINTS[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[0\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[0\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[1\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[1\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[2\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[2\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[3\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[3\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[4\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[4\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[5\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[5\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD_RANDOM_POSITION\[1\]\[6\] VCC " "Pin \"SSD_RANDOM_POSITION\[1\]\[6\]\" is stuck at VCC" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524890672484 "|Laboratorio08_2|SSD_RANDOM_POSITION[1][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524890672484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524890672609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524890672953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524890672953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524890673015 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524890673015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524890673015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524890673015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524890673046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 28 01:44:33 2018 " "Processing ended: Sat Apr 28 01:44:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524890673046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524890673046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524890673046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524890673046 ""}
