/* Copyright 2021 The Chromium OS Authors. All rights reserved.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#include <cros/binman.dtsi>
#include <it8xxx2.dtsi>

/ {
	chosen {
		cros-ec,bbram = &bbram;
		cros-ec,espi = &espi0;
		cros-ec,flash = &flash0;
		cros-ec,flash-controller = &fiu0;
		cros-ec,raw-kb = &cros_kb_raw;
		cros-ec,watchdog = &twd0;
	};

	named-bbram-regions {
		compatible = "named-bbram-regions";

		scratchpad {
			offset = <0x08>;
			size = <0x04>;
		};
		saved-reset-flags {
			offset = <0x00>;
			size = <0x04>;
		};
		wake {
			offset = <0x08>;
			size = <0x04>;
		};
		pd0 {
			offset = <0x04>;
			size = <0x01>;
		};
		pd1 {
			offset = <0x05>;
			size = <0x01>;
		};
		try_slot {
			offset = <0x0e>;
			size = <0x01>;
		};
		pd2 {
			offset = <0x06>;
			size = <0x01>;
		};
	};

	soc {
		bbram: bb-ram@f02200 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "ite,it8xxx2-cros-bbram";
			status = "okay";
			reg = <0x00f02200 0xbf>;
			reg-names = "memory";
			label = "BBRAM";
		};

		shi: shi@f03a00 {
			compatible = "ite,it8xxx2-cros-shi";
			reg = <0x00f03a00 0x30>;
			label = "SHI";
			interrupts = <171 0>;
			interrupt-parent = <&intc>;
			pinctrl-0 = <&pinctrl_shi_mosi  /* GPM0 */
				     &pinctrl_shi_miso  /* GPM1 */
				     &pinctrl_shi_clk   /* GPM4 */
				     &pinctrl_shi_cs>;  /* GPM5 */
		};

		fiu0: cros-flash@80000000 {
			compatible = "ite,it8xxx2-cros-flash";
			reg = <0x80000000 0x100000>;
			label = "FLASH";
		};

		/delete-node/ kscan@f01d00;

		cros_kb_raw: cros-kb-raw@f01d00 {
			compatible = "ite,it8xxx2-cros-kb-raw";
			reg = <0x00f01d00 0x29>;
			label = "CROS_KB_RAW_0";
			interrupt-parent = <&intc>;
			interrupts = <13 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};
	};

	/* it8xxx2 has 1MB of flash. currently, we use 768KB from flash. */
	binman {
		wp-ro {
			offset = <0x0>;
			size = <0x60000>;
		};
		ec-rw {
			offset = <0x60000>;
			size = <0x60000>;
		};
	};
};
