format=huvp;
//------------------------------------------------------------------------------
//
// This tests to make sure that we'll see data in the cache, even if the cache
// would normally be considered disabled, e.g. in this case, we turn the cache off.
//
// Options:
//   ./mod18 test.dat -o=in180.uvp 
//
//------------------------------------------------------------------------------
test => in180 {
  num     = 1001;
  ver     = "";
  genseed = 0x1;
  seed    = "";
  genver  = {};
  
  I : D {ea=0x0000000000001000; ra=0x0000000000001000; d=0x00000898;};
  I : D {ea=0x0000000000001008; ra=0x0000000000001008; d=0x00000000;};
  I : D {ea=0x000000000000100c; ra=0x000000000000100c; d=0x00000000;};
  P => P {
    I : R {nm="CCR"; d=0xc0000000;};
    E : I {asm="lwz r1,4096(r0)"; c=1; gc=1;
                   ea=0x0000000000000000; ra=0x0000000000000000; d=0x80201000; op=0x80201000; op_size=32;
                   ir={[ t=>"reg", rn=>"GPR1", d=>0x00000898],
                       [ t=>"reg", rn=>"CCR", d=>0xc0111000],
                       [ t=>"reg", rn=>"NIA", d=>0x00000004],
                       // 1: L1d miss:  0x1000
                       [ t=>"load",  ra=>0x0000000000001000, d=>0x00000898 ],};};
    E : I {asm="addi r1,r1,200"; c=2; gc=2;
                   ea=0x0000000000000004; ra=0x0000000000000004; d=0x382100c8; op=0x382100c8; op_size=32;
                   ir={[ t=>"reg", rn=>"GPR1", d=>0x00000960],
                       [ t=>"reg", rn=>"NIA", d=>0x00000008],};};
    E : I {asm="stw r1,4104(r0)"; c=3; gc=3;
                   ea=0x0000000000000008; ra=0x0000000000000008; d=0x90201008; op=0x90201008; op_size=32;
                   ir={[ t=>"reg", rn=>"CCR", d=>0xc1111000],
                       [ t=>"reg", rn=>"NIA", d=>0x0000000c],
                       [ t=>"store", ra=>0x0000000000001008, d=>0x00000960 ],};};
    E : I {asm="addi r1,r1,200"; c=4; gc=4;
                   ea=0x000000000000000c; ra=0x000000000000000c; d=0x382100c8; op=0x382100c8; op_size=32;
                   ir={[ t=>"reg", rn=>"GPR1", d=>0x00000a28],
                       [ t=>"reg", rn=>"NIA", d=>0x00000010],};};
    E : I {asm="stw r1,4108(r0)"; c=5; gc=5;
                   ea=0x0000000000000010; ra=0x0000000000000010; d=0x9020100c; op=0x9020100c; op_size=32;
                   ir={[ t=>"reg", rn=>"CCR", d=>0xc2111000],
                       [ t=>"reg", rn=>"NIA", d=>0x00000014],
                       [ t=>"store", ra=>0x000000000000100c, d=>0x00000a28 ],};};
    E : I {asm="mtspr CCR,r0"; c=6; gc=6;
                   ea=0x0000000000000014; ra=0x0000000000000014; d=0x7c140ba6; op=0x7c140ba6; op_size=32;
                   ir={[ t=>"reg", rn=>"CCR", d=>0x00000000],
                       [ t=>"reg", rn=>"NIA", d=>0x00000018],};};
    R : RES {ea=0x0000000000000018; ra=0x0000000000000018;};
    R : R {nm="CCR"; d=0x00000000;};
    R : R {nm="GPR1"; d=0x00000a28;};
  } // P
  R : D {ea=0x0000000000001000; ra=0x0000000000001000; d=0x00000898;};
  R : D {ea=0x0000000000001008; ra=0x0000000000001008; d=0x00000960;};
  R : D {ea=0x000000000000100c; ra=0x000000000000100c; d=0x00000a28;};
} 
