
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401400 <ferror@plt+0x60>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x14bc
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x5250
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x52d0
  4013f8:	bl	401200 <__libc_start_main@plt>
  4013fc:	bl	401240 <abort@plt>
  401400:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401404:	ldr	x0, [x0, #4064]
  401408:	cbz	x0, 401410 <ferror@plt+0x70>
  40140c:	b	401230 <__gmon_start__@plt>
  401410:	ret
  401414:	nop
  401418:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40141c:	add	x0, x0, #0x168
  401420:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401424:	add	x1, x1, #0x168
  401428:	cmp	x1, x0
  40142c:	b.eq	401444 <ferror@plt+0xa4>  // b.none
  401430:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401434:	ldr	x1, [x1, #776]
  401438:	cbz	x1, 401444 <ferror@plt+0xa4>
  40143c:	mov	x16, x1
  401440:	br	x16
  401444:	ret
  401448:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40144c:	add	x0, x0, #0x168
  401450:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401454:	add	x1, x1, #0x168
  401458:	sub	x1, x1, x0
  40145c:	lsr	x2, x1, #63
  401460:	add	x1, x2, x1, asr #3
  401464:	cmp	xzr, x1, asr #1
  401468:	asr	x1, x1, #1
  40146c:	b.eq	401484 <ferror@plt+0xe4>  // b.none
  401470:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401474:	ldr	x2, [x2, #784]
  401478:	cbz	x2, 401484 <ferror@plt+0xe4>
  40147c:	mov	x16, x2
  401480:	br	x16
  401484:	ret
  401488:	stp	x29, x30, [sp, #-32]!
  40148c:	mov	x29, sp
  401490:	str	x19, [sp, #16]
  401494:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401498:	ldrb	w0, [x19, #408]
  40149c:	cbnz	w0, 4014ac <ferror@plt+0x10c>
  4014a0:	bl	401418 <ferror@plt+0x78>
  4014a4:	mov	w0, #0x1                   	// #1
  4014a8:	strb	w0, [x19, #408]
  4014ac:	ldr	x19, [sp, #16]
  4014b0:	ldp	x29, x30, [sp], #32
  4014b4:	ret
  4014b8:	b	401448 <ferror@plt+0xa8>
  4014bc:	sub	sp, sp, #0x1d0
  4014c0:	stp	x20, x19, [sp, #448]
  4014c4:	adrp	x20, 416000 <ferror@plt+0x14c60>
  4014c8:	ldr	x8, [x20, #400]
  4014cc:	stp	x29, x30, [sp, #368]
  4014d0:	add	x29, sp, #0x130
  4014d4:	mov	x19, x1
  4014d8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4014dc:	stp	x26, x25, [sp, #400]
  4014e0:	mov	w26, w0
  4014e4:	sub	x25, x29, #0x60
  4014e8:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4014ec:	add	x1, x1, #0x569
  4014f0:	mov	w0, #0x6                   	// #6
  4014f4:	str	d14, [sp, #304]
  4014f8:	stp	d13, d12, [sp, #320]
  4014fc:	stp	d11, d10, [sp, #336]
  401500:	stp	d9, d8, [sp, #352]
  401504:	stp	x28, x27, [sp, #384]
  401508:	stp	x24, x23, [sp, #416]
  40150c:	stp	x22, x21, [sp, #432]
  401510:	str	xzr, [x25, #72]
  401514:	str	x8, [x9, #360]
  401518:	bl	401390 <setlocale@plt>
  40151c:	adrp	x21, 405000 <ferror@plt+0x3c60>
  401520:	add	x21, x21, #0x457
  401524:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401528:	add	x1, x1, #0x461
  40152c:	mov	x0, x21
  401530:	bl	4011f0 <bindtextdomain@plt>
  401534:	mov	x0, x21
  401538:	bl	401260 <textdomain@plt>
  40153c:	adrp	x0, 402000 <ferror@plt+0xc60>
  401540:	add	x0, x0, #0x600
  401544:	bl	4052d8 <ferror@plt+0x3f38>
  401548:	adrp	x9, 401000 <_exit@plt-0x110>
  40154c:	adrp	x21, 405000 <ferror@plt+0x3c60>
  401550:	adrp	x22, 405000 <ferror@plt+0x3c60>
  401554:	adrp	x27, 405000 <ferror@plt+0x3c60>
  401558:	adrp	x23, 405000 <ferror@plt+0x3c60>
  40155c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401560:	add	x9, x9, #0xd5c
  401564:	add	x21, x21, #0x473
  401568:	add	x22, x22, #0x380
  40156c:	add	x27, x27, #0x318
  401570:	adrp	x28, 416000 <ferror@plt+0x14c60>
  401574:	mov	w24, #0x1                   	// #1
  401578:	add	x23, x23, #0x354
  40157c:	str	x9, [x8, #416]
  401580:	mov	w0, w26
  401584:	mov	x1, x19
  401588:	mov	x2, x21
  40158c:	mov	x3, x22
  401590:	mov	x4, xzr
  401594:	bl	401270 <getopt_long@plt>
  401598:	sub	w8, w0, #0x56
  40159c:	cmp	w8, #0x1d
  4015a0:	b.hi	4016d0 <ferror@plt+0x330>  // b.pmore
  4015a4:	adr	x9, 4015b4 <ferror@plt+0x214>
  4015a8:	ldrh	w10, [x27, x8, lsl #1]
  4015ac:	add	x9, x9, x10, lsl #2
  4015b0:	br	x9
  4015b4:	bl	401350 <__errno_location@plt>
  4015b8:	str	wzr, [x0]
  4015bc:	ldr	x25, [x28, #376]
  4015c0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4015c4:	mov	w2, #0x5                   	// #5
  4015c8:	mov	x0, xzr
  4015cc:	add	x1, x1, #0x47b
  4015d0:	bl	401320 <dcgettext@plt>
  4015d4:	mov	x1, x0
  4015d8:	mov	x0, x25
  4015dc:	sub	x25, x29, #0x60
  4015e0:	bl	402218 <ferror@plt+0xe78>
  4015e4:	cmp	x0, #0x0
  4015e8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4015ec:	str	x0, [x8, #352]
  4015f0:	b.gt	401580 <ferror@plt+0x1e0>
  4015f4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4015f8:	mov	w2, #0x5                   	// #5
  4015fc:	mov	x0, xzr
  401600:	add	x1, x1, #0x489
  401604:	bl	401320 <dcgettext@plt>
  401608:	mov	x2, x0
  40160c:	mov	w0, #0x1                   	// #1
  401610:	mov	w1, wzr
  401614:	bl	401140 <error@plt>
  401618:	b	401580 <ferror@plt+0x1e0>
  40161c:	ldr	x8, [x28, #376]
  401620:	ldrb	w8, [x8]
  401624:	sub	w8, w8, #0x61
  401628:	cmp	w8, #0x15
  40162c:	b.hi	401648 <ferror@plt+0x2a8>  // b.pmore
  401630:	adr	x9, 401648 <ferror@plt+0x2a8>
  401634:	ldrb	w10, [x23, x8]
  401638:	add	x9, x9, x10, lsl #2
  40163c:	adrp	x8, 402000 <ferror@plt+0xc60>
  401640:	add	x8, x8, #0x160
  401644:	br	x9
  401648:	adrp	x8, 401000 <_exit@plt-0x110>
  40164c:	add	x8, x8, #0xd5c
  401650:	b	4016c4 <ferror@plt+0x324>
  401654:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401658:	strb	w24, [x8, #424]
  40165c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401660:	str	xzr, [x8, #352]
  401664:	b	401580 <ferror@plt+0x1e0>
  401668:	adrp	x8, 402000 <ferror@plt+0xc60>
  40166c:	add	x8, x8, #0x178
  401670:	b	4016c4 <ferror@plt+0x324>
  401674:	adrp	x8, 402000 <ferror@plt+0xc60>
  401678:	add	x8, x8, #0x1c8
  40167c:	b	4016c4 <ferror@plt+0x324>
  401680:	adrp	x8, 402000 <ferror@plt+0xc60>
  401684:	add	x8, x8, #0x1a0
  401688:	b	4016c4 <ferror@plt+0x324>
  40168c:	adrp	x8, 402000 <ferror@plt+0xc60>
  401690:	add	x8, x8, #0x1f0
  401694:	b	4016c4 <ferror@plt+0x324>
  401698:	adrp	x8, 402000 <ferror@plt+0xc60>
  40169c:	add	x8, x8, #0x1b4
  4016a0:	b	4016c4 <ferror@plt+0x324>
  4016a4:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016a8:	add	x8, x8, #0x18c
  4016ac:	b	4016c4 <ferror@plt+0x324>
  4016b0:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016b4:	add	x8, x8, #0x204
  4016b8:	b	4016c4 <ferror@plt+0x324>
  4016bc:	adrp	x8, 402000 <ferror@plt+0xc60>
  4016c0:	add	x8, x8, #0x1dc
  4016c4:	adrp	x9, 416000 <ferror@plt+0x14c60>
  4016c8:	str	x8, [x9, #416]
  4016cc:	b	401580 <ferror@plt+0x1e0>
  4016d0:	cmn	w0, #0x1
  4016d4:	b.ne	401d44 <ferror@plt+0x9a4>  // b.any
  4016d8:	mov	w0, wzr
  4016dc:	bl	401300 <isatty@plt>
  4016e0:	mov	w21, w0
  4016e4:	cbz	w0, 40172c <ferror@plt+0x38c>
  4016e8:	adrp	x1, 416000 <ferror@plt+0x14c60>
  4016ec:	add	x1, x1, #0x1ac
  4016f0:	mov	w0, wzr
  4016f4:	bl	4011a0 <tcgetattr@plt>
  4016f8:	cmn	w0, #0x1
  4016fc:	b.ne	40172c <ferror@plt+0x38c>  // b.any
  401700:	bl	401350 <__errno_location@plt>
  401704:	ldr	w19, [x0]
  401708:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40170c:	add	x1, x1, #0x4c5
  401710:	mov	w2, #0x5                   	// #5
  401714:	mov	x0, xzr
  401718:	bl	401320 <dcgettext@plt>
  40171c:	mov	x2, x0
  401720:	mov	w0, wzr
  401724:	mov	w1, w19
  401728:	bl	401140 <error@plt>
  40172c:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401730:	ldrh	w8, [x23, #488]
  401734:	add	x2, sp, #0x50
  401738:	mov	w0, #0x1                   	// #1
  40173c:	mov	w1, #0x5413                	// #21523
  401740:	str	w8, [sp, #68]
  401744:	bl	401380 <ioctl@plt>
  401748:	cmn	w0, #0x1
  40174c:	adrp	x20, 416000 <ferror@plt+0x14c60>
  401750:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401754:	str	w21, [sp, #52]
  401758:	b.eq	40179c <ferror@plt+0x3fc>  // b.none
  40175c:	ldrh	w8, [sp, #80]
  401760:	cmp	w8, #0xb
  401764:	b.cc	40179c <ferror@plt+0x3fc>  // b.lo, b.ul, b.last
  401768:	ldrh	w9, [sp, #82]
  40176c:	b	4017a4 <ferror@plt+0x404>
  401770:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401774:	add	x1, x1, #0x4a8
  401778:	mov	w2, #0x5                   	// #5
  40177c:	mov	x0, xzr
  401780:	bl	401320 <dcgettext@plt>
  401784:	ldr	x1, [x20, #400]
  401788:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40178c:	add	x2, x2, #0x4b4
  401790:	bl	401340 <printf@plt>
  401794:	mov	w0, wzr
  401798:	b	401d14 <ferror@plt+0x974>
  40179c:	mov	w8, #0x18                  	// #24
  4017a0:	mov	w9, #0x50                  	// #80
  4017a4:	ldrb	w10, [x20, #424]
  4017a8:	adrp	x11, 416000 <ferror@plt+0x14c60>
  4017ac:	strh	w9, [x11, #492]
  4017b0:	cmp	w10, #0x0
  4017b4:	csinv	w8, w8, wzr, eq  // eq = none
  4017b8:	strh	w8, [x23, #488]
  4017bc:	tbnz	w10, #0, 4017e4 <ferror@plt+0x444>
  4017c0:	bl	4011e0 <initscr@plt>
  4017c4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4017c8:	ldrh	w0, [x23, #488]
  4017cc:	ldrh	w1, [x8, #492]
  4017d0:	bl	401370 <resizeterm@plt>
  4017d4:	adrp	x1, 401000 <_exit@plt-0x110>
  4017d8:	add	x1, x1, #0xff8
  4017dc:	mov	w0, #0x1c                  	// #28
  4017e0:	bl	4011b0 <signal@plt>
  4017e4:	adrp	x1, 402000 <ferror@plt+0xc60>
  4017e8:	add	x1, x1, #0x64
  4017ec:	mov	w0, #0x2                   	// #2
  4017f0:	bl	4011b0 <signal@plt>
  4017f4:	add	x8, sp, #0x50
  4017f8:	adrp	x24, 416000 <ferror@plt+0x14c60>
  4017fc:	add	x8, x8, #0x8
  401800:	str	wzr, [sp, #72]
  401804:	str	x8, [sp, #56]
  401808:	movi	v0.2d, #0x0
  40180c:	sub	x0, x29, #0x18
  401810:	sub	x1, x29, #0x50
  401814:	stp	q0, q0, [x25, #16]
  401818:	str	q0, [x25, #48]
  40181c:	str	xzr, [x25, #64]
  401820:	bl	4012b0 <get_slabinfo@plt>
  401824:	cbz	w0, 40183c <ferror@plt+0x49c>
  401828:	mov	w8, #0x1                   	// #1
  40182c:	mov	w21, wzr
  401830:	str	xzr, [x25, #72]
  401834:	str	w8, [sp, #72]
  401838:	b	401c10 <ferror@plt+0x870>
  40183c:	ldrb	w8, [x20, #424]
  401840:	tbnz	w8, #0, 401868 <ferror@plt+0x4c8>
  401844:	ldrh	w0, [x23, #488]
  401848:	ldr	w8, [sp, #68]
  40184c:	cmp	w0, w8, uxth
  401850:	b.eq	401868 <ferror@plt+0x4c8>  // b.none
  401854:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401858:	ldrh	w1, [x8, #492]
  40185c:	bl	401370 <resizeterm@plt>
  401860:	ldrh	w8, [x23, #488]
  401864:	str	w8, [sp, #68]
  401868:	ldr	x0, [x24, #392]
  40186c:	mov	w1, wzr
  401870:	mov	w2, wzr
  401874:	bl	401330 <wmove@plt>
  401878:	ldrb	w19, [x20, #424]
  40187c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401880:	mov	w2, #0x5                   	// #5
  401884:	mov	x0, xzr
  401888:	add	x1, x1, #0x56a
  40188c:	bl	401320 <dcgettext@plt>
  401890:	ldp	w23, w22, [x29, #-64]
  401894:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  401898:	fmov	d12, x8
  40189c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4018a0:	ucvtf	d0, w22
  4018a4:	str	x0, [x29, #8]
  4018a8:	fmul	d0, d0, d12
  4018ac:	ucvtf	d1, w23
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	mov	x0, xzr
  4018b8:	add	x1, x1, #0x58a
  4018bc:	fdiv	d8, d0, d1
  4018c0:	bl	401320 <dcgettext@plt>
  4018c4:	ldp	w26, w25, [x29, #-52]
  4018c8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4018cc:	mov	x24, x0
  4018d0:	mov	w2, #0x5                   	// #5
  4018d4:	ucvtf	d0, w25
  4018d8:	fmul	d0, d0, d12
  4018dc:	ucvtf	d1, w26
  4018e0:	mov	x0, xzr
  4018e4:	add	x1, x1, #0x5a8
  4018e8:	fdiv	d9, d0, d1
  4018ec:	bl	401320 <dcgettext@plt>
  4018f0:	ldp	w21, w20, [x29, #-44]
  4018f4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4018f8:	mov	x27, x0
  4018fc:	mov	w2, #0x5                   	// #5
  401900:	ucvtf	d0, w20
  401904:	fmul	d0, d0, d12
  401908:	ucvtf	d1, w21
  40190c:	mov	x0, xzr
  401910:	add	x1, x1, #0x5c7
  401914:	fdiv	d10, d0, d1
  401918:	bl	401320 <dcgettext@plt>
  40191c:	sub	x8, x29, #0x60
  401920:	ldp	d1, d0, [x8, #16]
  401924:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  401928:	fmov	d14, x8
  40192c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401930:	ucvtf	d0, d0
  401934:	mov	x28, x0
  401938:	ucvtf	d1, d1
  40193c:	fmul	d13, d0, d14
  401940:	fmul	d0, d0, d12
  401944:	mov	w2, #0x5                   	// #5
  401948:	mov	x0, xzr
  40194c:	add	x1, x1, #0x5e4
  401950:	fmul	d11, d1, d14
  401954:	fdiv	d12, d0, d1
  401958:	bl	401320 <dcgettext@plt>
  40195c:	ldp	s1, s0, [x29, #-36]
  401960:	ldur	s2, [x29, #-28]
  401964:	cmp	w19, #0x1
  401968:	ucvtf	d0, d0
  40196c:	ucvtf	d1, d1
  401970:	ucvtf	d2, d2
  401974:	fmul	d6, d0, d14
  401978:	fmul	d7, d1, d14
  40197c:	fmul	d0, d2, d14
  401980:	b.ne	4019d8 <ferror@plt+0x638>  // b.any
  401984:	ldr	x1, [x29, #8]
  401988:	stp	x28, x0, [sp, #16]
  40198c:	adrp	x0, 405000 <ferror@plt+0x3c60>
  401990:	str	d0, [sp, #32]
  401994:	add	x0, x0, #0x4e0
  401998:	mov	w2, w22
  40199c:	mov	w3, w23
  4019a0:	mov	v0.16b, v8.16b
  4019a4:	mov	x4, x24
  4019a8:	mov	w5, w25
  4019ac:	mov	w6, w26
  4019b0:	mov	v1.16b, v9.16b
  4019b4:	mov	x7, x27
  4019b8:	mov	v2.16b, v10.16b
  4019bc:	mov	v3.16b, v13.16b
  4019c0:	mov	v4.16b, v11.16b
  4019c4:	mov	v5.16b, v12.16b
  4019c8:	str	w21, [sp, #8]
  4019cc:	str	w20, [sp]
  4019d0:	bl	401340 <printf@plt>
  4019d4:	b	401a28 <ferror@plt+0x688>
  4019d8:	ldr	x1, [x29, #8]
  4019dc:	stp	x28, x0, [sp, #16]
  4019e0:	adrp	x0, 405000 <ferror@plt+0x3c60>
  4019e4:	str	d0, [sp, #32]
  4019e8:	add	x0, x0, #0x4e0
  4019ec:	mov	w2, w22
  4019f0:	mov	w3, w23
  4019f4:	mov	v0.16b, v8.16b
  4019f8:	mov	x4, x24
  4019fc:	mov	w5, w25
  401a00:	mov	w6, w26
  401a04:	mov	v1.16b, v9.16b
  401a08:	mov	x7, x27
  401a0c:	mov	v2.16b, v10.16b
  401a10:	mov	v3.16b, v13.16b
  401a14:	mov	v4.16b, v11.16b
  401a18:	mov	v5.16b, v12.16b
  401a1c:	str	w21, [sp, #8]
  401a20:	str	w20, [sp]
  401a24:	bl	401250 <printw@plt>
  401a28:	sub	x25, x29, #0x60
  401a2c:	ldr	x0, [x25, #72]
  401a30:	bl	402070 <ferror@plt+0xcd0>
  401a34:	adrp	x24, 416000 <ferror@plt+0x14c60>
  401a38:	ldr	x8, [x24, #392]
  401a3c:	str	x0, [x25, #72]
  401a40:	mov	w1, #0x40000               	// #262144
  401a44:	mov	x2, xzr
  401a48:	mov	x0, x8
  401a4c:	bl	401160 <wattr_on@plt>
  401a50:	adrp	x20, 416000 <ferror@plt+0x14c60>
  401a54:	ldrb	w19, [x20, #424]
  401a58:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401a5c:	mov	w2, #0x5                   	// #5
  401a60:	mov	x0, xzr
  401a64:	add	x1, x1, #0x60e
  401a68:	bl	401320 <dcgettext@plt>
  401a6c:	mov	x1, x0
  401a70:	adrp	x27, 405000 <ferror@plt+0x3c60>
  401a74:	adrp	x0, 405000 <ferror@plt+0x3c60>
  401a78:	cmp	w19, #0x1
  401a7c:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401a80:	adrp	x23, 416000 <ferror@plt+0x14c60>
  401a84:	mov	x26, #0x3f50000000000000    	// #4562146422526312448
  401a88:	add	x27, x27, #0x64a
  401a8c:	add	x0, x0, #0x607
  401a90:	b.ne	401a9c <ferror@plt+0x6fc>  // b.any
  401a94:	bl	401340 <printf@plt>
  401a98:	b	401aa0 <ferror@plt+0x700>
  401a9c:	bl	401250 <printw@plt>
  401aa0:	ldr	x0, [x24, #392]
  401aa4:	mov	w1, #0x40000               	// #262144
  401aa8:	mov	x2, xzr
  401aac:	bl	401210 <wattr_off@plt>
  401ab0:	ldr	x21, [x25, #72]
  401ab4:	cbz	x21, 401b38 <ferror@plt+0x798>
  401ab8:	ldrh	w8, [x23, #488]
  401abc:	cmp	w8, #0x9
  401ac0:	b.cc	401b38 <ferror@plt+0x798>  // b.lo, b.ul, b.last
  401ac4:	mov	w19, #0x1                   	// #1
  401ac8:	ldr	s0, [x21, #160]
  401acc:	ldrb	w8, [x20, #424]
  401ad0:	ldr	x9, [x21, #144]
  401ad4:	ldp	w1, w2, [x21, #152]
  401ad8:	ldr	w3, [x21, #180]
  401adc:	ldr	w4, [x21, #172]
  401ae0:	ldr	w5, [x21, #164]
  401ae4:	fmov	d1, x26
  401ae8:	ucvtf	d0, d0
  401aec:	cmp	w8, #0x1
  401af0:	fmul	d0, d0, d1
  401af4:	lsr	x6, x9, #10
  401af8:	mov	x0, x27
  401afc:	mov	x7, x21
  401b00:	b.ne	401b14 <ferror@plt+0x774>  // b.any
  401b04:	bl	401340 <printf@plt>
  401b08:	ldr	x21, [x21, #136]
  401b0c:	cbnz	x21, 401b20 <ferror@plt+0x780>
  401b10:	b	401b34 <ferror@plt+0x794>
  401b14:	bl	401250 <printw@plt>
  401b18:	ldr	x21, [x21, #136]
  401b1c:	cbz	x21, 401b34 <ferror@plt+0x794>
  401b20:	ldrh	w8, [x23, #488]
  401b24:	sub	w8, w8, #0x8
  401b28:	cmp	w19, w8
  401b2c:	add	w19, w19, #0x1
  401b30:	b.lt	401ac8 <ferror@plt+0x728>  // b.tstop
  401b34:	ldr	x21, [x25, #72]
  401b38:	mov	x0, x21
  401b3c:	bl	401190 <put_slabinfo@plt>
  401b40:	ldrb	w8, [x20, #424]
  401b44:	tbz	w8, #0, 401b50 <ferror@plt+0x7b0>
  401b48:	mov	w21, #0x1                   	// #1
  401b4c:	b	401c10 <ferror@plt+0x870>
  401b50:	ldr	x0, [x24, #392]
  401b54:	bl	4011d0 <wrefresh@plt>
  401b58:	ldr	x9, [sp, #56]
  401b5c:	ldr	x8, [x22, #352]
  401b60:	movi	v0.2d, #0x0
  401b64:	mov	w21, #0x1                   	// #1
  401b68:	add	x1, sp, #0x50
  401b6c:	sub	x4, x29, #0x60
  401b70:	mov	w0, #0x1                   	// #1
  401b74:	mov	x2, xzr
  401b78:	mov	x3, xzr
  401b7c:	stp	q0, q0, [x9]
  401b80:	stp	q0, q0, [x9, #32]
  401b84:	stp	q0, q0, [x9, #64]
  401b88:	str	q0, [x9, #96]
  401b8c:	str	xzr, [x9, #112]
  401b90:	str	x21, [sp, #80]
  401b94:	stp	x8, xzr, [x25]
  401b98:	bl	401310 <select@plt>
  401b9c:	cmp	w0, #0x1
  401ba0:	b.lt	401c10 <ferror@plt+0x870>  // b.tstop
  401ba4:	add	x1, sp, #0x4c
  401ba8:	mov	w2, #0x1                   	// #1
  401bac:	mov	w0, wzr
  401bb0:	bl	4012e0 <read@plt>
  401bb4:	cmp	x0, #0x1
  401bb8:	b.ne	401c0c <ferror@plt+0x86c>  // b.any
  401bbc:	ldrb	w19, [sp, #76]
  401bc0:	bl	401220 <__ctype_toupper_loc@plt>
  401bc4:	ldr	x8, [x0]
  401bc8:	lsl	x9, x19, #2
  401bcc:	mov	w21, #0x1                   	// #1
  401bd0:	ldrb	w8, [x8, x9]
  401bd4:	sub	w8, w8, #0x41
  401bd8:	cmp	w8, #0x15
  401bdc:	b.hi	401c10 <ferror@plt+0x870>  // b.pmore
  401be0:	adrp	x11, 405000 <ferror@plt+0x3c60>
  401be4:	add	x11, x11, #0x36a
  401be8:	adr	x9, 401bf8 <ferror@plt+0x858>
  401bec:	ldrb	w10, [x11, x8]
  401bf0:	add	x9, x9, x10, lsl #2
  401bf4:	br	x9
  401bf8:	adrp	x9, 402000 <ferror@plt+0xc60>
  401bfc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c00:	add	x9, x9, #0x178
  401c04:	str	x9, [x8, #416]
  401c08:	b	401b48 <ferror@plt+0x7a8>
  401c0c:	mov	w21, wzr
  401c10:	cbz	w21, 401cdc <ferror@plt+0x93c>
  401c14:	ldr	x8, [x22, #352]
  401c18:	cbnz	x8, 401808 <ferror@plt+0x468>
  401c1c:	b	401cdc <ferror@plt+0x93c>
  401c20:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c24:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c28:	add	x9, x9, #0x1dc
  401c2c:	str	x9, [x8, #416]
  401c30:	b	401b48 <ferror@plt+0x7a8>
  401c34:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c38:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c3c:	add	x9, x9, #0x1c8
  401c40:	str	x9, [x8, #416]
  401c44:	b	401b48 <ferror@plt+0x7a8>
  401c48:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c4c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c50:	add	x9, x9, #0x160
  401c54:	str	x9, [x8, #416]
  401c58:	b	401b48 <ferror@plt+0x7a8>
  401c5c:	adrp	x9, 401000 <_exit@plt-0x110>
  401c60:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c64:	add	x9, x9, #0xd5c
  401c68:	str	x9, [x8, #416]
  401c6c:	b	401b48 <ferror@plt+0x7a8>
  401c70:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c74:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c78:	add	x9, x9, #0x1a0
  401c7c:	str	x9, [x8, #416]
  401c80:	b	401b48 <ferror@plt+0x7a8>
  401c84:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c88:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401c8c:	add	x9, x9, #0x1f0
  401c90:	str	x9, [x8, #416]
  401c94:	b	401b48 <ferror@plt+0x7a8>
  401c98:	adrp	x9, 402000 <ferror@plt+0xc60>
  401c9c:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401ca0:	add	x9, x9, #0x1b4
  401ca4:	str	x9, [x8, #416]
  401ca8:	b	401b48 <ferror@plt+0x7a8>
  401cac:	str	xzr, [x22, #352]
  401cb0:	b	401b48 <ferror@plt+0x7a8>
  401cb4:	adrp	x9, 402000 <ferror@plt+0xc60>
  401cb8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cbc:	add	x9, x9, #0x204
  401cc0:	str	x9, [x8, #416]
  401cc4:	b	401b48 <ferror@plt+0x7a8>
  401cc8:	adrp	x9, 402000 <ferror@plt+0xc60>
  401ccc:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401cd0:	add	x9, x9, #0x18c
  401cd4:	str	x9, [x8, #416]
  401cd8:	b	401b48 <ferror@plt+0x7a8>
  401cdc:	ldr	w8, [sp, #52]
  401ce0:	cbz	w8, 401cf8 <ferror@plt+0x958>
  401ce4:	adrp	x2, 416000 <ferror@plt+0x14c60>
  401ce8:	add	x2, x2, #0x1ac
  401cec:	mov	w1, #0x2                   	// #2
  401cf0:	mov	w0, wzr
  401cf4:	bl	4012f0 <tcsetattr@plt>
  401cf8:	ldr	x0, [x25, #72]
  401cfc:	cbz	x0, 401d04 <ferror@plt+0x964>
  401d00:	bl	4012c0 <free_slabinfo@plt>
  401d04:	ldrb	w8, [x20, #424]
  401d08:	tbnz	w8, #0, 401d10 <ferror@plt+0x970>
  401d0c:	bl	4012d0 <endwin@plt>
  401d10:	ldr	w0, [sp, #72]
  401d14:	ldp	x20, x19, [sp, #448]
  401d18:	ldp	x22, x21, [sp, #432]
  401d1c:	ldp	x24, x23, [sp, #416]
  401d20:	ldp	x26, x25, [sp, #400]
  401d24:	ldp	x28, x27, [sp, #384]
  401d28:	ldp	x29, x30, [sp, #368]
  401d2c:	ldp	d9, d8, [sp, #352]
  401d30:	ldp	d11, d10, [sp, #336]
  401d34:	ldp	d13, d12, [sp, #320]
  401d38:	ldr	d14, [sp, #304]
  401d3c:	add	sp, sp, #0x1d0
  401d40:	ret
  401d44:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d48:	ldr	x0, [x8, #368]
  401d4c:	bl	401d70 <ferror@plt+0x9d0>
  401d50:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401d54:	ldr	x0, [x8, #384]
  401d58:	bl	401d70 <ferror@plt+0x9d0>
  401d5c:	ldr	w8, [x0, #152]
  401d60:	ldr	w9, [x1, #152]
  401d64:	cmp	w8, w9
  401d68:	cset	w0, hi  // hi = pmore
  401d6c:	ret
  401d70:	stp	x29, x30, [sp, #-32]!
  401d74:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401d78:	str	x19, [sp, #16]
  401d7c:	mov	x19, x0
  401d80:	add	x1, x1, #0x673
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	mov	x0, xzr
  401d8c:	mov	x29, sp
  401d90:	bl	401320 <dcgettext@plt>
  401d94:	mov	x1, x19
  401d98:	bl	401120 <fputs@plt>
  401d9c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401da0:	add	x1, x1, #0x67c
  401da4:	mov	w2, #0x5                   	// #5
  401da8:	mov	x0, xzr
  401dac:	bl	401320 <dcgettext@plt>
  401db0:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401db4:	ldr	x2, [x8, #400]
  401db8:	mov	x1, x0
  401dbc:	mov	x0, x19
  401dc0:	bl	401360 <fprintf@plt>
  401dc4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401dc8:	add	x1, x1, #0x68b
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	mov	x0, xzr
  401dd4:	bl	401320 <dcgettext@plt>
  401dd8:	mov	x1, x19
  401ddc:	bl	401120 <fputs@plt>
  401de0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401de4:	add	x1, x1, #0x696
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	mov	x0, xzr
  401df0:	bl	401320 <dcgettext@plt>
  401df4:	mov	x1, x19
  401df8:	bl	401120 <fputs@plt>
  401dfc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e00:	add	x1, x1, #0x6ba
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	mov	x0, xzr
  401e0c:	bl	401320 <dcgettext@plt>
  401e10:	mov	x1, x19
  401e14:	bl	401120 <fputs@plt>
  401e18:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e1c:	add	x1, x1, #0x6ed
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	mov	x0, xzr
  401e28:	bl	401320 <dcgettext@plt>
  401e2c:	mov	x1, x19
  401e30:	bl	401120 <fputs@plt>
  401e34:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e38:	add	x1, x1, #0x568
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	mov	x0, xzr
  401e44:	bl	401320 <dcgettext@plt>
  401e48:	mov	x1, x19
  401e4c:	bl	401120 <fputs@plt>
  401e50:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e54:	add	x1, x1, #0x732
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	mov	x0, xzr
  401e60:	bl	401320 <dcgettext@plt>
  401e64:	mov	x1, x19
  401e68:	bl	401120 <fputs@plt>
  401e6c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e70:	add	x1, x1, #0x75e
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	mov	x0, xzr
  401e7c:	bl	401320 <dcgettext@plt>
  401e80:	mov	x1, x19
  401e84:	bl	401120 <fputs@plt>
  401e88:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401e8c:	add	x1, x1, #0x793
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401320 <dcgettext@plt>
  401e9c:	mov	x1, x19
  401ea0:	bl	401120 <fputs@plt>
  401ea4:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401ea8:	add	x1, x1, #0x7bc
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	401320 <dcgettext@plt>
  401eb8:	mov	x1, x19
  401ebc:	bl	401120 <fputs@plt>
  401ec0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401ec4:	add	x1, x1, #0x7e2
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, xzr
  401ed0:	bl	401320 <dcgettext@plt>
  401ed4:	mov	x1, x19
  401ed8:	bl	401120 <fputs@plt>
  401edc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401ee0:	add	x1, x1, #0x800
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, xzr
  401eec:	bl	401320 <dcgettext@plt>
  401ef0:	mov	x1, x19
  401ef4:	bl	401120 <fputs@plt>
  401ef8:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401efc:	add	x1, x1, #0x818
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	401320 <dcgettext@plt>
  401f0c:	mov	x1, x19
  401f10:	bl	401120 <fputs@plt>
  401f14:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f18:	add	x1, x1, #0x835
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	mov	x0, xzr
  401f24:	bl	401320 <dcgettext@plt>
  401f28:	mov	x1, x19
  401f2c:	bl	401120 <fputs@plt>
  401f30:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f34:	add	x1, x1, #0x859
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	mov	x0, xzr
  401f40:	bl	401320 <dcgettext@plt>
  401f44:	mov	x1, x19
  401f48:	bl	401120 <fputs@plt>
  401f4c:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f50:	add	x1, x1, #0x86b
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	mov	x0, xzr
  401f5c:	bl	401320 <dcgettext@plt>
  401f60:	mov	x1, x19
  401f64:	bl	401120 <fputs@plt>
  401f68:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f6c:	add	x1, x1, #0x898
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	mov	x0, xzr
  401f78:	bl	401320 <dcgettext@plt>
  401f7c:	mov	x1, x19
  401f80:	bl	401120 <fputs@plt>
  401f84:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401f88:	add	x1, x1, #0x8b4
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	mov	x0, xzr
  401f94:	bl	401320 <dcgettext@plt>
  401f98:	mov	x1, x19
  401f9c:	bl	401120 <fputs@plt>
  401fa0:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401fa4:	add	x1, x1, #0x8cd
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, xzr
  401fb0:	bl	401320 <dcgettext@plt>
  401fb4:	mov	x1, x19
  401fb8:	bl	401120 <fputs@plt>
  401fbc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  401fc0:	add	x1, x1, #0x8ec
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	mov	x0, xzr
  401fcc:	bl	401320 <dcgettext@plt>
  401fd0:	adrp	x2, 405000 <ferror@plt+0x3c60>
  401fd4:	mov	x1, x0
  401fd8:	add	x2, x2, #0x907
  401fdc:	mov	x0, x19
  401fe0:	bl	401360 <fprintf@plt>
  401fe4:	adrp	x8, 416000 <ferror@plt+0x14c60>
  401fe8:	ldr	x8, [x8, #368]
  401fec:	cmp	x8, x19
  401ff0:	cset	w0, eq  // eq = none
  401ff4:	bl	401130 <exit@plt>
  401ff8:	sub	sp, sp, #0x20
  401ffc:	add	x2, sp, #0x8
  402000:	mov	w0, #0x1                   	// #1
  402004:	mov	w1, #0x5413                	// #21523
  402008:	stp	x29, x30, [sp, #16]
  40200c:	add	x29, sp, #0x10
  402010:	bl	401380 <ioctl@plt>
  402014:	cmn	w0, #0x1
  402018:	b.eq	402030 <ferror@plt+0xc90>  // b.none
  40201c:	ldrh	w8, [sp, #8]
  402020:	cmp	w8, #0xb
  402024:	b.cc	402030 <ferror@plt+0xc90>  // b.lo, b.ul, b.last
  402028:	ldrh	w9, [sp, #10]
  40202c:	b	402038 <ferror@plt+0xc98>
  402030:	mov	w8, #0x18                  	// #24
  402034:	mov	w9, #0x50                  	// #80
  402038:	adrp	x10, 416000 <ferror@plt+0x14c60>
  40203c:	ldrb	w10, [x10, #424]
  402040:	ldp	x29, x30, [sp, #16]
  402044:	adrp	x11, 416000 <ferror@plt+0x14c60>
  402048:	strh	w9, [x11, #492]
  40204c:	cmp	w10, #0x0
  402050:	csinv	w8, w8, wzr, eq  // eq = none
  402054:	adrp	x9, 416000 <ferror@plt+0x14c60>
  402058:	strh	w8, [x9, #488]
  40205c:	add	sp, sp, #0x20
  402060:	ret
  402064:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402068:	str	xzr, [x8, #352]
  40206c:	ret
  402070:	sub	sp, sp, #0xf0
  402074:	stp	x29, x30, [sp, #192]
  402078:	stp	x22, x21, [sp, #208]
  40207c:	stp	x20, x19, [sp, #224]
  402080:	add	x29, sp, #0xc0
  402084:	cbz	x0, 40214c <ferror@plt+0xdac>
  402088:	ldr	x20, [x0, #136]
  40208c:	cbz	x20, 40214c <ferror@plt+0xdac>
  402090:	ldr	x9, [x20, #136]
  402094:	cbz	x9, 4020b4 <ferror@plt+0xd14>
  402098:	mov	x8, x20
  40209c:	ldr	x9, [x9, #136]
  4020a0:	ldr	x20, [x20, #136]
  4020a4:	cbz	x9, 4020b8 <ferror@plt+0xd18>
  4020a8:	ldr	x9, [x9, #136]
  4020ac:	cbnz	x9, 402098 <ferror@plt+0xcf8>
  4020b0:	b	4020b8 <ferror@plt+0xd18>
  4020b4:	mov	x8, x0
  4020b8:	str	xzr, [x8, #136]
  4020bc:	bl	402070 <ferror@plt+0xcd0>
  4020c0:	mov	x19, x0
  4020c4:	mov	x0, x20
  4020c8:	bl	402070 <ferror@plt+0xcd0>
  4020cc:	mov	x20, x0
  4020d0:	add	x21, sp, #0x8
  4020d4:	cbz	x19, 402134 <ferror@plt+0xd94>
  4020d8:	cbz	x20, 402134 <ferror@plt+0xd94>
  4020dc:	add	x21, sp, #0x8
  4020e0:	adrp	x22, 416000 <ferror@plt+0x14c60>
  4020e4:	ldr	x8, [x22, #416]
  4020e8:	mov	x0, x19
  4020ec:	mov	x1, x20
  4020f0:	blr	x8
  4020f4:	cbz	w0, 402110 <ferror@plt+0xd70>
  4020f8:	str	x19, [x21, #136]
  4020fc:	ldr	x8, [x19, #136]
  402100:	mov	x9, x20
  402104:	mov	x21, x19
  402108:	cbnz	x8, 402124 <ferror@plt+0xd84>
  40210c:	b	40213c <ferror@plt+0xd9c>
  402110:	str	x20, [x21, #136]
  402114:	ldr	x9, [x20, #136]
  402118:	mov	x8, x19
  40211c:	mov	x21, x20
  402120:	cbz	x8, 40213c <ferror@plt+0xd9c>
  402124:	mov	x20, x9
  402128:	mov	x19, x8
  40212c:	cbnz	x9, 4020e4 <ferror@plt+0xd44>
  402130:	b	40213c <ferror@plt+0xd9c>
  402134:	mov	x8, x19
  402138:	mov	x9, x20
  40213c:	cmp	x8, #0x0
  402140:	csel	x8, x9, x8, eq  // eq = none
  402144:	str	x8, [x21, #136]
  402148:	ldr	x0, [sp, #144]
  40214c:	ldp	x20, x19, [sp, #224]
  402150:	ldp	x22, x21, [sp, #208]
  402154:	ldp	x29, x30, [sp, #192]
  402158:	add	sp, sp, #0xf0
  40215c:	ret
  402160:	stp	x29, x30, [sp, #-16]!
  402164:	mov	x29, sp
  402168:	bl	401280 <strcmp@plt>
  40216c:	lsr	w0, w0, #31
  402170:	ldp	x29, x30, [sp], #16
  402174:	ret
  402178:	ldr	w8, [x0, #156]
  40217c:	ldr	w9, [x1, #156]
  402180:	cmp	w8, w9
  402184:	cset	w0, hi  // hi = pmore
  402188:	ret
  40218c:	ldr	w8, [x0, #160]
  402190:	ldr	w9, [x1, #160]
  402194:	cmp	w8, w9
  402198:	cset	w0, hi  // hi = pmore
  40219c:	ret
  4021a0:	ldr	w8, [x0, #164]
  4021a4:	ldr	w9, [x1, #164]
  4021a8:	cmp	w8, w9
  4021ac:	cset	w0, hi  // hi = pmore
  4021b0:	ret
  4021b4:	ldr	w8, [x0, #168]
  4021b8:	ldr	w9, [x1, #168]
  4021bc:	cmp	w8, w9
  4021c0:	cset	w0, hi  // hi = pmore
  4021c4:	ret
  4021c8:	ldr	w8, [x0, #172]
  4021cc:	ldr	w9, [x1, #172]
  4021d0:	cmp	w8, w9
  4021d4:	cset	w0, hi  // hi = pmore
  4021d8:	ret
  4021dc:	ldr	w8, [x0, #176]
  4021e0:	ldr	w9, [x1, #176]
  4021e4:	cmp	w8, w9
  4021e8:	cset	w0, hi  // hi = pmore
  4021ec:	ret
  4021f0:	ldr	x8, [x0, #144]
  4021f4:	ldr	x9, [x1, #144]
  4021f8:	cmp	x8, x9
  4021fc:	cset	w0, hi  // hi = pmore
  402200:	ret
  402204:	ldr	w8, [x0, #180]
  402208:	ldr	w9, [x1, #180]
  40220c:	cmp	w8, w9
  402210:	cset	w0, hi  // hi = pmore
  402214:	ret
  402218:	stp	x29, x30, [sp, #-48]!
  40221c:	stp	x20, x19, [sp, #32]
  402220:	mov	x29, sp
  402224:	mov	x20, x1
  402228:	mov	x19, x0
  40222c:	str	x21, [sp, #16]
  402230:	str	xzr, [x29, #24]
  402234:	cbz	x0, 402264 <ferror@plt+0xec4>
  402238:	ldrb	w8, [x19]
  40223c:	cbz	w8, 402264 <ferror@plt+0xec4>
  402240:	bl	401350 <__errno_location@plt>
  402244:	mov	x21, x0
  402248:	str	wzr, [x0]
  40224c:	add	x1, x29, #0x18
  402250:	mov	w2, #0xa                   	// #10
  402254:	mov	x0, x19
  402258:	bl	4012a0 <strtol@plt>
  40225c:	ldr	w8, [x21]
  402260:	cbz	w8, 402298 <ferror@plt+0xef8>
  402264:	bl	401350 <__errno_location@plt>
  402268:	ldr	w1, [x0]
  40226c:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402270:	add	x2, x2, #0x960
  402274:	mov	w0, #0x1                   	// #1
  402278:	mov	x3, x20
  40227c:	mov	x4, x19
  402280:	bl	401140 <error@plt>
  402284:	mov	x0, xzr
  402288:	ldp	x20, x19, [sp, #32]
  40228c:	ldr	x21, [sp, #16]
  402290:	ldp	x29, x30, [sp], #48
  402294:	ret
  402298:	ldr	x8, [x29, #24]
  40229c:	cmp	x8, x19
  4022a0:	b.eq	402264 <ferror@plt+0xec4>  // b.none
  4022a4:	cbz	x8, 402264 <ferror@plt+0xec4>
  4022a8:	ldrb	w8, [x8]
  4022ac:	cbnz	w8, 402264 <ferror@plt+0xec4>
  4022b0:	b	402288 <ferror@plt+0xee8>
  4022b4:	stp	x29, x30, [sp, #-48]!
  4022b8:	stp	x20, x19, [sp, #32]
  4022bc:	mov	x29, sp
  4022c0:	mov	x20, x1
  4022c4:	mov	x19, x0
  4022c8:	str	x21, [sp, #16]
  4022cc:	str	xzr, [x29, #24]
  4022d0:	cbz	x0, 4022fc <ferror@plt+0xf5c>
  4022d4:	ldrb	w8, [x19]
  4022d8:	cbz	w8, 4022fc <ferror@plt+0xf5c>
  4022dc:	bl	401350 <__errno_location@plt>
  4022e0:	mov	x21, x0
  4022e4:	str	wzr, [x0]
  4022e8:	add	x1, x29, #0x18
  4022ec:	mov	x0, x19
  4022f0:	bl	401150 <strtod@plt>
  4022f4:	ldr	w8, [x21]
  4022f8:	cbz	w8, 402330 <ferror@plt+0xf90>
  4022fc:	bl	401350 <__errno_location@plt>
  402300:	ldr	w1, [x0]
  402304:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402308:	add	x2, x2, #0x960
  40230c:	mov	w0, #0x1                   	// #1
  402310:	mov	x3, x20
  402314:	mov	x4, x19
  402318:	bl	401140 <error@plt>
  40231c:	fmov	d0, xzr
  402320:	ldp	x20, x19, [sp, #32]
  402324:	ldr	x21, [sp, #16]
  402328:	ldp	x29, x30, [sp], #48
  40232c:	ret
  402330:	ldr	x8, [x29, #24]
  402334:	cmp	x8, x19
  402338:	b.eq	4022fc <ferror@plt+0xf5c>  // b.none
  40233c:	cbz	x8, 4022fc <ferror@plt+0xf5c>
  402340:	ldrb	w8, [x8]
  402344:	cbnz	w8, 4022fc <ferror@plt+0xf5c>
  402348:	b	402320 <ferror@plt+0xf80>
  40234c:	sub	sp, sp, #0x90
  402350:	stp	x20, x19, [sp, #128]
  402354:	mov	x20, x1
  402358:	mov	x19, x0
  40235c:	stp	x29, x30, [sp, #48]
  402360:	stp	x28, x27, [sp, #64]
  402364:	stp	x26, x25, [sp, #80]
  402368:	stp	x24, x23, [sp, #96]
  40236c:	stp	x22, x21, [sp, #112]
  402370:	add	x29, sp, #0x30
  402374:	cbz	x0, 402510 <ferror@plt+0x1170>
  402378:	ldrb	w22, [x19]
  40237c:	cbz	x22, 402510 <ferror@plt+0x1170>
  402380:	bl	401290 <__ctype_b_loc@plt>
  402384:	ldr	x23, [x0]
  402388:	mov	x21, x0
  40238c:	mov	x24, x19
  402390:	ldrh	w8, [x23, x22, lsl #1]
  402394:	tbz	w8, #13, 4023a8 <ferror@plt+0x1008>
  402398:	mov	x24, x19
  40239c:	ldrb	w22, [x24, #1]!
  4023a0:	ldrh	w8, [x23, x22, lsl #1]
  4023a4:	tbnz	w8, #13, 40239c <ferror@plt+0xffc>
  4023a8:	cmp	w22, #0x2b
  4023ac:	b.eq	4023c4 <ferror@plt+0x1024>  // b.none
  4023b0:	cmp	w22, #0x2d
  4023b4:	b.ne	4023d0 <ferror@plt+0x1030>  // b.any
  4023b8:	add	x24, x24, #0x1
  4023bc:	mov	w22, #0x1                   	// #1
  4023c0:	b	4023d4 <ferror@plt+0x1034>
  4023c4:	mov	w22, wzr
  4023c8:	add	x24, x24, #0x1
  4023cc:	b	4023d4 <ferror@plt+0x1034>
  4023d0:	mov	w22, wzr
  4023d4:	ldrb	w25, [x24]
  4023d8:	adrp	x26, 405000 <ferror@plt+0x3c60>
  4023dc:	ldr	q0, [x26, #2336]
  4023e0:	ldrh	w27, [x23, x25, lsl #1]
  4023e4:	stur	q0, [x29, #-16]
  4023e8:	tbz	w27, #11, 402468 <ferror@plt+0x10c8>
  4023ec:	adrp	x8, 405000 <ferror@plt+0x3c60>
  4023f0:	adrp	x9, 405000 <ferror@plt+0x3c60>
  4023f4:	ldr	q0, [x8, #2352]
  4023f8:	ldr	q1, [x9, #2368]
  4023fc:	mov	w28, #0x1                   	// #1
  402400:	str	q1, [sp, #16]
  402404:	ldr	q1, [sp, #16]
  402408:	bl	403b88 <ferror@plt+0x27e8>
  40240c:	ldrb	w8, [x24, x28]
  402410:	add	x28, x28, #0x1
  402414:	ldrh	w8, [x23, x8, lsl #1]
  402418:	tbnz	w8, #11, 402404 <ferror@plt+0x1064>
  40241c:	tbz	w27, #11, 402468 <ferror@plt+0x10c8>
  402420:	ldr	q2, [x26, #2336]
  402424:	stur	q2, [x29, #-16]
  402428:	and	w8, w25, #0xff
  40242c:	sub	w0, w8, #0x30
  402430:	str	q0, [sp]
  402434:	bl	404e50 <ferror@plt+0x3ab0>
  402438:	mov	v1.16b, v0.16b
  40243c:	ldr	q0, [sp]
  402440:	bl	403b88 <ferror@plt+0x27e8>
  402444:	mov	v1.16b, v0.16b
  402448:	ldur	q0, [x29, #-16]
  40244c:	bl	402740 <ferror@plt+0x13a0>
  402450:	stur	q0, [x29, #-16]
  402454:	ldp	q0, q1, [sp]
  402458:	bl	403268 <ferror@plt+0x1ec8>
  40245c:	ldrb	w25, [x24, #1]!
  402460:	ldrh	w8, [x23, x25, lsl #1]
  402464:	tbnz	w8, #11, 402428 <ferror@plt+0x1088>
  402468:	cmp	w25, #0x2e
  40246c:	b.eq	4024a0 <ferror@plt+0x1100>  // b.none
  402470:	ldur	q1, [x29, #-16]
  402474:	cmp	w25, #0x2c
  402478:	b.eq	4024a0 <ferror@plt+0x1100>  // b.none
  40247c:	cbz	w25, 402538 <ferror@plt+0x1198>
  402480:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402484:	add	x2, x2, #0x960
  402488:	mov	w0, #0x1                   	// #1
  40248c:	mov	w1, #0x16                  	// #22
  402490:	mov	x3, x20
  402494:	mov	x4, x19
  402498:	bl	401140 <error@plt>
  40249c:	ldr	x23, [x21]
  4024a0:	ldrb	w8, [x24, #1]
  4024a4:	ldrh	w9, [x23, x8, lsl #1]
  4024a8:	tbz	w9, #11, 402508 <ferror@plt+0x1168>
  4024ac:	adrp	x9, 405000 <ferror@plt+0x3c60>
  4024b0:	adrp	x10, 405000 <ferror@plt+0x3c60>
  4024b4:	ldr	q1, [x9, #2352]
  4024b8:	ldr	q0, [x10, #2368]
  4024bc:	add	x21, x24, #0x2
  4024c0:	str	q0, [sp]
  4024c4:	and	w8, w8, #0xff
  4024c8:	sub	w0, w8, #0x30
  4024cc:	str	q1, [sp, #16]
  4024d0:	bl	404e50 <ferror@plt+0x3ab0>
  4024d4:	mov	v1.16b, v0.16b
  4024d8:	ldr	q0, [sp, #16]
  4024dc:	bl	403b88 <ferror@plt+0x27e8>
  4024e0:	mov	v1.16b, v0.16b
  4024e4:	ldur	q0, [x29, #-16]
  4024e8:	bl	402740 <ferror@plt+0x13a0>
  4024ec:	stur	q0, [x29, #-16]
  4024f0:	ldp	q1, q0, [sp]
  4024f4:	bl	403268 <ferror@plt+0x1ec8>
  4024f8:	ldrb	w8, [x21], #1
  4024fc:	mov	v1.16b, v0.16b
  402500:	ldrh	w9, [x23, x8, lsl #1]
  402504:	tbnz	w9, #11, 4024c4 <ferror@plt+0x1124>
  402508:	ldur	q1, [x29, #-16]
  40250c:	cbz	w8, 402538 <ferror@plt+0x1198>
  402510:	bl	401350 <__errno_location@plt>
  402514:	ldr	w1, [x0]
  402518:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40251c:	add	x2, x2, #0x960
  402520:	mov	w0, #0x1                   	// #1
  402524:	mov	x3, x20
  402528:	mov	x4, x19
  40252c:	bl	401140 <error@plt>
  402530:	fmov	d0, xzr
  402534:	b	402558 <ferror@plt+0x11b8>
  402538:	adrp	x8, 405000 <ferror@plt+0x3c60>
  40253c:	ldr	q0, [x8, #2384]
  402540:	stur	q1, [x29, #-16]
  402544:	bl	404370 <ferror@plt+0x2fd0>
  402548:	cmp	w22, #0x0
  40254c:	b.ne	402554 <ferror@plt+0x11b4>  // b.any
  402550:	ldur	q0, [x29, #-16]
  402554:	bl	404ed0 <ferror@plt+0x3b30>
  402558:	ldp	x20, x19, [sp, #128]
  40255c:	ldp	x22, x21, [sp, #112]
  402560:	ldp	x24, x23, [sp, #96]
  402564:	ldp	x26, x25, [sp, #80]
  402568:	ldp	x28, x27, [sp, #64]
  40256c:	ldp	x29, x30, [sp, #48]
  402570:	add	sp, sp, #0x90
  402574:	ret
  402578:	stp	x29, x30, [sp, #-48]!
  40257c:	str	x21, [sp, #16]
  402580:	stp	x20, x19, [sp, #32]
  402584:	mov	x29, sp
  402588:	mov	x20, x0
  40258c:	bl	401180 <__fpending@plt>
  402590:	mov	x19, x0
  402594:	mov	x0, x20
  402598:	bl	4013a0 <ferror@plt>
  40259c:	mov	w21, w0
  4025a0:	mov	x0, x20
  4025a4:	bl	4011c0 <fclose@plt>
  4025a8:	mov	w8, w0
  4025ac:	cbz	w21, 4025d0 <ferror@plt+0x1230>
  4025b0:	cbnz	w8, 4025c8 <ferror@plt+0x1228>
  4025b4:	bl	401350 <__errno_location@plt>
  4025b8:	ldr	w8, [x0]
  4025bc:	cmp	w8, #0x20
  4025c0:	b.eq	4025c8 <ferror@plt+0x1228>  // b.none
  4025c4:	str	wzr, [x0]
  4025c8:	mov	w0, #0xffffffff            	// #-1
  4025cc:	b	4025f0 <ferror@plt+0x1250>
  4025d0:	cmp	w8, #0x0
  4025d4:	csetm	w0, ne  // ne = any
  4025d8:	cbnz	x19, 4025f0 <ferror@plt+0x1250>
  4025dc:	cbz	w8, 4025f0 <ferror@plt+0x1250>
  4025e0:	bl	401350 <__errno_location@plt>
  4025e4:	ldr	w8, [x0]
  4025e8:	cmp	w8, #0x9
  4025ec:	csetm	w0, ne  // ne = any
  4025f0:	ldp	x20, x19, [sp, #32]
  4025f4:	ldr	x21, [sp, #16]
  4025f8:	ldp	x29, x30, [sp], #48
  4025fc:	ret
  402600:	stp	x29, x30, [sp, #-48]!
  402604:	adrp	x8, 416000 <ferror@plt+0x14c60>
  402608:	stp	x20, x19, [sp, #32]
  40260c:	ldr	x20, [x8, #384]
  402610:	str	x21, [sp, #16]
  402614:	mov	x29, sp
  402618:	mov	x0, x20
  40261c:	bl	401180 <__fpending@plt>
  402620:	mov	x19, x0
  402624:	mov	x0, x20
  402628:	bl	4013a0 <ferror@plt>
  40262c:	mov	w21, w0
  402630:	mov	x0, x20
  402634:	bl	4011c0 <fclose@plt>
  402638:	cbz	w21, 402658 <ferror@plt+0x12b8>
  40263c:	cbnz	w0, 402678 <ferror@plt+0x12d8>
  402640:	bl	401350 <__errno_location@plt>
  402644:	ldr	w8, [x0]
  402648:	cmp	w8, #0x20
  40264c:	b.eq	402678 <ferror@plt+0x12d8>  // b.none
  402650:	str	wzr, [x0]
  402654:	b	402678 <ferror@plt+0x12d8>
  402658:	cbnz	x19, 402674 <ferror@plt+0x12d4>
  40265c:	cbz	w0, 402674 <ferror@plt+0x12d4>
  402660:	bl	401350 <__errno_location@plt>
  402664:	ldr	w8, [x0]
  402668:	cmp	w8, #0x9
  40266c:	b.ne	402678 <ferror@plt+0x12d8>  // b.any
  402670:	b	402688 <ferror@plt+0x12e8>
  402674:	cbz	w0, 402688 <ferror@plt+0x12e8>
  402678:	bl	401350 <__errno_location@plt>
  40267c:	ldr	w8, [x0]
  402680:	cmp	w8, #0x20
  402684:	b.ne	402704 <ferror@plt+0x1364>  // b.any
  402688:	adrp	x8, 416000 <ferror@plt+0x14c60>
  40268c:	ldr	x20, [x8, #368]
  402690:	mov	x0, x20
  402694:	bl	401180 <__fpending@plt>
  402698:	mov	x19, x0
  40269c:	mov	x0, x20
  4026a0:	bl	4013a0 <ferror@plt>
  4026a4:	mov	w21, w0
  4026a8:	mov	x0, x20
  4026ac:	bl	4011c0 <fclose@plt>
  4026b0:	cbnz	w21, 4026e4 <ferror@plt+0x1344>
  4026b4:	cbnz	x19, 4026d0 <ferror@plt+0x1330>
  4026b8:	cbz	w0, 4026d0 <ferror@plt+0x1330>
  4026bc:	bl	401350 <__errno_location@plt>
  4026c0:	ldr	w8, [x0]
  4026c4:	cmp	w8, #0x9
  4026c8:	b.eq	4026d4 <ferror@plt+0x1334>  // b.none
  4026cc:	b	4026fc <ferror@plt+0x135c>
  4026d0:	cbnz	w0, 4026fc <ferror@plt+0x135c>
  4026d4:	ldp	x20, x19, [sp, #32]
  4026d8:	ldr	x21, [sp, #16]
  4026dc:	ldp	x29, x30, [sp], #48
  4026e0:	ret
  4026e4:	cbnz	w0, 4026fc <ferror@plt+0x135c>
  4026e8:	bl	401350 <__errno_location@plt>
  4026ec:	ldr	w8, [x0]
  4026f0:	cmp	w8, #0x20
  4026f4:	b.eq	4026fc <ferror@plt+0x135c>  // b.none
  4026f8:	str	wzr, [x0]
  4026fc:	mov	w0, #0x1                   	// #1
  402700:	bl	401110 <_exit@plt>
  402704:	adrp	x1, 405000 <ferror@plt+0x3c60>
  402708:	add	x1, x1, #0x969
  40270c:	mov	w2, #0x5                   	// #5
  402710:	mov	x19, x0
  402714:	mov	x0, xzr
  402718:	bl	401320 <dcgettext@plt>
  40271c:	ldr	w1, [x19]
  402720:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402724:	mov	x3, x0
  402728:	add	x2, x2, #0x975
  40272c:	mov	w0, wzr
  402730:	bl	401140 <error@plt>
  402734:	mov	w0, #0x1                   	// #1
  402738:	bl	401110 <_exit@plt>
  40273c:	nop
  402740:	stp	x29, x30, [sp, #-48]!
  402744:	mov	x29, sp
  402748:	str	q0, [sp, #16]
  40274c:	str	q1, [sp, #32]
  402750:	ldp	x6, x1, [sp, #16]
  402754:	ldp	x0, x3, [sp, #32]
  402758:	mrs	x15, fpcr
  40275c:	lsr	x7, x1, #63
  402760:	mov	x10, x0
  402764:	ubfiz	x4, x3, #3, #48
  402768:	lsr	x5, x3, #63
  40276c:	mov	x12, x7
  402770:	ubfiz	x2, x1, #3, #48
  402774:	orr	x4, x4, x0, lsr #61
  402778:	ubfx	x8, x1, #48, #15
  40277c:	ubfx	x0, x3, #48, #15
  402780:	and	w7, w7, #0xff
  402784:	mov	x16, x12
  402788:	cmp	x12, x5
  40278c:	and	w11, w5, #0xff
  402790:	orr	x2, x2, x6, lsr #61
  402794:	mov	x1, x8
  402798:	lsl	x9, x6, #3
  40279c:	mov	x3, x0
  4027a0:	lsl	x13, x10, #3
  4027a4:	b.eq	402950 <ferror@plt+0x15b0>  // b.none
  4027a8:	sub	w0, w8, w0
  4027ac:	cmp	w0, #0x0
  4027b0:	b.le	4028fc <ferror@plt+0x155c>
  4027b4:	cbz	x3, 4029b0 <ferror@plt+0x1610>
  4027b8:	orr	x4, x4, #0x8000000000000
  4027bc:	mov	x3, #0x7fff                	// #32767
  4027c0:	cmp	x1, x3
  4027c4:	b.eq	402bb4 <ferror@plt+0x1814>  // b.none
  4027c8:	cmp	w0, #0x74
  4027cc:	b.gt	402c38 <ferror@plt+0x1898>
  4027d0:	cmp	w0, #0x3f
  4027d4:	b.gt	402d98 <ferror@plt+0x19f8>
  4027d8:	mov	w3, #0x40                  	// #64
  4027dc:	sub	w3, w3, w0
  4027e0:	lsr	x6, x13, x0
  4027e4:	lsl	x13, x13, x3
  4027e8:	cmp	x13, #0x0
  4027ec:	cset	x5, ne  // ne = any
  4027f0:	lsl	x3, x4, x3
  4027f4:	orr	x3, x3, x6
  4027f8:	lsr	x0, x4, x0
  4027fc:	orr	x3, x3, x5
  402800:	sub	x2, x2, x0
  402804:	subs	x9, x9, x3
  402808:	sbc	x2, x2, xzr
  40280c:	and	x3, x2, #0x7ffffffffffff
  402810:	tbz	x2, #51, 4029f0 <ferror@plt+0x1650>
  402814:	cbz	x3, 402c1c <ferror@plt+0x187c>
  402818:	clz	x0, x3
  40281c:	sub	w0, w0, #0xc
  402820:	neg	w2, w0
  402824:	lsl	x4, x3, x0
  402828:	lsl	x3, x9, x0
  40282c:	lsr	x9, x9, x2
  402830:	orr	x2, x9, x4
  402834:	cmp	x1, w0, sxtw
  402838:	sxtw	x4, w0
  40283c:	b.gt	402bfc <ferror@plt+0x185c>
  402840:	sub	w1, w0, w1
  402844:	add	w0, w1, #0x1
  402848:	cmp	w0, #0x3f
  40284c:	b.gt	402d60 <ferror@plt+0x19c0>
  402850:	mov	w1, #0x40                  	// #64
  402854:	sub	w1, w1, w0
  402858:	lsr	x4, x3, x0
  40285c:	lsl	x3, x3, x1
  402860:	cmp	x3, #0x0
  402864:	lsl	x9, x2, x1
  402868:	cset	x1, ne  // ne = any
  40286c:	orr	x9, x9, x4
  402870:	lsr	x2, x2, x0
  402874:	orr	x9, x9, x1
  402878:	orr	x8, x9, x2
  40287c:	cbz	x8, 402a04 <ferror@plt+0x1664>
  402880:	and	x0, x9, #0x7
  402884:	mov	x1, #0x0                   	// #0
  402888:	mov	w5, #0x1                   	// #1
  40288c:	cbz	x0, 402c48 <ferror@plt+0x18a8>
  402890:	and	x3, x15, #0xc00000
  402894:	cmp	x3, #0x400, lsl #12
  402898:	b.eq	402b8c <ferror@plt+0x17ec>  // b.none
  40289c:	cmp	x3, #0x800, lsl #12
  4028a0:	b.eq	402b6c <ferror@plt+0x17cc>  // b.none
  4028a4:	cbz	x3, 402b98 <ferror@plt+0x17f8>
  4028a8:	and	x3, x2, #0x8000000000000
  4028ac:	mov	w0, #0x10                  	// #16
  4028b0:	cbz	w5, 4028b8 <ferror@plt+0x1518>
  4028b4:	orr	w0, w0, #0x8
  4028b8:	cbz	x3, 402bd0 <ferror@plt+0x1830>
  4028bc:	add	x1, x1, #0x1
  4028c0:	mov	x3, #0x7fff                	// #32767
  4028c4:	cmp	x1, x3
  4028c8:	b.eq	402ab4 <ferror@plt+0x1714>  // b.none
  4028cc:	and	w1, w1, #0x7fff
  4028d0:	extr	x8, x2, x9, #3
  4028d4:	ubfx	x2, x2, #3, #48
  4028d8:	mov	x5, #0x0                   	// #0
  4028dc:	orr	w1, w1, w7, lsl #15
  4028e0:	bfxil	x5, x2, #0, #48
  4028e4:	fmov	d0, x8
  4028e8:	bfi	x5, x1, #48, #16
  4028ec:	fmov	v0.d[1], x5
  4028f0:	cbnz	w0, 402b10 <ferror@plt+0x1770>
  4028f4:	ldp	x29, x30, [sp], #48
  4028f8:	ret
  4028fc:	mov	x14, x5
  402900:	b.eq	402a1c <ferror@plt+0x167c>  // b.none
  402904:	cbnz	x8, 402ca0 <ferror@plt+0x1900>
  402908:	orr	x1, x2, x9
  40290c:	cbz	x1, 4029cc <ferror@plt+0x162c>
  402910:	cmn	w0, #0x1
  402914:	b.eq	4030bc <ferror@plt+0x1d1c>  // b.none
  402918:	mov	x1, #0x7fff                	// #32767
  40291c:	mvn	w0, w0
  402920:	cmp	x3, x1
  402924:	b.ne	402cb4 <ferror@plt+0x1914>  // b.any
  402928:	orr	x0, x4, x13
  40292c:	cbnz	x0, 403014 <ferror@plt+0x1c74>
  402930:	mov	x16, x14
  402934:	nop
  402938:	mov	x4, #0x0                   	// #0
  40293c:	fmov	d0, x4
  402940:	lsl	x16, x16, #63
  402944:	orr	x5, x16, #0x7fff000000000000
  402948:	fmov	v0.d[1], x5
  40294c:	b	4028f4 <ferror@plt+0x1554>
  402950:	sub	w5, w8, w0
  402954:	cmp	w5, #0x0
  402958:	b.le	402b24 <ferror@plt+0x1784>
  40295c:	cbz	x0, 402a64 <ferror@plt+0x16c4>
  402960:	orr	x4, x4, #0x8000000000000
  402964:	mov	x0, #0x7fff                	// #32767
  402968:	cmp	x1, x0
  40296c:	b.eq	402bb4 <ferror@plt+0x1814>  // b.none
  402970:	cmp	w5, #0x74
  402974:	b.gt	402d48 <ferror@plt+0x19a8>
  402978:	cmp	w5, #0x3f
  40297c:	b.gt	402e48 <ferror@plt+0x1aa8>
  402980:	mov	w0, #0x40                  	// #64
  402984:	sub	w0, w0, w5
  402988:	lsr	x6, x13, x5
  40298c:	lsl	x13, x13, x0
  402990:	cmp	x13, #0x0
  402994:	lsl	x0, x4, x0
  402998:	cset	x3, ne  // ne = any
  40299c:	orr	x0, x0, x6
  4029a0:	lsr	x4, x4, x5
  4029a4:	orr	x0, x0, x3
  4029a8:	add	x2, x2, x4
  4029ac:	b	402d54 <ferror@plt+0x19b4>
  4029b0:	orr	x3, x4, x13
  4029b4:	cbz	x3, 402d24 <ferror@plt+0x1984>
  4029b8:	subs	w0, w0, #0x1
  4029bc:	b.ne	4027bc <ferror@plt+0x141c>  // b.any
  4029c0:	subs	x9, x9, x13
  4029c4:	sbc	x2, x2, x4
  4029c8:	b	40280c <ferror@plt+0x146c>
  4029cc:	mov	x0, #0x7fff                	// #32767
  4029d0:	cmp	x3, x0
  4029d4:	b.eq	403108 <ferror@plt+0x1d68>  // b.none
  4029d8:	mov	w7, w11
  4029dc:	mov	x2, x4
  4029e0:	mov	x9, x13
  4029e4:	mov	x1, x3
  4029e8:	mov	x12, x5
  4029ec:	nop
  4029f0:	orr	x8, x9, x2
  4029f4:	and	x0, x9, #0x7
  4029f8:	mov	w5, #0x0                   	// #0
  4029fc:	cbnz	x1, 40288c <ferror@plt+0x14ec>
  402a00:	cbnz	x8, 402880 <ferror@plt+0x14e0>
  402a04:	mov	x2, #0x0                   	// #0
  402a08:	mov	x1, #0x0                   	// #0
  402a0c:	mov	w0, #0x0                   	// #0
  402a10:	and	x2, x2, #0xffffffffffff
  402a14:	and	w1, w1, #0x7fff
  402a18:	b	4028d8 <ferror@plt+0x1538>
  402a1c:	add	x5, x8, #0x1
  402a20:	tst	x5, #0x7ffe
  402a24:	b.ne	402cf4 <ferror@plt+0x1954>  // b.any
  402a28:	orr	x5, x2, x9
  402a2c:	orr	x8, x4, x13
  402a30:	cbnz	x1, 402eb4 <ferror@plt+0x1b14>
  402a34:	cbz	x5, 402f5c <ferror@plt+0x1bbc>
  402a38:	cbz	x8, 402f70 <ferror@plt+0x1bd0>
  402a3c:	subs	x5, x9, x13
  402a40:	cmp	x9, x13
  402a44:	sbc	x3, x2, x4
  402a48:	tbz	x3, #51, 40313c <ferror@plt+0x1d9c>
  402a4c:	subs	x9, x13, x9
  402a50:	mov	w7, w11
  402a54:	sbc	x2, x4, x2
  402a58:	mov	x12, x14
  402a5c:	orr	x8, x9, x2
  402a60:	b	40287c <ferror@plt+0x14dc>
  402a64:	orr	x0, x4, x13
  402a68:	cbz	x0, 402f3c <ferror@plt+0x1b9c>
  402a6c:	subs	w5, w5, #0x1
  402a70:	b.ne	402964 <ferror@plt+0x15c4>  // b.any
  402a74:	adds	x9, x9, x13
  402a78:	adc	x2, x4, x2
  402a7c:	nop
  402a80:	tbz	x2, #51, 4029f0 <ferror@plt+0x1650>
  402a84:	add	x1, x1, #0x1
  402a88:	mov	x0, #0x7fff                	// #32767
  402a8c:	cmp	x1, x0
  402a90:	b.eq	402f7c <ferror@plt+0x1bdc>  // b.none
  402a94:	and	x0, x9, #0x1
  402a98:	and	x3, x2, #0xfff7ffffffffffff
  402a9c:	orr	x9, x0, x9, lsr #1
  402aa0:	mov	w5, #0x0                   	// #0
  402aa4:	orr	x9, x9, x2, lsl #63
  402aa8:	lsr	x2, x3, #1
  402aac:	and	x0, x9, #0x7
  402ab0:	b	40288c <ferror@plt+0x14ec>
  402ab4:	and	x3, x15, #0xc00000
  402ab8:	cbz	x3, 402af0 <ferror@plt+0x1750>
  402abc:	cmp	x3, #0x400, lsl #12
  402ac0:	b.eq	402ae8 <ferror@plt+0x1748>  // b.none
  402ac4:	cmp	x3, #0x800, lsl #12
  402ac8:	csel	w12, w12, wzr, eq  // eq = none
  402acc:	cbnz	w12, 402af0 <ferror@plt+0x1750>
  402ad0:	mov	w1, #0x14                  	// #20
  402ad4:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  402ad8:	orr	w0, w0, w1
  402adc:	mov	x8, #0xffffffffffffffff    	// #-1
  402ae0:	mov	x1, #0x7ffe                	// #32766
  402ae4:	b	402a10 <ferror@plt+0x1670>
  402ae8:	cbnz	x12, 402ad0 <ferror@plt+0x1730>
  402aec:	nop
  402af0:	mov	w1, #0x14                  	// #20
  402af4:	and	x16, x7, #0xff
  402af8:	orr	w0, w0, w1
  402afc:	mov	x4, #0x0                   	// #0
  402b00:	fmov	d0, x4
  402b04:	lsl	x16, x16, #63
  402b08:	orr	x5, x16, #0x7fff000000000000
  402b0c:	fmov	v0.d[1], x5
  402b10:	str	q0, [sp, #16]
  402b14:	bl	4051e0 <ferror@plt+0x3e40>
  402b18:	ldr	q0, [sp, #16]
  402b1c:	ldp	x29, x30, [sp], #48
  402b20:	ret
  402b24:	b.eq	402c64 <ferror@plt+0x18c4>  // b.none
  402b28:	cbnz	x8, 402de8 <ferror@plt+0x1a48>
  402b2c:	orr	x0, x2, x9
  402b30:	cbz	x0, 403054 <ferror@plt+0x1cb4>
  402b34:	cmn	w5, #0x1
  402b38:	b.eq	4031b4 <ferror@plt+0x1e14>  // b.none
  402b3c:	mov	x0, #0x7fff                	// #32767
  402b40:	mvn	w5, w5
  402b44:	cmp	x3, x0
  402b48:	b.ne	402dfc <ferror@plt+0x1a5c>  // b.any
  402b4c:	orr	x0, x4, x13
  402b50:	cbz	x0, 402938 <ferror@plt+0x1598>
  402b54:	lsr	x5, x4, #50
  402b58:	mov	x9, x13
  402b5c:	eor	x5, x5, #0x1
  402b60:	mov	x2, x4
  402b64:	and	w5, w5, #0x1
  402b68:	b	402bc8 <ferror@plt+0x1828>
  402b6c:	mov	w0, #0x10                  	// #16
  402b70:	cbz	x12, 402b7c <ferror@plt+0x17dc>
  402b74:	adds	x9, x9, #0x8
  402b78:	cinc	x2, x2, cs  // cs = hs, nlast
  402b7c:	and	x3, x2, #0x8000000000000
  402b80:	cbz	w5, 4028b8 <ferror@plt+0x1518>
  402b84:	orr	w0, w0, #0x8
  402b88:	b	4028b8 <ferror@plt+0x1518>
  402b8c:	mov	w0, #0x10                  	// #16
  402b90:	cbnz	x12, 402b7c <ferror@plt+0x17dc>
  402b94:	b	402b74 <ferror@plt+0x17d4>
  402b98:	and	x3, x9, #0xf
  402b9c:	mov	w0, #0x10                  	// #16
  402ba0:	cmp	x3, #0x4
  402ba4:	b.eq	402b7c <ferror@plt+0x17dc>  // b.none
  402ba8:	adds	x9, x9, #0x4
  402bac:	cinc	x2, x2, cs  // cs = hs, nlast
  402bb0:	b	402b7c <ferror@plt+0x17dc>
  402bb4:	orr	x0, x2, x9
  402bb8:	cbz	x0, 402938 <ferror@plt+0x1598>
  402bbc:	lsr	x5, x2, #50
  402bc0:	eor	x5, x5, #0x1
  402bc4:	and	w5, w5, #0x1
  402bc8:	mov	w0, w5
  402bcc:	mov	x1, #0x7fff                	// #32767
  402bd0:	mov	x3, #0x7fff                	// #32767
  402bd4:	extr	x8, x2, x9, #3
  402bd8:	cmp	x1, x3
  402bdc:	lsr	x2, x2, #3
  402be0:	b.ne	402a10 <ferror@plt+0x1670>  // b.any
  402be4:	orr	x1, x8, x2
  402be8:	cbz	x1, 403254 <ferror@plt+0x1eb4>
  402bec:	orr	x2, x2, #0x800000000000
  402bf0:	mov	w1, #0x7fff                	// #32767
  402bf4:	and	x2, x2, #0xffffffffffff
  402bf8:	b	4028d8 <ferror@plt+0x1538>
  402bfc:	mov	x9, x3
  402c00:	and	x2, x2, #0xfff7ffffffffffff
  402c04:	sub	x1, x1, x4
  402c08:	orr	x8, x9, x2
  402c0c:	and	x0, x9, #0x7
  402c10:	mov	w5, #0x0                   	// #0
  402c14:	cbz	x1, 402a00 <ferror@plt+0x1660>
  402c18:	b	40288c <ferror@plt+0x14ec>
  402c1c:	clz	x2, x9
  402c20:	add	w0, w2, #0x34
  402c24:	cmp	w0, #0x3f
  402c28:	b.le	402820 <ferror@plt+0x1480>
  402c2c:	sub	w2, w2, #0xc
  402c30:	lsl	x2, x9, x2
  402c34:	b	402834 <ferror@plt+0x1494>
  402c38:	orr	x4, x4, x13
  402c3c:	cmp	x4, #0x0
  402c40:	cset	x3, ne  // ne = any
  402c44:	b	402804 <ferror@plt+0x1464>
  402c48:	and	x3, x2, #0x8000000000000
  402c4c:	mov	w0, #0x0                   	// #0
  402c50:	cbz	w5, 4028b8 <ferror@plt+0x1518>
  402c54:	mov	w0, #0x0                   	// #0
  402c58:	tbz	w15, #11, 4028b8 <ferror@plt+0x1518>
  402c5c:	orr	w0, w0, #0x8
  402c60:	b	4028b8 <ferror@plt+0x1518>
  402c64:	add	x0, x8, #0x1
  402c68:	tst	x0, #0x7ffe
  402c6c:	b.ne	402e74 <ferror@plt+0x1ad4>  // b.any
  402c70:	orr	x0, x2, x9
  402c74:	cbnz	x8, 403030 <ferror@plt+0x1c90>
  402c78:	orr	x8, x4, x13
  402c7c:	cbz	x0, 403084 <ferror@plt+0x1ce4>
  402c80:	cbz	x8, 402f70 <ferror@plt+0x1bd0>
  402c84:	adds	x9, x9, x13
  402c88:	adc	x2, x4, x2
  402c8c:	tbz	x2, #51, 402a5c <ferror@plt+0x16bc>
  402c90:	and	x2, x2, #0xfff7ffffffffffff
  402c94:	and	x0, x9, #0x7
  402c98:	mov	x1, #0x1                   	// #1
  402c9c:	b	40288c <ferror@plt+0x14ec>
  402ca0:	mov	x1, #0x7fff                	// #32767
  402ca4:	neg	w0, w0
  402ca8:	orr	x2, x2, #0x8000000000000
  402cac:	cmp	x3, x1
  402cb0:	b.eq	402928 <ferror@plt+0x1588>  // b.none
  402cb4:	cmp	w0, #0x74
  402cb8:	b.gt	402dc4 <ferror@plt+0x1a24>
  402cbc:	cmp	w0, #0x3f
  402cc0:	b.gt	402fe0 <ferror@plt+0x1c40>
  402cc4:	mov	w1, #0x40                  	// #64
  402cc8:	sub	w1, w1, w0
  402ccc:	lsr	x5, x9, x0
  402cd0:	lsl	x9, x9, x1
  402cd4:	cmp	x9, #0x0
  402cd8:	lsl	x9, x2, x1
  402cdc:	cset	x1, ne  // ne = any
  402ce0:	orr	x9, x9, x5
  402ce4:	lsr	x0, x2, x0
  402ce8:	orr	x9, x9, x1
  402cec:	sub	x4, x4, x0
  402cf0:	b	402dd0 <ferror@plt+0x1a30>
  402cf4:	subs	x5, x9, x13
  402cf8:	cmp	x9, x13
  402cfc:	sbc	x3, x2, x4
  402d00:	tbnz	x3, #51, 402e9c <ferror@plt+0x1afc>
  402d04:	orr	x8, x5, x3
  402d08:	cbnz	x8, 402fc8 <ferror@plt+0x1c28>
  402d0c:	and	x15, x15, #0xc00000
  402d10:	mov	x2, #0x0                   	// #0
  402d14:	cmp	x15, #0x800, lsl #12
  402d18:	mov	x1, #0x0                   	// #0
  402d1c:	cset	w7, eq  // eq = none
  402d20:	b	402a10 <ferror@plt+0x1670>
  402d24:	mov	x0, #0x7fff                	// #32767
  402d28:	cmp	x8, x0
  402d2c:	b.ne	4029f0 <ferror@plt+0x1650>  // b.any
  402d30:	orr	x0, x2, x9
  402d34:	cbnz	x0, 402bbc <ferror@plt+0x181c>
  402d38:	mov	x2, #0x0                   	// #0
  402d3c:	mov	x8, #0x0                   	// #0
  402d40:	mov	w0, #0x0                   	// #0
  402d44:	b	402be4 <ferror@plt+0x1844>
  402d48:	orr	x4, x4, x13
  402d4c:	cmp	x4, #0x0
  402d50:	cset	x0, ne  // ne = any
  402d54:	adds	x9, x0, x9
  402d58:	cinc	x2, x2, cs  // cs = hs, nlast
  402d5c:	b	402a80 <ferror@plt+0x16e0>
  402d60:	mov	w4, #0x80                  	// #128
  402d64:	sub	w4, w4, w0
  402d68:	cmp	w0, #0x40
  402d6c:	sub	w9, w1, #0x3f
  402d70:	lsl	x0, x2, x4
  402d74:	orr	x0, x3, x0
  402d78:	csel	x3, x0, x3, ne  // ne = any
  402d7c:	lsr	x9, x2, x9
  402d80:	cmp	x3, #0x0
  402d84:	mov	x2, #0x0                   	// #0
  402d88:	cset	x0, ne  // ne = any
  402d8c:	orr	x9, x0, x9
  402d90:	mov	x8, x9
  402d94:	b	40287c <ferror@plt+0x14dc>
  402d98:	mov	w5, #0x80                  	// #128
  402d9c:	sub	w5, w5, w0
  402da0:	subs	w0, w0, #0x40
  402da4:	lsl	x5, x4, x5
  402da8:	orr	x5, x13, x5
  402dac:	csel	x13, x5, x13, ne  // ne = any
  402db0:	lsr	x4, x4, x0
  402db4:	cmp	x13, #0x0
  402db8:	cset	x3, ne  // ne = any
  402dbc:	orr	x3, x3, x4
  402dc0:	b	402804 <ferror@plt+0x1464>
  402dc4:	orr	x2, x2, x9
  402dc8:	cmp	x2, #0x0
  402dcc:	cset	x9, ne  // ne = any
  402dd0:	subs	x9, x13, x9
  402dd4:	mov	w7, w11
  402dd8:	sbc	x2, x4, xzr
  402ddc:	mov	x1, x3
  402de0:	mov	x12, x14
  402de4:	b	40280c <ferror@plt+0x146c>
  402de8:	mov	x0, #0x7fff                	// #32767
  402dec:	neg	w5, w5
  402df0:	orr	x2, x2, #0x8000000000000
  402df4:	cmp	x3, x0
  402df8:	b.eq	402b4c <ferror@plt+0x17ac>  // b.none
  402dfc:	cmp	w5, #0x74
  402e00:	b.gt	402fd0 <ferror@plt+0x1c30>
  402e04:	cmp	w5, #0x3f
  402e08:	b.gt	403090 <ferror@plt+0x1cf0>
  402e0c:	mov	w1, #0x40                  	// #64
  402e10:	sub	w1, w1, w5
  402e14:	lsr	x6, x9, x5
  402e18:	lsl	x9, x9, x1
  402e1c:	cmp	x9, #0x0
  402e20:	cset	x0, ne  // ne = any
  402e24:	lsl	x9, x2, x1
  402e28:	orr	x9, x9, x6
  402e2c:	lsr	x5, x2, x5
  402e30:	orr	x9, x9, x0
  402e34:	add	x4, x4, x5
  402e38:	adds	x9, x9, x13
  402e3c:	mov	x1, x3
  402e40:	cinc	x2, x4, cs  // cs = hs, nlast
  402e44:	b	402a80 <ferror@plt+0x16e0>
  402e48:	mov	w0, #0x80                  	// #128
  402e4c:	sub	w0, w0, w5
  402e50:	subs	w5, w5, #0x40
  402e54:	lsl	x0, x4, x0
  402e58:	orr	x0, x13, x0
  402e5c:	csel	x13, x0, x13, ne  // ne = any
  402e60:	lsr	x4, x4, x5
  402e64:	cmp	x13, #0x0
  402e68:	cset	x0, ne  // ne = any
  402e6c:	orr	x0, x0, x4
  402e70:	b	402d54 <ferror@plt+0x19b4>
  402e74:	mov	x1, #0x7fff                	// #32767
  402e78:	cmp	x0, x1
  402e7c:	b.eq	4030d8 <ferror@plt+0x1d38>  // b.none
  402e80:	adds	x9, x9, x13
  402e84:	mov	x1, x0
  402e88:	adc	x2, x4, x2
  402e8c:	ubfx	x0, x9, #1, #3
  402e90:	extr	x9, x2, x9, #1
  402e94:	lsr	x2, x2, #1
  402e98:	b	40288c <ferror@plt+0x14ec>
  402e9c:	cmp	x13, x9
  402ea0:	mov	w7, w11
  402ea4:	sbc	x3, x4, x2
  402ea8:	sub	x9, x13, x9
  402eac:	mov	x12, x14
  402eb0:	b	402814 <ferror@plt+0x1474>
  402eb4:	mov	x12, #0x7fff                	// #32767
  402eb8:	cmp	x1, x12
  402ebc:	b.eq	402ee8 <ferror@plt+0x1b48>  // b.none
  402ec0:	cmp	x3, x12
  402ec4:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  402ec8:	cbnz	x5, 402f00 <ferror@plt+0x1b60>
  402ecc:	mov	w5, w0
  402ed0:	cbnz	x8, 4031f8 <ferror@plt+0x1e58>
  402ed4:	mov	w7, #0x0                   	// #0
  402ed8:	mov	x2, #0xffffffffffff        	// #281474976710655
  402edc:	mov	w0, #0x1                   	// #1
  402ee0:	mov	x8, #0xffffffffffffffff    	// #-1
  402ee4:	b	402bec <ferror@plt+0x184c>
  402ee8:	cbz	x5, 403214 <ferror@plt+0x1e74>
  402eec:	lsr	x0, x2, #50
  402ef0:	cmp	x3, x1
  402ef4:	eor	x0, x0, #0x1
  402ef8:	and	w0, w0, #0x1
  402efc:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  402f00:	cbz	x8, 403134 <ferror@plt+0x1d94>
  402f04:	bfi	x6, x2, #61, #3
  402f08:	lsr	x3, x2, #3
  402f0c:	tbz	x2, #50, 402f28 <ferror@plt+0x1b88>
  402f10:	lsr	x1, x4, #3
  402f14:	tbnz	x4, #50, 402f28 <ferror@plt+0x1b88>
  402f18:	mov	x6, x10
  402f1c:	mov	w7, w11
  402f20:	bfi	x6, x4, #61, #3
  402f24:	mov	x3, x1
  402f28:	extr	x2, x3, x6, #61
  402f2c:	bfi	x6, x2, #61, #3
  402f30:	lsr	x2, x2, #3
  402f34:	mov	x8, x6
  402f38:	b	402be4 <ferror@plt+0x1844>
  402f3c:	mov	x0, #0x7fff                	// #32767
  402f40:	cmp	x8, x0
  402f44:	b.ne	4029f0 <ferror@plt+0x1650>  // b.any
  402f48:	orr	x0, x2, x9
  402f4c:	cbz	x0, 402d38 <ferror@plt+0x1998>
  402f50:	lsr	x5, x2, #50
  402f54:	eor	w5, w5, #0x1
  402f58:	b	402bc8 <ferror@plt+0x1828>
  402f5c:	cbz	x8, 403070 <ferror@plt+0x1cd0>
  402f60:	mov	w7, w11
  402f64:	mov	x2, x4
  402f68:	mov	x9, x13
  402f6c:	mov	x12, x14
  402f70:	mov	x1, #0x0                   	// #0
  402f74:	mov	x3, #0x0                   	// #0
  402f78:	b	402c54 <ferror@plt+0x18b4>
  402f7c:	ands	x3, x15, #0xc00000
  402f80:	b.eq	40300c <ferror@plt+0x1c6c>  // b.none
  402f84:	cmp	x3, #0x400, lsl #12
  402f88:	eor	w0, w7, #0x1
  402f8c:	cset	w1, eq  // eq = none
  402f90:	tst	w1, w0
  402f94:	b.ne	403230 <ferror@plt+0x1e90>  // b.any
  402f98:	cmp	x3, #0x800, lsl #12
  402f9c:	b.eq	4031dc <ferror@plt+0x1e3c>  // b.none
  402fa0:	cmp	x3, #0x400, lsl #12
  402fa4:	mov	w0, #0x14                  	// #20
  402fa8:	b.ne	402ab8 <ferror@plt+0x1718>  // b.any
  402fac:	mov	x2, #0xffffffffffffffff    	// #-1
  402fb0:	mov	x1, #0x7ffe                	// #32766
  402fb4:	mov	x9, x2
  402fb8:	mov	w5, #0x0                   	// #0
  402fbc:	mov	w0, #0x14                  	// #20
  402fc0:	cbnz	x12, 402b7c <ferror@plt+0x17dc>
  402fc4:	b	402b74 <ferror@plt+0x17d4>
  402fc8:	mov	x9, x5
  402fcc:	b	402814 <ferror@plt+0x1474>
  402fd0:	orr	x2, x2, x9
  402fd4:	cmp	x2, #0x0
  402fd8:	cset	x9, ne  // ne = any
  402fdc:	b	402e38 <ferror@plt+0x1a98>
  402fe0:	mov	w1, #0x80                  	// #128
  402fe4:	sub	w1, w1, w0
  402fe8:	subs	w0, w0, #0x40
  402fec:	lsl	x1, x2, x1
  402ff0:	orr	x1, x9, x1
  402ff4:	csel	x9, x1, x9, ne  // ne = any
  402ff8:	lsr	x2, x2, x0
  402ffc:	cmp	x9, #0x0
  403000:	cset	x9, ne  // ne = any
  403004:	orr	x9, x9, x2
  403008:	b	402dd0 <ferror@plt+0x1a30>
  40300c:	mov	w0, #0x14                  	// #20
  403010:	b	402afc <ferror@plt+0x175c>
  403014:	lsr	x5, x4, #50
  403018:	mov	w7, w11
  40301c:	eor	x5, x5, #0x1
  403020:	mov	x9, x13
  403024:	and	w5, w5, #0x1
  403028:	mov	x2, x4
  40302c:	b	402bc8 <ferror@plt+0x1828>
  403030:	mov	x8, #0x7fff                	// #32767
  403034:	cmp	x1, x8
  403038:	b.eq	403158 <ferror@plt+0x1db8>  // b.none
  40303c:	cmp	x3, x8
  403040:	b.eq	4031cc <ferror@plt+0x1e2c>  // b.none
  403044:	cbnz	x0, 403170 <ferror@plt+0x1dd0>
  403048:	mov	x2, x4
  40304c:	mov	x9, x13
  403050:	b	402bc8 <ferror@plt+0x1828>
  403054:	mov	x0, #0x7fff                	// #32767
  403058:	cmp	x3, x0
  40305c:	b.eq	403208 <ferror@plt+0x1e68>  // b.none
  403060:	mov	x2, x4
  403064:	mov	x9, x13
  403068:	mov	x1, x3
  40306c:	b	4029f0 <ferror@plt+0x1650>
  403070:	and	x15, x15, #0xc00000
  403074:	mov	x2, #0x0                   	// #0
  403078:	cmp	x15, #0x800, lsl #12
  40307c:	cset	w7, eq  // eq = none
  403080:	b	402a10 <ferror@plt+0x1670>
  403084:	mov	x2, x4
  403088:	mov	x9, x13
  40308c:	b	40287c <ferror@plt+0x14dc>
  403090:	mov	w0, #0x80                  	// #128
  403094:	sub	w0, w0, w5
  403098:	subs	w5, w5, #0x40
  40309c:	lsl	x0, x2, x0
  4030a0:	orr	x0, x9, x0
  4030a4:	csel	x9, x0, x9, ne  // ne = any
  4030a8:	lsr	x2, x2, x5
  4030ac:	cmp	x9, #0x0
  4030b0:	cset	x9, ne  // ne = any
  4030b4:	orr	x9, x9, x2
  4030b8:	b	402e38 <ferror@plt+0x1a98>
  4030bc:	cmp	x13, x9
  4030c0:	mov	w7, w11
  4030c4:	sbc	x2, x4, x2
  4030c8:	sub	x9, x13, x9
  4030cc:	mov	x1, x3
  4030d0:	mov	x12, x5
  4030d4:	b	40280c <ferror@plt+0x146c>
  4030d8:	ands	x3, x15, #0xc00000
  4030dc:	b.eq	40300c <ferror@plt+0x1c6c>  // b.none
  4030e0:	cmp	x3, #0x400, lsl #12
  4030e4:	eor	w0, w7, #0x1
  4030e8:	csel	w0, w0, wzr, eq  // eq = none
  4030ec:	cbnz	w0, 403230 <ferror@plt+0x1e90>
  4030f0:	cmp	x3, #0x800, lsl #12
  4030f4:	b.ne	402fa0 <ferror@plt+0x1c00>  // b.any
  4030f8:	cbz	x12, 4031e0 <ferror@plt+0x1e40>
  4030fc:	mov	w0, #0x14                  	// #20
  403100:	mov	x16, #0x1                   	// #1
  403104:	b	402afc <ferror@plt+0x175c>
  403108:	orr	x0, x4, x13
  40310c:	cbnz	x0, 403014 <ferror@plt+0x1c74>
  403110:	mov	w7, w11
  403114:	b	402d38 <ferror@plt+0x1998>
  403118:	cbz	x8, 403224 <ferror@plt+0x1e84>
  40311c:	tst	x4, #0x4000000000000
  403120:	csinc	w0, w0, wzr, ne  // ne = any
  403124:	cbnz	x5, 402f04 <ferror@plt+0x1b64>
  403128:	mov	w7, w11
  40312c:	mov	x2, x4
  403130:	mov	x9, x13
  403134:	mov	w5, w0
  403138:	b	402bc8 <ferror@plt+0x1828>
  40313c:	orr	x8, x5, x3
  403140:	cbz	x8, 403070 <ferror@plt+0x1cd0>
  403144:	and	x0, x5, #0x7
  403148:	mov	x9, x5
  40314c:	mov	x2, x3
  403150:	mov	w5, #0x1                   	// #1
  403154:	b	40288c <ferror@plt+0x14ec>
  403158:	cbz	x0, 4031c4 <ferror@plt+0x1e24>
  40315c:	lsr	x5, x2, #50
  403160:	cmp	x3, x1
  403164:	eor	x5, x5, #0x1
  403168:	and	w5, w5, #0x1
  40316c:	b.eq	40323c <ferror@plt+0x1e9c>  // b.none
  403170:	orr	x13, x4, x13
  403174:	cbz	x13, 402bc8 <ferror@plt+0x1828>
  403178:	bfi	x6, x2, #61, #3
  40317c:	lsr	x0, x2, #3
  403180:	tbz	x2, #50, 40319c <ferror@plt+0x1dfc>
  403184:	lsr	x1, x4, #3
  403188:	tbnz	x4, #50, 40319c <ferror@plt+0x1dfc>
  40318c:	and	x6, x10, #0x1fffffffffffffff
  403190:	mov	w7, w11
  403194:	orr	x6, x6, x4, lsl #61
  403198:	mov	x0, x1
  40319c:	extr	x2, x0, x6, #61
  4031a0:	mov	w0, w5
  4031a4:	bfi	x6, x2, #61, #3
  4031a8:	lsr	x2, x2, #3
  4031ac:	mov	x8, x6
  4031b0:	b	402be4 <ferror@plt+0x1844>
  4031b4:	adds	x9, x9, x13
  4031b8:	mov	x1, x3
  4031bc:	adc	x2, x4, x2
  4031c0:	b	402a80 <ferror@plt+0x16e0>
  4031c4:	cmp	x3, x1
  4031c8:	b.ne	403048 <ferror@plt+0x1ca8>  // b.any
  4031cc:	orr	x1, x4, x13
  4031d0:	cbnz	x1, 403244 <ferror@plt+0x1ea4>
  4031d4:	cbz	x0, 402d38 <ferror@plt+0x1998>
  4031d8:	b	402bc8 <ferror@plt+0x1828>
  4031dc:	cbnz	x16, 4030fc <ferror@plt+0x1d5c>
  4031e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4031e4:	mov	w7, #0x0                   	// #0
  4031e8:	mov	x9, x2
  4031ec:	mov	x1, #0x7ffe                	// #32766
  4031f0:	mov	w0, #0x14                  	// #20
  4031f4:	b	4028bc <ferror@plt+0x151c>
  4031f8:	mov	w7, w11
  4031fc:	mov	x2, x4
  403200:	mov	x9, x13
  403204:	b	402bc8 <ferror@plt+0x1828>
  403208:	orr	x0, x4, x13
  40320c:	cbz	x0, 402d38 <ferror@plt+0x1998>
  403210:	b	402b54 <ferror@plt+0x17b4>
  403214:	cmp	x3, x1
  403218:	b.eq	403118 <ferror@plt+0x1d78>  // b.none
  40321c:	mov	w5, #0x0                   	// #0
  403220:	b	402ed0 <ferror@plt+0x1b30>
  403224:	cbnz	x5, 403134 <ferror@plt+0x1d94>
  403228:	mov	w5, w0
  40322c:	b	402ed0 <ferror@plt+0x1b30>
  403230:	mov	w0, #0x14                  	// #20
  403234:	mov	x16, #0x0                   	// #0
  403238:	b	402afc <ferror@plt+0x175c>
  40323c:	orr	x1, x4, x13
  403240:	cbz	x1, 402bc8 <ferror@plt+0x1828>
  403244:	tst	x4, #0x4000000000000
  403248:	csinc	w5, w5, wzr, ne  // ne = any
  40324c:	cbnz	x0, 403178 <ferror@plt+0x1dd8>
  403250:	b	403048 <ferror@plt+0x1ca8>
  403254:	mov	x8, #0x0                   	// #0
  403258:	mov	w1, #0x7fff                	// #32767
  40325c:	mov	x2, #0x0                   	// #0
  403260:	b	4028d8 <ferror@plt+0x1538>
  403264:	nop
  403268:	stp	x29, x30, [sp, #-48]!
  40326c:	mov	x29, sp
  403270:	str	q0, [sp, #16]
  403274:	str	q1, [sp, #32]
  403278:	ldp	x2, x0, [sp, #16]
  40327c:	ldp	x5, x3, [sp, #32]
  403280:	mrs	x10, fpcr
  403284:	lsr	x1, x0, #63
  403288:	ubfx	x6, x0, #0, #48
  40328c:	and	w13, w1, #0xff
  403290:	mov	x14, x1
  403294:	ubfx	x7, x0, #48, #15
  403298:	cbz	w7, 4036b8 <ferror@plt+0x2318>
  40329c:	mov	w4, #0x7fff                	// #32767
  4032a0:	cmp	w7, w4
  4032a4:	b.eq	403700 <ferror@plt+0x2360>  // b.none
  4032a8:	and	x7, x7, #0xffff
  4032ac:	extr	x6, x6, x2, #61
  4032b0:	mov	x15, #0xffffffffffffc001    	// #-16383
  4032b4:	orr	x4, x6, #0x8000000000000
  4032b8:	add	x7, x7, x15
  4032bc:	lsl	x2, x2, #3
  4032c0:	mov	x1, #0x0                   	// #0
  4032c4:	mov	x16, #0x0                   	// #0
  4032c8:	mov	w0, #0x0                   	// #0
  4032cc:	lsr	x8, x3, #63
  4032d0:	ubfx	x6, x3, #0, #48
  4032d4:	and	w15, w8, #0xff
  4032d8:	ubfx	x9, x3, #48, #15
  4032dc:	cbz	w9, 403674 <ferror@plt+0x22d4>
  4032e0:	mov	w11, #0x7fff                	// #32767
  4032e4:	cmp	w9, w11
  4032e8:	b.eq	4033ac <ferror@plt+0x200c>  // b.none
  4032ec:	and	x9, x9, #0xffff
  4032f0:	extr	x6, x6, x5, #61
  4032f4:	mov	x12, #0xffffffffffffc001    	// #-16383
  4032f8:	orr	x6, x6, #0x8000000000000
  4032fc:	add	x9, x9, x12
  403300:	lsl	x5, x5, #3
  403304:	sub	x7, x7, x9
  403308:	mov	x9, #0x0                   	// #0
  40330c:	eor	w11, w13, w15
  403310:	cmp	x1, #0x9
  403314:	and	x3, x11, #0xff
  403318:	mov	x12, x3
  40331c:	b.gt	40364c <ferror@plt+0x22ac>
  403320:	cmp	x1, #0x7
  403324:	b.gt	40380c <ferror@plt+0x246c>
  403328:	cmp	x1, #0x3
  40332c:	b.eq	403348 <ferror@plt+0x1fa8>  // b.none
  403330:	b.le	40361c <ferror@plt+0x227c>
  403334:	cmp	x1, #0x5
  403338:	b.eq	40365c <ferror@plt+0x22bc>  // b.none
  40333c:	b.le	403440 <ferror@plt+0x20a0>
  403340:	cmp	x1, #0x6
  403344:	b.eq	403410 <ferror@plt+0x2070>  // b.none
  403348:	cmp	x9, #0x1
  40334c:	b.eq	403790 <ferror@plt+0x23f0>  // b.none
  403350:	cbz	x9, 403364 <ferror@plt+0x1fc4>
  403354:	cmp	x9, #0x2
  403358:	b.eq	403994 <ferror@plt+0x25f4>  // b.none
  40335c:	cmp	x9, #0x3
  403360:	b.eq	40397c <ferror@plt+0x25dc>  // b.none
  403364:	mov	x1, #0x3fff                	// #16383
  403368:	mov	x12, x8
  40336c:	add	x3, x7, x1
  403370:	cmp	x3, #0x0
  403374:	b.le	403850 <ferror@plt+0x24b0>
  403378:	tst	x5, #0x7
  40337c:	b.ne	4037c0 <ferror@plt+0x2420>  // b.any
  403380:	and	w11, w12, #0x1
  403384:	tbz	x6, #52, 403390 <ferror@plt+0x1ff0>
  403388:	and	x6, x6, #0xffefffffffffffff
  40338c:	add	x3, x7, #0x4, lsl #12
  403390:	mov	x1, #0x7ffe                	// #32766
  403394:	cmp	x3, x1
  403398:	b.gt	403938 <ferror@plt+0x2598>
  40339c:	and	w1, w3, #0x7fff
  4033a0:	extr	x2, x6, x5, #3
  4033a4:	ubfx	x6, x6, #3, #48
  4033a8:	b	40341c <ferror@plt+0x207c>
  4033ac:	mov	x9, #0xffffffffffff8001    	// #-32767
  4033b0:	orr	x3, x6, x5
  4033b4:	add	x7, x7, x9
  4033b8:	cbz	x3, 403734 <ferror@plt+0x2394>
  4033bc:	tst	x6, #0x800000000000
  4033c0:	orr	x1, x1, #0x3
  4033c4:	csinc	w0, w0, wzr, ne  // ne = any
  4033c8:	mov	x9, #0x3                   	// #3
  4033cc:	eor	w11, w13, w15
  4033d0:	cmp	x1, #0x9
  4033d4:	and	x3, x11, #0xff
  4033d8:	mov	x12, x3
  4033dc:	b.le	403320 <ferror@plt+0x1f80>
  4033e0:	cmp	x1, #0xf
  4033e4:	b.ne	40364c <ferror@plt+0x22ac>  // b.any
  4033e8:	tbz	x4, #47, 4037f8 <ferror@plt+0x2458>
  4033ec:	tbnz	x6, #47, 4037f8 <ferror@plt+0x2458>
  4033f0:	orr	x6, x6, #0x800000000000
  4033f4:	mov	w11, w15
  4033f8:	and	x6, x6, #0xffffffffffff
  4033fc:	mov	x2, x5
  403400:	mov	w1, #0x7fff                	// #32767
  403404:	b	40341c <ferror@plt+0x207c>
  403408:	cmp	x1, #0x2
  40340c:	b.ne	403448 <ferror@plt+0x20a8>  // b.any
  403410:	mov	w1, #0x0                   	// #0
  403414:	mov	x6, #0x0                   	// #0
  403418:	mov	x2, #0x0                   	// #0
  40341c:	mov	x5, #0x0                   	// #0
  403420:	orr	w1, w1, w11, lsl #15
  403424:	bfxil	x5, x6, #0, #48
  403428:	fmov	d0, x2
  40342c:	bfi	x5, x1, #48, #16
  403430:	fmov	v0.d[1], x5
  403434:	cbnz	w0, 40363c <ferror@plt+0x229c>
  403438:	ldp	x29, x30, [sp], #48
  40343c:	ret
  403440:	cmp	x1, #0x4
  403444:	b.eq	403410 <ferror@plt+0x2070>  // b.none
  403448:	cmp	x4, x6
  40344c:	b.ls	4037a4 <ferror@plt+0x2404>  // b.plast
  403450:	lsr	x3, x4, #1
  403454:	extr	x8, x4, x2, #1
  403458:	lsl	x2, x2, #63
  40345c:	ubfx	x14, x6, #20, #32
  403460:	extr	x9, x6, x5, #52
  403464:	lsl	x13, x5, #12
  403468:	and	x15, x9, #0xffffffff
  40346c:	udiv	x5, x3, x14
  403470:	msub	x3, x5, x14, x3
  403474:	mul	x1, x15, x5
  403478:	extr	x3, x3, x8, #32
  40347c:	cmp	x1, x3
  403480:	b.ls	403494 <ferror@plt+0x20f4>  // b.plast
  403484:	adds	x3, x9, x3
  403488:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40348c:	b.hi	403a74 <ferror@plt+0x26d4>  // b.pmore
  403490:	sub	x5, x5, #0x1
  403494:	sub	x3, x3, x1
  403498:	mov	x4, x8
  40349c:	udiv	x1, x3, x14
  4034a0:	msub	x3, x1, x14, x3
  4034a4:	mul	x6, x15, x1
  4034a8:	bfi	x4, x3, #32, #32
  4034ac:	cmp	x6, x4
  4034b0:	b.ls	4034c4 <ferror@plt+0x2124>  // b.plast
  4034b4:	adds	x4, x9, x4
  4034b8:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4034bc:	b.hi	403a68 <ferror@plt+0x26c8>  // b.pmore
  4034c0:	sub	x1, x1, #0x1
  4034c4:	orr	x8, x1, x5, lsl #32
  4034c8:	and	x17, x13, #0xffffffff
  4034cc:	and	x1, x8, #0xffffffff
  4034d0:	lsr	x16, x13, #32
  4034d4:	lsr	x5, x8, #32
  4034d8:	sub	x4, x4, x6
  4034dc:	mov	x18, #0x100000000           	// #4294967296
  4034e0:	mul	x3, x1, x17
  4034e4:	mul	x30, x5, x17
  4034e8:	madd	x6, x16, x1, x30
  4034ec:	and	x1, x3, #0xffffffff
  4034f0:	mul	x5, x5, x16
  4034f4:	add	x3, x6, x3, lsr #32
  4034f8:	add	x6, x5, x18
  4034fc:	cmp	x30, x3
  403500:	csel	x5, x6, x5, hi  // hi = pmore
  403504:	add	x1, x1, x3, lsl #32
  403508:	add	x5, x5, x3, lsr #32
  40350c:	cmp	x4, x5
  403510:	b.cc	40381c <ferror@plt+0x247c>  // b.lo, b.ul, b.last
  403514:	ccmp	x2, x1, #0x2, eq  // eq = none
  403518:	mov	x6, x8
  40351c:	b.cc	40381c <ferror@plt+0x247c>  // b.lo, b.ul, b.last
  403520:	subs	x8, x2, x1
  403524:	mov	x3, #0x3fff                	// #16383
  403528:	cmp	x2, x1
  40352c:	add	x3, x7, x3
  403530:	sbc	x4, x4, x5
  403534:	cmp	x9, x4
  403538:	b.eq	403a80 <ferror@plt+0x26e0>  // b.none
  40353c:	udiv	x5, x4, x14
  403540:	msub	x4, x5, x14, x4
  403544:	mul	x2, x15, x5
  403548:	extr	x1, x4, x8, #32
  40354c:	cmp	x2, x1
  403550:	b.ls	403564 <ferror@plt+0x21c4>  // b.plast
  403554:	adds	x1, x9, x1
  403558:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40355c:	b.hi	403b38 <ferror@plt+0x2798>  // b.pmore
  403560:	sub	x5, x5, #0x1
  403564:	sub	x1, x1, x2
  403568:	udiv	x2, x1, x14
  40356c:	msub	x1, x2, x14, x1
  403570:	mul	x15, x15, x2
  403574:	bfi	x8, x1, #32, #32
  403578:	mov	x1, x8
  40357c:	cmp	x15, x8
  403580:	b.ls	403594 <ferror@plt+0x21f4>  // b.plast
  403584:	adds	x1, x9, x8
  403588:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40358c:	b.hi	403b44 <ferror@plt+0x27a4>  // b.pmore
  403590:	sub	x2, x2, #0x1
  403594:	orr	x5, x2, x5, lsl #32
  403598:	mov	x11, #0x100000000           	// #4294967296
  40359c:	and	x4, x5, #0xffffffff
  4035a0:	sub	x1, x1, x15
  4035a4:	lsr	x14, x5, #32
  4035a8:	mul	x2, x17, x4
  4035ac:	mul	x17, x14, x17
  4035b0:	madd	x4, x16, x4, x17
  4035b4:	and	x8, x2, #0xffffffff
  4035b8:	mul	x16, x16, x14
  4035bc:	add	x2, x4, x2, lsr #32
  4035c0:	add	x4, x16, x11
  4035c4:	cmp	x17, x2
  4035c8:	csel	x16, x4, x16, hi  // hi = pmore
  4035cc:	add	x4, x8, x2, lsl #32
  4035d0:	add	x16, x16, x2, lsr #32
  4035d4:	cmp	x1, x16
  4035d8:	b.cs	4039b8 <ferror@plt+0x2618>  // b.hs, b.nlast
  4035dc:	adds	x2, x9, x1
  4035e0:	sub	x8, x5, #0x1
  4035e4:	mov	x1, x2
  4035e8:	b.cs	4035fc <ferror@plt+0x225c>  // b.hs, b.nlast
  4035ec:	cmp	x2, x16
  4035f0:	b.cc	403ab8 <ferror@plt+0x2718>  // b.lo, b.ul, b.last
  4035f4:	ccmp	x13, x4, #0x2, eq  // eq = none
  4035f8:	b.cc	403ab8 <ferror@plt+0x2718>  // b.lo, b.ul, b.last
  4035fc:	cmp	x13, x4
  403600:	mov	x5, x8
  403604:	cset	w2, ne  // ne = any
  403608:	cmp	w2, #0x0
  40360c:	orr	x2, x5, #0x1
  403610:	ccmp	x1, x16, #0x0, eq  // eq = none
  403614:	csel	x5, x2, x5, ne  // ne = any
  403618:	b	403370 <ferror@plt+0x1fd0>
  40361c:	cmp	x1, #0x1
  403620:	b.ne	403408 <ferror@plt+0x2068>  // b.any
  403624:	mov	x4, #0x0                   	// #0
  403628:	fmov	d0, x4
  40362c:	lsl	x3, x3, #63
  403630:	orr	w0, w0, #0x2
  403634:	orr	x5, x3, #0x7fff000000000000
  403638:	fmov	v0.d[1], x5
  40363c:	str	q0, [sp, #16]
  403640:	bl	4051e0 <ferror@plt+0x3e40>
  403644:	ldr	q0, [sp, #16]
  403648:	b	403438 <ferror@plt+0x2098>
  40364c:	cmp	x1, #0xb
  403650:	b.gt	403720 <ferror@plt+0x2380>
  403654:	cmp	x1, #0xa
  403658:	b.ne	403348 <ferror@plt+0x1fa8>  // b.any
  40365c:	mov	w11, #0x0                   	// #0
  403660:	mov	x6, #0xffffffffffff        	// #281474976710655
  403664:	mov	x2, #0xffffffffffffffff    	// #-1
  403668:	mov	w0, #0x1                   	// #1
  40366c:	mov	w1, #0x7fff                	// #32767
  403670:	b	40341c <ferror@plt+0x207c>
  403674:	orr	x3, x6, x5
  403678:	cbz	x3, 403760 <ferror@plt+0x23c0>
  40367c:	cbz	x6, 403914 <ferror@plt+0x2574>
  403680:	clz	x3, x6
  403684:	sub	x9, x3, #0xf
  403688:	add	w12, w9, #0x3
  40368c:	mov	w11, #0x3d                  	// #61
  403690:	sub	w9, w11, w9
  403694:	lsl	x6, x6, x12
  403698:	lsr	x9, x5, x9
  40369c:	orr	x6, x9, x6
  4036a0:	lsl	x5, x5, x12
  4036a4:	add	x7, x3, x7
  4036a8:	mov	x11, #0x3fef                	// #16367
  4036ac:	mov	x9, #0x0                   	// #0
  4036b0:	add	x7, x7, x11
  4036b4:	b	40330c <ferror@plt+0x1f6c>
  4036b8:	orr	x4, x6, x2
  4036bc:	cbz	x4, 403748 <ferror@plt+0x23a8>
  4036c0:	cbz	x6, 4038f0 <ferror@plt+0x2550>
  4036c4:	clz	x0, x6
  4036c8:	sub	x4, x0, #0xf
  4036cc:	add	w7, w4, #0x3
  4036d0:	mov	w1, #0x3d                  	// #61
  4036d4:	sub	w4, w1, w4
  4036d8:	lsl	x6, x6, x7
  4036dc:	lsr	x4, x2, x4
  4036e0:	orr	x4, x4, x6
  4036e4:	lsl	x2, x2, x7
  4036e8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4036ec:	mov	x1, #0x0                   	// #0
  4036f0:	sub	x7, x7, x0
  4036f4:	mov	x16, #0x0                   	// #0
  4036f8:	mov	w0, #0x0                   	// #0
  4036fc:	b	4032cc <ferror@plt+0x1f2c>
  403700:	orr	x4, x6, x2
  403704:	cbnz	x4, 403774 <ferror@plt+0x23d4>
  403708:	mov	x2, #0x0                   	// #0
  40370c:	mov	x1, #0x8                   	// #8
  403710:	mov	x7, #0x7fff                	// #32767
  403714:	mov	x16, #0x2                   	// #2
  403718:	mov	w0, #0x0                   	// #0
  40371c:	b	4032cc <ferror@plt+0x1f2c>
  403720:	mov	x6, x4
  403724:	mov	x5, x2
  403728:	mov	x8, x14
  40372c:	mov	x9, x16
  403730:	b	403348 <ferror@plt+0x1fa8>
  403734:	orr	x1, x1, #0x2
  403738:	mov	x6, #0x0                   	// #0
  40373c:	mov	x5, #0x0                   	// #0
  403740:	mov	x9, #0x2                   	// #2
  403744:	b	4033cc <ferror@plt+0x202c>
  403748:	mov	x2, #0x0                   	// #0
  40374c:	mov	x1, #0x4                   	// #4
  403750:	mov	x7, #0x0                   	// #0
  403754:	mov	x16, #0x1                   	// #1
  403758:	mov	w0, #0x0                   	// #0
  40375c:	b	4032cc <ferror@plt+0x1f2c>
  403760:	orr	x1, x1, #0x1
  403764:	mov	x6, #0x0                   	// #0
  403768:	mov	x5, #0x0                   	// #0
  40376c:	mov	x9, #0x1                   	// #1
  403770:	b	40330c <ferror@plt+0x1f6c>
  403774:	lsr	x0, x6, #47
  403778:	mov	x4, x6
  40377c:	eor	w0, w0, #0x1
  403780:	mov	x1, #0xc                   	// #12
  403784:	mov	x7, #0x7fff                	// #32767
  403788:	mov	x16, #0x3                   	// #3
  40378c:	b	4032cc <ferror@plt+0x1f2c>
  403790:	mov	w11, w8
  403794:	mov	w1, #0x0                   	// #0
  403798:	mov	x6, #0x0                   	// #0
  40379c:	mov	x2, #0x0                   	// #0
  4037a0:	b	40341c <ferror@plt+0x207c>
  4037a4:	ccmp	x5, x2, #0x2, eq  // eq = none
  4037a8:	b.ls	403450 <ferror@plt+0x20b0>  // b.plast
  4037ac:	mov	x8, x2
  4037b0:	sub	x7, x7, #0x1
  4037b4:	mov	x3, x4
  4037b8:	mov	x2, #0x0                   	// #0
  4037bc:	b	40345c <ferror@plt+0x20bc>
  4037c0:	and	x1, x10, #0xc00000
  4037c4:	orr	w0, w0, #0x10
  4037c8:	cmp	x1, #0x400, lsl #12
  4037cc:	b.eq	403b20 <ferror@plt+0x2780>  // b.none
  4037d0:	cmp	x1, #0x800, lsl #12
  4037d4:	b.eq	403a34 <ferror@plt+0x2694>  // b.none
  4037d8:	cbnz	x1, 403380 <ferror@plt+0x1fe0>
  4037dc:	and	x1, x5, #0xf
  4037e0:	and	w11, w12, #0x1
  4037e4:	cmp	x1, #0x4
  4037e8:	b.eq	403384 <ferror@plt+0x1fe4>  // b.none
  4037ec:	adds	x5, x5, #0x4
  4037f0:	cinc	x6, x6, cs  // cs = hs, nlast
  4037f4:	b	403384 <ferror@plt+0x1fe4>
  4037f8:	orr	x6, x4, #0x800000000000
  4037fc:	mov	w11, w13
  403800:	and	x6, x6, #0xffffffffffff
  403804:	mov	w1, #0x7fff                	// #32767
  403808:	b	40341c <ferror@plt+0x207c>
  40380c:	mov	w1, #0x7fff                	// #32767
  403810:	mov	x6, #0x0                   	// #0
  403814:	mov	x2, #0x0                   	// #0
  403818:	b	40341c <ferror@plt+0x207c>
  40381c:	adds	x3, x2, x13
  403820:	sub	x6, x8, #0x1
  403824:	adc	x4, x4, x9
  403828:	cset	x18, cs  // cs = hs, nlast
  40382c:	mov	x2, x3
  403830:	cmp	x9, x4
  403834:	b.cs	4039a8 <ferror@plt+0x2608>  // b.hs, b.nlast
  403838:	cmp	x5, x4
  40383c:	b.ls	4039d0 <ferror@plt+0x2630>  // b.plast
  403840:	adds	x2, x13, x3
  403844:	sub	x6, x8, #0x2
  403848:	adc	x4, x4, x9
  40384c:	b	403520 <ferror@plt+0x2180>
  403850:	mov	x1, #0x1                   	// #1
  403854:	sub	x1, x1, x3
  403858:	cmp	x1, #0x74
  40385c:	and	w11, w12, #0x1
  403860:	b.le	40387c <ferror@plt+0x24dc>
  403864:	orr	x2, x5, x6
  403868:	cbnz	x2, 403a9c <ferror@plt+0x26fc>
  40386c:	orr	w0, w0, #0x8
  403870:	mov	w1, #0x0                   	// #0
  403874:	mov	x6, #0x0                   	// #0
  403878:	b	403960 <ferror@plt+0x25c0>
  40387c:	cmp	x1, #0x3f
  403880:	b.le	4039dc <ferror@plt+0x263c>
  403884:	mov	w2, #0x80                  	// #128
  403888:	sub	w2, w2, w1
  40388c:	cmp	x1, #0x40
  403890:	sub	w1, w1, #0x40
  403894:	lsl	x2, x6, x2
  403898:	orr	x2, x5, x2
  40389c:	csel	x5, x2, x5, ne  // ne = any
  4038a0:	lsr	x6, x6, x1
  4038a4:	cmp	x5, #0x0
  4038a8:	cset	x2, ne  // ne = any
  4038ac:	orr	x2, x2, x6
  4038b0:	ands	x6, x2, #0x7
  4038b4:	b.eq	403a10 <ferror@plt+0x2670>  // b.none
  4038b8:	mov	x6, #0x0                   	// #0
  4038bc:	and	x10, x10, #0xc00000
  4038c0:	orr	w0, w0, #0x10
  4038c4:	cmp	x10, #0x400, lsl #12
  4038c8:	b.eq	403b5c <ferror@plt+0x27bc>  // b.none
  4038cc:	cmp	x10, #0x800, lsl #12
  4038d0:	b.eq	403b70 <ferror@plt+0x27d0>  // b.none
  4038d4:	cbz	x10, 403ad8 <ferror@plt+0x2738>
  4038d8:	tbnz	x6, #51, 403af0 <ferror@plt+0x2750>
  4038dc:	orr	w0, w0, #0x8
  4038e0:	extr	x2, x6, x2, #3
  4038e4:	mov	w1, #0x0                   	// #0
  4038e8:	ubfx	x6, x6, #3, #48
  4038ec:	b	403960 <ferror@plt+0x25c0>
  4038f0:	clz	x7, x2
  4038f4:	add	x4, x7, #0x31
  4038f8:	add	x0, x7, #0x40
  4038fc:	cmp	x4, #0x3c
  403900:	b.le	4036cc <ferror@plt+0x232c>
  403904:	sub	w4, w4, #0x3d
  403908:	lsl	x4, x2, x4
  40390c:	mov	x2, #0x0                   	// #0
  403910:	b	4036e8 <ferror@plt+0x2348>
  403914:	clz	x3, x5
  403918:	add	x9, x3, #0x31
  40391c:	add	x3, x3, #0x40
  403920:	cmp	x9, #0x3c
  403924:	b.le	403688 <ferror@plt+0x22e8>
  403928:	sub	w6, w9, #0x3d
  40392c:	lsl	x6, x5, x6
  403930:	mov	x5, #0x0                   	// #0
  403934:	b	4036a4 <ferror@plt+0x2304>
  403938:	and	x2, x10, #0xc00000
  40393c:	cmp	x2, #0x400, lsl #12
  403940:	b.eq	403b04 <ferror@plt+0x2764>  // b.none
  403944:	cmp	x2, #0x800, lsl #12
  403948:	b.eq	403a4c <ferror@plt+0x26ac>  // b.none
  40394c:	cbz	x2, 403a28 <ferror@plt+0x2688>
  403950:	mov	x6, #0xffffffffffff        	// #281474976710655
  403954:	mov	x2, #0xffffffffffffffff    	// #-1
  403958:	mov	w3, #0x14                  	// #20
  40395c:	orr	w0, w0, w3
  403960:	mov	x5, #0x0                   	// #0
  403964:	orr	w1, w1, w11, lsl #15
  403968:	bfxil	x5, x6, #0, #48
  40396c:	fmov	d0, x2
  403970:	bfi	x5, x1, #48, #16
  403974:	fmov	v0.d[1], x5
  403978:	b	40363c <ferror@plt+0x229c>
  40397c:	orr	x6, x6, #0x800000000000
  403980:	mov	w11, w8
  403984:	and	x6, x6, #0xffffffffffff
  403988:	mov	x2, x5
  40398c:	mov	w1, #0x7fff                	// #32767
  403990:	b	40341c <ferror@plt+0x207c>
  403994:	mov	w11, w8
  403998:	mov	w1, #0x7fff                	// #32767
  40399c:	mov	x6, #0x0                   	// #0
  4039a0:	mov	x2, #0x0                   	// #0
  4039a4:	b	40341c <ferror@plt+0x207c>
  4039a8:	cmp	x18, #0x0
  4039ac:	ccmp	x9, x4, #0x0, eq  // eq = none
  4039b0:	b.ne	403520 <ferror@plt+0x2180>  // b.any
  4039b4:	b	403838 <ferror@plt+0x2498>
  4039b8:	cmp	x4, #0x0
  4039bc:	cset	w2, ne  // ne = any
  4039c0:	cmp	w2, #0x0
  4039c4:	ccmp	x1, x16, #0x0, ne  // ne = any
  4039c8:	b.ne	403608 <ferror@plt+0x2268>  // b.any
  4039cc:	b	4035dc <ferror@plt+0x223c>
  4039d0:	ccmp	x1, x3, #0x0, eq  // eq = none
  4039d4:	b.ls	403520 <ferror@plt+0x2180>  // b.plast
  4039d8:	b	403840 <ferror@plt+0x24a0>
  4039dc:	mov	w2, #0x40                  	// #64
  4039e0:	sub	w2, w2, w1
  4039e4:	lsr	x4, x5, x1
  4039e8:	lsl	x5, x5, x2
  4039ec:	cmp	x5, #0x0
  4039f0:	cset	x3, ne  // ne = any
  4039f4:	lsl	x2, x6, x2
  4039f8:	orr	x2, x2, x4
  4039fc:	lsr	x6, x6, x1
  403a00:	orr	x2, x2, x3
  403a04:	tst	x2, #0x7
  403a08:	b.ne	4038bc <ferror@plt+0x251c>  // b.any
  403a0c:	tbnz	x6, #51, 403b7c <ferror@plt+0x27dc>
  403a10:	mov	w1, #0x0                   	// #0
  403a14:	extr	x2, x6, x2, #3
  403a18:	ubfx	x6, x6, #3, #48
  403a1c:	tbz	w10, #11, 40341c <ferror@plt+0x207c>
  403a20:	orr	w0, w0, #0x8
  403a24:	b	403960 <ferror@plt+0x25c0>
  403a28:	mov	w1, #0x7fff                	// #32767
  403a2c:	mov	x6, #0x0                   	// #0
  403a30:	b	403958 <ferror@plt+0x25b8>
  403a34:	mov	w11, #0x0                   	// #0
  403a38:	cbz	x12, 403384 <ferror@plt+0x1fe4>
  403a3c:	adds	x5, x5, #0x8
  403a40:	mov	w11, #0x1                   	// #1
  403a44:	cinc	x6, x6, cs  // cs = hs, nlast
  403a48:	b	403384 <ferror@plt+0x1fe4>
  403a4c:	cmp	x12, #0x0
  403a50:	mov	w2, #0x7fff                	// #32767
  403a54:	mov	x6, #0xffffffffffff        	// #281474976710655
  403a58:	csel	w1, w1, w2, eq  // eq = none
  403a5c:	csel	x6, x6, xzr, eq  // eq = none
  403a60:	csetm	x2, eq  // eq = none
  403a64:	b	403958 <ferror@plt+0x25b8>
  403a68:	sub	x1, x1, #0x2
  403a6c:	add	x4, x4, x9
  403a70:	b	4034c4 <ferror@plt+0x2124>
  403a74:	sub	x5, x5, #0x2
  403a78:	add	x3, x3, x9
  403a7c:	b	403494 <ferror@plt+0x20f4>
  403a80:	cmp	x3, #0x0
  403a84:	mov	x5, #0xffffffffffffffff    	// #-1
  403a88:	b.gt	4037c0 <ferror@plt+0x2420>
  403a8c:	mov	x1, #0x1                   	// #1
  403a90:	sub	x1, x1, x3
  403a94:	cmp	x1, #0x74
  403a98:	b.le	40387c <ferror@plt+0x24dc>
  403a9c:	and	x10, x10, #0xc00000
  403aa0:	orr	w0, w0, #0x10
  403aa4:	cmp	x10, #0x400, lsl #12
  403aa8:	b.eq	403b50 <ferror@plt+0x27b0>  // b.none
  403aac:	cmp	x10, #0x800, lsl #12
  403ab0:	csel	x2, x12, xzr, eq  // eq = none
  403ab4:	b	40386c <ferror@plt+0x24cc>
  403ab8:	lsl	x8, x13, #1
  403abc:	sub	x5, x5, #0x2
  403ac0:	cmp	x13, x8
  403ac4:	cinc	x1, x9, hi  // hi = pmore
  403ac8:	cmp	x4, x8
  403acc:	add	x1, x2, x1
  403ad0:	cset	w2, ne  // ne = any
  403ad4:	b	403608 <ferror@plt+0x2268>
  403ad8:	and	x1, x2, #0xf
  403adc:	cmp	x1, #0x4
  403ae0:	b.eq	403aec <ferror@plt+0x274c>  // b.none
  403ae4:	adds	x2, x2, #0x4
  403ae8:	cinc	x6, x6, cs  // cs = hs, nlast
  403aec:	tbz	x6, #51, 4038dc <ferror@plt+0x253c>
  403af0:	orr	w0, w0, #0x8
  403af4:	mov	w1, #0x1                   	// #1
  403af8:	mov	x6, #0x0                   	// #0
  403afc:	mov	x2, #0x0                   	// #0
  403b00:	b	403960 <ferror@plt+0x25c0>
  403b04:	cmp	x12, #0x0
  403b08:	mov	w2, #0x7fff                	// #32767
  403b0c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403b10:	csel	w1, w1, w2, ne  // ne = any
  403b14:	csel	x6, x6, xzr, ne  // ne = any
  403b18:	csetm	x2, ne  // ne = any
  403b1c:	b	403958 <ferror@plt+0x25b8>
  403b20:	mov	w11, #0x1                   	// #1
  403b24:	cbnz	x12, 403384 <ferror@plt+0x1fe4>
  403b28:	adds	x5, x5, #0x8
  403b2c:	mov	w11, #0x0                   	// #0
  403b30:	cinc	x6, x6, cs  // cs = hs, nlast
  403b34:	b	403384 <ferror@plt+0x1fe4>
  403b38:	sub	x5, x5, #0x2
  403b3c:	add	x1, x1, x9
  403b40:	b	403564 <ferror@plt+0x21c4>
  403b44:	sub	x2, x2, #0x2
  403b48:	add	x1, x1, x9
  403b4c:	b	403594 <ferror@plt+0x21f4>
  403b50:	mov	x2, #0x1                   	// #1
  403b54:	sub	x2, x2, x12
  403b58:	b	40386c <ferror@plt+0x24cc>
  403b5c:	cbnz	x12, 403aec <ferror@plt+0x274c>
  403b60:	adds	x2, x2, #0x8
  403b64:	cinc	x6, x6, cs  // cs = hs, nlast
  403b68:	tbnz	x6, #51, 403af0 <ferror@plt+0x2750>
  403b6c:	b	4038dc <ferror@plt+0x253c>
  403b70:	cbnz	x12, 403b60 <ferror@plt+0x27c0>
  403b74:	tbnz	x6, #51, 403af0 <ferror@plt+0x2750>
  403b78:	b	4038dc <ferror@plt+0x253c>
  403b7c:	orr	w0, w0, #0x10
  403b80:	b	403af0 <ferror@plt+0x2750>
  403b84:	nop
  403b88:	stp	x29, x30, [sp, #-80]!
  403b8c:	mov	x29, sp
  403b90:	str	q0, [sp, #48]
  403b94:	str	q1, [sp, #64]
  403b98:	ldp	x1, x0, [sp, #48]
  403b9c:	ldp	x6, x2, [sp, #64]
  403ba0:	mrs	x11, fpcr
  403ba4:	lsr	x3, x0, #63
  403ba8:	ubfx	x7, x0, #0, #48
  403bac:	and	w12, w3, #0xff
  403bb0:	mov	x14, x3
  403bb4:	ubfx	x3, x0, #48, #15
  403bb8:	cbz	w3, 403f60 <ferror@plt+0x2bc0>
  403bbc:	mov	w4, #0x7fff                	// #32767
  403bc0:	cmp	w3, w4
  403bc4:	b.eq	404004 <ferror@plt+0x2c64>  // b.none
  403bc8:	and	x3, x3, #0xffff
  403bcc:	extr	x4, x7, x1, #61
  403bd0:	mov	x18, #0xffffffffffffc001    	// #-16383
  403bd4:	orr	x7, x4, #0x8000000000000
  403bd8:	add	x3, x3, x18
  403bdc:	lsl	x5, x1, #3
  403be0:	mov	x16, #0x0                   	// #0
  403be4:	mov	x1, #0x0                   	// #0
  403be8:	mov	w0, #0x0                   	// #0
  403bec:	lsr	x8, x2, #63
  403bf0:	ubfx	x4, x2, #0, #48
  403bf4:	and	w15, w8, #0xff
  403bf8:	mov	x13, x8
  403bfc:	ubfx	x9, x2, #48, #15
  403c00:	cbz	w9, 403fc0 <ferror@plt+0x2c20>
  403c04:	mov	w8, #0x7fff                	// #32767
  403c08:	cmp	w9, w8
  403c0c:	b.eq	403c90 <ferror@plt+0x28f0>  // b.none
  403c10:	and	x9, x9, #0xffff
  403c14:	mov	x17, #0xffffffffffffc001    	// #-16383
  403c18:	add	x9, x9, x17
  403c1c:	extr	x2, x4, x6, #61
  403c20:	add	x9, x9, x3
  403c24:	lsl	x6, x6, #3
  403c28:	orr	x4, x2, #0x8000000000000
  403c2c:	mov	x2, #0x0                   	// #0
  403c30:	eor	w8, w12, w15
  403c34:	cmp	x1, #0xa
  403c38:	and	w10, w8, #0xff
  403c3c:	add	x3, x9, #0x1
  403c40:	and	x8, x8, #0xff
  403c44:	b.le	403cc8 <ferror@plt+0x2928>
  403c48:	cmp	x1, #0xb
  403c4c:	b.eq	404360 <ferror@plt+0x2fc0>  // b.none
  403c50:	mov	w15, w12
  403c54:	mov	x13, x14
  403c58:	mov	w10, w15
  403c5c:	cmp	x16, #0x2
  403c60:	b.eq	404024 <ferror@plt+0x2c84>  // b.none
  403c64:	mov	x4, x7
  403c68:	mov	x6, x5
  403c6c:	mov	x2, x16
  403c70:	mov	x8, x13
  403c74:	cmp	x2, #0x3
  403c78:	b.ne	403ce4 <ferror@plt+0x2944>  // b.any
  403c7c:	orr	x4, x4, #0x800000000000
  403c80:	mov	x5, x6
  403c84:	and	x4, x4, #0xffffffffffff
  403c88:	mov	w1, #0x7fff                	// #32767
  403c8c:	b	403cf8 <ferror@plt+0x2958>
  403c90:	mov	x8, #0x7fff                	// #32767
  403c94:	orr	x2, x4, x6
  403c98:	add	x9, x3, x8
  403c9c:	cbnz	x2, 403d1c <ferror@plt+0x297c>
  403ca0:	eor	w8, w12, w15
  403ca4:	orr	x1, x1, #0x2
  403ca8:	and	w10, w8, #0xff
  403cac:	cmp	x1, #0xa
  403cb0:	add	x3, x3, #0x8, lsl #12
  403cb4:	and	x8, x8, #0xff
  403cb8:	mov	x6, #0x0                   	// #0
  403cbc:	b.gt	4042d4 <ferror@plt+0x2f34>
  403cc0:	mov	x4, #0x0                   	// #0
  403cc4:	mov	x2, #0x2                   	// #2
  403cc8:	cmp	x1, #0x2
  403ccc:	b.gt	403d44 <ferror@plt+0x29a4>
  403cd0:	sub	x1, x1, #0x1
  403cd4:	cmp	x1, #0x1
  403cd8:	b.hi	403d80 <ferror@plt+0x29e0>  // b.pmore
  403cdc:	cmp	x2, #0x2
  403ce0:	b.eq	404024 <ferror@plt+0x2c84>  // b.none
  403ce4:	cmp	x2, #0x1
  403ce8:	b.ne	403ee0 <ferror@plt+0x2b40>  // b.any
  403cec:	mov	w1, #0x0                   	// #0
  403cf0:	mov	x4, #0x0                   	// #0
  403cf4:	mov	x5, #0x0                   	// #0
  403cf8:	mov	x3, #0x0                   	// #0
  403cfc:	orr	w1, w1, w10, lsl #15
  403d00:	bfxil	x3, x4, #0, #48
  403d04:	fmov	d0, x5
  403d08:	bfi	x3, x1, #48, #16
  403d0c:	fmov	v0.d[1], x3
  403d10:	cbnz	w0, 404150 <ferror@plt+0x2db0>
  403d14:	ldp	x29, x30, [sp], #80
  403d18:	ret
  403d1c:	tst	x4, #0x800000000000
  403d20:	eor	w8, w12, w15
  403d24:	orr	x1, x1, #0x3
  403d28:	csinc	w0, w0, wzr, ne  // ne = any
  403d2c:	and	w10, w8, #0xff
  403d30:	add	x3, x3, #0x8, lsl #12
  403d34:	cmp	x1, #0xa
  403d38:	and	x8, x8, #0xff
  403d3c:	mov	x2, #0x3                   	// #3
  403d40:	b.gt	404354 <ferror@plt+0x2fb4>
  403d44:	mov	x12, #0x1                   	// #1
  403d48:	mov	x14, #0x530                 	// #1328
  403d4c:	lsl	x1, x12, x1
  403d50:	tst	x1, x14
  403d54:	b.ne	403f54 <ferror@plt+0x2bb4>  // b.any
  403d58:	mov	x14, #0x240                 	// #576
  403d5c:	tst	x1, x14
  403d60:	b.ne	403f3c <ferror@plt+0x2b9c>  // b.any
  403d64:	mov	x12, #0x88                  	// #136
  403d68:	tst	x1, x12
  403d6c:	b.eq	403d80 <ferror@plt+0x29e0>  // b.none
  403d70:	mov	x7, x4
  403d74:	mov	x5, x6
  403d78:	mov	x16, x2
  403d7c:	b	403c58 <ferror@plt+0x28b8>
  403d80:	lsr	x13, x5, #32
  403d84:	and	x12, x6, #0xffffffff
  403d88:	and	x15, x5, #0xffffffff
  403d8c:	lsr	x6, x6, #32
  403d90:	and	x18, x4, #0xffffffff
  403d94:	lsr	x2, x4, #32
  403d98:	mul	x4, x13, x12
  403d9c:	stp	x21, x22, [sp, #32]
  403da0:	lsr	x22, x7, #32
  403da4:	and	x5, x7, #0xffffffff
  403da8:	mul	x16, x12, x15
  403dac:	madd	x7, x6, x15, x4
  403db0:	stp	x19, x20, [sp, #16]
  403db4:	mul	x1, x13, x18
  403db8:	mul	x17, x15, x18
  403dbc:	and	x30, x16, #0xffffffff
  403dc0:	madd	x15, x2, x15, x1
  403dc4:	add	x16, x7, x16, lsr #32
  403dc8:	mul	x21, x22, x12
  403dcc:	cmp	x4, x16
  403dd0:	mul	x20, x22, x18
  403dd4:	mov	x14, #0x100000000           	// #4294967296
  403dd8:	mul	x19, x13, x6
  403ddc:	add	x15, x15, x17, lsr #32
  403de0:	mul	x12, x12, x5
  403de4:	and	x17, x17, #0xffffffff
  403de8:	mul	x18, x5, x18
  403dec:	add	x4, x19, x14
  403df0:	madd	x7, x6, x5, x21
  403df4:	csel	x19, x4, x19, hi  // hi = pmore
  403df8:	madd	x5, x2, x5, x20
  403dfc:	cmp	x1, x15
  403e00:	mul	x13, x13, x2
  403e04:	add	x17, x17, x15, lsl #32
  403e08:	mul	x6, x6, x22
  403e0c:	add	x7, x7, x12, lsr #32
  403e10:	add	x5, x5, x18, lsr #32
  403e14:	add	x4, x13, x14
  403e18:	mul	x2, x2, x22
  403e1c:	csel	x13, x4, x13, hi  // hi = pmore
  403e20:	and	x1, x18, #0xffffffff
  403e24:	cmp	x21, x7
  403e28:	add	x4, x6, x14
  403e2c:	add	x30, x30, x16, lsl #32
  403e30:	csel	x6, x4, x6, hi  // hi = pmore
  403e34:	add	x13, x13, x15, lsr #32
  403e38:	cmp	x20, x5
  403e3c:	add	x1, x1, x5, lsl #32
  403e40:	add	x16, x17, x16, lsr #32
  403e44:	add	x14, x2, x14
  403e48:	csel	x2, x14, x2, hi  // hi = pmore
  403e4c:	add	x16, x19, x16
  403e50:	adds	x1, x1, x13
  403e54:	and	x12, x12, #0xffffffff
  403e58:	cset	x13, cs  // cs = hs, nlast
  403e5c:	cmp	x16, x17
  403e60:	cset	x4, cc  // cc = lo, ul, last
  403e64:	add	x12, x12, x7, lsl #32
  403e68:	adds	x1, x1, x4
  403e6c:	lsr	x5, x5, #32
  403e70:	cset	x4, cs  // cs = hs, nlast
  403e74:	cmp	x13, #0x0
  403e78:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403e7c:	add	x7, x6, x7, lsr #32
  403e80:	cinc	x5, x5, ne  // ne = any
  403e84:	adds	x6, x16, x12
  403e88:	cset	x4, cs  // cs = hs, nlast
  403e8c:	adds	x1, x1, x7
  403e90:	cset	x7, cs  // cs = hs, nlast
  403e94:	adds	x4, x1, x4
  403e98:	cset	x1, cs  // cs = hs, nlast
  403e9c:	cmp	x7, #0x0
  403ea0:	orr	x30, x30, x6, lsl #13
  403ea4:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  403ea8:	cinc	x1, x2, ne  // ne = any
  403eac:	cmp	x30, #0x0
  403eb0:	add	x1, x1, x5
  403eb4:	cset	x2, ne  // ne = any
  403eb8:	orr	x6, x2, x6, lsr #51
  403ebc:	orr	x6, x6, x4, lsl #13
  403ec0:	extr	x4, x1, x4, #51
  403ec4:	tbz	x1, #39, 4041d8 <ferror@plt+0x2e38>
  403ec8:	ldp	x19, x20, [sp, #16]
  403ecc:	and	x1, x6, #0x1
  403ed0:	ldp	x21, x22, [sp, #32]
  403ed4:	orr	x6, x1, x6, lsr #1
  403ed8:	orr	x6, x6, x4, lsl #63
  403edc:	lsr	x4, x4, #1
  403ee0:	mov	x1, #0x3fff                	// #16383
  403ee4:	add	x2, x3, x1
  403ee8:	cmp	x2, #0x0
  403eec:	b.le	404084 <ferror@plt+0x2ce4>
  403ef0:	tst	x6, #0x7
  403ef4:	b.eq	403f14 <ferror@plt+0x2b74>  // b.none
  403ef8:	and	x1, x11, #0xc00000
  403efc:	orr	w0, w0, #0x10
  403f00:	cmp	x1, #0x400, lsl #12
  403f04:	b.eq	4042cc <ferror@plt+0x2f2c>  // b.none
  403f08:	cmp	x1, #0x800, lsl #12
  403f0c:	b.eq	404274 <ferror@plt+0x2ed4>  // b.none
  403f10:	cbz	x1, 40425c <ferror@plt+0x2ebc>
  403f14:	tbz	x4, #52, 403f20 <ferror@plt+0x2b80>
  403f18:	and	x4, x4, #0xffefffffffffffff
  403f1c:	add	x2, x3, #0x4, lsl #12
  403f20:	mov	x1, #0x7ffe                	// #32766
  403f24:	cmp	x2, x1
  403f28:	b.gt	4041ac <ferror@plt+0x2e0c>
  403f2c:	and	w1, w2, #0x7fff
  403f30:	extr	x5, x4, x6, #3
  403f34:	ubfx	x4, x4, #3, #48
  403f38:	b	403cf8 <ferror@plt+0x2958>
  403f3c:	mov	w0, w12
  403f40:	mov	w10, #0x0                   	// #0
  403f44:	mov	x4, #0xffffffffffff        	// #281474976710655
  403f48:	mov	x5, #0xffffffffffffffff    	// #-1
  403f4c:	mov	w1, #0x7fff                	// #32767
  403f50:	b	403cf8 <ferror@plt+0x2958>
  403f54:	mov	w15, w10
  403f58:	mov	x13, x8
  403f5c:	b	403c58 <ferror@plt+0x28b8>
  403f60:	orr	x5, x7, x1
  403f64:	cbz	x5, 40406c <ferror@plt+0x2ccc>
  403f68:	cbz	x7, 404188 <ferror@plt+0x2de8>
  403f6c:	clz	x0, x7
  403f70:	sub	x4, x0, #0xf
  403f74:	add	w5, w4, #0x3
  403f78:	mov	w3, #0x3d                  	// #61
  403f7c:	sub	w3, w3, w4
  403f80:	lsl	x4, x7, x5
  403f84:	lsr	x3, x1, x3
  403f88:	orr	x7, x3, x4
  403f8c:	lsl	x5, x1, x5
  403f90:	lsr	x8, x2, #63
  403f94:	mov	x3, #0xffffffffffffc011    	// #-16367
  403f98:	ubfx	x4, x2, #0, #48
  403f9c:	sub	x3, x3, x0
  403fa0:	and	w15, w8, #0xff
  403fa4:	mov	x13, x8
  403fa8:	ubfx	x9, x2, #48, #15
  403fac:	mov	x1, #0x0                   	// #0
  403fb0:	mov	x16, #0x0                   	// #0
  403fb4:	mov	w0, #0x0                   	// #0
  403fb8:	cbnz	w9, 403c04 <ferror@plt+0x2864>
  403fbc:	nop
  403fc0:	orr	x2, x4, x6
  403fc4:	cbz	x2, 404034 <ferror@plt+0x2c94>
  403fc8:	cbz	x4, 404164 <ferror@plt+0x2dc4>
  403fcc:	clz	x9, x4
  403fd0:	sub	x2, x9, #0xf
  403fd4:	add	w10, w2, #0x3
  403fd8:	mov	w8, #0x3d                  	// #61
  403fdc:	sub	w8, w8, w2
  403fe0:	lsl	x2, x4, x10
  403fe4:	lsr	x8, x6, x8
  403fe8:	orr	x4, x8, x2
  403fec:	lsl	x6, x6, x10
  403ff0:	sub	x9, x3, x9
  403ff4:	mov	x10, #0xffffffffffffc011    	// #-16367
  403ff8:	mov	x2, #0x0                   	// #0
  403ffc:	add	x9, x9, x10
  404000:	b	403c30 <ferror@plt+0x2890>
  404004:	orr	x5, x7, x1
  404008:	cbnz	x5, 40404c <ferror@plt+0x2cac>
  40400c:	mov	x7, #0x0                   	// #0
  404010:	mov	x1, #0x8                   	// #8
  404014:	mov	x3, #0x7fff                	// #32767
  404018:	mov	x16, #0x2                   	// #2
  40401c:	mov	w0, #0x0                   	// #0
  404020:	b	403bec <ferror@plt+0x284c>
  404024:	mov	w1, #0x7fff                	// #32767
  404028:	mov	x4, #0x0                   	// #0
  40402c:	mov	x5, #0x0                   	// #0
  404030:	b	403cf8 <ferror@plt+0x2958>
  404034:	orr	x1, x1, #0x1
  404038:	mov	x9, x3
  40403c:	mov	x4, #0x0                   	// #0
  404040:	mov	x6, #0x0                   	// #0
  404044:	mov	x2, #0x1                   	// #1
  404048:	b	403c30 <ferror@plt+0x2890>
  40404c:	lsr	x0, x7, #47
  404050:	mov	x5, x1
  404054:	eor	x0, x0, #0x1
  404058:	mov	x1, #0xc                   	// #12
  40405c:	and	w0, w0, #0x1
  404060:	mov	x3, #0x7fff                	// #32767
  404064:	mov	x16, #0x3                   	// #3
  404068:	b	403bec <ferror@plt+0x284c>
  40406c:	mov	x7, #0x0                   	// #0
  404070:	mov	x1, #0x4                   	// #4
  404074:	mov	x3, #0x0                   	// #0
  404078:	mov	x16, #0x1                   	// #1
  40407c:	mov	w0, #0x0                   	// #0
  404080:	b	403bec <ferror@plt+0x284c>
  404084:	mov	x1, #0x1                   	// #1
  404088:	sub	x2, x1, x2
  40408c:	cmp	x2, #0x74
  404090:	b.gt	404108 <ferror@plt+0x2d68>
  404094:	cmp	x2, #0x3f
  404098:	b.le	4041e8 <ferror@plt+0x2e48>
  40409c:	mov	w1, #0x80                  	// #128
  4040a0:	sub	w1, w1, w2
  4040a4:	cmp	x2, #0x40
  4040a8:	sub	w2, w2, #0x40
  4040ac:	lsl	x1, x4, x1
  4040b0:	orr	x1, x6, x1
  4040b4:	csel	x6, x1, x6, ne  // ne = any
  4040b8:	lsr	x2, x4, x2
  4040bc:	cmp	x6, #0x0
  4040c0:	cset	x5, ne  // ne = any
  4040c4:	orr	x5, x5, x2
  4040c8:	ands	x2, x5, #0x7
  4040cc:	b.eq	40421c <ferror@plt+0x2e7c>  // b.none
  4040d0:	mov	x2, #0x0                   	// #0
  4040d4:	and	x11, x11, #0xc00000
  4040d8:	orr	w0, w0, #0x10
  4040dc:	cmp	x11, #0x400, lsl #12
  4040e0:	b.eq	40432c <ferror@plt+0x2f8c>  // b.none
  4040e4:	cmp	x11, #0x800, lsl #12
  4040e8:	b.eq	404340 <ferror@plt+0x2fa0>  // b.none
  4040ec:	cbz	x11, 404284 <ferror@plt+0x2ee4>
  4040f0:	tbnz	x2, #51, 40429c <ferror@plt+0x2efc>
  4040f4:	ubfx	x4, x2, #3, #48
  4040f8:	extr	x5, x2, x5, #3
  4040fc:	orr	w0, w0, #0x8
  404100:	mov	w1, #0x0                   	// #0
  404104:	b	404138 <ferror@plt+0x2d98>
  404108:	orr	x5, x6, x4
  40410c:	cbz	x5, 40412c <ferror@plt+0x2d8c>
  404110:	and	x11, x11, #0xc00000
  404114:	orr	w0, w0, #0x10
  404118:	cmp	x11, #0x400, lsl #12
  40411c:	sub	x5, x1, x8
  404120:	b.eq	40412c <ferror@plt+0x2d8c>  // b.none
  404124:	cmp	x11, #0x800, lsl #12
  404128:	csel	x5, x8, xzr, eq  // eq = none
  40412c:	orr	w0, w0, #0x8
  404130:	mov	w1, #0x0                   	// #0
  404134:	mov	x4, #0x0                   	// #0
  404138:	mov	x3, #0x0                   	// #0
  40413c:	fmov	d0, x5
  404140:	bfxil	x3, x4, #0, #48
  404144:	bfi	x3, x1, #48, #15
  404148:	bfi	x3, x10, #63, #1
  40414c:	fmov	v0.d[1], x3
  404150:	str	q0, [sp, #48]
  404154:	bl	4051e0 <ferror@plt+0x3e40>
  404158:	ldr	q0, [sp, #48]
  40415c:	ldp	x29, x30, [sp], #80
  404160:	ret
  404164:	clz	x9, x6
  404168:	add	x2, x9, #0x31
  40416c:	add	x9, x9, #0x40
  404170:	cmp	x2, #0x3c
  404174:	b.le	403fd4 <ferror@plt+0x2c34>
  404178:	sub	w2, w2, #0x3d
  40417c:	lsl	x4, x6, x2
  404180:	mov	x6, #0x0                   	// #0
  404184:	b	403ff0 <ferror@plt+0x2c50>
  404188:	clz	x3, x1
  40418c:	add	x4, x3, #0x31
  404190:	add	x0, x3, #0x40
  404194:	cmp	x4, #0x3c
  404198:	b.le	403f74 <ferror@plt+0x2bd4>
  40419c:	sub	w4, w4, #0x3d
  4041a0:	mov	x5, #0x0                   	// #0
  4041a4:	lsl	x7, x1, x4
  4041a8:	b	403f90 <ferror@plt+0x2bf0>
  4041ac:	and	x5, x11, #0xc00000
  4041b0:	cmp	x5, #0x400, lsl #12
  4041b4:	b.eq	4042b0 <ferror@plt+0x2f10>  // b.none
  4041b8:	cmp	x5, #0x800, lsl #12
  4041bc:	b.eq	404240 <ferror@plt+0x2ea0>  // b.none
  4041c0:	cbz	x5, 404234 <ferror@plt+0x2e94>
  4041c4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4041c8:	mov	x5, #0xffffffffffffffff    	// #-1
  4041cc:	mov	w2, #0x14                  	// #20
  4041d0:	orr	w0, w0, w2
  4041d4:	b	404138 <ferror@plt+0x2d98>
  4041d8:	mov	x3, x9
  4041dc:	ldp	x19, x20, [sp, #16]
  4041e0:	ldp	x21, x22, [sp, #32]
  4041e4:	b	403ee0 <ferror@plt+0x2b40>
  4041e8:	mov	w1, #0x40                  	// #64
  4041ec:	sub	w1, w1, w2
  4041f0:	lsr	x3, x6, x2
  4041f4:	lsl	x6, x6, x1
  4041f8:	cmp	x6, #0x0
  4041fc:	lsl	x5, x4, x1
  404200:	cset	x1, ne  // ne = any
  404204:	orr	x5, x5, x3
  404208:	lsr	x2, x4, x2
  40420c:	orr	x5, x5, x1
  404210:	tst	x5, #0x7
  404214:	b.ne	4040d4 <ferror@plt+0x2d34>  // b.any
  404218:	tbnz	x2, #51, 40434c <ferror@plt+0x2fac>
  40421c:	ubfx	x4, x2, #3, #48
  404220:	extr	x5, x2, x5, #3
  404224:	mov	w1, #0x0                   	// #0
  404228:	tbz	w11, #11, 403cf8 <ferror@plt+0x2958>
  40422c:	orr	w0, w0, #0x8
  404230:	b	404138 <ferror@plt+0x2d98>
  404234:	mov	w1, #0x7fff                	// #32767
  404238:	mov	x4, #0x0                   	// #0
  40423c:	b	4041cc <ferror@plt+0x2e2c>
  404240:	cmp	x8, #0x0
  404244:	mov	w2, #0x7fff                	// #32767
  404248:	mov	x4, #0xffffffffffff        	// #281474976710655
  40424c:	csel	w1, w1, w2, eq  // eq = none
  404250:	csel	x4, x4, xzr, eq  // eq = none
  404254:	csetm	x5, eq  // eq = none
  404258:	b	4041cc <ferror@plt+0x2e2c>
  40425c:	and	x1, x6, #0xf
  404260:	cmp	x1, #0x4
  404264:	b.eq	403f14 <ferror@plt+0x2b74>  // b.none
  404268:	adds	x6, x6, #0x4
  40426c:	cinc	x4, x4, cs  // cs = hs, nlast
  404270:	b	403f14 <ferror@plt+0x2b74>
  404274:	cbz	x8, 403f14 <ferror@plt+0x2b74>
  404278:	adds	x6, x6, #0x8
  40427c:	cinc	x4, x4, cs  // cs = hs, nlast
  404280:	b	403f14 <ferror@plt+0x2b74>
  404284:	and	x1, x5, #0xf
  404288:	cmp	x1, #0x4
  40428c:	b.eq	404298 <ferror@plt+0x2ef8>  // b.none
  404290:	adds	x5, x5, #0x4
  404294:	cinc	x2, x2, cs  // cs = hs, nlast
  404298:	tbz	x2, #51, 4040f4 <ferror@plt+0x2d54>
  40429c:	orr	w0, w0, #0x8
  4042a0:	mov	w1, #0x1                   	// #1
  4042a4:	mov	x4, #0x0                   	// #0
  4042a8:	mov	x5, #0x0                   	// #0
  4042ac:	b	404138 <ferror@plt+0x2d98>
  4042b0:	cmp	x8, #0x0
  4042b4:	mov	w2, #0x7fff                	// #32767
  4042b8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4042bc:	csel	w1, w1, w2, ne  // ne = any
  4042c0:	csel	x4, x4, xzr, ne  // ne = any
  4042c4:	csetm	x5, ne  // ne = any
  4042c8:	b	4041cc <ferror@plt+0x2e2c>
  4042cc:	cbnz	x8, 403f14 <ferror@plt+0x2b74>
  4042d0:	b	404278 <ferror@plt+0x2ed8>
  4042d4:	mov	x4, #0x2                   	// #2
  4042d8:	cmp	x1, #0xf
  4042dc:	b.ne	404300 <ferror@plt+0x2f60>  // b.any
  4042e0:	tbz	x7, #47, 404318 <ferror@plt+0x2f78>
  4042e4:	tbnz	x2, #47, 404318 <ferror@plt+0x2f78>
  4042e8:	orr	x4, x2, #0x800000000000
  4042ec:	mov	w10, w15
  4042f0:	and	x4, x4, #0xffffffffffff
  4042f4:	mov	x5, x6
  4042f8:	mov	w1, #0x7fff                	// #32767
  4042fc:	b	403cf8 <ferror@plt+0x2958>
  404300:	cmp	x1, #0xb
  404304:	b.ne	403c50 <ferror@plt+0x28b0>  // b.any
  404308:	mov	x7, x2
  40430c:	mov	x5, x6
  404310:	mov	x16, x4
  404314:	b	403c58 <ferror@plt+0x28b8>
  404318:	orr	x4, x7, #0x800000000000
  40431c:	mov	w10, w12
  404320:	and	x4, x4, #0xffffffffffff
  404324:	mov	w1, #0x7fff                	// #32767
  404328:	b	403cf8 <ferror@plt+0x2958>
  40432c:	cbnz	x8, 404298 <ferror@plt+0x2ef8>
  404330:	adds	x5, x5, #0x8
  404334:	cinc	x2, x2, cs  // cs = hs, nlast
  404338:	tbnz	x2, #51, 40429c <ferror@plt+0x2efc>
  40433c:	b	4040f4 <ferror@plt+0x2d54>
  404340:	cbnz	x8, 404330 <ferror@plt+0x2f90>
  404344:	tbnz	x2, #51, 40429c <ferror@plt+0x2efc>
  404348:	b	4040f4 <ferror@plt+0x2d54>
  40434c:	orr	w0, w0, #0x10
  404350:	b	40429c <ferror@plt+0x2efc>
  404354:	mov	x2, x4
  404358:	mov	x4, #0x3                   	// #3
  40435c:	b	4042d8 <ferror@plt+0x2f38>
  404360:	mov	w10, w15
  404364:	mov	x8, x13
  404368:	b	403c74 <ferror@plt+0x28d4>
  40436c:	nop
  404370:	stp	x29, x30, [sp, #-48]!
  404374:	mov	x29, sp
  404378:	str	q0, [sp, #16]
  40437c:	str	q1, [sp, #32]
  404380:	ldp	x5, x1, [sp, #16]
  404384:	ldp	x0, x2, [sp, #32]
  404388:	mrs	x12, fpcr
  40438c:	mov	x9, x0
  404390:	ubfx	x0, x2, #48, #15
  404394:	lsr	x6, x1, #63
  404398:	ubfx	x7, x1, #48, #15
  40439c:	ubfiz	x3, x1, #3, #48
  4043a0:	mov	x13, x0
  4043a4:	lsr	x4, x2, #63
  4043a8:	ubfiz	x2, x2, #3, #48
  4043ac:	mov	x11, x6
  4043b0:	and	w8, w6, #0xff
  4043b4:	mov	x14, x6
  4043b8:	sub	w0, w7, w0
  4043bc:	mov	x1, x7
  4043c0:	orr	x3, x3, x5, lsr #61
  4043c4:	mov	x7, #0x7fff                	// #32767
  4043c8:	and	w4, w4, #0xff
  4043cc:	cmp	x13, x7
  4043d0:	orr	x2, x2, x9, lsr #61
  4043d4:	lsl	x6, x5, #3
  4043d8:	lsl	x10, x9, #3
  4043dc:	b.eq	40454c <ferror@plt+0x31ac>  // b.none
  4043e0:	eor	w4, w4, #0x1
  4043e4:	and	x4, x4, #0xff
  4043e8:	cmp	x11, x4
  4043ec:	b.eq	4045e4 <ferror@plt+0x3244>  // b.none
  4043f0:	cmp	w0, #0x0
  4043f4:	b.le	404568 <ferror@plt+0x31c8>
  4043f8:	cbnz	x13, 4046d4 <ferror@plt+0x3334>
  4043fc:	orr	x4, x2, x10
  404400:	cbz	x4, 4048b4 <ferror@plt+0x3514>
  404404:	subs	w0, w0, #0x1
  404408:	b.eq	404b88 <ferror@plt+0x37e8>  // b.none
  40440c:	mov	x4, #0x7fff                	// #32767
  404410:	cmp	x1, x4
  404414:	b.eq	404888 <ferror@plt+0x34e8>  // b.none
  404418:	cmp	w0, #0x74
  40441c:	b.gt	4048a4 <ferror@plt+0x3504>
  404420:	cmp	w0, #0x3f
  404424:	b.gt	404a4c <ferror@plt+0x36ac>
  404428:	mov	w4, #0x40                  	// #64
  40442c:	sub	w4, w4, w0
  404430:	lsr	x7, x10, x0
  404434:	lsl	x10, x10, x4
  404438:	cmp	x10, #0x0
  40443c:	lsl	x4, x2, x4
  404440:	cset	x5, ne  // ne = any
  404444:	orr	x4, x4, x7
  404448:	lsr	x2, x2, x0
  40444c:	orr	x4, x4, x5
  404450:	sub	x3, x3, x2
  404454:	subs	x6, x6, x4
  404458:	sbc	x3, x3, xzr
  40445c:	and	x5, x3, #0x7ffffffffffff
  404460:	tbz	x3, #51, 404660 <ferror@plt+0x32c0>
  404464:	cbz	x5, 40486c <ferror@plt+0x34cc>
  404468:	clz	x0, x5
  40446c:	sub	w0, w0, #0xc
  404470:	neg	w3, w0
  404474:	lsl	x2, x5, x0
  404478:	lsl	x5, x6, x0
  40447c:	lsr	x6, x6, x3
  404480:	orr	x3, x6, x2
  404484:	cmp	x1, w0, sxtw
  404488:	sxtw	x2, w0
  40448c:	b.gt	40484c <ferror@plt+0x34ac>
  404490:	sub	w1, w0, w1
  404494:	add	w0, w1, #0x1
  404498:	cmp	w0, #0x3f
  40449c:	b.gt	404a14 <ferror@plt+0x3674>
  4044a0:	mov	w1, #0x40                  	// #64
  4044a4:	sub	w1, w1, w0
  4044a8:	lsr	x2, x5, x0
  4044ac:	lsl	x5, x5, x1
  4044b0:	cmp	x5, #0x0
  4044b4:	lsl	x6, x3, x1
  4044b8:	cset	x1, ne  // ne = any
  4044bc:	orr	x6, x6, x2
  4044c0:	lsr	x3, x3, x0
  4044c4:	orr	x6, x6, x1
  4044c8:	orr	x7, x6, x3
  4044cc:	cbz	x7, 404674 <ferror@plt+0x32d4>
  4044d0:	and	x0, x6, #0x7
  4044d4:	mov	x1, #0x0                   	// #0
  4044d8:	mov	w4, #0x1                   	// #1
  4044dc:	cbz	x0, 4048d8 <ferror@plt+0x3538>
  4044e0:	and	x2, x12, #0xc00000
  4044e4:	cmp	x2, #0x400, lsl #12
  4044e8:	b.eq	404824 <ferror@plt+0x3484>  // b.none
  4044ec:	cmp	x2, #0x800, lsl #12
  4044f0:	b.eq	404804 <ferror@plt+0x3464>  // b.none
  4044f4:	cbz	x2, 404830 <ferror@plt+0x3490>
  4044f8:	and	x2, x3, #0x8000000000000
  4044fc:	mov	w0, #0x10                  	// #16
  404500:	cbz	w4, 404508 <ferror@plt+0x3168>
  404504:	orr	w0, w0, #0x8
  404508:	cbz	x2, 4045b8 <ferror@plt+0x3218>
  40450c:	add	x1, x1, #0x1
  404510:	mov	x2, #0x7fff                	// #32767
  404514:	cmp	x1, x2
  404518:	b.eq	40472c <ferror@plt+0x338c>  // b.none
  40451c:	ubfx	x7, x3, #3, #48
  404520:	extr	x5, x3, x6, #3
  404524:	and	w1, w1, #0x7fff
  404528:	mov	x3, #0x0                   	// #0
  40452c:	orr	w1, w1, w8, lsl #15
  404530:	bfxil	x3, x7, #0, #48
  404534:	fmov	d0, x5
  404538:	bfi	x3, x1, #48, #16
  40453c:	fmov	v0.d[1], x3
  404540:	cbnz	w0, 404788 <ferror@plt+0x33e8>
  404544:	ldp	x29, x30, [sp], #48
  404548:	ret
  40454c:	orr	x7, x2, x10
  404550:	cbz	x7, 4043e0 <ferror@plt+0x3040>
  404554:	and	x4, x4, #0xff
  404558:	cmp	x11, x4
  40455c:	b.eq	40479c <ferror@plt+0x33fc>  // b.none
  404560:	cmp	w0, #0x0
  404564:	b.gt	4046d4 <ferror@plt+0x3334>
  404568:	cbz	w0, 40468c <ferror@plt+0x32ec>
  40456c:	mov	w8, w4
  404570:	cbnz	x1, 4049a8 <ferror@plt+0x3608>
  404574:	orr	x1, x3, x6
  404578:	cbz	x1, 404640 <ferror@plt+0x32a0>
  40457c:	cmn	w0, #0x1
  404580:	b.eq	404ce8 <ferror@plt+0x3948>  // b.none
  404584:	mov	x1, #0x7fff                	// #32767
  404588:	mvn	w0, w0
  40458c:	cmp	x13, x1
  404590:	b.ne	4049bc <ferror@plt+0x361c>  // b.any
  404594:	orr	x0, x2, x10
  404598:	and	x11, x8, #0xff
  40459c:	cbz	x0, 404920 <ferror@plt+0x3580>
  4045a0:	lsr	x0, x2, #50
  4045a4:	mov	x6, x10
  4045a8:	eor	x0, x0, #0x1
  4045ac:	mov	x3, x2
  4045b0:	and	w0, w0, #0x1
  4045b4:	mov	x1, #0x7fff                	// #32767
  4045b8:	mov	x2, #0x7fff                	// #32767
  4045bc:	extr	x5, x3, x6, #3
  4045c0:	lsr	x7, x3, #3
  4045c4:	cmp	x1, x2
  4045c8:	b.ne	404680 <ferror@plt+0x32e0>  // b.any
  4045cc:	orr	x1, x7, x5
  4045d0:	cbz	x1, 404e3c <ferror@plt+0x3a9c>
  4045d4:	orr	x7, x7, #0x800000000000
  4045d8:	mov	w1, #0x7fff                	// #32767
  4045dc:	and	x7, x7, #0xffffffffffff
  4045e0:	b	404528 <ferror@plt+0x3188>
  4045e4:	cmp	w0, #0x0
  4045e8:	b.le	40479c <ferror@plt+0x33fc>
  4045ec:	cbz	x13, 4046dc <ferror@plt+0x333c>
  4045f0:	orr	x2, x2, #0x8000000000000
  4045f4:	mov	x4, #0x7fff                	// #32767
  4045f8:	cmp	x1, x4
  4045fc:	b.eq	404888 <ferror@plt+0x34e8>  // b.none
  404600:	cmp	w0, #0x74
  404604:	b.gt	4049fc <ferror@plt+0x365c>
  404608:	cmp	w0, #0x3f
  40460c:	b.gt	404a98 <ferror@plt+0x36f8>
  404610:	mov	w4, #0x40                  	// #64
  404614:	sub	w4, w4, w0
  404618:	lsr	x7, x10, x0
  40461c:	lsl	x10, x10, x4
  404620:	cmp	x10, #0x0
  404624:	lsl	x4, x2, x4
  404628:	cset	x5, ne  // ne = any
  40462c:	orr	x4, x4, x7
  404630:	lsr	x2, x2, x0
  404634:	orr	x0, x4, x5
  404638:	add	x3, x3, x2
  40463c:	b	404a08 <ferror@plt+0x3668>
  404640:	mov	x0, #0x7fff                	// #32767
  404644:	cmp	x13, x0
  404648:	b.eq	404c74 <ferror@plt+0x38d4>  // b.none
  40464c:	mov	x3, x2
  404650:	mov	x6, x10
  404654:	mov	x1, x13
  404658:	mov	x14, x4
  40465c:	nop
  404660:	orr	x7, x6, x3
  404664:	and	x0, x6, #0x7
  404668:	mov	w4, #0x0                   	// #0
  40466c:	cbnz	x1, 4044dc <ferror@plt+0x313c>
  404670:	cbnz	x7, 4044d0 <ferror@plt+0x3130>
  404674:	mov	x5, #0x0                   	// #0
  404678:	mov	x1, #0x0                   	// #0
  40467c:	mov	w0, #0x0                   	// #0
  404680:	and	x7, x7, #0xffffffffffff
  404684:	and	w1, w1, #0x7fff
  404688:	b	404528 <ferror@plt+0x3188>
  40468c:	add	x7, x1, #0x1
  404690:	tst	x7, #0x7ffe
  404694:	b.ne	404978 <ferror@plt+0x35d8>  // b.any
  404698:	orr	x11, x3, x6
  40469c:	orr	x7, x2, x10
  4046a0:	cbnz	x1, 404b08 <ferror@plt+0x3768>
  4046a4:	cbz	x11, 404b94 <ferror@plt+0x37f4>
  4046a8:	cbz	x7, 404ba8 <ferror@plt+0x3808>
  4046ac:	subs	x9, x6, x10
  4046b0:	cmp	x6, x10
  4046b4:	sbc	x5, x3, x2
  4046b8:	tbz	x5, #51, 404d50 <ferror@plt+0x39b0>
  4046bc:	subs	x6, x10, x6
  4046c0:	mov	w8, w4
  4046c4:	sbc	x3, x2, x3
  4046c8:	mov	x14, x4
  4046cc:	orr	x7, x6, x3
  4046d0:	b	4044cc <ferror@plt+0x312c>
  4046d4:	orr	x2, x2, #0x8000000000000
  4046d8:	b	40440c <ferror@plt+0x306c>
  4046dc:	orr	x4, x2, x10
  4046e0:	cbz	x4, 4048b4 <ferror@plt+0x3514>
  4046e4:	subs	w0, w0, #0x1
  4046e8:	b.ne	4045f4 <ferror@plt+0x3254>  // b.any
  4046ec:	adds	x6, x6, x10
  4046f0:	adc	x3, x2, x3
  4046f4:	nop
  4046f8:	tbz	x3, #51, 404660 <ferror@plt+0x32c0>
  4046fc:	add	x1, x1, #0x1
  404700:	mov	x0, #0x7fff                	// #32767
  404704:	cmp	x1, x0
  404708:	b.eq	404bb4 <ferror@plt+0x3814>  // b.none
  40470c:	and	x0, x6, #0x1
  404710:	and	x2, x3, #0xfff7ffffffffffff
  404714:	orr	x6, x0, x6, lsr #1
  404718:	mov	w4, #0x0                   	// #0
  40471c:	orr	x6, x6, x3, lsl #63
  404720:	lsr	x3, x2, #1
  404724:	and	x0, x6, #0x7
  404728:	b	4044dc <ferror@plt+0x313c>
  40472c:	and	x2, x12, #0xc00000
  404730:	cbz	x2, 404768 <ferror@plt+0x33c8>
  404734:	cmp	x2, #0x400, lsl #12
  404738:	b.eq	404764 <ferror@plt+0x33c4>  // b.none
  40473c:	cmp	x2, #0x800, lsl #12
  404740:	and	w14, w14, #0x1
  404744:	csel	w14, w14, wzr, eq  // eq = none
  404748:	cbnz	w14, 404768 <ferror@plt+0x33c8>
  40474c:	mov	w1, #0x14                  	// #20
  404750:	mov	x5, #0xffffffffffffffff    	// #-1
  404754:	orr	w0, w0, w1
  404758:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40475c:	mov	x1, #0x7ffe                	// #32766
  404760:	b	404680 <ferror@plt+0x32e0>
  404764:	cbnz	x14, 40474c <ferror@plt+0x33ac>
  404768:	mov	w1, #0x14                  	// #20
  40476c:	and	x11, x8, #0xff
  404770:	orr	w0, w0, w1
  404774:	mov	x2, #0x0                   	// #0
  404778:	fmov	d0, x2
  40477c:	lsl	x11, x11, #63
  404780:	orr	x3, x11, #0x7fff000000000000
  404784:	fmov	v0.d[1], x3
  404788:	str	q0, [sp, #16]
  40478c:	bl	4051e0 <ferror@plt+0x3e40>
  404790:	ldr	q0, [sp, #16]
  404794:	ldp	x29, x30, [sp], #48
  404798:	ret
  40479c:	cbz	w0, 404938 <ferror@plt+0x3598>
  4047a0:	cbz	x1, 4048f4 <ferror@plt+0x3554>
  4047a4:	mov	x1, #0x7fff                	// #32767
  4047a8:	neg	w0, w0
  4047ac:	orr	x3, x3, #0x8000000000000
  4047b0:	cmp	x13, x1
  4047b4:	b.eq	404914 <ferror@plt+0x3574>  // b.none
  4047b8:	cmp	w0, #0x74
  4047bc:	b.gt	404c08 <ferror@plt+0x3868>
  4047c0:	cmp	w0, #0x3f
  4047c4:	b.gt	404cbc <ferror@plt+0x391c>
  4047c8:	mov	w1, #0x40                  	// #64
  4047cc:	sub	w1, w1, w0
  4047d0:	lsr	x4, x6, x0
  4047d4:	lsl	x6, x6, x1
  4047d8:	cmp	x6, #0x0
  4047dc:	lsl	x6, x3, x1
  4047e0:	cset	x1, ne  // ne = any
  4047e4:	orr	x6, x6, x4
  4047e8:	lsr	x0, x3, x0
  4047ec:	orr	x6, x6, x1
  4047f0:	add	x2, x2, x0
  4047f4:	adds	x6, x6, x10
  4047f8:	mov	x1, x13
  4047fc:	cinc	x3, x2, cs  // cs = hs, nlast
  404800:	b	4046f8 <ferror@plt+0x3358>
  404804:	mov	w0, #0x10                  	// #16
  404808:	cbz	x14, 404814 <ferror@plt+0x3474>
  40480c:	adds	x6, x6, #0x8
  404810:	cinc	x3, x3, cs  // cs = hs, nlast
  404814:	and	x2, x3, #0x8000000000000
  404818:	cbz	w4, 404508 <ferror@plt+0x3168>
  40481c:	orr	w0, w0, #0x8
  404820:	b	404508 <ferror@plt+0x3168>
  404824:	mov	w0, #0x10                  	// #16
  404828:	cbnz	x14, 404814 <ferror@plt+0x3474>
  40482c:	b	40480c <ferror@plt+0x346c>
  404830:	and	x2, x6, #0xf
  404834:	mov	w0, #0x10                  	// #16
  404838:	cmp	x2, #0x4
  40483c:	b.eq	404814 <ferror@plt+0x3474>  // b.none
  404840:	adds	x6, x6, #0x4
  404844:	cinc	x3, x3, cs  // cs = hs, nlast
  404848:	b	404814 <ferror@plt+0x3474>
  40484c:	mov	x6, x5
  404850:	and	x3, x3, #0xfff7ffffffffffff
  404854:	sub	x1, x1, x2
  404858:	orr	x7, x6, x3
  40485c:	and	x0, x6, #0x7
  404860:	mov	w4, #0x0                   	// #0
  404864:	cbz	x1, 404670 <ferror@plt+0x32d0>
  404868:	b	4044dc <ferror@plt+0x313c>
  40486c:	clz	x3, x6
  404870:	add	w0, w3, #0x34
  404874:	cmp	w0, #0x3f
  404878:	b.le	404470 <ferror@plt+0x30d0>
  40487c:	sub	w3, w3, #0xc
  404880:	lsl	x3, x6, x3
  404884:	b	404484 <ferror@plt+0x30e4>
  404888:	orr	x0, x3, x6
  40488c:	cbz	x0, 404920 <ferror@plt+0x3580>
  404890:	lsr	x0, x3, #50
  404894:	mov	x1, #0x7fff                	// #32767
  404898:	eor	x0, x0, #0x1
  40489c:	and	w0, w0, #0x1
  4048a0:	b	4045b8 <ferror@plt+0x3218>
  4048a4:	orr	x2, x2, x10
  4048a8:	cmp	x2, #0x0
  4048ac:	cset	x4, ne  // ne = any
  4048b0:	b	404454 <ferror@plt+0x30b4>
  4048b4:	mov	x0, #0x7fff                	// #32767
  4048b8:	cmp	x1, x0
  4048bc:	b.ne	404660 <ferror@plt+0x32c0>  // b.any
  4048c0:	orr	x0, x3, x6
  4048c4:	cbnz	x0, 404890 <ferror@plt+0x34f0>
  4048c8:	mov	x5, #0x0                   	// #0
  4048cc:	mov	x7, #0x0                   	// #0
  4048d0:	mov	w0, #0x0                   	// #0
  4048d4:	b	4045cc <ferror@plt+0x322c>
  4048d8:	and	x2, x3, #0x8000000000000
  4048dc:	mov	w0, #0x0                   	// #0
  4048e0:	cbz	w4, 404508 <ferror@plt+0x3168>
  4048e4:	mov	w0, #0x0                   	// #0
  4048e8:	tbz	w12, #11, 404508 <ferror@plt+0x3168>
  4048ec:	orr	w0, w0, #0x8
  4048f0:	b	404508 <ferror@plt+0x3168>
  4048f4:	orr	x1, x3, x6
  4048f8:	cbz	x1, 404c80 <ferror@plt+0x38e0>
  4048fc:	cmn	w0, #0x1
  404900:	b.eq	404dd0 <ferror@plt+0x3a30>  // b.none
  404904:	mov	x1, #0x7fff                	// #32767
  404908:	mvn	w0, w0
  40490c:	cmp	x13, x1
  404910:	b.ne	4047b8 <ferror@plt+0x3418>  // b.any
  404914:	orr	x0, x2, x10
  404918:	cbnz	x0, 4045a0 <ferror@plt+0x3200>
  40491c:	nop
  404920:	mov	x2, #0x0                   	// #0
  404924:	fmov	d0, x2
  404928:	lsl	x0, x11, #63
  40492c:	orr	x3, x0, #0x7fff000000000000
  404930:	fmov	v0.d[1], x3
  404934:	b	404544 <ferror@plt+0x31a4>
  404938:	add	x7, x1, #0x1
  40493c:	tst	x7, #0x7ffe
  404940:	b.ne	404ac4 <ferror@plt+0x3724>  // b.any
  404944:	orr	x11, x3, x6
  404948:	cbnz	x1, 404c4c <ferror@plt+0x38ac>
  40494c:	orr	x7, x2, x10
  404950:	cbz	x11, 404cb0 <ferror@plt+0x3910>
  404954:	cbz	x7, 404ba8 <ferror@plt+0x3808>
  404958:	adds	x6, x6, x10
  40495c:	adc	x3, x2, x3
  404960:	tbz	x3, #51, 4044c8 <ferror@plt+0x3128>
  404964:	and	x3, x3, #0xfff7ffffffffffff
  404968:	and	x0, x6, #0x7
  40496c:	mov	w4, #0x0                   	// #0
  404970:	mov	x1, #0x1                   	// #1
  404974:	b	4044dc <ferror@plt+0x313c>
  404978:	subs	x9, x6, x10
  40497c:	cmp	x6, x10
  404980:	sbc	x5, x3, x2
  404984:	tbnz	x5, #51, 404af0 <ferror@plt+0x3750>
  404988:	orr	x7, x9, x5
  40498c:	cbnz	x7, 404c00 <ferror@plt+0x3860>
  404990:	and	x12, x12, #0xc00000
  404994:	mov	x5, #0x0                   	// #0
  404998:	cmp	x12, #0x800, lsl #12
  40499c:	mov	x1, #0x0                   	// #0
  4049a0:	cset	w8, eq  // eq = none
  4049a4:	b	404680 <ferror@plt+0x32e0>
  4049a8:	mov	x1, #0x7fff                	// #32767
  4049ac:	neg	w0, w0
  4049b0:	orr	x3, x3, #0x8000000000000
  4049b4:	cmp	x13, x1
  4049b8:	b.eq	404594 <ferror@plt+0x31f4>  // b.none
  4049bc:	cmp	w0, #0x74
  4049c0:	b.gt	404a78 <ferror@plt+0x36d8>
  4049c4:	cmp	w0, #0x3f
  4049c8:	b.gt	404c18 <ferror@plt+0x3878>
  4049cc:	mov	w1, #0x40                  	// #64
  4049d0:	sub	w1, w1, w0
  4049d4:	lsr	x5, x6, x0
  4049d8:	lsl	x6, x6, x1
  4049dc:	cmp	x6, #0x0
  4049e0:	lsl	x6, x3, x1
  4049e4:	cset	x1, ne  // ne = any
  4049e8:	orr	x6, x6, x5
  4049ec:	lsr	x0, x3, x0
  4049f0:	orr	x6, x6, x1
  4049f4:	sub	x2, x2, x0
  4049f8:	b	404a84 <ferror@plt+0x36e4>
  4049fc:	orr	x2, x2, x10
  404a00:	cmp	x2, #0x0
  404a04:	cset	x0, ne  // ne = any
  404a08:	adds	x6, x0, x6
  404a0c:	cinc	x3, x3, cs  // cs = hs, nlast
  404a10:	b	4046f8 <ferror@plt+0x3358>
  404a14:	mov	w2, #0x80                  	// #128
  404a18:	sub	w2, w2, w0
  404a1c:	cmp	w0, #0x40
  404a20:	sub	w6, w1, #0x3f
  404a24:	lsl	x0, x3, x2
  404a28:	orr	x0, x5, x0
  404a2c:	csel	x5, x0, x5, ne  // ne = any
  404a30:	lsr	x6, x3, x6
  404a34:	cmp	x5, #0x0
  404a38:	mov	x3, #0x0                   	// #0
  404a3c:	cset	x0, ne  // ne = any
  404a40:	orr	x6, x0, x6
  404a44:	mov	x7, x6
  404a48:	b	4044cc <ferror@plt+0x312c>
  404a4c:	mov	w5, #0x80                  	// #128
  404a50:	sub	w5, w5, w0
  404a54:	subs	w0, w0, #0x40
  404a58:	lsl	x5, x2, x5
  404a5c:	orr	x5, x10, x5
  404a60:	csel	x10, x5, x10, ne  // ne = any
  404a64:	lsr	x2, x2, x0
  404a68:	cmp	x10, #0x0
  404a6c:	cset	x4, ne  // ne = any
  404a70:	orr	x4, x4, x2
  404a74:	b	404454 <ferror@plt+0x30b4>
  404a78:	orr	x3, x3, x6
  404a7c:	cmp	x3, #0x0
  404a80:	cset	x6, ne  // ne = any
  404a84:	subs	x6, x10, x6
  404a88:	mov	x1, x13
  404a8c:	sbc	x3, x2, xzr
  404a90:	mov	x14, x4
  404a94:	b	40445c <ferror@plt+0x30bc>
  404a98:	mov	w4, #0x80                  	// #128
  404a9c:	sub	w4, w4, w0
  404aa0:	subs	w0, w0, #0x40
  404aa4:	lsl	x4, x2, x4
  404aa8:	orr	x4, x10, x4
  404aac:	csel	x10, x4, x10, ne  // ne = any
  404ab0:	lsr	x2, x2, x0
  404ab4:	cmp	x10, #0x0
  404ab8:	cset	x0, ne  // ne = any
  404abc:	orr	x0, x0, x2
  404ac0:	b	404a08 <ferror@plt+0x3668>
  404ac4:	mov	x0, #0x7fff                	// #32767
  404ac8:	cmp	x7, x0
  404acc:	b.eq	404d00 <ferror@plt+0x3960>  // b.none
  404ad0:	adds	x6, x6, x10
  404ad4:	mov	x1, x7
  404ad8:	adc	x3, x2, x3
  404adc:	mov	w4, #0x0                   	// #0
  404ae0:	ubfx	x0, x6, #1, #3
  404ae4:	extr	x6, x3, x6, #1
  404ae8:	lsr	x3, x3, #1
  404aec:	b	4044dc <ferror@plt+0x313c>
  404af0:	cmp	x10, x6
  404af4:	mov	w8, w4
  404af8:	sbc	x5, x2, x3
  404afc:	sub	x6, x10, x6
  404b00:	mov	x14, x4
  404b04:	b	404464 <ferror@plt+0x30c4>
  404b08:	mov	x12, #0x7fff                	// #32767
  404b0c:	cmp	x1, x12
  404b10:	b.eq	404b38 <ferror@plt+0x3798>  // b.none
  404b14:	cmp	x13, x12
  404b18:	b.eq	404d2c <ferror@plt+0x398c>  // b.none
  404b1c:	cbnz	x11, 404b50 <ferror@plt+0x37b0>
  404b20:	cbnz	x7, 404d3c <ferror@plt+0x399c>
  404b24:	mov	x5, #0xffffffffffffffff    	// #-1
  404b28:	mov	x7, #0xffffffffffff        	// #281474976710655
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	mov	w8, #0x0                   	// #0
  404b34:	b	4045d4 <ferror@plt+0x3234>
  404b38:	cbz	x11, 404d24 <ferror@plt+0x3984>
  404b3c:	lsr	x0, x3, #50
  404b40:	cmp	x13, x1
  404b44:	eor	x0, x0, #0x1
  404b48:	and	w0, w0, #0x1
  404b4c:	b.eq	404d2c <ferror@plt+0x398c>  // b.none
  404b50:	cbz	x7, 4045b4 <ferror@plt+0x3214>
  404b54:	bfi	x5, x3, #61, #3
  404b58:	lsr	x7, x3, #3
  404b5c:	tbz	x3, #50, 404b78 <ferror@plt+0x37d8>
  404b60:	lsr	x1, x2, #3
  404b64:	tbnz	x2, #50, 404b78 <ferror@plt+0x37d8>
  404b68:	mov	x5, x9
  404b6c:	mov	w8, w4
  404b70:	bfi	x5, x2, #61, #3
  404b74:	mov	x7, x1
  404b78:	extr	x7, x7, x5, #61
  404b7c:	bfi	x5, x7, #61, #3
  404b80:	lsr	x7, x7, #3
  404b84:	b	4045cc <ferror@plt+0x322c>
  404b88:	subs	x6, x6, x10
  404b8c:	sbc	x3, x3, x2
  404b90:	b	40445c <ferror@plt+0x30bc>
  404b94:	cbz	x7, 404c9c <ferror@plt+0x38fc>
  404b98:	mov	x3, x2
  404b9c:	mov	x6, x10
  404ba0:	mov	w8, w4
  404ba4:	mov	x14, x4
  404ba8:	mov	x1, #0x0                   	// #0
  404bac:	mov	x2, #0x0                   	// #0
  404bb0:	b	4048e4 <ferror@plt+0x3544>
  404bb4:	ands	x2, x12, #0xc00000
  404bb8:	b.eq	404c44 <ferror@plt+0x38a4>  // b.none
  404bbc:	cmp	x2, #0x400, lsl #12
  404bc0:	eor	w0, w8, #0x1
  404bc4:	cset	w1, eq  // eq = none
  404bc8:	tst	w1, w0
  404bcc:	b.ne	404d18 <ferror@plt+0x3978>  // b.any
  404bd0:	cmp	x2, #0x800, lsl #12
  404bd4:	b.eq	404d6c <ferror@plt+0x39cc>  // b.none
  404bd8:	cmp	x2, #0x400, lsl #12
  404bdc:	mov	w0, #0x14                  	// #20
  404be0:	b.ne	404730 <ferror@plt+0x3390>  // b.any
  404be4:	mov	x3, #0xffffffffffffffff    	// #-1
  404be8:	mov	x1, #0x7ffe                	// #32766
  404bec:	mov	x6, x3
  404bf0:	mov	w4, #0x0                   	// #0
  404bf4:	mov	w0, #0x14                  	// #20
  404bf8:	cbnz	x14, 404814 <ferror@plt+0x3474>
  404bfc:	b	40480c <ferror@plt+0x346c>
  404c00:	mov	x6, x9
  404c04:	b	404464 <ferror@plt+0x30c4>
  404c08:	orr	x3, x3, x6
  404c0c:	cmp	x3, #0x0
  404c10:	cset	x6, ne  // ne = any
  404c14:	b	4047f4 <ferror@plt+0x3454>
  404c18:	mov	w1, #0x80                  	// #128
  404c1c:	sub	w1, w1, w0
  404c20:	subs	w0, w0, #0x40
  404c24:	lsl	x1, x3, x1
  404c28:	orr	x1, x6, x1
  404c2c:	csel	x6, x1, x6, ne  // ne = any
  404c30:	lsr	x3, x3, x0
  404c34:	cmp	x6, #0x0
  404c38:	cset	x6, ne  // ne = any
  404c3c:	orr	x6, x6, x3
  404c40:	b	404a84 <ferror@plt+0x36e4>
  404c44:	mov	w0, #0x14                  	// #20
  404c48:	b	404774 <ferror@plt+0x33d4>
  404c4c:	mov	x7, #0x7fff                	// #32767
  404c50:	cmp	x1, x7
  404c54:	b.eq	404d88 <ferror@plt+0x39e8>  // b.none
  404c58:	cmp	x13, x7
  404c5c:	b.eq	404dec <ferror@plt+0x3a4c>  // b.none
  404c60:	cbnz	x11, 404da0 <ferror@plt+0x3a00>
  404c64:	mov	x3, x2
  404c68:	mov	x6, x10
  404c6c:	mov	x1, #0x7fff                	// #32767
  404c70:	b	4045b8 <ferror@plt+0x3218>
  404c74:	orr	x0, x2, x10
  404c78:	cbz	x0, 4048c8 <ferror@plt+0x3528>
  404c7c:	b	4045a0 <ferror@plt+0x3200>
  404c80:	mov	x0, #0x7fff                	// #32767
  404c84:	cmp	x13, x0
  404c88:	b.eq	404c74 <ferror@plt+0x38d4>  // b.none
  404c8c:	mov	x3, x2
  404c90:	mov	x6, x10
  404c94:	mov	x1, x13
  404c98:	b	404660 <ferror@plt+0x32c0>
  404c9c:	and	x12, x12, #0xc00000
  404ca0:	mov	x5, #0x0                   	// #0
  404ca4:	cmp	x12, #0x800, lsl #12
  404ca8:	cset	w8, eq  // eq = none
  404cac:	b	404680 <ferror@plt+0x32e0>
  404cb0:	mov	x3, x2
  404cb4:	mov	x6, x10
  404cb8:	b	4044cc <ferror@plt+0x312c>
  404cbc:	mov	w1, #0x80                  	// #128
  404cc0:	sub	w1, w1, w0
  404cc4:	subs	w0, w0, #0x40
  404cc8:	lsl	x1, x3, x1
  404ccc:	orr	x1, x6, x1
  404cd0:	csel	x6, x1, x6, ne  // ne = any
  404cd4:	lsr	x3, x3, x0
  404cd8:	cmp	x6, #0x0
  404cdc:	cset	x6, ne  // ne = any
  404ce0:	orr	x6, x6, x3
  404ce4:	b	4047f4 <ferror@plt+0x3454>
  404ce8:	cmp	x10, x6
  404cec:	mov	x1, x13
  404cf0:	sbc	x3, x2, x3
  404cf4:	sub	x6, x10, x6
  404cf8:	mov	x14, x4
  404cfc:	b	40445c <ferror@plt+0x30bc>
  404d00:	ands	x2, x12, #0xc00000
  404d04:	b.eq	404c44 <ferror@plt+0x38a4>  // b.none
  404d08:	cmp	x2, #0x400, lsl #12
  404d0c:	eor	w0, w8, #0x1
  404d10:	csel	w0, w0, wzr, eq  // eq = none
  404d14:	cbz	w0, 404bd0 <ferror@plt+0x3830>
  404d18:	mov	w0, #0x14                  	// #20
  404d1c:	mov	x11, #0x0                   	// #0
  404d20:	b	404774 <ferror@plt+0x33d4>
  404d24:	cmp	x13, x1
  404d28:	b.ne	404b20 <ferror@plt+0x3780>  // b.any
  404d2c:	cbz	x7, 404de0 <ferror@plt+0x3a40>
  404d30:	tst	x2, #0x4000000000000
  404d34:	csinc	w0, w0, wzr, ne  // ne = any
  404d38:	cbnz	x11, 404b54 <ferror@plt+0x37b4>
  404d3c:	mov	w8, w4
  404d40:	mov	x3, x2
  404d44:	mov	x6, x10
  404d48:	mov	x1, #0x7fff                	// #32767
  404d4c:	b	4045b8 <ferror@plt+0x3218>
  404d50:	orr	x7, x9, x5
  404d54:	cbz	x7, 404c9c <ferror@plt+0x38fc>
  404d58:	mov	x3, x5
  404d5c:	and	x0, x9, #0x7
  404d60:	mov	x6, x9
  404d64:	mov	w4, #0x1                   	// #1
  404d68:	b	4044dc <ferror@plt+0x313c>
  404d6c:	cbnz	x11, 404e00 <ferror@plt+0x3a60>
  404d70:	mov	x3, #0xffffffffffffffff    	// #-1
  404d74:	mov	w8, #0x0                   	// #0
  404d78:	mov	x6, x3
  404d7c:	mov	x1, #0x7ffe                	// #32766
  404d80:	mov	w0, #0x14                  	// #20
  404d84:	b	40450c <ferror@plt+0x316c>
  404d88:	cbz	x11, 404e0c <ferror@plt+0x3a6c>
  404d8c:	lsr	x0, x3, #50
  404d90:	cmp	x13, x1
  404d94:	eor	x0, x0, #0x1
  404d98:	and	w0, w0, #0x1
  404d9c:	b.eq	404e2c <ferror@plt+0x3a8c>  // b.none
  404da0:	orr	x10, x2, x10
  404da4:	cbz	x10, 4045b4 <ferror@plt+0x3214>
  404da8:	bfi	x5, x3, #61, #3
  404dac:	lsr	x7, x3, #3
  404db0:	tbz	x3, #50, 404b78 <ferror@plt+0x37d8>
  404db4:	lsr	x1, x2, #3
  404db8:	tbnz	x2, #50, 404b78 <ferror@plt+0x37d8>
  404dbc:	and	x5, x9, #0x1fffffffffffffff
  404dc0:	mov	w8, w4
  404dc4:	orr	x5, x5, x2, lsl #61
  404dc8:	mov	x7, x1
  404dcc:	b	404b78 <ferror@plt+0x37d8>
  404dd0:	adds	x6, x6, x10
  404dd4:	mov	x1, x13
  404dd8:	adc	x3, x2, x3
  404ddc:	b	4046f8 <ferror@plt+0x3358>
  404de0:	cbz	x11, 404b24 <ferror@plt+0x3784>
  404de4:	mov	x1, #0x7fff                	// #32767
  404de8:	b	4045b8 <ferror@plt+0x3218>
  404dec:	orr	x1, x2, x10
  404df0:	cbnz	x1, 404e1c <ferror@plt+0x3a7c>
  404df4:	cbz	x11, 4048c8 <ferror@plt+0x3528>
  404df8:	mov	x1, #0x7fff                	// #32767
  404dfc:	b	4045b8 <ferror@plt+0x3218>
  404e00:	mov	w0, #0x14                  	// #20
  404e04:	mov	x11, #0x1                   	// #1
  404e08:	b	404774 <ferror@plt+0x33d4>
  404e0c:	cmp	x13, x1
  404e10:	b.ne	404c64 <ferror@plt+0x38c4>  // b.any
  404e14:	orr	x1, x2, x10
  404e18:	cbz	x1, 4048c8 <ferror@plt+0x3528>
  404e1c:	tst	x2, #0x4000000000000
  404e20:	csinc	w0, w0, wzr, ne  // ne = any
  404e24:	cbnz	x11, 404da8 <ferror@plt+0x3a08>
  404e28:	b	404c64 <ferror@plt+0x38c4>
  404e2c:	orr	x1, x2, x10
  404e30:	cbnz	x1, 404e1c <ferror@plt+0x3a7c>
  404e34:	mov	x1, #0x7fff                	// #32767
  404e38:	b	4045b8 <ferror@plt+0x3218>
  404e3c:	mov	x5, #0x0                   	// #0
  404e40:	mov	w1, #0x7fff                	// #32767
  404e44:	mov	x7, #0x0                   	// #0
  404e48:	b	404528 <ferror@plt+0x3188>
  404e4c:	nop
  404e50:	cmp	w0, #0x0
  404e54:	cbz	w0, 404ea0 <ferror@plt+0x3b00>
  404e58:	cneg	w1, w0, lt  // lt = tstop
  404e5c:	mov	w4, #0x403e                	// #16446
  404e60:	clz	x3, x1
  404e64:	mov	w2, #0x402f                	// #16431
  404e68:	sub	w4, w4, w3
  404e6c:	lsr	w0, w0, #31
  404e70:	sub	w2, w2, w4
  404e74:	mov	x3, #0x0                   	// #0
  404e78:	and	w4, w4, #0x7fff
  404e7c:	lsl	x1, x1, x2
  404e80:	and	x1, x1, #0xffffffffffff
  404e84:	orr	w0, w4, w0, lsl #15
  404e88:	mov	x2, #0x0                   	// #0
  404e8c:	bfxil	x3, x1, #0, #48
  404e90:	fmov	d0, x2
  404e94:	bfi	x3, x0, #48, #16
  404e98:	fmov	v0.d[1], x3
  404e9c:	ret
  404ea0:	mov	w4, #0x0                   	// #0
  404ea4:	mov	x1, #0x0                   	// #0
  404ea8:	mov	w0, #0x0                   	// #0
  404eac:	mov	x3, #0x0                   	// #0
  404eb0:	orr	w0, w4, w0, lsl #15
  404eb4:	bfxil	x3, x1, #0, #48
  404eb8:	mov	x2, #0x0                   	// #0
  404ebc:	fmov	d0, x2
  404ec0:	bfi	x3, x0, #48, #16
  404ec4:	fmov	v0.d[1], x3
  404ec8:	ret
  404ecc:	nop
  404ed0:	stp	x29, x30, [sp, #-48]!
  404ed4:	mov	x29, sp
  404ed8:	str	x19, [sp, #16]
  404edc:	str	q0, [sp, #32]
  404ee0:	ldp	x3, x0, [sp, #32]
  404ee4:	mrs	x6, fpcr
  404ee8:	ubfx	x2, x0, #48, #15
  404eec:	lsr	x4, x0, #63
  404ef0:	add	x1, x2, #0x1
  404ef4:	ubfiz	x0, x0, #3, #48
  404ef8:	tst	x1, #0x7ffe
  404efc:	and	w4, w4, #0xff
  404f00:	orr	x0, x0, x3, lsr #61
  404f04:	lsl	x5, x3, #3
  404f08:	b.eq	404f88 <ferror@plt+0x3be8>  // b.none
  404f0c:	mov	x1, #0xffffffffffffc400    	// #-15360
  404f10:	add	x2, x2, x1
  404f14:	cmp	x2, #0x7fe
  404f18:	b.le	404fcc <ferror@plt+0x3c2c>
  404f1c:	ands	x0, x6, #0xc00000
  404f20:	b.eq	405064 <ferror@plt+0x3cc4>  // b.none
  404f24:	cmp	x0, #0x400, lsl #12
  404f28:	b.eq	405198 <ferror@plt+0x3df8>  // b.none
  404f2c:	cmp	x0, #0x800, lsl #12
  404f30:	csel	w7, w4, wzr, eq  // eq = none
  404f34:	cbnz	w7, 405064 <ferror@plt+0x3cc4>
  404f38:	mov	x1, #0xffffffffffffffff    	// #-1
  404f3c:	mov	x2, #0x7fe                 	// #2046
  404f40:	mov	w0, #0x14                  	// #20
  404f44:	b.ne	405010 <ferror@plt+0x3c70>  // b.any
  404f48:	cmp	w4, #0x0
  404f4c:	add	x3, x1, #0x8
  404f50:	csel	x1, x3, x1, ne  // ne = any
  404f54:	and	x3, x1, #0x80000000000000
  404f58:	cbnz	w7, 405018 <ferror@plt+0x3c78>
  404f5c:	cbnz	x3, 405020 <ferror@plt+0x3c80>
  404f60:	lsr	x1, x1, #3
  404f64:	and	w3, w2, #0x7ff
  404f68:	and	x4, x4, #0xff
  404f6c:	bfi	x1, x3, #52, #12
  404f70:	orr	x19, x1, x4, lsl #63
  404f74:	bl	4051e0 <ferror@plt+0x3e40>
  404f78:	fmov	d0, x19
  404f7c:	ldr	x19, [sp, #16]
  404f80:	ldp	x29, x30, [sp], #48
  404f84:	ret
  404f88:	orr	x1, x0, x5
  404f8c:	cbnz	x2, 404fc0 <ferror@plt+0x3c20>
  404f90:	cbnz	x1, 40503c <ferror@plt+0x3c9c>
  404f94:	mov	w0, #0x0                   	// #0
  404f98:	and	w2, w2, #0x7ff
  404f9c:	mov	x1, #0x0                   	// #0
  404fa0:	and	x4, x4, #0xff
  404fa4:	bfi	x1, x2, #52, #12
  404fa8:	orr	x19, x1, x4, lsl #63
  404fac:	cbnz	w0, 404f74 <ferror@plt+0x3bd4>
  404fb0:	fmov	d0, x19
  404fb4:	ldr	x19, [sp, #16]
  404fb8:	ldp	x29, x30, [sp], #48
  404fbc:	ret
  404fc0:	cbnz	x1, 405070 <ferror@plt+0x3cd0>
  404fc4:	mov	x2, #0x7ff                 	// #2047
  404fc8:	b	404f94 <ferror@plt+0x3bf4>
  404fcc:	cmp	x2, #0x0
  404fd0:	b.le	405098 <ferror@plt+0x3cf8>
  404fd4:	cmp	xzr, x3, lsl #7
  404fd8:	mov	w7, #0x0                   	// #0
  404fdc:	cset	x1, ne  // ne = any
  404fe0:	orr	x5, x1, x5, lsr #60
  404fe4:	orr	x1, x5, x0, lsl #4
  404fe8:	mov	w0, #0x0                   	// #0
  404fec:	tst	x5, #0x7
  404ff0:	b.eq	405150 <ferror@plt+0x3db0>  // b.none
  404ff4:	and	x3, x6, #0xc00000
  404ff8:	cmp	x3, #0x400, lsl #12
  404ffc:	b.eq	405054 <ferror@plt+0x3cb4>  // b.none
  405000:	cmp	x3, #0x800, lsl #12
  405004:	mov	w0, #0x10                  	// #16
  405008:	b.eq	404f48 <ferror@plt+0x3ba8>  // b.none
  40500c:	cbz	x3, 40515c <ferror@plt+0x3dbc>
  405010:	and	x3, x1, #0x80000000000000
  405014:	cbz	w7, 40501c <ferror@plt+0x3c7c>
  405018:	orr	w0, w0, #0x8
  40501c:	cbz	x3, 405150 <ferror@plt+0x3db0>
  405020:	cmp	x2, #0x7fe
  405024:	add	x2, x2, #0x1
  405028:	b.eq	4050f8 <ferror@plt+0x3d58>  // b.none
  40502c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  405030:	and	w2, w2, #0x7ff
  405034:	and	x1, x3, x1, lsr #3
  405038:	b	404fa0 <ferror@plt+0x3c00>
  40503c:	and	x3, x6, #0xc00000
  405040:	mov	w7, #0x1                   	// #1
  405044:	cmp	x3, #0x400, lsl #12
  405048:	mov	x2, #0x0                   	// #0
  40504c:	mov	x1, #0x1                   	// #1
  405050:	b.ne	405000 <ferror@plt+0x3c60>  // b.any
  405054:	cbnz	w4, 40505c <ferror@plt+0x3cbc>
  405058:	add	x1, x1, #0x8
  40505c:	mov	w0, #0x10                  	// #16
  405060:	b	404f54 <ferror@plt+0x3bb4>
  405064:	mov	x2, #0x7ff                 	// #2047
  405068:	mov	w0, #0x14                  	// #20
  40506c:	b	404f98 <ferror@plt+0x3bf8>
  405070:	mov	x3, #0x7fff                	// #32767
  405074:	extr	x1, x0, x5, #60
  405078:	lsr	x0, x0, #50
  40507c:	cmp	x2, x3
  405080:	lsr	x1, x1, #3
  405084:	eor	w0, w0, #0x1
  405088:	orr	x1, x1, #0x8000000000000
  40508c:	csel	w0, w0, wzr, eq  // eq = none
  405090:	mov	w2, #0x7ff                 	// #2047
  405094:	b	404fa0 <ferror@plt+0x3c00>
  405098:	cmn	x2, #0x34
  40509c:	b.lt	40503c <ferror@plt+0x3c9c>  // b.tstop
  4050a0:	mov	x3, #0x3d                  	// #61
  4050a4:	sub	x7, x3, x2
  4050a8:	orr	x0, x0, #0x8000000000000
  4050ac:	cmp	x7, #0x3f
  4050b0:	b.le	405170 <ferror@plt+0x3dd0>
  4050b4:	add	w1, w2, #0x43
  4050b8:	cmp	x7, #0x40
  4050bc:	mov	w3, #0xfffffffd            	// #-3
  4050c0:	sub	w2, w3, w2
  4050c4:	lsl	x1, x0, x1
  4050c8:	orr	x1, x5, x1
  4050cc:	csel	x5, x1, x5, ne  // ne = any
  4050d0:	lsr	x0, x0, x2
  4050d4:	cmp	x5, #0x0
  4050d8:	cset	x1, ne  // ne = any
  4050dc:	orr	x1, x1, x0
  4050e0:	cmp	x1, #0x0
  4050e4:	cset	w7, ne  // ne = any
  4050e8:	tst	x1, #0x7
  4050ec:	b.eq	405134 <ferror@plt+0x3d94>  // b.none
  4050f0:	mov	x2, #0x0                   	// #0
  4050f4:	b	404ff4 <ferror@plt+0x3c54>
  4050f8:	mov	w3, w2
  4050fc:	ands	x1, x6, #0xc00000
  405100:	b.eq	405128 <ferror@plt+0x3d88>  // b.none
  405104:	cmp	x1, #0x400, lsl #12
  405108:	b.eq	4051b0 <ferror@plt+0x3e10>  // b.none
  40510c:	cmp	x1, #0x800, lsl #12
  405110:	mov	w5, #0x7fe                 	// #2046
  405114:	csel	w1, w4, wzr, eq  // eq = none
  405118:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40511c:	cmp	w1, #0x0
  405120:	csel	w3, w3, w5, ne  // ne = any
  405124:	csel	x1, xzr, x2, ne  // ne = any
  405128:	mov	w2, #0x14                  	// #20
  40512c:	orr	w0, w0, w2
  405130:	b	404f68 <ferror@plt+0x3bc8>
  405134:	and	x3, x1, #0x80000000000000
  405138:	cbnz	x1, 4051c8 <ferror@plt+0x3e28>
  40513c:	nop
  405140:	mov	w0, #0x0                   	// #0
  405144:	mov	x2, #0x1                   	// #1
  405148:	cbnz	x3, 40502c <ferror@plt+0x3c8c>
  40514c:	mov	x2, #0x0                   	// #0
  405150:	lsr	x1, x1, #3
  405154:	and	w2, w2, #0x7ff
  405158:	b	404fa0 <ferror@plt+0x3c00>
  40515c:	and	x3, x1, #0xf
  405160:	cmp	x3, #0x4
  405164:	add	x3, x1, #0x4
  405168:	csel	x1, x3, x1, ne  // ne = any
  40516c:	b	404f54 <ferror@plt+0x3bb4>
  405170:	add	w1, w2, #0x3
  405174:	sub	w2, w3, w2
  405178:	lsl	x3, x5, x1
  40517c:	cmp	x3, #0x0
  405180:	cset	x3, ne  // ne = any
  405184:	lsr	x2, x5, x2
  405188:	orr	x2, x2, x3
  40518c:	lsl	x0, x0, x1
  405190:	orr	x1, x0, x2
  405194:	b	4050e0 <ferror@plt+0x3d40>
  405198:	cbz	w4, 405064 <ferror@plt+0x3cc4>
  40519c:	mov	x1, #0xffffffffffffffff    	// #-1
  4051a0:	mov	x2, #0x7fe                 	// #2046
  4051a4:	mov	w7, #0x0                   	// #0
  4051a8:	mov	w0, #0x14                  	// #20
  4051ac:	b	404f54 <ferror@plt+0x3bb4>
  4051b0:	cmp	w4, #0x0
  4051b4:	mov	w1, #0x7fe                 	// #2046
  4051b8:	csel	w3, w2, w1, eq  // eq = none
  4051bc:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4051c0:	csel	x1, xzr, x2, eq  // eq = none
  4051c4:	b	405128 <ferror@plt+0x3d88>
  4051c8:	tbz	w6, #11, 405140 <ferror@plt+0x3da0>
  4051cc:	mov	w0, #0x0                   	// #0
  4051d0:	mov	x2, #0x0                   	// #0
  4051d4:	orr	w0, w0, #0x8
  4051d8:	b	40501c <ferror@plt+0x3c7c>
  4051dc:	nop
  4051e0:	tbz	w0, #0, 4051f0 <ferror@plt+0x3e50>
  4051e4:	movi	v1.2s, #0x0
  4051e8:	fdiv	s0, s1, s1
  4051ec:	mrs	x1, fpsr
  4051f0:	tbz	w0, #1, 405204 <ferror@plt+0x3e64>
  4051f4:	fmov	s1, #1.000000000000000000e+00
  4051f8:	movi	v2.2s, #0x0
  4051fc:	fdiv	s0, s1, s2
  405200:	mrs	x1, fpsr
  405204:	tbz	w0, #2, 405224 <ferror@plt+0x3e84>
  405208:	mov	w2, #0xc5ae                	// #50606
  40520c:	mov	w1, #0x7f7fffff            	// #2139095039
  405210:	movk	w2, #0x749d, lsl #16
  405214:	fmov	s1, w1
  405218:	fmov	s2, w2
  40521c:	fadd	s0, s1, s2
  405220:	mrs	x1, fpsr
  405224:	tbz	w0, #3, 405234 <ferror@plt+0x3e94>
  405228:	movi	v1.2s, #0x80, lsl #16
  40522c:	fmul	s0, s1, s1
  405230:	mrs	x1, fpsr
  405234:	tbz	w0, #4, 40524c <ferror@plt+0x3eac>
  405238:	mov	w0, #0x7f7fffff            	// #2139095039
  40523c:	fmov	s2, #1.000000000000000000e+00
  405240:	fmov	s1, w0
  405244:	fsub	s0, s1, s2
  405248:	mrs	x0, fpsr
  40524c:	ret
  405250:	stp	x29, x30, [sp, #-64]!
  405254:	mov	x29, sp
  405258:	stp	x19, x20, [sp, #16]
  40525c:	adrp	x20, 415000 <ferror@plt+0x13c60>
  405260:	add	x20, x20, #0xdc0
  405264:	stp	x21, x22, [sp, #32]
  405268:	adrp	x21, 415000 <ferror@plt+0x13c60>
  40526c:	add	x21, x21, #0xdb8
  405270:	sub	x20, x20, x21
  405274:	mov	w22, w0
  405278:	stp	x23, x24, [sp, #48]
  40527c:	mov	x23, x1
  405280:	mov	x24, x2
  405284:	bl	4010d8 <_exit@plt-0x38>
  405288:	cmp	xzr, x20, asr #3
  40528c:	b.eq	4052b8 <ferror@plt+0x3f18>  // b.none
  405290:	asr	x20, x20, #3
  405294:	mov	x19, #0x0                   	// #0
  405298:	ldr	x3, [x21, x19, lsl #3]
  40529c:	mov	x2, x24
  4052a0:	add	x19, x19, #0x1
  4052a4:	mov	x1, x23
  4052a8:	mov	w0, w22
  4052ac:	blr	x3
  4052b0:	cmp	x20, x19
  4052b4:	b.ne	405298 <ferror@plt+0x3ef8>  // b.any
  4052b8:	ldp	x19, x20, [sp, #16]
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	ldp	x23, x24, [sp, #48]
  4052c4:	ldp	x29, x30, [sp], #64
  4052c8:	ret
  4052cc:	nop
  4052d0:	ret
  4052d4:	nop
  4052d8:	adrp	x2, 416000 <ferror@plt+0x14c60>
  4052dc:	mov	x1, #0x0                   	// #0
  4052e0:	ldr	x2, [x2, #344]
  4052e4:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004052e8 <.fini>:
  4052e8:	stp	x29, x30, [sp, #-16]!
  4052ec:	mov	x29, sp
  4052f0:	ldp	x29, x30, [sp], #16
  4052f4:	ret
