

================================================================
== Vivado HLS Report for 'dut_matmul'
================================================================
* Date:           Sun Dec  4 18:05:32 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  739511921|  739511921|  739511921|  739511921|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                    |        Latency        | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- LOOP_ROW          |  739511920|  739511920|    943255|          -|          -|   784|    no    |
        | + LOOP_ST_A        |        100|        100|         1|          -|          -|   100|    no    |
        | + LOOP_COL         |     943152|     943152|      1203|          -|          -|   784|    no    |
        |  ++ LOOP_ST_B      |        100|        100|         1|          -|          -|   100|    no    |
        |  ++ LOOP_DOT_PROD  |       1100|       1100|        11|          -|          -|   100|    no    |
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
3 --> 
	4  / (exitcond8)
	3  / (!exitcond8)
4 --> 
	5  / (!exitcond7)
	2  / (exitcond7)
5 --> 
	6  / (exitcond6)
	5  / (!exitcond6)
6 --> 
	7  / (!exitcond)
	4  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp [1/1] 0.00ns
:0  %tmp = alloca float

ST_1: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_11 [1/1] 0.00ns
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: A [1/1] 0.00ns
:3  %A = alloca [100 x float], align 16

ST_1: B [1/1] 0.00ns
:4  %B = alloca [100 x float], align 16

ST_1: stg_22 [1/1] 1.57ns
:5  store float 0.000000e+00, float* %tmp

ST_1: stg_23 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.07ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %11 ]

ST_2: exitcond9 [1/1] 2.07ns
:1  %exitcond9 = icmp eq i10 %i, -240

ST_2: empty_12 [1/1] 0.00ns
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_2: i_1 [1/1] 1.84ns
:3  %i_1 = add i10 %i, 1

ST_2: stg_28 [1/1] 0.00ns
:4  br i1 %exitcond9, label %12, label %2

ST_2: stg_29 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1804) nounwind

ST_2: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1804)

ST_2: stg_31 [1/1] 1.57ns
:2  br label %3

ST_2: stg_32 [1/1] 0.00ns
:0  ret void


 <State 3>: 7.08ns
ST_3: m [1/1] 0.00ns
:0  %m = phi i7 [ 0, %2 ], [ %m_1, %4 ]

ST_3: exitcond8 [1/1] 1.97ns
:1  %exitcond8 = icmp eq i7 %m, -28

ST_3: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: m_1 [1/1] 1.72ns
:3  %m_1 = add i7 %m, 1

ST_3: stg_37 [1/1] 1.57ns
:4  br i1 %exitcond8, label %.preheader10, label %4

ST_3: stg_38 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1805) nounwind

ST_3: tmp_20 [1/1] 4.38ns
:1  %tmp_20 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_s [1/1] 0.00ns
:2  %tmp_s = zext i7 %m to i64

ST_3: A_addr [1/1] 0.00ns
:3  %A_addr = getelementptr inbounds [100 x float]* %A, i64 0, i64 %tmp_s

ST_3: stg_42 [1/1] 2.71ns
:4  store float %tmp_20, float* %A_addr, align 4

ST_3: stg_43 [1/1] 0.00ns
:5  br label %3


 <State 4>: 2.07ns
ST_4: j [1/1] 0.00ns
.preheader10:0  %j = phi i10 [ %j_1, %10 ], [ 0, %3 ]

ST_4: exitcond7 [1/1] 2.07ns
.preheader10:1  %exitcond7 = icmp eq i10 %j, -240

ST_4: empty_14 [1/1] 0.00ns
.preheader10:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_4: j_1 [1/1] 1.84ns
.preheader10:3  %j_1 = add i10 %j, 1

ST_4: stg_48 [1/1] 0.00ns
.preheader10:4  br i1 %exitcond7, label %11, label %5

ST_4: stg_49 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1806) nounwind

ST_4: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1806)

ST_4: stg_51 [1/1] 1.57ns
:2  br label %6

ST_4: empty_18 [1/1] 0.00ns
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1804, i32 %tmp_8)

ST_4: stg_53 [1/1] 0.00ns
:1  br label %1


 <State 5>: 7.08ns
ST_5: n [1/1] 0.00ns
:0  %n = phi i7 [ 0, %5 ], [ %n_1, %7 ]

ST_5: exitcond6 [1/1] 1.97ns
:1  %exitcond6 = icmp eq i7 %n, -28

ST_5: empty_15 [1/1] 0.00ns
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_5: n_1 [1/1] 1.72ns
:3  %n_1 = add i7 %n, 1

ST_5: stg_58 [1/1] 1.57ns
:4  br i1 %exitcond6, label %.preheader, label %7

ST_5: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1807) nounwind

ST_5: tmp_21 [1/1] 4.38ns
:1  %tmp_21 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_5: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = zext i7 %n to i64

ST_5: B_addr [1/1] 0.00ns
:3  %B_addr = getelementptr inbounds [100 x float]* %B, i64 0, i64 %tmp_1

ST_5: stg_63 [1/1] 2.71ns
:4  store float %tmp_21, float* %B_addr, align 4

ST_5: stg_64 [1/1] 0.00ns
:5  br label %6


 <State 6>: 2.71ns
ST_6: k [1/1] 0.00ns
.preheader:0  %k = phi i7 [ %k_1, %._crit_edge ], [ 0, %6 ]

ST_6: exitcond [1/1] 1.97ns
.preheader:1  %exitcond = icmp eq i7 %k, -28

ST_6: empty_16 [1/1] 0.00ns
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_6: k_1 [1/1] 1.72ns
.preheader:3  %k_1 = add i7 %k, 1

ST_6: stg_69 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %10, label %8

ST_6: tmp_2 [1/1] 1.97ns
:2  %tmp_2 = icmp eq i7 %k, 0

ST_6: tmp_3 [1/1] 0.00ns
:4  %tmp_3 = zext i7 %k to i64

ST_6: A_addr_1 [1/1] 0.00ns
:5  %A_addr_1 = getelementptr inbounds [100 x float]* %A, i64 0, i64 %tmp_3

ST_6: A_load [2/2] 2.71ns
:6  %A_load = load float* %A_addr_1, align 4

ST_6: B_addr_1 [1/1] 0.00ns
:7  %B_addr_1 = getelementptr inbounds [100 x float]* %B, i64 0, i64 %tmp_3

ST_6: B_load [2/2] 2.71ns
:8  %B_load = load float* %B_addr_1, align 4

ST_6: tmp_5 [1/1] 1.97ns
:11  %tmp_5 = icmp eq i7 %k, -29

ST_6: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1806, i32 %tmp_9)

ST_6: stg_78 [1/1] 0.00ns
:1  br label %.preheader10


 <State 7>: 8.41ns
ST_7: A_load [1/2] 2.71ns
:6  %A_load = load float* %A_addr_1, align 4

ST_7: B_load [1/2] 2.71ns
:8  %B_load = load float* %B_addr_1, align 4

ST_7: tmp_4 [4/4] 5.70ns
:9  %tmp_4 = fmul float %A_load, %B_load


 <State 8>: 5.70ns
ST_8: tmp_4 [3/4] 5.70ns
:9  %tmp_4 = fmul float %A_load, %B_load


 <State 9>: 5.70ns
ST_9: tmp_4 [2/4] 5.70ns
:9  %tmp_4 = fmul float %A_load, %B_load


 <State 10>: 5.70ns
ST_10: tmp_4 [1/4] 5.70ns
:9  %tmp_4 = fmul float %A_load, %B_load


 <State 11>: 8.63ns
ST_11: p_load [1/1] 0.00ns
:0  %p_load = load float* %tmp

ST_11: p_03_2 [1/1] 1.37ns
:3  %p_03_2 = select i1 %tmp_2, float 0.000000e+00, float %p_load

ST_11: result [5/5] 7.26ns
:10  %result = fadd float %p_03_2, %tmp_4


 <State 12>: 7.26ns
ST_12: result [4/5] 7.26ns
:10  %result = fadd float %p_03_2, %tmp_4


 <State 13>: 7.26ns
ST_13: result [3/5] 7.26ns
:10  %result = fadd float %p_03_2, %tmp_4


 <State 14>: 7.26ns
ST_14: result [2/5] 7.26ns
:10  %result = fadd float %p_03_2, %tmp_4


 <State 15>: 7.26ns
ST_15: stg_91 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1808) nounwind

ST_15: result [1/5] 7.26ns
:10  %result = fadd float %p_03_2, %tmp_4

ST_15: stg_93 [1/1] 0.00ns
:12  br i1 %tmp_5, label %9, label %._crit_edge


 <State 16>: 4.38ns
ST_16: stg_94 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %result)

ST_16: stg_95 [1/1] 0.00ns
:1  br label %._crit_edge

ST_16: stg_96 [1/1] 1.57ns
._crit_edge:0  store float %result, float* %tmp

ST_16: stg_97 [1/1] 0.00ns
._crit_edge:1  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
