Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 19:52:30 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.1516
  Critical Path Slack:         0.0484
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        0.0535
  Critical Path Slack:         0.0021
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0668
  Critical Path Slack:        -0.0018
  Critical Path Clk Period:    1.2700
  Total Negative Slack:       -0.0036
  No. of Violating Paths:      2.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        0.2247
  Critical Path Slack:         0.3308
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0080
  Total Hold Violation:       -0.0223
  No. of Hold Violations:      3.0000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.1097
  Critical Path Slack:         0.1503
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        0.0404
  Critical Path Slack:         0.0766
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0523
  Critical Path Slack:         0.0727
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             6.0000
  Critical Path Length:        0.1724
  Critical Path Slack:         0.4446
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0144
  Total Hold Violation:       -0.5537
  No. of Hold Violations:    119.0000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.2126
  Critical Path Slack:         0.0474
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             4.0000
  Critical Path Length:        0.0784
  Critical Path Slack:         0.0338
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        0.0924
  Critical Path Slack:         0.0326
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:             8.0000
  Critical Path Length:        0.3537
  Critical Path Slack:         0.2585
  Critical Path Clk Period:    1.2700
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                424
  Buf/Inv Cell Count:              68
  Buf Cell Count:                  25
  Inv Cell Count:                  43
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       280
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:         55.8317
  Noncombinational Area:     151.8912
  Buf/Inv Area:               10.4198
  Total Buffer Area:           5.8579
  Total Inverter Area:         4.5619
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :      1057.9590
  Net YLength        :      1043.5770
  -----------------------------------
  Cell Area:                 207.7229
  Design Area:               207.7229
  Net Length        :       2101.5361


  Design Rules
  -----------------------------------
  Total Number of Nets:           434
  Nets With Violations:            25
  Max Trans Violations:            25
  Max Cap Violations:              11
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             22.4192
  -----------------------------------------
  Overall Compile Time:             72.3896
  Overall Compile Wall Clock Time:  73.4425

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.0018  TNS: 0.0036  Number of Violating Paths: 2
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design  WNS: 0.0018  TNS: 0.0036  Number of Violating Paths: 2


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.0080  TNS: 0.0223  Number of Violating Paths: 3
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.0144  TNS: 0.5537  Number of Violating Paths: 119
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0144  TNS: 0.5537  Number of Violating Paths: 119

  --------------------------------------------------------------------


1
