In archive emlib.a:

em_acmp.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6361      	str	r1, [r4, #52]
  24:	706d      	strb	r5, [r5, #1]
  26:	632e      	str	r6, [r5, #48]
  28:	0000      	lsls	r0, r0, #0
	...
Disassembly of section .text.ACMP_CapsenseInit:

00000000 <ACMP_CapsenseInit>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f241 0300 	movw	r3, #4096	; 0x1000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d00e      	beq.n	34 <ACMP_CapsenseInit+0x34>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f241 4300 	movw	r3, #5120	; 0x1400
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d007      	beq.n	34 <ACMP_CapsenseInit+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f04f 0162 	mov.w	r1, #98	; 0x62
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9b00      	ldr	r3, [sp, #0]
  36:	68db      	ldr	r3, [r3, #12]
  38:	2b3f      	cmp	r3, #63
  3a:	d907      	bls.n	4c <ACMP_CapsenseInit+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f04f 0165 	mov.w	r1, #101	; 0x65
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	9b00      	ldr	r3, [sp, #0]
  4e:	685b      	ldr	r3, [r3, #4]
  50:	2b0f      	cmp	r3, #15
  52:	d907      	bls.n	64 <ACMP_CapsenseInit+0x64>
  54:	f240 0000 	movw	r0, #0	; 0x0
  58:	f2c0 0000 	movt	r0, #0	; 0x0
  5c:	f04f 0168 	mov.w	r1, #104	; 0x68
  60:	f7ff fffe 	bl	0 <assertEFM>
  64:	9b00      	ldr	r3, [sp, #0]
  66:	781b      	ldrb	r3, [r3, #0]
  68:	ea4f 72c3 	mov.w	r2, r3, lsl #31
  6c:	9b00      	ldr	r3, [sp, #0]
  6e:	785b      	ldrb	r3, [r3, #1]
  70:	ea4f 7383 	mov.w	r3, r3, lsl #30
  74:	ea42 0303 	orr.w	r3, r2, r3
  78:	461a      	mov	r2, r3
  7a:	9b00      	ldr	r3, [sp, #0]
  7c:	685b      	ldr	r3, [r3, #4]
  7e:	ea4f 6303 	mov.w	r3, r3, lsl #24
  82:	ea42 0203 	orr.w	r2, r2, r3
  86:	9b00      	ldr	r3, [sp, #0]
  88:	7a1b      	ldrb	r3, [r3, #8]
  8a:	ea4f 2303 	mov.w	r3, r3, lsl #8
  8e:	ea42 0203 	orr.w	r2, r2, r3
  92:	9b00      	ldr	r3, [sp, #0]
  94:	7a5b      	ldrb	r3, [r3, #9]
  96:	ea4f 1303 	mov.w	r3, r3, lsl #4
  9a:	ea42 0203 	orr.w	r2, r2, r3
  9e:	9b01      	ldr	r3, [sp, #4]
  a0:	601a      	str	r2, [r3, #0]
  a2:	9b00      	ldr	r3, [sp, #0]
  a4:	7a9b      	ldrb	r3, [r3, #10]
  a6:	ea4f 7303 	mov.w	r3, r3, lsl #28
  aa:	461a      	mov	r2, r3
  ac:	9b00      	ldr	r3, [sp, #0]
  ae:	7adb      	ldrb	r3, [r3, #11]
  b0:	ea4f 4303 	mov.w	r3, r3, lsl #16
  b4:	ea42 0203 	orr.w	r2, r2, r3
  b8:	9b00      	ldr	r3, [sp, #0]
  ba:	68db      	ldr	r3, [r3, #12]
  bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
  c0:	ea42 0303 	orr.w	r3, r2, r3
  c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  c8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
  cc:	9a01      	ldr	r2, [sp, #4]
  ce:	6053      	str	r3, [r2, #4]
  d0:	9a01      	ldr	r2, [sp, #4]
  d2:	9b00      	ldr	r3, [sp, #0]
  d4:	7c1b      	ldrb	r3, [r3, #16]
  d6:	4610      	mov	r0, r2
  d8:	f04f 0100 	mov.w	r1, #0	; 0x0
  dc:	461a      	mov	r2, r3
  de:	f7ff fffe 	bl	0 <ACMP_CapsenseInit>
  e2:	b003      	add	sp, #12
  e4:	bd00      	pop	{pc}
  e6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ACMP_CapsenseChannelSet:

00000000 <ACMP_CapsenseChannelSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  10:	2b07      	cmp	r3, #7
  12:	d907      	bls.n	24 <ACMP_CapsenseChannelSet+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 0191 	mov.w	r1, #145	; 0x91
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	685b      	ldr	r3, [r3, #4]
  28:	f023 0207 	bic.w	r2, r3, #7	; 0x7
  2c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  30:	f003 0307 	and.w	r3, r3, #7	; 0x7
  34:	ea42 0203 	orr.w	r2, r2, r3
  38:	9b01      	ldr	r3, [sp, #4]
  3a:	605a      	str	r2, [r3, #4]
  3c:	b003      	add	sp, #12
  3e:	bd00      	pop	{pc}
Disassembly of section .text.ACMP_Disable:

00000000 <ACMP_Disable>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	681b      	ldr	r3, [r3, #0]
   8:	f023 0201 	bic.w	r2, r3, #1	; 0x1
   c:	9b01      	ldr	r3, [sp, #4]
   e:	601a      	str	r2, [r3, #0]
  10:	b002      	add	sp, #8
  12:	4770      	bx	lr
Disassembly of section .text.ACMP_Enable:

00000000 <ACMP_Enable>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	681b      	ldr	r3, [r3, #0]
   8:	f043 0201 	orr.w	r2, r3, #1	; 0x1
   c:	9b01      	ldr	r3, [sp, #4]
   e:	601a      	str	r2, [r3, #0]
  10:	b002      	add	sp, #8
  12:	4770      	bx	lr
Disassembly of section .text.ACMP_Reset:

00000000 <ACMP_Reset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f241 0300 	movw	r3, #4096	; 0x1000
   c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  10:	429a      	cmp	r2, r3
  12:	d00e      	beq.n	32 <ACMP_Reset+0x32>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f241 4300 	movw	r3, #5120	; 0x1400
  1a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  1e:	429a      	cmp	r2, r3
  20:	d007      	beq.n	32 <ACMP_Reset+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f04f 01be 	mov.w	r1, #190	; 0xbe
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	9a01      	ldr	r2, [sp, #4]
  34:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
  38:	6013      	str	r3, [r2, #0]
  3a:	9a01      	ldr	r2, [sp, #4]
  3c:	f240 0380 	movw	r3, #128	; 0x80
  40:	f2c0 0301 	movt	r3, #1	; 0x1
  44:	6053      	str	r3, [r2, #4]
  46:	9a01      	ldr	r2, [sp, #4]
  48:	f04f 0300 	mov.w	r3, #0	; 0x0
  4c:	60d3      	str	r3, [r2, #12]
  4e:	9a01      	ldr	r2, [sp, #4]
  50:	f04f 0303 	mov.w	r3, #3	; 0x3
  54:	6193      	str	r3, [r2, #24]
  56:	b003      	add	sp, #12
  58:	bd00      	pop	{pc}
  5a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ACMP_GPIOSetup:

00000000 <ACMP_GPIOSetup>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	4619      	mov	r1, r3
   a:	4613      	mov	r3, r2
   c:	f88d 3007 	strb.w	r3, [sp, #7]
  10:	460b      	mov	r3, r1
  12:	f88d 3006 	strb.w	r3, [sp, #6]
  16:	9b02      	ldr	r3, [sp, #8]
  18:	2b02      	cmp	r3, #2
  1a:	d907      	bls.n	2c <ACMP_GPIOSetup+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f04f 01e1 	mov.w	r1, #225	; 0xe1
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	9b03      	ldr	r3, [sp, #12]
  2e:	681b      	ldr	r3, [r3, #0]
  30:	f023 0208 	bic.w	r2, r3, #8	; 0x8
  34:	f89d 3006 	ldrb.w	r3, [sp, #6]
  38:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  3c:	f003 0308 	and.w	r3, r3, #8	; 0x8
  40:	ea42 0203 	orr.w	r2, r2, r3
  44:	9b03      	ldr	r3, [sp, #12]
  46:	601a      	str	r2, [r3, #0]
  48:	9b02      	ldr	r3, [sp, #8]
  4a:	ea4f 2203 	mov.w	r2, r3, lsl #8
  4e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  52:	ea42 0203 	orr.w	r2, r2, r3
  56:	9b03      	ldr	r3, [sp, #12]
  58:	61da      	str	r2, [r3, #28]
  5a:	b005      	add	sp, #20
  5c:	bd00      	pop	{pc}
  5e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ACMP_ChannelSet:

00000000 <ACMP_ChannelSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	4613      	mov	r3, r2
   e:	f88d 3002 	strb.w	r3, [sp, #2]
  12:	f89d 3002 	ldrb.w	r3, [sp, #2]
  16:	2b07      	cmp	r3, #7
  18:	d907      	bls.n	2a <ACMP_ChannelSet+0x2a>
  1a:	f240 0000 	movw	r0, #0	; 0x0
  1e:	f2c0 0000 	movt	r0, #0	; 0x0
  22:	f44f 7182 	mov.w	r1, #260	; 0x104
  26:	f7ff fffe 	bl	0 <assertEFM>
  2a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  2e:	2b0b      	cmp	r3, #11
  30:	d907      	bls.n	42 <ACMP_ChannelSet+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f240 1107 	movw	r1, #263	; 0x107
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	9b01      	ldr	r3, [sp, #4]
  44:	685b      	ldr	r3, [r3, #4]
  46:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
  4a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4e:	ea4f 1303 	mov.w	r3, r3, lsl #4
  52:	ea42 0203 	orr.w	r2, r2, r3
  56:	f89d 3002 	ldrb.w	r3, [sp, #2]
  5a:	ea42 0203 	orr.w	r2, r2, r3
  5e:	9b01      	ldr	r3, [sp, #4]
  60:	605a      	str	r2, [r3, #4]
  62:	b003      	add	sp, #12
  64:	bd00      	pop	{pc}
  66:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ACMP_Init:

00000000 <ACMP_Init>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f241 0300 	movw	r3, #4096	; 0x1000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d00e      	beq.n	34 <ACMP_Init+0x34>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f241 4300 	movw	r3, #5120	; 0x1400
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d007      	beq.n	34 <ACMP_Init+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f44f 7192 	mov.w	r1, #292	; 0x124
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9b00      	ldr	r3, [sp, #0]
  36:	685b      	ldr	r3, [r3, #4]
  38:	2b0f      	cmp	r3, #15
  3a:	d907      	bls.n	4c <ACMP_Init+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f240 1127 	movw	r1, #295	; 0x127
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	9b00      	ldr	r3, [sp, #0]
  4e:	781b      	ldrb	r3, [r3, #0]
  50:	ea4f 72c3 	mov.w	r2, r3, lsl #31
  54:	9b00      	ldr	r3, [sp, #0]
  56:	785b      	ldrb	r3, [r3, #1]
  58:	ea4f 7383 	mov.w	r3, r3, lsl #30
  5c:	ea42 0303 	orr.w	r3, r2, r3
  60:	461a      	mov	r2, r3
  62:	9b00      	ldr	r3, [sp, #0]
  64:	685b      	ldr	r3, [r3, #4]
  66:	ea4f 6303 	mov.w	r3, r3, lsl #24
  6a:	ea42 0203 	orr.w	r2, r2, r3
  6e:	9b00      	ldr	r3, [sp, #0]
  70:	7a1b      	ldrb	r3, [r3, #8]
  72:	ea4f 4343 	mov.w	r3, r3, lsl #17
  76:	ea42 0203 	orr.w	r2, r2, r3
  7a:	9b00      	ldr	r3, [sp, #0]
  7c:	7a5b      	ldrb	r3, [r3, #9]
  7e:	ea4f 4303 	mov.w	r3, r3, lsl #16
  82:	ea42 0203 	orr.w	r2, r2, r3
  86:	9b00      	ldr	r3, [sp, #0]
  88:	7a9b      	ldrb	r3, [r3, #10]
  8a:	ea4f 2303 	mov.w	r3, r3, lsl #8
  8e:	ea42 0203 	orr.w	r2, r2, r3
  92:	9b00      	ldr	r3, [sp, #0]
  94:	7adb      	ldrb	r3, [r3, #11]
  96:	ea4f 1303 	mov.w	r3, r3, lsl #4
  9a:	ea42 0203 	orr.w	r2, r2, r3
  9e:	9b00      	ldr	r3, [sp, #0]
  a0:	7b1b      	ldrb	r3, [r3, #12]
  a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
  a6:	ea42 0203 	orr.w	r2, r2, r3
  aa:	9b01      	ldr	r3, [sp, #4]
  ac:	601a      	str	r2, [r3, #0]
  ae:	9b00      	ldr	r3, [sp, #0]
  b0:	7b5b      	ldrb	r3, [r3, #13]
  b2:	ea4f 4303 	mov.w	r3, r3, lsl #16
  b6:	461a      	mov	r2, r3
  b8:	9b00      	ldr	r3, [sp, #0]
  ba:	691b      	ldr	r3, [r3, #16]
  bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
  c0:	ea42 0203 	orr.w	r2, r2, r3
  c4:	9b01      	ldr	r3, [sp, #4]
  c6:	605a      	str	r2, [r3, #4]
  c8:	9a01      	ldr	r2, [sp, #4]
  ca:	9b00      	ldr	r3, [sp, #0]
  cc:	7d1b      	ldrb	r3, [r3, #20]
  ce:	4610      	mov	r0, r2
  d0:	f04f 0100 	mov.w	r1, #0	; 0x0
  d4:	461a      	mov	r2, r3
  d6:	f7ff fffe 	bl	0 <ACMP_Init>
  da:	b003      	add	sp, #12
  dc:	bd00      	pop	{pc}
  de:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_adc.o:     file format elf32-littlearm

Disassembly of section .text.ADC_CalibrateLoadScan:

00000000 <ADC_CalibrateLoadScan>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f88d 3003 	strb.w	r3, [sp, #3]
   a:	f89d 3003 	ldrb.w	r3, [sp, #3]
   e:	2b06      	cmp	r3, #6
  10:	f200 80b7 	bhi.w	182 <ADC_CalibrateLoadScan+0x182>
  14:	a201      	add	r2, pc, #4	(adr r2, 1c <ADC_CalibrateLoadScan+0x1c>)
  16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  1a:	46c0      	nop			(mov r8, r8)
  1c:	00000039 	.word	0x00000039
  20:	00000087 	.word	0x00000087
  24:	000000c9 	.word	0x000000c9
  28:	00000117 	.word	0x00000117
  2c:	00000183 	.word	0x00000183
  30:	00000183 	.word	0x00000183
  34:	00000159 	.word	0x00000159
  38:	9b01      	ldr	r3, [sp, #4]
  3a:	6b5b      	ldr	r3, [r3, #52]
  3c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  40:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
  44:	9303      	str	r3, [sp, #12]
  46:	f248 13b0 	movw	r3, #33200	; 0x81b0
  4a:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  4e:	685b      	ldr	r3, [r3, #4]
  50:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
  54:	ea4f 2313 	mov.w	r3, r3, lsr #8
  58:	ea4f 6203 	mov.w	r2, r3, lsl #24
  5c:	9b03      	ldr	r3, [sp, #12]
  5e:	ea43 0302 	orr.w	r3, r3, r2
  62:	9303      	str	r3, [sp, #12]
  64:	f248 13b0 	movw	r3, #33200	; 0x81b0
  68:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  6c:	685b      	ldr	r3, [r3, #4]
  6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  72:	ea4f 4203 	mov.w	r2, r3, lsl #16
  76:	9b03      	ldr	r3, [sp, #12]
  78:	ea43 0302 	orr.w	r3, r3, r2
  7c:	9303      	str	r3, [sp, #12]
  7e:	9a01      	ldr	r2, [sp, #4]
  80:	9b03      	ldr	r3, [sp, #12]
  82:	6353      	str	r3, [r2, #52]
  84:	e07d      	b.n	182 <ADC_CalibrateLoadScan+0x182>
  86:	9b01      	ldr	r3, [sp, #4]
  88:	6b5b      	ldr	r3, [r3, #52]
  8a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  8e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
  92:	9303      	str	r3, [sp, #12]
  94:	f248 13b0 	movw	r3, #33200	; 0x81b0
  98:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  9c:	685b      	ldr	r3, [r3, #4]
  9e:	f003 42fe 	and.w	r2, r3, #2130706432	; 0x7f000000
  a2:	9b03      	ldr	r3, [sp, #12]
  a4:	ea43 0302 	orr.w	r3, r3, r2
  a8:	9303      	str	r3, [sp, #12]
  aa:	f248 13b0 	movw	r3, #33200	; 0x81b0
  ae:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  b2:	685b      	ldr	r3, [r3, #4]
  b4:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
  b8:	9b03      	ldr	r3, [sp, #12]
  ba:	ea43 0302 	orr.w	r3, r3, r2
  be:	9303      	str	r3, [sp, #12]
  c0:	9a01      	ldr	r2, [sp, #4]
  c2:	9b03      	ldr	r3, [sp, #12]
  c4:	6353      	str	r3, [r2, #52]
  c6:	e05c      	b.n	182 <ADC_CalibrateLoadScan+0x182>
  c8:	9b01      	ldr	r3, [sp, #4]
  ca:	6b5b      	ldr	r3, [r3, #52]
  cc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  d0:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
  d4:	9303      	str	r3, [sp, #12]
  d6:	f248 13b0 	movw	r3, #33200	; 0x81b0
  da:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  de:	689b      	ldr	r3, [r3, #8]
  e0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
  e4:	ea4f 2313 	mov.w	r3, r3, lsr #8
  e8:	ea4f 6203 	mov.w	r2, r3, lsl #24
  ec:	9b03      	ldr	r3, [sp, #12]
  ee:	ea43 0302 	orr.w	r3, r3, r2
  f2:	9303      	str	r3, [sp, #12]
  f4:	f248 13b0 	movw	r3, #33200	; 0x81b0
  f8:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  fc:	689b      	ldr	r3, [r3, #8]
  fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 102:	ea4f 4203 	mov.w	r2, r3, lsl #16
 106:	9b03      	ldr	r3, [sp, #12]
 108:	ea43 0302 	orr.w	r3, r3, r2
 10c:	9303      	str	r3, [sp, #12]
 10e:	9a01      	ldr	r2, [sp, #4]
 110:	9b03      	ldr	r3, [sp, #12]
 112:	6353      	str	r3, [r2, #52]
 114:	e035      	b.n	182 <ADC_CalibrateLoadScan+0x182>
 116:	9b01      	ldr	r3, [sp, #4]
 118:	6b5b      	ldr	r3, [r3, #52]
 11a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 11e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 122:	9303      	str	r3, [sp, #12]
 124:	f248 13b0 	movw	r3, #33200	; 0x81b0
 128:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
 12c:	689b      	ldr	r3, [r3, #8]
 12e:	f003 42fe 	and.w	r2, r3, #2130706432	; 0x7f000000
 132:	9b03      	ldr	r3, [sp, #12]
 134:	ea43 0302 	orr.w	r3, r3, r2
 138:	9303      	str	r3, [sp, #12]
 13a:	f248 13b0 	movw	r3, #33200	; 0x81b0
 13e:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
 142:	689b      	ldr	r3, [r3, #8]
 144:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
 148:	9b03      	ldr	r3, [sp, #12]
 14a:	ea43 0302 	orr.w	r3, r3, r2
 14e:	9303      	str	r3, [sp, #12]
 150:	9a01      	ldr	r2, [sp, #4]
 152:	9b03      	ldr	r3, [sp, #12]
 154:	6353      	str	r3, [r2, #52]
 156:	e014      	b.n	182 <ADC_CalibrateLoadScan+0x182>
 158:	9b01      	ldr	r3, [sp, #4]
 15a:	6b5b      	ldr	r3, [r3, #52]
 15c:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 160:	9303      	str	r3, [sp, #12]
 162:	f248 13b0 	movw	r3, #33200	; 0x81b0
 166:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
 16a:	68db      	ldr	r3, [r3, #12]
 16c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 170:	ea4f 4203 	mov.w	r2, r3, lsl #16
 174:	9b03      	ldr	r3, [sp, #12]
 176:	ea43 0302 	orr.w	r3, r3, r2
 17a:	9303      	str	r3, [sp, #12]
 17c:	9a01      	ldr	r2, [sp, #4]
 17e:	9b03      	ldr	r3, [sp, #12]
 180:	6353      	str	r3, [r2, #52]
 182:	b004      	add	sp, #16
 184:	4770      	bx	lr
 186:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ADC_CalibrateLoadSingle:

00000000 <ADC_CalibrateLoadSingle>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f88d 3003 	strb.w	r3, [sp, #3]
   a:	f89d 3003 	ldrb.w	r3, [sp, #3]
   e:	2b06      	cmp	r3, #6
  10:	f200 80b5 	bhi.w	17e <ADC_CalibrateLoadSingle+0x17e>
  14:	a201      	add	r2, pc, #4	(adr r2, 1c <ADC_CalibrateLoadSingle+0x1c>)
  16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  1a:	46c0      	nop			(mov r8, r8)
  1c:	00000039 	.word	0x00000039
  20:	0000007b 	.word	0x0000007b
  24:	000000c9 	.word	0x000000c9
  28:	0000010b 	.word	0x0000010b
  2c:	0000017f 	.word	0x0000017f
  30:	0000017f 	.word	0x0000017f
  34:	00000159 	.word	0x00000159
  38:	9b01      	ldr	r3, [sp, #4]
  3a:	6b5b      	ldr	r3, [r3, #52]
  3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
  40:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  44:	9303      	str	r3, [sp, #12]
  46:	f248 13b0 	movw	r3, #33200	; 0x81b0
  4a:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  4e:	685b      	ldr	r3, [r3, #4]
  50:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
  54:	9b03      	ldr	r3, [sp, #12]
  56:	ea43 0302 	orr.w	r3, r3, r2
  5a:	9303      	str	r3, [sp, #12]
  5c:	f248 13b0 	movw	r3, #33200	; 0x81b0
  60:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  64:	685b      	ldr	r3, [r3, #4]
  66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
  6a:	9b03      	ldr	r3, [sp, #12]
  6c:	ea43 0302 	orr.w	r3, r3, r2
  70:	9303      	str	r3, [sp, #12]
  72:	9a01      	ldr	r2, [sp, #4]
  74:	9b03      	ldr	r3, [sp, #12]
  76:	6353      	str	r3, [r2, #52]
  78:	e081      	b.n	17e <ADC_CalibrateLoadSingle+0x17e>
  7a:	9b01      	ldr	r3, [sp, #4]
  7c:	6b5b      	ldr	r3, [r3, #52]
  7e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
  82:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  86:	9303      	str	r3, [sp, #12]
  88:	f248 13b0 	movw	r3, #33200	; 0x81b0
  8c:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  90:	685b      	ldr	r3, [r3, #4]
  92:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
  96:	ea4f 6313 	mov.w	r3, r3, lsr #24
  9a:	ea4f 2203 	mov.w	r2, r3, lsl #8
  9e:	9b03      	ldr	r3, [sp, #12]
  a0:	ea43 0302 	orr.w	r3, r3, r2
  a4:	9303      	str	r3, [sp, #12]
  a6:	f248 13b0 	movw	r3, #33200	; 0x81b0
  aa:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  ae:	685b      	ldr	r3, [r3, #4]
  b0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  b4:	ea4f 4213 	mov.w	r2, r3, lsr #16
  b8:	9b03      	ldr	r3, [sp, #12]
  ba:	ea43 0302 	orr.w	r3, r3, r2
  be:	9303      	str	r3, [sp, #12]
  c0:	9a01      	ldr	r2, [sp, #4]
  c2:	9b03      	ldr	r3, [sp, #12]
  c4:	6353      	str	r3, [r2, #52]
  c6:	e05a      	b.n	17e <ADC_CalibrateLoadSingle+0x17e>
  c8:	9b01      	ldr	r3, [sp, #4]
  ca:	6b5b      	ldr	r3, [r3, #52]
  cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
  d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  d4:	9303      	str	r3, [sp, #12]
  d6:	f248 13b0 	movw	r3, #33200	; 0x81b0
  da:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  de:	689b      	ldr	r3, [r3, #8]
  e0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
  e4:	9b03      	ldr	r3, [sp, #12]
  e6:	ea43 0302 	orr.w	r3, r3, r2
  ea:	9303      	str	r3, [sp, #12]
  ec:	f248 13b0 	movw	r3, #33200	; 0x81b0
  f0:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  f4:	689b      	ldr	r3, [r3, #8]
  f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
  fa:	9b03      	ldr	r3, [sp, #12]
  fc:	ea43 0302 	orr.w	r3, r3, r2
 100:	9303      	str	r3, [sp, #12]
 102:	9a01      	ldr	r2, [sp, #4]
 104:	9b03      	ldr	r3, [sp, #12]
 106:	6353      	str	r3, [r2, #52]
 108:	e039      	b.n	17e <ADC_CalibrateLoadSingle+0x17e>
 10a:	9b01      	ldr	r3, [sp, #4]
 10c:	6b5b      	ldr	r3, [r3, #52]
 10e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 112:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 116:	9303      	str	r3, [sp, #12]
 118:	f248 13b0 	movw	r3, #33200	; 0x81b0
 11c:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
 120:	689b      	ldr	r3, [r3, #8]
 122:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 126:	ea4f 6313 	mov.w	r3, r3, lsr #24
 12a:	ea4f 2203 	mov.w	r2, r3, lsl #8
 12e:	9b03      	ldr	r3, [sp, #12]
 130:	ea43 0302 	orr.w	r3, r3, r2
 134:	9303      	str	r3, [sp, #12]
 136:	f248 13b0 	movw	r3, #33200	; 0x81b0
 13a:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
 13e:	689b      	ldr	r3, [r3, #8]
 140:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 144:	ea4f 4213 	mov.w	r2, r3, lsr #16
 148:	9b03      	ldr	r3, [sp, #12]
 14a:	ea43 0302 	orr.w	r3, r3, r2
 14e:	9303      	str	r3, [sp, #12]
 150:	9a01      	ldr	r2, [sp, #4]
 152:	9b03      	ldr	r3, [sp, #12]
 154:	6353      	str	r3, [r2, #52]
 156:	e012      	b.n	17e <ADC_CalibrateLoadSingle+0x17e>
 158:	9b01      	ldr	r3, [sp, #4]
 15a:	6b5b      	ldr	r3, [r3, #52]
 15c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 160:	9303      	str	r3, [sp, #12]
 162:	f248 13b0 	movw	r3, #33200	; 0x81b0
 166:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
 16a:	68db      	ldr	r3, [r3, #12]
 16c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 170:	9b03      	ldr	r3, [sp, #12]
 172:	ea43 0302 	orr.w	r3, r3, r2
 176:	9303      	str	r3, [sp, #12]
 178:	9a01      	ldr	r2, [sp, #4]
 17a:	9b03      	ldr	r3, [sp, #12]
 17c:	6353      	str	r3, [r2, #52]
 17e:	b004      	add	sp, #16
 180:	4770      	bx	lr
 182:	46c0      	nop			(mov r8, r8)
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6461      	str	r1, [r4, #68]
  24:	2e63      	cmp	r6, #99
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.ADC_Init:

00000000 <ADC_Init>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f242 0300 	movw	r3, #8192	; 0x2000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d007      	beq.n	26 <ADC_Init+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f44f 7181 	mov.w	r1, #258	; 0x102
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9a01      	ldr	r2, [sp, #4]
  28:	f04f 030a 	mov.w	r3, #10	; 0xa
  2c:	6053      	str	r3, [r2, #4]
  2e:	9b00      	ldr	r3, [sp, #0]
  30:	781b      	ldrb	r3, [r3, #0]
  32:	ea4f 6203 	mov.w	r2, r3, lsl #24
  36:	9b00      	ldr	r3, [sp, #0]
  38:	78db      	ldrb	r3, [r3, #3]
  3a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  3e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
  42:	ea42 0203 	orr.w	r2, r2, r3
  46:	9b00      	ldr	r3, [sp, #0]
  48:	791b      	ldrb	r3, [r3, #4]
  4a:	ea4f 2303 	mov.w	r3, r3, lsl #8
  4e:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
  52:	ea42 0203 	orr.w	r2, r2, r3
  56:	9b00      	ldr	r3, [sp, #0]
  58:	785b      	ldrb	r3, [r3, #1]
  5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
  5e:	ea42 0203 	orr.w	r2, r2, r3
  62:	9b00      	ldr	r3, [sp, #0]
  64:	789b      	ldrb	r3, [r3, #2]
  66:	ea42 0303 	orr.w	r3, r2, r3
  6a:	9303      	str	r3, [sp, #12]
  6c:	9b00      	ldr	r3, [sp, #0]
  6e:	795b      	ldrb	r3, [r3, #5]
  70:	2b00      	cmp	r3, #0
  72:	d003      	beq.n	7c <assertEFM+0x7c>
  74:	9b03      	ldr	r3, [sp, #12]
  76:	f043 0308 	orr.w	r3, r3, #8	; 0x8
  7a:	9303      	str	r3, [sp, #12]
  7c:	9a01      	ldr	r2, [sp, #4]
  7e:	9b03      	ldr	r3, [sp, #12]
  80:	6013      	str	r3, [r2, #0]
  82:	b005      	add	sp, #20
  84:	bd00      	pop	{pc}
  86:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ADC_InitScan:

00000000 <ADC_InitScan>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f242 0300 	movw	r3, #8192	; 0x2000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d007      	beq.n	26 <ADC_InitScan+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f44f 7197 	mov.w	r1, #302	; 0x12e
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9a01      	ldr	r2, [sp, #4]
  28:	f04f 0308 	mov.w	r3, #8	; 0x8
  2c:	6053      	str	r3, [r2, #4]
  2e:	9b00      	ldr	r3, [sp, #0]
  30:	789b      	ldrb	r3, [r3, #2]
  32:	9801      	ldr	r0, [sp, #4]
  34:	4619      	mov	r1, r3
  36:	f7ff fffe 	bl	0 <ADC_InitScan>
  3a:	9b00      	ldr	r3, [sp, #0]
  3c:	781b      	ldrb	r3, [r3, #0]
  3e:	ea4f 7203 	mov.w	r2, r3, lsl #28
  42:	9b00      	ldr	r3, [sp, #0]
  44:	785b      	ldrb	r3, [r3, #1]
  46:	ea4f 5303 	mov.w	r3, r3, lsl #20
  4a:	ea42 0203 	orr.w	r2, r2, r3
  4e:	9b00      	ldr	r3, [sp, #0]
  50:	789b      	ldrb	r3, [r3, #2]
  52:	ea4f 4303 	mov.w	r3, r3, lsl #16
  56:	ea42 0203 	orr.w	r2, r2, r3
  5a:	9b00      	ldr	r3, [sp, #0]
  5c:	685b      	ldr	r3, [r3, #4]
  5e:	ea42 0203 	orr.w	r2, r2, r3
  62:	9b00      	ldr	r3, [sp, #0]
  64:	78db      	ldrb	r3, [r3, #3]
  66:	ea4f 1303 	mov.w	r3, r3, lsl #4
  6a:	ea42 0303 	orr.w	r3, r2, r3
  6e:	9303      	str	r3, [sp, #12]
  70:	9b00      	ldr	r3, [sp, #0]
  72:	7a5b      	ldrb	r3, [r3, #9]
  74:	2b00      	cmp	r3, #0
  76:	d003      	beq.n	80 <ADC_InitScan+0x80>
  78:	9b03      	ldr	r3, [sp, #12]
  7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  7e:	9303      	str	r3, [sp, #12]
  80:	9b00      	ldr	r3, [sp, #0]
  82:	7a9b      	ldrb	r3, [r3, #10]
  84:	2b00      	cmp	r3, #0
  86:	d003      	beq.n	90 <ADC_InitScan+0x90>
  88:	9b03      	ldr	r3, [sp, #12]
  8a:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  8e:	9303      	str	r3, [sp, #12]
  90:	9b00      	ldr	r3, [sp, #0]
  92:	7a1b      	ldrb	r3, [r3, #8]
  94:	2b00      	cmp	r3, #0
  96:	d003      	beq.n	a0 <ADC_InitScan+0xa0>
  98:	9b03      	ldr	r3, [sp, #12]
  9a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  9e:	9303      	str	r3, [sp, #12]
  a0:	9b00      	ldr	r3, [sp, #0]
  a2:	7adb      	ldrb	r3, [r3, #11]
  a4:	2b00      	cmp	r3, #0
  a6:	d003      	beq.n	b0 <ADC_InitScan+0xb0>
  a8:	9b03      	ldr	r3, [sp, #12]
  aa:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  ae:	9303      	str	r3, [sp, #12]
  b0:	9a01      	ldr	r2, [sp, #4]
  b2:	9b03      	ldr	r3, [sp, #12]
  b4:	6113      	str	r3, [r2, #16]
  b6:	b005      	add	sp, #20
  b8:	bd00      	pop	{pc}
  ba:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ADC_InitSingle:

00000000 <ADC_InitSingle>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f242 0300 	movw	r3, #8192	; 0x2000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d007      	beq.n	26 <ADC_InitSingle+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f44f 71b6 	mov.w	r1, #364	; 0x16c
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9a01      	ldr	r2, [sp, #4]
  28:	f04f 0302 	mov.w	r3, #2	; 0x2
  2c:	6053      	str	r3, [r2, #4]
  2e:	9b00      	ldr	r3, [sp, #0]
  30:	789b      	ldrb	r3, [r3, #2]
  32:	9801      	ldr	r0, [sp, #4]
  34:	4619      	mov	r1, r3
  36:	f7ff fffe 	bl	0 <ADC_InitSingle>
  3a:	9b00      	ldr	r3, [sp, #0]
  3c:	781b      	ldrb	r3, [r3, #0]
  3e:	ea4f 7203 	mov.w	r2, r3, lsl #28
  42:	9b00      	ldr	r3, [sp, #0]
  44:	785b      	ldrb	r3, [r3, #1]
  46:	ea4f 5303 	mov.w	r3, r3, lsl #20
  4a:	ea42 0203 	orr.w	r2, r2, r3
  4e:	9b00      	ldr	r3, [sp, #0]
  50:	789b      	ldrb	r3, [r3, #2]
  52:	ea4f 4303 	mov.w	r3, r3, lsl #16
  56:	ea42 0203 	orr.w	r2, r2, r3
  5a:	9b00      	ldr	r3, [sp, #0]
  5c:	791b      	ldrb	r3, [r3, #4]
  5e:	ea4f 2303 	mov.w	r3, r3, lsl #8
  62:	ea42 0203 	orr.w	r2, r2, r3
  66:	9b00      	ldr	r3, [sp, #0]
  68:	78db      	ldrb	r3, [r3, #3]
  6a:	ea4f 1303 	mov.w	r3, r3, lsl #4
  6e:	ea42 0303 	orr.w	r3, r2, r3
  72:	9303      	str	r3, [sp, #12]
  74:	9b00      	ldr	r3, [sp, #0]
  76:	799b      	ldrb	r3, [r3, #6]
  78:	2b00      	cmp	r3, #0
  7a:	d003      	beq.n	84 <ADC_InitSingle+0x84>
  7c:	9b03      	ldr	r3, [sp, #12]
  7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  82:	9303      	str	r3, [sp, #12]
  84:	9b00      	ldr	r3, [sp, #0]
  86:	79db      	ldrb	r3, [r3, #7]
  88:	2b00      	cmp	r3, #0
  8a:	d003      	beq.n	94 <ADC_InitSingle+0x94>
  8c:	9b03      	ldr	r3, [sp, #12]
  8e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  92:	9303      	str	r3, [sp, #12]
  94:	9b00      	ldr	r3, [sp, #0]
  96:	795b      	ldrb	r3, [r3, #5]
  98:	2b00      	cmp	r3, #0
  9a:	d003      	beq.n	a4 <ADC_InitSingle+0xa4>
  9c:	9b03      	ldr	r3, [sp, #12]
  9e:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  a2:	9303      	str	r3, [sp, #12]
  a4:	9b00      	ldr	r3, [sp, #0]
  a6:	7a1b      	ldrb	r3, [r3, #8]
  a8:	2b00      	cmp	r3, #0
  aa:	d003      	beq.n	b4 <ADC_InitSingle+0xb4>
  ac:	9b03      	ldr	r3, [sp, #12]
  ae:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  b2:	9303      	str	r3, [sp, #12]
  b4:	9a01      	ldr	r2, [sp, #4]
  b6:	9b03      	ldr	r3, [sp, #12]
  b8:	60d3      	str	r3, [r2, #12]
  ba:	b005      	add	sp, #20
  bc:	bd00      	pop	{pc}
  be:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ADC_PrescaleCalc:

00000000 <ADC_PrescaleCalc>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f645 5340 	movw	r3, #23872	; 0x5d40
   e:	f2c0 03c6 	movt	r3, #198	; 0xc6
  12:	429a      	cmp	r2, r3
  14:	d905      	bls.n	22 <ADC_PrescaleCalc+0x22>
  16:	f645 5340 	movw	r3, #23872	; 0x5d40
  1a:	f2c0 03c6 	movt	r3, #198	; 0xc6
  1e:	9301      	str	r3, [sp, #4]
  20:	e007      	b.n	32 <ADC_PrescaleCalc+0x32>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f647 43ff 	movw	r3, #31999	; 0x7cff
  28:	429a      	cmp	r2, r3
  2a:	d802      	bhi.n	32 <ADC_PrescaleCalc+0x32>
  2c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  30:	9301      	str	r3, [sp, #4]
  32:	9b00      	ldr	r3, [sp, #0]
  34:	2b00      	cmp	r3, #0
  36:	d107      	bne.n	48 <ADC_PrescaleCalc+0x48>
  38:	f248 1010 	movw	r0, #33040	; 0x8110
  3c:	f2c0 0002 	movt	r0, #2	; 0x2
  40:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  44:	4603      	mov	r3, r0
  46:	9300      	str	r3, [sp, #0]
  48:	9a00      	ldr	r2, [sp, #0]
  4a:	9b01      	ldr	r3, [sp, #4]
  4c:	4413      	add	r3, r2
  4e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
  52:	9b01      	ldr	r3, [sp, #4]
  54:	fbb2 f3f3 	udiv	r3, r2, r3
  58:	9303      	str	r3, [sp, #12]
  5a:	9b03      	ldr	r3, [sp, #12]
  5c:	2b00      	cmp	r3, #0
  5e:	d003      	beq.n	68 <CMU_ClockFreqGet+0x68>
  60:	9b03      	ldr	r3, [sp, #12]
  62:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  66:	9303      	str	r3, [sp, #12]
  68:	9b03      	ldr	r3, [sp, #12]
  6a:	b2db      	uxtb	r3, r3
  6c:	4618      	mov	r0, r3
  6e:	b005      	add	sp, #20
  70:	bd00      	pop	{pc}
  72:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ADC_Reset:

00000000 <ADC_Reset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f04f 030a 	mov.w	r3, #10	; 0xa
   c:	6053      	str	r3, [r2, #4]
   e:	9a01      	ldr	r2, [sp, #4]
  10:	f04f 0300 	mov.w	r3, #0	; 0x0
  14:	60d3      	str	r3, [r2, #12]
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f04f 0300 	mov.w	r3, #0	; 0x0
  1c:	6113      	str	r3, [r2, #16]
  1e:	9a01      	ldr	r2, [sp, #4]
  20:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
  24:	6013      	str	r3, [r2, #0]
  26:	9a01      	ldr	r2, [sp, #4]
  28:	f04f 0300 	mov.w	r3, #0	; 0x0
  2c:	6153      	str	r3, [r2, #20]
  2e:	9a01      	ldr	r2, [sp, #4]
  30:	f240 3303 	movw	r3, #771	; 0x303
  34:	6213      	str	r3, [r2, #32]
  36:	9a01      	ldr	r2, [sp, #4]
  38:	f240 7347 	movw	r3, #1863	; 0x747
  3c:	63d3      	str	r3, [r2, #60]
  3e:	9801      	ldr	r0, [sp, #4]
  40:	f04f 0100 	mov.w	r1, #0	; 0x0
  44:	f7ff fffe 	bl	0 <ADC_Reset>
  48:	9801      	ldr	r0, [sp, #4]
  4a:	f04f 0100 	mov.w	r1, #0	; 0x0
  4e:	f7ff fffe 	bl	0 <ADC_Reset>
  52:	b003      	add	sp, #12
  54:	bd00      	pop	{pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.ADC_TimebaseCalc:

00000000 <ADC_TimebaseCalc>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d10d      	bne.n	28 <ADC_TimebaseCalc+0x28>
   c:	f248 1010 	movw	r0, #33040	; 0x8110
  10:	f2c0 0002 	movt	r0, #2	; 0x2
  14:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  18:	4603      	mov	r3, r0
  1a:	9301      	str	r3, [sp, #4]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	2b00      	cmp	r3, #0
  20:	d102      	bne.n	28 <CMU_ClockFreqGet+0x28>
  22:	f04f 0301 	mov.w	r3, #1	; 0x1
  26:	9301      	str	r3, [sp, #4]
  28:	9a01      	ldr	r2, [sp, #4]
  2a:	f644 0300 	movw	r3, #18432	; 0x4800
  2e:	f2c0 13e8 	movt	r3, #488	; 0x1e8
  32:	429a      	cmp	r2, r3
  34:	d904      	bls.n	40 <CMU_ClockFreqGet+0x40>
  36:	f644 0300 	movw	r3, #18432	; 0x4800
  3a:	f2c0 13e8 	movt	r3, #488	; 0x1e8
  3e:	9301      	str	r3, [sp, #4]
  40:	9a01      	ldr	r2, [sp, #4]
  42:	f244 233f 	movw	r3, #16959	; 0x423f
  46:	f2c0 030f 	movt	r3, #15	; 0xf
  4a:	4413      	add	r3, r2
  4c:	9301      	str	r3, [sp, #4]
  4e:	9a01      	ldr	r2, [sp, #4]
  50:	f64d 6383 	movw	r3, #56963	; 0xde83
  54:	f2c4 331b 	movt	r3, #17179	; 0x431b
  58:	fba3 1302 	umull	r1, r3, r3, r2
  5c:	ea4f 4393 	mov.w	r3, r3, lsr #18
  60:	9301      	str	r3, [sp, #4]
  62:	9b01      	ldr	r3, [sp, #4]
  64:	b2db      	uxtb	r3, r3
  66:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  6a:	b2db      	uxtb	r3, r3
  6c:	4618      	mov	r0, r3
  6e:	b003      	add	sp, #12
  70:	bd00      	pop	{pc}
  72:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_aes.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6561      	str	r1, [r4, #84]
  24:	2e73      	cmp	r6, #115
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.AES_CBC128:

00000000 <AES_CBC128>:
   0:	b500      	push	{lr}
   2:	b09d      	sub	sp, #116
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	930a      	str	r3, [sp, #40]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	930b      	str	r3, [sp, #44]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	930c      	str	r3, [sp, #48]
  18:	9b1e      	ldr	r3, [sp, #120]
  1a:	930d      	str	r3, [sp, #52]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_CBC128+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f04f 01ad 	mov.w	r1, #173	; 0xad
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	ea4f 1313 	mov.w	r3, r3, lsr #4
  3c:	9301      	str	r3, [sp, #4]
  3e:	9b00      	ldr	r3, [sp, #0]
  40:	2b00      	cmp	r3, #0
  42:	d01a      	beq.n	7a <assertEFM+0x7a>
  44:	f04f 0303 	mov.w	r3, #3	; 0x3
  48:	9309      	str	r3, [sp, #36]
  4a:	e013      	b.n	74 <assertEFM+0x74>
  4c:	f240 0100 	movw	r1, #0	; 0x0
  50:	f2c4 010e 	movt	r1, #16398	; 0x400e
  54:	9b09      	ldr	r3, [sp, #36]
  56:	ea4f 0283 	mov.w	r2, r3, lsl #2
  5a:	9b0c      	ldr	r3, [sp, #48]
  5c:	4413      	add	r3, r2
  5e:	681b      	ldr	r3, [r3, #0]
  60:	930e      	str	r3, [sp, #56]
  62:	9b0e      	ldr	r3, [sp, #56]
  64:	ba1b      	rev	r3, r3
  66:	930f      	str	r3, [sp, #60]
  68:	9b0f      	ldr	r3, [sp, #60]
  6a:	640b      	str	r3, [r1, #64]
  6c:	9b09      	ldr	r3, [sp, #36]
  6e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  72:	9309      	str	r3, [sp, #36]
  74:	9b09      	ldr	r3, [sp, #36]
  76:	2b00      	cmp	r3, #0
  78:	dae8      	bge.n	4c <assertEFM+0x4c>
  7a:	f89d 307c 	ldrb.w	r3, [sp, #124]
  7e:	2b00      	cmp	r3, #0
  80:	d077      	beq.n	172 <assertEFM+0x172>
  82:	f240 0300 	movw	r3, #0	; 0x0
  86:	f2c4 030e 	movt	r3, #16398	; 0x400e
  8a:	f04f 0224 	mov.w	r2, #36	; 0x24
  8e:	601a      	str	r2, [r3, #0]
  90:	f04f 0303 	mov.w	r3, #3	; 0x3
  94:	9309      	str	r3, [sp, #36]
  96:	e013      	b.n	c0 <assertEFM+0xc0>
  98:	f240 0100 	movw	r1, #0	; 0x0
  9c:	f2c4 010e 	movt	r1, #16398	; 0x400e
  a0:	9b09      	ldr	r3, [sp, #36]
  a2:	ea4f 0283 	mov.w	r2, r3, lsl #2
  a6:	9b0d      	ldr	r3, [sp, #52]
  a8:	4413      	add	r3, r2
  aa:	681b      	ldr	r3, [r3, #0]
  ac:	9310      	str	r3, [sp, #64]
  ae:	9b10      	ldr	r3, [sp, #64]
  b0:	ba1b      	rev	r3, r3
  b2:	9311      	str	r3, [sp, #68]
  b4:	9b11      	ldr	r3, [sp, #68]
  b6:	61cb      	str	r3, [r1, #28]
  b8:	9b09      	ldr	r3, [sp, #36]
  ba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  be:	9309      	str	r3, [sp, #36]
  c0:	9b09      	ldr	r3, [sp, #36]
  c2:	2b00      	cmp	r3, #0
  c4:	dae8      	bge.n	98 <assertEFM+0x98>
  c6:	e047      	b.n	158 <assertEFM+0x158>
  c8:	f04f 0303 	mov.w	r3, #3	; 0x3
  cc:	9309      	str	r3, [sp, #36]
  ce:	e013      	b.n	f8 <assertEFM+0xf8>
  d0:	f240 0100 	movw	r1, #0	; 0x0
  d4:	f2c4 010e 	movt	r1, #16398	; 0x400e
  d8:	9b09      	ldr	r3, [sp, #36]
  da:	ea4f 0283 	mov.w	r2, r3, lsl #2
  de:	9b0b      	ldr	r3, [sp, #44]
  e0:	4413      	add	r3, r2
  e2:	681b      	ldr	r3, [r3, #0]
  e4:	9312      	str	r3, [sp, #72]
  e6:	9b12      	ldr	r3, [sp, #72]
  e8:	ba1b      	rev	r3, r3
  ea:	9313      	str	r3, [sp, #76]
  ec:	9b13      	ldr	r3, [sp, #76]
  ee:	620b      	str	r3, [r1, #32]
  f0:	9b09      	ldr	r3, [sp, #36]
  f2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  f6:	9309      	str	r3, [sp, #36]
  f8:	9b09      	ldr	r3, [sp, #36]
  fa:	2b00      	cmp	r3, #0
  fc:	dae8      	bge.n	d0 <assertEFM+0xd0>
  fe:	9b0b      	ldr	r3, [sp, #44]
 100:	f103 0310 	add.w	r3, r3, #16	; 0x10
 104:	930b      	str	r3, [sp, #44]
 106:	f240 0300 	movw	r3, #0	; 0x0
 10a:	f2c4 030e 	movt	r3, #16398	; 0x400e
 10e:	689b      	ldr	r3, [r3, #8]
 110:	f003 0301 	and.w	r3, r3, #1	; 0x1
 114:	b2db      	uxtb	r3, r3
 116:	2b00      	cmp	r3, #0
 118:	d1f5      	bne.n	106 <assertEFM+0x106>
 11a:	f04f 0303 	mov.w	r3, #3	; 0x3
 11e:	9309      	str	r3, [sp, #36]
 120:	e013      	b.n	14a <assertEFM+0x14a>
 122:	9b09      	ldr	r3, [sp, #36]
 124:	ea4f 0283 	mov.w	r2, r3, lsl #2
 128:	9b0a      	ldr	r3, [sp, #40]
 12a:	441a      	add	r2, r3
 12c:	f240 0300 	movw	r3, #0	; 0x0
 130:	f2c4 030e 	movt	r3, #16398	; 0x400e
 134:	69db      	ldr	r3, [r3, #28]
 136:	9314      	str	r3, [sp, #80]
 138:	9b14      	ldr	r3, [sp, #80]
 13a:	ba1b      	rev	r3, r3
 13c:	9315      	str	r3, [sp, #84]
 13e:	9b15      	ldr	r3, [sp, #84]
 140:	6013      	str	r3, [r2, #0]
 142:	9b09      	ldr	r3, [sp, #36]
 144:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 148:	9309      	str	r3, [sp, #36]
 14a:	9b09      	ldr	r3, [sp, #36]
 14c:	2b00      	cmp	r3, #0
 14e:	dae8      	bge.n	122 <assertEFM+0x122>
 150:	9b0a      	ldr	r3, [sp, #40]
 152:	f103 0310 	add.w	r3, r3, #16	; 0x10
 156:	930a      	str	r3, [sp, #40]
 158:	9b01      	ldr	r3, [sp, #4]
 15a:	2b00      	cmp	r3, #0
 15c:	bf0c      	ite	eq
 15e:	2300      	moveq	r3, #0
 160:	2301      	movne	r3, #1
 162:	b2da      	uxtb	r2, r3
 164:	9b01      	ldr	r3, [sp, #4]
 166:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 16a:	9301      	str	r3, [sp, #4]
 16c:	2a00      	cmp	r2, #0
 16e:	d1ab      	bne.n	c8 <assertEFM+0xc8>
 170:	e09c      	b.n	2ac <assertEFM+0x2ac>
 172:	f240 0300 	movw	r3, #0	; 0x0
 176:	f2c4 030e 	movt	r3, #16398	; 0x400e
 17a:	f04f 0215 	mov.w	r2, #21	; 0x15
 17e:	601a      	str	r2, [r3, #0]
 180:	f04f 0300 	mov.w	r3, #0	; 0x0
 184:	9309      	str	r3, [sp, #36]
 186:	e010      	b.n	1aa <assertEFM+0x1aa>
 188:	9909      	ldr	r1, [sp, #36]
 18a:	9b09      	ldr	r3, [sp, #36]
 18c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 190:	9b0d      	ldr	r3, [sp, #52]
 192:	4413      	add	r3, r2
 194:	681a      	ldr	r2, [r3, #0]
 196:	ea4f 0381 	mov.w	r3, r1, lsl #2
 19a:	a91c      	add	r1, sp, #112
 19c:	440b      	add	r3, r1
 19e:	f843 2c5c 	str.w	r2, [r3, #-92]
 1a2:	9b09      	ldr	r3, [sp, #36]
 1a4:	f103 0301 	add.w	r3, r3, #1	; 0x1
 1a8:	9309      	str	r3, [sp, #36]
 1aa:	9b09      	ldr	r3, [sp, #36]
 1ac:	2b03      	cmp	r3, #3
 1ae:	ddeb      	ble.n	188 <assertEFM+0x188>
 1b0:	e070      	b.n	294 <assertEFM+0x294>
 1b2:	f04f 0303 	mov.w	r3, #3	; 0x3
 1b6:	9309      	str	r3, [sp, #36]
 1b8:	e013      	b.n	1e2 <assertEFM+0x1e2>
 1ba:	f240 0100 	movw	r1, #0	; 0x0
 1be:	f2c4 010e 	movt	r1, #16398	; 0x400e
 1c2:	9b09      	ldr	r3, [sp, #36]
 1c4:	ea4f 0283 	mov.w	r2, r3, lsl #2
 1c8:	9b0b      	ldr	r3, [sp, #44]
 1ca:	4413      	add	r3, r2
 1cc:	681b      	ldr	r3, [r3, #0]
 1ce:	9316      	str	r3, [sp, #88]
 1d0:	9b16      	ldr	r3, [sp, #88]
 1d2:	ba1b      	rev	r3, r3
 1d4:	9317      	str	r3, [sp, #92]
 1d6:	9b17      	ldr	r3, [sp, #92]
 1d8:	61cb      	str	r3, [r1, #28]
 1da:	9b09      	ldr	r3, [sp, #36]
 1dc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 1e0:	9309      	str	r3, [sp, #36]
 1e2:	9b09      	ldr	r3, [sp, #36]
 1e4:	2b00      	cmp	r3, #0
 1e6:	dae8      	bge.n	1ba <assertEFM+0x1ba>
 1e8:	f240 0300 	movw	r3, #0	; 0x0
 1ec:	f2c4 030e 	movt	r3, #16398	; 0x400e
 1f0:	689b      	ldr	r3, [r3, #8]
 1f2:	f003 0301 	and.w	r3, r3, #1	; 0x1
 1f6:	b2db      	uxtb	r3, r3
 1f8:	2b00      	cmp	r3, #0
 1fa:	d1f5      	bne.n	1e8 <assertEFM+0x1e8>
 1fc:	f04f 0303 	mov.w	r3, #3	; 0x3
 200:	9309      	str	r3, [sp, #36]
 202:	e021      	b.n	248 <assertEFM+0x248>
 204:	f240 0200 	movw	r2, #0	; 0x0
 208:	f2c4 020e 	movt	r2, #16398	; 0x400e
 20c:	9b09      	ldr	r3, [sp, #36]
 20e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 212:	a91c      	add	r1, sp, #112
 214:	440b      	add	r3, r1
 216:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 21a:	9318      	str	r3, [sp, #96]
 21c:	9b18      	ldr	r3, [sp, #96]
 21e:	ba1b      	rev	r3, r3
 220:	9319      	str	r3, [sp, #100]
 222:	9b19      	ldr	r3, [sp, #100]
 224:	6213      	str	r3, [r2, #32]
 226:	9909      	ldr	r1, [sp, #36]
 228:	9b09      	ldr	r3, [sp, #36]
 22a:	ea4f 0283 	mov.w	r2, r3, lsl #2
 22e:	9b0b      	ldr	r3, [sp, #44]
 230:	4413      	add	r3, r2
 232:	681a      	ldr	r2, [r3, #0]
 234:	ea4f 0381 	mov.w	r3, r1, lsl #2
 238:	a91c      	add	r1, sp, #112
 23a:	440b      	add	r3, r1
 23c:	f843 2c5c 	str.w	r2, [r3, #-92]
 240:	9b09      	ldr	r3, [sp, #36]
 242:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 246:	9309      	str	r3, [sp, #36]
 248:	9b09      	ldr	r3, [sp, #36]
 24a:	2b00      	cmp	r3, #0
 24c:	dada      	bge.n	204 <assertEFM+0x204>
 24e:	9b0b      	ldr	r3, [sp, #44]
 250:	f103 0310 	add.w	r3, r3, #16	; 0x10
 254:	930b      	str	r3, [sp, #44]
 256:	f04f 0303 	mov.w	r3, #3	; 0x3
 25a:	9309      	str	r3, [sp, #36]
 25c:	e013      	b.n	286 <assertEFM+0x286>
 25e:	9b09      	ldr	r3, [sp, #36]
 260:	ea4f 0283 	mov.w	r2, r3, lsl #2
 264:	9b0a      	ldr	r3, [sp, #40]
 266:	441a      	add	r2, r3
 268:	f240 0300 	movw	r3, #0	; 0x0
 26c:	f2c4 030e 	movt	r3, #16398	; 0x400e
 270:	69db      	ldr	r3, [r3, #28]
 272:	931a      	str	r3, [sp, #104]
 274:	9b1a      	ldr	r3, [sp, #104]
 276:	ba1b      	rev	r3, r3
 278:	931b      	str	r3, [sp, #108]
 27a:	9b1b      	ldr	r3, [sp, #108]
 27c:	6013      	str	r3, [r2, #0]
 27e:	9b09      	ldr	r3, [sp, #36]
 280:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 284:	9309      	str	r3, [sp, #36]
 286:	9b09      	ldr	r3, [sp, #36]
 288:	2b00      	cmp	r3, #0
 28a:	dae8      	bge.n	25e <assertEFM+0x25e>
 28c:	9b0a      	ldr	r3, [sp, #40]
 28e:	f103 0310 	add.w	r3, r3, #16	; 0x10
 292:	930a      	str	r3, [sp, #40]
 294:	9b01      	ldr	r3, [sp, #4]
 296:	2b00      	cmp	r3, #0
 298:	bf0c      	ite	eq
 29a:	2300      	moveq	r3, #0
 29c:	2301      	movne	r3, #1
 29e:	b2da      	uxtb	r2, r3
 2a0:	9b01      	ldr	r3, [sp, #4]
 2a2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 2a6:	9301      	str	r3, [sp, #4]
 2a8:	2a00      	cmp	r2, #0
 2aa:	d182      	bne.n	1b2 <assertEFM+0x1b2>
 2ac:	b01d      	add	sp, #116
 2ae:	bd00      	pop	{pc}
Disassembly of section .text.AES_CBC256:

00000000 <AES_CBC256>:
   0:	b500      	push	{lr}
   2:	b0a3      	sub	sp, #140
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	930a      	str	r3, [sp, #40]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	930b      	str	r3, [sp, #44]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	930c      	str	r3, [sp, #48]
  18:	9b24      	ldr	r3, [sp, #144]
  1a:	930d      	str	r3, [sp, #52]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_CBC256+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 1153 	movw	r1, #339	; 0x153
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	ea4f 1313 	mov.w	r3, r3, lsr #4
  3c:	9301      	str	r3, [sp, #4]
  3e:	f89d 3094 	ldrb.w	r3, [sp, #148]
  42:	2b00      	cmp	r3, #0
  44:	f000 809f 	beq.w	186 <assertEFM+0x186>
  48:	f240 0300 	movw	r3, #0	; 0x0
  4c:	f2c4 030e 	movt	r3, #16398	; 0x400e
  50:	f04f 0222 	mov.w	r2, #34	; 0x22
  54:	601a      	str	r2, [r3, #0]
  56:	f04f 0303 	mov.w	r3, #3	; 0x3
  5a:	9308      	str	r3, [sp, #32]
  5c:	e013      	b.n	86 <assertEFM+0x86>
  5e:	f240 0100 	movw	r1, #0	; 0x0
  62:	f2c4 010e 	movt	r1, #16398	; 0x400e
  66:	9b08      	ldr	r3, [sp, #32]
  68:	ea4f 0283 	mov.w	r2, r3, lsl #2
  6c:	9b0d      	ldr	r3, [sp, #52]
  6e:	4413      	add	r3, r2
  70:	681b      	ldr	r3, [r3, #0]
  72:	930e      	str	r3, [sp, #56]
  74:	9b0e      	ldr	r3, [sp, #56]
  76:	ba1b      	rev	r3, r3
  78:	930f      	str	r3, [sp, #60]
  7a:	9b0f      	ldr	r3, [sp, #60]
  7c:	61cb      	str	r3, [r1, #28]
  7e:	9b08      	ldr	r3, [sp, #32]
  80:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  84:	9308      	str	r3, [sp, #32]
  86:	9b08      	ldr	r3, [sp, #32]
  88:	2b00      	cmp	r3, #0
  8a:	dae8      	bge.n	5e <assertEFM+0x5e>
  8c:	e06e      	b.n	16c <assertEFM+0x16c>
  8e:	f04f 0303 	mov.w	r3, #3	; 0x3
  92:	9308      	str	r3, [sp, #32]
  94:	f04f 0307 	mov.w	r3, #7	; 0x7
  98:	9309      	str	r3, [sp, #36]
  9a:	e037      	b.n	10c <assertEFM+0x10c>
  9c:	f240 0100 	movw	r1, #0	; 0x0
  a0:	f2c4 010e 	movt	r1, #16398	; 0x400e
  a4:	9b09      	ldr	r3, [sp, #36]
  a6:	ea4f 0283 	mov.w	r2, r3, lsl #2
  aa:	9b0c      	ldr	r3, [sp, #48]
  ac:	4413      	add	r3, r2
  ae:	681b      	ldr	r3, [r3, #0]
  b0:	9310      	str	r3, [sp, #64]
  b2:	9b10      	ldr	r3, [sp, #64]
  b4:	ba1b      	rev	r3, r3
  b6:	9311      	str	r3, [sp, #68]
  b8:	9b11      	ldr	r3, [sp, #68]
  ba:	630b      	str	r3, [r1, #48]
  bc:	f240 0100 	movw	r1, #0	; 0x0
  c0:	f2c4 010e 	movt	r1, #16398	; 0x400e
  c4:	9b08      	ldr	r3, [sp, #32]
  c6:	ea4f 0283 	mov.w	r2, r3, lsl #2
  ca:	9b0c      	ldr	r3, [sp, #48]
  cc:	4413      	add	r3, r2
  ce:	681b      	ldr	r3, [r3, #0]
  d0:	9312      	str	r3, [sp, #72]
  d2:	9b12      	ldr	r3, [sp, #72]
  d4:	ba1b      	rev	r3, r3
  d6:	9313      	str	r3, [sp, #76]
  d8:	9b13      	ldr	r3, [sp, #76]
  da:	640b      	str	r3, [r1, #64]
  dc:	f240 0100 	movw	r1, #0	; 0x0
  e0:	f2c4 010e 	movt	r1, #16398	; 0x400e
  e4:	9b08      	ldr	r3, [sp, #32]
  e6:	ea4f 0283 	mov.w	r2, r3, lsl #2
  ea:	9b0b      	ldr	r3, [sp, #44]
  ec:	4413      	add	r3, r2
  ee:	681b      	ldr	r3, [r3, #0]
  f0:	9314      	str	r3, [sp, #80]
  f2:	9b14      	ldr	r3, [sp, #80]
  f4:	ba1b      	rev	r3, r3
  f6:	9315      	str	r3, [sp, #84]
  f8:	9b15      	ldr	r3, [sp, #84]
  fa:	620b      	str	r3, [r1, #32]
  fc:	9b08      	ldr	r3, [sp, #32]
  fe:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 102:	9308      	str	r3, [sp, #32]
 104:	9b09      	ldr	r3, [sp, #36]
 106:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 10a:	9309      	str	r3, [sp, #36]
 10c:	9b08      	ldr	r3, [sp, #32]
 10e:	2b00      	cmp	r3, #0
 110:	dac4      	bge.n	9c <assertEFM+0x9c>
 112:	9b0b      	ldr	r3, [sp, #44]
 114:	f103 0310 	add.w	r3, r3, #16	; 0x10
 118:	930b      	str	r3, [sp, #44]
 11a:	f240 0300 	movw	r3, #0	; 0x0
 11e:	f2c4 030e 	movt	r3, #16398	; 0x400e
 122:	689b      	ldr	r3, [r3, #8]
 124:	f003 0301 	and.w	r3, r3, #1	; 0x1
 128:	b2db      	uxtb	r3, r3
 12a:	2b00      	cmp	r3, #0
 12c:	d1f5      	bne.n	11a <assertEFM+0x11a>
 12e:	f04f 0303 	mov.w	r3, #3	; 0x3
 132:	9308      	str	r3, [sp, #32]
 134:	e013      	b.n	15e <assertEFM+0x15e>
 136:	9b08      	ldr	r3, [sp, #32]
 138:	ea4f 0283 	mov.w	r2, r3, lsl #2
 13c:	9b0a      	ldr	r3, [sp, #40]
 13e:	441a      	add	r2, r3
 140:	f240 0300 	movw	r3, #0	; 0x0
 144:	f2c4 030e 	movt	r3, #16398	; 0x400e
 148:	69db      	ldr	r3, [r3, #28]
 14a:	9316      	str	r3, [sp, #88]
 14c:	9b16      	ldr	r3, [sp, #88]
 14e:	ba1b      	rev	r3, r3
 150:	9317      	str	r3, [sp, #92]
 152:	9b17      	ldr	r3, [sp, #92]
 154:	6013      	str	r3, [r2, #0]
 156:	9b08      	ldr	r3, [sp, #32]
 158:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 15c:	9308      	str	r3, [sp, #32]
 15e:	9b08      	ldr	r3, [sp, #32]
 160:	2b00      	cmp	r3, #0
 162:	dae8      	bge.n	136 <assertEFM+0x136>
 164:	9b0a      	ldr	r3, [sp, #40]
 166:	f103 0310 	add.w	r3, r3, #16	; 0x10
 16a:	930a      	str	r3, [sp, #40]
 16c:	9b01      	ldr	r3, [sp, #4]
 16e:	2b00      	cmp	r3, #0
 170:	bf0c      	ite	eq
 172:	2300      	moveq	r3, #0
 174:	2301      	movne	r3, #1
 176:	b2da      	uxtb	r2, r3
 178:	9b01      	ldr	r3, [sp, #4]
 17a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 17e:	9301      	str	r3, [sp, #4]
 180:	2a00      	cmp	r2, #0
 182:	d184      	bne.n	8e <assertEFM+0x8e>
 184:	e0c4      	b.n	310 <assertEFM+0x310>
 186:	f240 0300 	movw	r3, #0	; 0x0
 18a:	f2c4 030e 	movt	r3, #16398	; 0x400e
 18e:	f04f 0213 	mov.w	r2, #19	; 0x13
 192:	601a      	str	r2, [r3, #0]
 194:	f04f 0300 	mov.w	r3, #0	; 0x0
 198:	9308      	str	r3, [sp, #32]
 19a:	e010      	b.n	1be <assertEFM+0x1be>
 19c:	9908      	ldr	r1, [sp, #32]
 19e:	9b08      	ldr	r3, [sp, #32]
 1a0:	ea4f 0283 	mov.w	r2, r3, lsl #2
 1a4:	9b0d      	ldr	r3, [sp, #52]
 1a6:	4413      	add	r3, r2
 1a8:	681a      	ldr	r2, [r3, #0]
 1aa:	ea4f 0381 	mov.w	r3, r1, lsl #2
 1ae:	a922      	add	r1, sp, #136
 1b0:	440b      	add	r3, r1
 1b2:	f843 2c78 	str.w	r2, [r3, #-120]
 1b6:	9b08      	ldr	r3, [sp, #32]
 1b8:	f103 0301 	add.w	r3, r3, #1	; 0x1
 1bc:	9308      	str	r3, [sp, #32]
 1be:	9b08      	ldr	r3, [sp, #32]
 1c0:	2b03      	cmp	r3, #3
 1c2:	ddeb      	ble.n	19c <assertEFM+0x19c>
 1c4:	e097      	b.n	2f6 <assertEFM+0x2f6>
 1c6:	f04f 0303 	mov.w	r3, #3	; 0x3
 1ca:	9308      	str	r3, [sp, #32]
 1cc:	f04f 0307 	mov.w	r3, #7	; 0x7
 1d0:	9309      	str	r3, [sp, #36]
 1d2:	e037      	b.n	244 <assertEFM+0x244>
 1d4:	f240 0100 	movw	r1, #0	; 0x0
 1d8:	f2c4 010e 	movt	r1, #16398	; 0x400e
 1dc:	9b09      	ldr	r3, [sp, #36]
 1de:	ea4f 0283 	mov.w	r2, r3, lsl #2
 1e2:	9b0c      	ldr	r3, [sp, #48]
 1e4:	4413      	add	r3, r2
 1e6:	681b      	ldr	r3, [r3, #0]
 1e8:	9318      	str	r3, [sp, #96]
 1ea:	9b18      	ldr	r3, [sp, #96]
 1ec:	ba1b      	rev	r3, r3
 1ee:	9319      	str	r3, [sp, #100]
 1f0:	9b19      	ldr	r3, [sp, #100]
 1f2:	630b      	str	r3, [r1, #48]
 1f4:	f240 0100 	movw	r1, #0	; 0x0
 1f8:	f2c4 010e 	movt	r1, #16398	; 0x400e
 1fc:	9b08      	ldr	r3, [sp, #32]
 1fe:	ea4f 0283 	mov.w	r2, r3, lsl #2
 202:	9b0c      	ldr	r3, [sp, #48]
 204:	4413      	add	r3, r2
 206:	681b      	ldr	r3, [r3, #0]
 208:	931a      	str	r3, [sp, #104]
 20a:	9b1a      	ldr	r3, [sp, #104]
 20c:	ba1b      	rev	r3, r3
 20e:	931b      	str	r3, [sp, #108]
 210:	9b1b      	ldr	r3, [sp, #108]
 212:	640b      	str	r3, [r1, #64]
 214:	f240 0100 	movw	r1, #0	; 0x0
 218:	f2c4 010e 	movt	r1, #16398	; 0x400e
 21c:	9b08      	ldr	r3, [sp, #32]
 21e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 222:	9b0b      	ldr	r3, [sp, #44]
 224:	4413      	add	r3, r2
 226:	681b      	ldr	r3, [r3, #0]
 228:	931c      	str	r3, [sp, #112]
 22a:	9b1c      	ldr	r3, [sp, #112]
 22c:	ba1b      	rev	r3, r3
 22e:	931d      	str	r3, [sp, #116]
 230:	9b1d      	ldr	r3, [sp, #116]
 232:	61cb      	str	r3, [r1, #28]
 234:	9b08      	ldr	r3, [sp, #32]
 236:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 23a:	9308      	str	r3, [sp, #32]
 23c:	9b09      	ldr	r3, [sp, #36]
 23e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 242:	9309      	str	r3, [sp, #36]
 244:	9b08      	ldr	r3, [sp, #32]
 246:	2b00      	cmp	r3, #0
 248:	dac4      	bge.n	1d4 <assertEFM+0x1d4>
 24a:	f240 0300 	movw	r3, #0	; 0x0
 24e:	f2c4 030e 	movt	r3, #16398	; 0x400e
 252:	689b      	ldr	r3, [r3, #8]
 254:	f003 0301 	and.w	r3, r3, #1	; 0x1
 258:	b2db      	uxtb	r3, r3
 25a:	2b00      	cmp	r3, #0
 25c:	d1f5      	bne.n	24a <assertEFM+0x24a>
 25e:	f04f 0303 	mov.w	r3, #3	; 0x3
 262:	9308      	str	r3, [sp, #32]
 264:	e021      	b.n	2aa <assertEFM+0x2aa>
 266:	f240 0200 	movw	r2, #0	; 0x0
 26a:	f2c4 020e 	movt	r2, #16398	; 0x400e
 26e:	9b08      	ldr	r3, [sp, #32]
 270:	ea4f 0383 	mov.w	r3, r3, lsl #2
 274:	a922      	add	r1, sp, #136
 276:	440b      	add	r3, r1
 278:	f853 3c78 	ldr.w	r3, [r3, #-120]
 27c:	931e      	str	r3, [sp, #120]
 27e:	9b1e      	ldr	r3, [sp, #120]
 280:	ba1b      	rev	r3, r3
 282:	931f      	str	r3, [sp, #124]
 284:	9b1f      	ldr	r3, [sp, #124]
 286:	6213      	str	r3, [r2, #32]
 288:	9908      	ldr	r1, [sp, #32]
 28a:	9b08      	ldr	r3, [sp, #32]
 28c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 290:	9b0b      	ldr	r3, [sp, #44]
 292:	4413      	add	r3, r2
 294:	681a      	ldr	r2, [r3, #0]
 296:	ea4f 0381 	mov.w	r3, r1, lsl #2
 29a:	a922      	add	r1, sp, #136
 29c:	440b      	add	r3, r1
 29e:	f843 2c78 	str.w	r2, [r3, #-120]
 2a2:	9b08      	ldr	r3, [sp, #32]
 2a4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 2a8:	9308      	str	r3, [sp, #32]
 2aa:	9b08      	ldr	r3, [sp, #32]
 2ac:	2b00      	cmp	r3, #0
 2ae:	dada      	bge.n	266 <assertEFM+0x266>
 2b0:	9b0b      	ldr	r3, [sp, #44]
 2b2:	f103 0310 	add.w	r3, r3, #16	; 0x10
 2b6:	930b      	str	r3, [sp, #44]
 2b8:	f04f 0303 	mov.w	r3, #3	; 0x3
 2bc:	9308      	str	r3, [sp, #32]
 2be:	e013      	b.n	2e8 <assertEFM+0x2e8>
 2c0:	9b08      	ldr	r3, [sp, #32]
 2c2:	ea4f 0283 	mov.w	r2, r3, lsl #2
 2c6:	9b0a      	ldr	r3, [sp, #40]
 2c8:	441a      	add	r2, r3
 2ca:	f240 0300 	movw	r3, #0	; 0x0
 2ce:	f2c4 030e 	movt	r3, #16398	; 0x400e
 2d2:	69db      	ldr	r3, [r3, #28]
 2d4:	9320      	str	r3, [sp, #128]
 2d6:	9b20      	ldr	r3, [sp, #128]
 2d8:	ba1b      	rev	r3, r3
 2da:	9321      	str	r3, [sp, #132]
 2dc:	9b21      	ldr	r3, [sp, #132]
 2de:	6013      	str	r3, [r2, #0]
 2e0:	9b08      	ldr	r3, [sp, #32]
 2e2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 2e6:	9308      	str	r3, [sp, #32]
 2e8:	9b08      	ldr	r3, [sp, #32]
 2ea:	2b00      	cmp	r3, #0
 2ec:	dae8      	bge.n	2c0 <assertEFM+0x2c0>
 2ee:	9b0a      	ldr	r3, [sp, #40]
 2f0:	f103 0310 	add.w	r3, r3, #16	; 0x10
 2f4:	930a      	str	r3, [sp, #40]
 2f6:	9b01      	ldr	r3, [sp, #4]
 2f8:	2b00      	cmp	r3, #0
 2fa:	bf0c      	ite	eq
 2fc:	2300      	moveq	r3, #0
 2fe:	2301      	movne	r3, #1
 300:	b2da      	uxtb	r2, r3
 302:	9b01      	ldr	r3, [sp, #4]
 304:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 308:	9301      	str	r3, [sp, #4]
 30a:	2a00      	cmp	r2, #0
 30c:	f47f af5b 	bne.w	1c6 <assertEFM+0x1c6>
 310:	b023      	add	sp, #140
 312:	bd00      	pop	{pc}
Disassembly of section .text.AES_CFB128:

00000000 <AES_CFB128>:
   0:	b500      	push	{lr}
   2:	b095      	sub	sp, #84
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9309      	str	r3, [sp, #36]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	930a      	str	r3, [sp, #40]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	930b      	str	r3, [sp, #44]
  18:	9b16      	ldr	r3, [sp, #88]
  1a:	930c      	str	r3, [sp, #48]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_CFB128+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f44f 71fb 	mov.w	r1, #502	; 0x1f6
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	f240 0300 	movw	r3, #0	; 0x0
  3a:	f2c4 030e 	movt	r3, #16398	; 0x400e
  3e:	f04f 0214 	mov.w	r2, #20	; 0x14
  42:	601a      	str	r2, [r3, #0]
  44:	f04f 0303 	mov.w	r3, #3	; 0x3
  48:	9308      	str	r3, [sp, #32]
  4a:	e013      	b.n	74 <assertEFM+0x74>
  4c:	f240 0100 	movw	r1, #0	; 0x0
  50:	f2c4 010e 	movt	r1, #16398	; 0x400e
  54:	9b08      	ldr	r3, [sp, #32]
  56:	ea4f 0283 	mov.w	r2, r3, lsl #2
  5a:	9b0b      	ldr	r3, [sp, #44]
  5c:	4413      	add	r3, r2
  5e:	681b      	ldr	r3, [r3, #0]
  60:	930e      	str	r3, [sp, #56]
  62:	9b0e      	ldr	r3, [sp, #56]
  64:	ba1b      	rev	r3, r3
  66:	930f      	str	r3, [sp, #60]
  68:	9b0f      	ldr	r3, [sp, #60]
  6a:	640b      	str	r3, [r1, #64]
  6c:	9b08      	ldr	r3, [sp, #32]
  6e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  72:	9308      	str	r3, [sp, #32]
  74:	9b08      	ldr	r3, [sp, #32]
  76:	2b00      	cmp	r3, #0
  78:	dae8      	bge.n	4c <assertEFM+0x4c>
  7a:	9b0c      	ldr	r3, [sp, #48]
  7c:	930d      	str	r3, [sp, #52]
  7e:	9b01      	ldr	r3, [sp, #4]
  80:	ea4f 1313 	mov.w	r3, r3, lsr #4
  84:	9301      	str	r3, [sp, #4]
  86:	e072      	b.n	16e <assertEFM+0x16e>
  88:	f04f 0303 	mov.w	r3, #3	; 0x3
  8c:	9308      	str	r3, [sp, #32]
  8e:	e013      	b.n	b8 <assertEFM+0xb8>
  90:	f240 0100 	movw	r1, #0	; 0x0
  94:	f2c4 010e 	movt	r1, #16398	; 0x400e
  98:	9b08      	ldr	r3, [sp, #32]
  9a:	ea4f 0283 	mov.w	r2, r3, lsl #2
  9e:	9b0d      	ldr	r3, [sp, #52]
  a0:	4413      	add	r3, r2
  a2:	681b      	ldr	r3, [r3, #0]
  a4:	9310      	str	r3, [sp, #64]
  a6:	9b10      	ldr	r3, [sp, #64]
  a8:	ba1b      	rev	r3, r3
  aa:	9311      	str	r3, [sp, #68]
  ac:	9b11      	ldr	r3, [sp, #68]
  ae:	61cb      	str	r3, [r1, #28]
  b0:	9b08      	ldr	r3, [sp, #32]
  b2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  b6:	9308      	str	r3, [sp, #32]
  b8:	9b08      	ldr	r3, [sp, #32]
  ba:	2b00      	cmp	r3, #0
  bc:	dae8      	bge.n	90 <assertEFM+0x90>
  be:	f89d 305c 	ldrb.w	r3, [sp, #92]
  c2:	2b00      	cmp	r3, #0
  c4:	d002      	beq.n	cc <assertEFM+0xcc>
  c6:	9b09      	ldr	r3, [sp, #36]
  c8:	930d      	str	r3, [sp, #52]
  ca:	e019      	b.n	100 <assertEFM+0x100>
  cc:	f04f 0300 	mov.w	r3, #0	; 0x0
  d0:	9308      	str	r3, [sp, #32]
  d2:	e010      	b.n	f6 <assertEFM+0xf6>
  d4:	9908      	ldr	r1, [sp, #32]
  d6:	9b08      	ldr	r3, [sp, #32]
  d8:	ea4f 0283 	mov.w	r2, r3, lsl #2
  dc:	9b0a      	ldr	r3, [sp, #40]
  de:	4413      	add	r3, r2
  e0:	681a      	ldr	r2, [r3, #0]
  e2:	ea4f 0381 	mov.w	r3, r1, lsl #2
  e6:	a914      	add	r1, sp, #80
  e8:	440b      	add	r3, r1
  ea:	f843 2c40 	str.w	r2, [r3, #-64]
  ee:	9b08      	ldr	r3, [sp, #32]
  f0:	f103 0301 	add.w	r3, r3, #1	; 0x1
  f4:	9308      	str	r3, [sp, #32]
  f6:	9b08      	ldr	r3, [sp, #32]
  f8:	2b03      	cmp	r3, #3
  fa:	ddeb      	ble.n	d4 <assertEFM+0xd4>
  fc:	ab04      	add	r3, sp, #16
  fe:	930d      	str	r3, [sp, #52]
 100:	f240 0300 	movw	r3, #0	; 0x0
 104:	f2c4 030e 	movt	r3, #16398	; 0x400e
 108:	689b      	ldr	r3, [r3, #8]
 10a:	f003 0301 	and.w	r3, r3, #1	; 0x1
 10e:	b2db      	uxtb	r3, r3
 110:	2b00      	cmp	r3, #0
 112:	d1f5      	bne.n	100 <assertEFM+0x100>
 114:	f04f 0303 	mov.w	r3, #3	; 0x3
 118:	9308      	str	r3, [sp, #32]
 11a:	e01d      	b.n	158 <assertEFM+0x158>
 11c:	9b08      	ldr	r3, [sp, #32]
 11e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 122:	9b09      	ldr	r3, [sp, #36]
 124:	eb03 0002 	add.w	r0, r3, r2
 128:	f240 0300 	movw	r3, #0	; 0x0
 12c:	f2c4 030e 	movt	r3, #16398	; 0x400e
 130:	69db      	ldr	r3, [r3, #28]
 132:	9312      	str	r3, [sp, #72]
 134:	9b12      	ldr	r3, [sp, #72]
 136:	ba1b      	rev	r3, r3
 138:	9313      	str	r3, [sp, #76]
 13a:	9b13      	ldr	r3, [sp, #76]
 13c:	4619      	mov	r1, r3
 13e:	9b08      	ldr	r3, [sp, #32]
 140:	ea4f 0283 	mov.w	r2, r3, lsl #2
 144:	9b0a      	ldr	r3, [sp, #40]
 146:	4413      	add	r3, r2
 148:	681b      	ldr	r3, [r3, #0]
 14a:	ea81 0303 	eor.w	r3, r1, r3
 14e:	6003      	str	r3, [r0, #0]
 150:	9b08      	ldr	r3, [sp, #32]
 152:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 156:	9308      	str	r3, [sp, #32]
 158:	9b08      	ldr	r3, [sp, #32]
 15a:	2b00      	cmp	r3, #0
 15c:	dade      	bge.n	11c <assertEFM+0x11c>
 15e:	9b09      	ldr	r3, [sp, #36]
 160:	f103 0310 	add.w	r3, r3, #16	; 0x10
 164:	9309      	str	r3, [sp, #36]
 166:	9b0a      	ldr	r3, [sp, #40]
 168:	f103 0310 	add.w	r3, r3, #16	; 0x10
 16c:	930a      	str	r3, [sp, #40]
 16e:	9b01      	ldr	r3, [sp, #4]
 170:	2b00      	cmp	r3, #0
 172:	bf0c      	ite	eq
 174:	2300      	moveq	r3, #0
 176:	2301      	movne	r3, #1
 178:	b2da      	uxtb	r2, r3
 17a:	9b01      	ldr	r3, [sp, #4]
 17c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 180:	9301      	str	r3, [sp, #4]
 182:	2a00      	cmp	r2, #0
 184:	d180      	bne.n	88 <assertEFM+0x88>
 186:	b015      	add	sp, #84
 188:	bd00      	pop	{pc}
 18a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.AES_CFB256:

00000000 <AES_CFB256>:
   0:	b500      	push	{lr}
   2:	b099      	sub	sp, #100
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	930b      	str	r3, [sp, #44]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	930c      	str	r3, [sp, #48]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	930d      	str	r3, [sp, #52]
  18:	9b1a      	ldr	r3, [sp, #104]
  1a:	930e      	str	r3, [sp, #56]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_CFB256+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f44f 7119 	mov.w	r1, #612	; 0x264
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	f240 0300 	movw	r3, #0	; 0x0
  3a:	f2c4 030e 	movt	r3, #16398	; 0x400e
  3e:	f04f 0212 	mov.w	r2, #18	; 0x12
  42:	601a      	str	r2, [r3, #0]
  44:	9b0e      	ldr	r3, [sp, #56]
  46:	930f      	str	r3, [sp, #60]
  48:	9b01      	ldr	r3, [sp, #4]
  4a:	ea4f 1313 	mov.w	r3, r3, lsr #4
  4e:	9301      	str	r3, [sp, #4]
  50:	e099      	b.n	186 <assertEFM+0x186>
  52:	f04f 0303 	mov.w	r3, #3	; 0x3
  56:	9309      	str	r3, [sp, #36]
  58:	f04f 0307 	mov.w	r3, #7	; 0x7
  5c:	930a      	str	r3, [sp, #40]
  5e:	e037      	b.n	d0 <assertEFM+0xd0>
  60:	f240 0100 	movw	r1, #0	; 0x0
  64:	f2c4 010e 	movt	r1, #16398	; 0x400e
  68:	9b0a      	ldr	r3, [sp, #40]
  6a:	ea4f 0283 	mov.w	r2, r3, lsl #2
  6e:	9b0d      	ldr	r3, [sp, #52]
  70:	4413      	add	r3, r2
  72:	681b      	ldr	r3, [r3, #0]
  74:	9310      	str	r3, [sp, #64]
  76:	9b10      	ldr	r3, [sp, #64]
  78:	ba1b      	rev	r3, r3
  7a:	9311      	str	r3, [sp, #68]
  7c:	9b11      	ldr	r3, [sp, #68]
  7e:	630b      	str	r3, [r1, #48]
  80:	f240 0100 	movw	r1, #0	; 0x0
  84:	f2c4 010e 	movt	r1, #16398	; 0x400e
  88:	9b09      	ldr	r3, [sp, #36]
  8a:	ea4f 0283 	mov.w	r2, r3, lsl #2
  8e:	9b0d      	ldr	r3, [sp, #52]
  90:	4413      	add	r3, r2
  92:	681b      	ldr	r3, [r3, #0]
  94:	9312      	str	r3, [sp, #72]
  96:	9b12      	ldr	r3, [sp, #72]
  98:	ba1b      	rev	r3, r3
  9a:	9313      	str	r3, [sp, #76]
  9c:	9b13      	ldr	r3, [sp, #76]
  9e:	640b      	str	r3, [r1, #64]
  a0:	f240 0100 	movw	r1, #0	; 0x0
  a4:	f2c4 010e 	movt	r1, #16398	; 0x400e
  a8:	9b09      	ldr	r3, [sp, #36]
  aa:	ea4f 0283 	mov.w	r2, r3, lsl #2
  ae:	9b0f      	ldr	r3, [sp, #60]
  b0:	4413      	add	r3, r2
  b2:	681b      	ldr	r3, [r3, #0]
  b4:	9314      	str	r3, [sp, #80]
  b6:	9b14      	ldr	r3, [sp, #80]
  b8:	ba1b      	rev	r3, r3
  ba:	9315      	str	r3, [sp, #84]
  bc:	9b15      	ldr	r3, [sp, #84]
  be:	61cb      	str	r3, [r1, #28]
  c0:	9b09      	ldr	r3, [sp, #36]
  c2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  c6:	9309      	str	r3, [sp, #36]
  c8:	9b0a      	ldr	r3, [sp, #40]
  ca:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  ce:	930a      	str	r3, [sp, #40]
  d0:	9b09      	ldr	r3, [sp, #36]
  d2:	2b00      	cmp	r3, #0
  d4:	dac4      	bge.n	60 <assertEFM+0x60>
  d6:	f89d 306c 	ldrb.w	r3, [sp, #108]
  da:	2b00      	cmp	r3, #0
  dc:	d002      	beq.n	e4 <assertEFM+0xe4>
  de:	9b0b      	ldr	r3, [sp, #44]
  e0:	930f      	str	r3, [sp, #60]
  e2:	e019      	b.n	118 <assertEFM+0x118>
  e4:	f04f 0300 	mov.w	r3, #0	; 0x0
  e8:	9309      	str	r3, [sp, #36]
  ea:	e010      	b.n	10e <assertEFM+0x10e>
  ec:	9909      	ldr	r1, [sp, #36]
  ee:	9b09      	ldr	r3, [sp, #36]
  f0:	ea4f 0283 	mov.w	r2, r3, lsl #2
  f4:	9b0c      	ldr	r3, [sp, #48]
  f6:	4413      	add	r3, r2
  f8:	681a      	ldr	r2, [r3, #0]
  fa:	ea4f 0381 	mov.w	r3, r1, lsl #2
  fe:	a918      	add	r1, sp, #96
 100:	440b      	add	r3, r1
 102:	f843 2c4c 	str.w	r2, [r3, #-76]
 106:	9b09      	ldr	r3, [sp, #36]
 108:	f103 0301 	add.w	r3, r3, #1	; 0x1
 10c:	9309      	str	r3, [sp, #36]
 10e:	9b09      	ldr	r3, [sp, #36]
 110:	2b03      	cmp	r3, #3
 112:	ddeb      	ble.n	ec <assertEFM+0xec>
 114:	ab05      	add	r3, sp, #20
 116:	930f      	str	r3, [sp, #60]
 118:	f240 0300 	movw	r3, #0	; 0x0
 11c:	f2c4 030e 	movt	r3, #16398	; 0x400e
 120:	689b      	ldr	r3, [r3, #8]
 122:	f003 0301 	and.w	r3, r3, #1	; 0x1
 126:	b2db      	uxtb	r3, r3
 128:	2b00      	cmp	r3, #0
 12a:	d1f5      	bne.n	118 <assertEFM+0x118>
 12c:	f04f 0303 	mov.w	r3, #3	; 0x3
 130:	9309      	str	r3, [sp, #36]
 132:	e01d      	b.n	170 <assertEFM+0x170>
 134:	9b09      	ldr	r3, [sp, #36]
 136:	ea4f 0283 	mov.w	r2, r3, lsl #2
 13a:	9b0b      	ldr	r3, [sp, #44]
 13c:	eb03 0002 	add.w	r0, r3, r2
 140:	f240 0300 	movw	r3, #0	; 0x0
 144:	f2c4 030e 	movt	r3, #16398	; 0x400e
 148:	69db      	ldr	r3, [r3, #28]
 14a:	9316      	str	r3, [sp, #88]
 14c:	9b16      	ldr	r3, [sp, #88]
 14e:	ba1b      	rev	r3, r3
 150:	9317      	str	r3, [sp, #92]
 152:	9b17      	ldr	r3, [sp, #92]
 154:	4619      	mov	r1, r3
 156:	9b09      	ldr	r3, [sp, #36]
 158:	ea4f 0283 	mov.w	r2, r3, lsl #2
 15c:	9b0c      	ldr	r3, [sp, #48]
 15e:	4413      	add	r3, r2
 160:	681b      	ldr	r3, [r3, #0]
 162:	ea81 0303 	eor.w	r3, r1, r3
 166:	6003      	str	r3, [r0, #0]
 168:	9b09      	ldr	r3, [sp, #36]
 16a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 16e:	9309      	str	r3, [sp, #36]
 170:	9b09      	ldr	r3, [sp, #36]
 172:	2b00      	cmp	r3, #0
 174:	dade      	bge.n	134 <assertEFM+0x134>
 176:	9b0b      	ldr	r3, [sp, #44]
 178:	f103 0310 	add.w	r3, r3, #16	; 0x10
 17c:	930b      	str	r3, [sp, #44]
 17e:	9b0c      	ldr	r3, [sp, #48]
 180:	f103 0310 	add.w	r3, r3, #16	; 0x10
 184:	930c      	str	r3, [sp, #48]
 186:	9b01      	ldr	r3, [sp, #4]
 188:	2b00      	cmp	r3, #0
 18a:	bf0c      	ite	eq
 18c:	2300      	moveq	r3, #0
 18e:	2301      	movne	r3, #1
 190:	b2da      	uxtb	r2, r3
 192:	9b01      	ldr	r3, [sp, #4]
 194:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 198:	9301      	str	r3, [sp, #4]
 19a:	2a00      	cmp	r2, #0
 19c:	f47f af59 	bne.w	52 <assertEFM+0x52>
 1a0:	b019      	add	sp, #100
 1a2:	bd00      	pop	{pc}
Disassembly of section .text.AES_CTR128:

00000000 <AES_CTR128>:
   0:	b500      	push	{lr}
   2:	b091      	sub	sp, #68
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9306      	str	r3, [sp, #24]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	9307      	str	r3, [sp, #28]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	9308      	str	r3, [sp, #32]
  18:	9b12      	ldr	r3, [sp, #72]
  1a:	9309      	str	r3, [sp, #36]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_CTR128+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 21de 	movw	r1, #734	; 0x2de
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b13      	ldr	r3, [sp, #76]
  38:	2b00      	cmp	r3, #0
  3a:	d107      	bne.n	4c <AES_CTR128+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f240 21df 	movw	r1, #735	; 0x2df
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	f240 0300 	movw	r3, #0	; 0x0
  50:	f2c4 030e 	movt	r3, #16398	; 0x400e
  54:	f04f 0214 	mov.w	r2, #20	; 0x14
  58:	601a      	str	r2, [r3, #0]
  5a:	9b00      	ldr	r3, [sp, #0]
  5c:	2b00      	cmp	r3, #0
  5e:	d01a      	beq.n	96 <assertEFM+0x96>
  60:	f04f 0303 	mov.w	r3, #3	; 0x3
  64:	9305      	str	r3, [sp, #20]
  66:	e013      	b.n	90 <assertEFM+0x90>
  68:	f240 0100 	movw	r1, #0	; 0x0
  6c:	f2c4 010e 	movt	r1, #16398	; 0x400e
  70:	9b05      	ldr	r3, [sp, #20]
  72:	ea4f 0283 	mov.w	r2, r3, lsl #2
  76:	9b08      	ldr	r3, [sp, #32]
  78:	4413      	add	r3, r2
  7a:	681b      	ldr	r3, [r3, #0]
  7c:	930a      	str	r3, [sp, #40]
  7e:	9b0a      	ldr	r3, [sp, #40]
  80:	ba1b      	rev	r3, r3
  82:	930b      	str	r3, [sp, #44]
  84:	9b0b      	ldr	r3, [sp, #44]
  86:	640b      	str	r3, [r1, #64]
  88:	9b05      	ldr	r3, [sp, #20]
  8a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  8e:	9305      	str	r3, [sp, #20]
  90:	9b05      	ldr	r3, [sp, #20]
  92:	2b00      	cmp	r3, #0
  94:	dae8      	bge.n	68 <assertEFM+0x68>
  96:	9b01      	ldr	r3, [sp, #4]
  98:	ea4f 1313 	mov.w	r3, r3, lsr #4
  9c:	9301      	str	r3, [sp, #4]
  9e:	e054      	b.n	14a <assertEFM+0x14a>
  a0:	f04f 0303 	mov.w	r3, #3	; 0x3
  a4:	9305      	str	r3, [sp, #20]
  a6:	e013      	b.n	d0 <assertEFM+0xd0>
  a8:	f240 0100 	movw	r1, #0	; 0x0
  ac:	f2c4 010e 	movt	r1, #16398	; 0x400e
  b0:	9b05      	ldr	r3, [sp, #20]
  b2:	ea4f 0283 	mov.w	r2, r3, lsl #2
  b6:	9b09      	ldr	r3, [sp, #36]
  b8:	4413      	add	r3, r2
  ba:	681b      	ldr	r3, [r3, #0]
  bc:	930c      	str	r3, [sp, #48]
  be:	9b0c      	ldr	r3, [sp, #48]
  c0:	ba1b      	rev	r3, r3
  c2:	930d      	str	r3, [sp, #52]
  c4:	9b0d      	ldr	r3, [sp, #52]
  c6:	61cb      	str	r3, [r1, #28]
  c8:	9b05      	ldr	r3, [sp, #20]
  ca:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  ce:	9305      	str	r3, [sp, #20]
  d0:	9b05      	ldr	r3, [sp, #20]
  d2:	2b00      	cmp	r3, #0
  d4:	dae8      	bge.n	a8 <assertEFM+0xa8>
  d6:	9b13      	ldr	r3, [sp, #76]
  d8:	9812      	ldr	r0, [sp, #72]
  da:	4798      	blx	r3
  dc:	f240 0300 	movw	r3, #0	; 0x0
  e0:	f2c4 030e 	movt	r3, #16398	; 0x400e
  e4:	689b      	ldr	r3, [r3, #8]
  e6:	f003 0301 	and.w	r3, r3, #1	; 0x1
  ea:	b2db      	uxtb	r3, r3
  ec:	2b00      	cmp	r3, #0
  ee:	d1f5      	bne.n	dc <assertEFM+0xdc>
  f0:	f04f 0303 	mov.w	r3, #3	; 0x3
  f4:	9305      	str	r3, [sp, #20]
  f6:	e01d      	b.n	134 <assertEFM+0x134>
  f8:	9b05      	ldr	r3, [sp, #20]
  fa:	ea4f 0283 	mov.w	r2, r3, lsl #2
  fe:	9b06      	ldr	r3, [sp, #24]
 100:	eb03 0002 	add.w	r0, r3, r2
 104:	f240 0300 	movw	r3, #0	; 0x0
 108:	f2c4 030e 	movt	r3, #16398	; 0x400e
 10c:	69db      	ldr	r3, [r3, #28]
 10e:	930e      	str	r3, [sp, #56]
 110:	9b0e      	ldr	r3, [sp, #56]
 112:	ba1b      	rev	r3, r3
 114:	930f      	str	r3, [sp, #60]
 116:	9b0f      	ldr	r3, [sp, #60]
 118:	4619      	mov	r1, r3
 11a:	9b05      	ldr	r3, [sp, #20]
 11c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 120:	9b07      	ldr	r3, [sp, #28]
 122:	4413      	add	r3, r2
 124:	681b      	ldr	r3, [r3, #0]
 126:	ea81 0303 	eor.w	r3, r1, r3
 12a:	6003      	str	r3, [r0, #0]
 12c:	9b05      	ldr	r3, [sp, #20]
 12e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 132:	9305      	str	r3, [sp, #20]
 134:	9b05      	ldr	r3, [sp, #20]
 136:	2b00      	cmp	r3, #0
 138:	dade      	bge.n	f8 <assertEFM+0xf8>
 13a:	9b06      	ldr	r3, [sp, #24]
 13c:	f103 0310 	add.w	r3, r3, #16	; 0x10
 140:	9306      	str	r3, [sp, #24]
 142:	9b07      	ldr	r3, [sp, #28]
 144:	f103 0310 	add.w	r3, r3, #16	; 0x10
 148:	9307      	str	r3, [sp, #28]
 14a:	9b01      	ldr	r3, [sp, #4]
 14c:	2b00      	cmp	r3, #0
 14e:	bf0c      	ite	eq
 150:	2300      	moveq	r3, #0
 152:	2301      	movne	r3, #1
 154:	b2da      	uxtb	r2, r3
 156:	9b01      	ldr	r3, [sp, #4]
 158:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 15c:	9301      	str	r3, [sp, #4]
 15e:	2a00      	cmp	r2, #0
 160:	d19e      	bne.n	a0 <assertEFM+0xa0>
 162:	b011      	add	sp, #68
 164:	bd00      	pop	{pc}
 166:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.AES_CTR256:

00000000 <AES_CTR256>:
   0:	b500      	push	{lr}
   2:	b093      	sub	sp, #76
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9306      	str	r3, [sp, #24]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	9307      	str	r3, [sp, #28]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	9308      	str	r3, [sp, #32]
  18:	9b14      	ldr	r3, [sp, #80]
  1a:	9309      	str	r3, [sp, #36]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_CTR256+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 3141 	movw	r1, #833	; 0x341
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b15      	ldr	r3, [sp, #84]
  38:	2b00      	cmp	r3, #0
  3a:	d107      	bne.n	4c <AES_CTR256+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f240 3142 	movw	r1, #834	; 0x342
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	f240 0300 	movw	r3, #0	; 0x0
  50:	f2c4 030e 	movt	r3, #16398	; 0x400e
  54:	f04f 0212 	mov.w	r2, #18	; 0x12
  58:	601a      	str	r2, [r3, #0]
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	ea4f 1313 	mov.w	r3, r3, lsr #4
  60:	9301      	str	r3, [sp, #4]
  62:	e07b      	b.n	15c <assertEFM+0x15c>
  64:	f04f 0303 	mov.w	r3, #3	; 0x3
  68:	9304      	str	r3, [sp, #16]
  6a:	f04f 0307 	mov.w	r3, #7	; 0x7
  6e:	9305      	str	r3, [sp, #20]
  70:	e037      	b.n	e2 <assertEFM+0xe2>
  72:	f240 0100 	movw	r1, #0	; 0x0
  76:	f2c4 010e 	movt	r1, #16398	; 0x400e
  7a:	9b05      	ldr	r3, [sp, #20]
  7c:	ea4f 0283 	mov.w	r2, r3, lsl #2
  80:	9b08      	ldr	r3, [sp, #32]
  82:	4413      	add	r3, r2
  84:	681b      	ldr	r3, [r3, #0]
  86:	930a      	str	r3, [sp, #40]
  88:	9b0a      	ldr	r3, [sp, #40]
  8a:	ba1b      	rev	r3, r3
  8c:	930b      	str	r3, [sp, #44]
  8e:	9b0b      	ldr	r3, [sp, #44]
  90:	630b      	str	r3, [r1, #48]
  92:	f240 0100 	movw	r1, #0	; 0x0
  96:	f2c4 010e 	movt	r1, #16398	; 0x400e
  9a:	9b04      	ldr	r3, [sp, #16]
  9c:	ea4f 0283 	mov.w	r2, r3, lsl #2
  a0:	9b08      	ldr	r3, [sp, #32]
  a2:	4413      	add	r3, r2
  a4:	681b      	ldr	r3, [r3, #0]
  a6:	930c      	str	r3, [sp, #48]
  a8:	9b0c      	ldr	r3, [sp, #48]
  aa:	ba1b      	rev	r3, r3
  ac:	930d      	str	r3, [sp, #52]
  ae:	9b0d      	ldr	r3, [sp, #52]
  b0:	640b      	str	r3, [r1, #64]
  b2:	f240 0100 	movw	r1, #0	; 0x0
  b6:	f2c4 010e 	movt	r1, #16398	; 0x400e
  ba:	9b04      	ldr	r3, [sp, #16]
  bc:	ea4f 0283 	mov.w	r2, r3, lsl #2
  c0:	9b09      	ldr	r3, [sp, #36]
  c2:	4413      	add	r3, r2
  c4:	681b      	ldr	r3, [r3, #0]
  c6:	930e      	str	r3, [sp, #56]
  c8:	9b0e      	ldr	r3, [sp, #56]
  ca:	ba1b      	rev	r3, r3
  cc:	930f      	str	r3, [sp, #60]
  ce:	9b0f      	ldr	r3, [sp, #60]
  d0:	61cb      	str	r3, [r1, #28]
  d2:	9b04      	ldr	r3, [sp, #16]
  d4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  d8:	9304      	str	r3, [sp, #16]
  da:	9b05      	ldr	r3, [sp, #20]
  dc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  e0:	9305      	str	r3, [sp, #20]
  e2:	9b04      	ldr	r3, [sp, #16]
  e4:	2b00      	cmp	r3, #0
  e6:	dac4      	bge.n	72 <assertEFM+0x72>
  e8:	9b15      	ldr	r3, [sp, #84]
  ea:	9814      	ldr	r0, [sp, #80]
  ec:	4798      	blx	r3
  ee:	f240 0300 	movw	r3, #0	; 0x0
  f2:	f2c4 030e 	movt	r3, #16398	; 0x400e
  f6:	689b      	ldr	r3, [r3, #8]
  f8:	f003 0301 	and.w	r3, r3, #1	; 0x1
  fc:	b2db      	uxtb	r3, r3
  fe:	2b00      	cmp	r3, #0
 100:	d1f5      	bne.n	ee <assertEFM+0xee>
 102:	f04f 0303 	mov.w	r3, #3	; 0x3
 106:	9304      	str	r3, [sp, #16]
 108:	e01d      	b.n	146 <assertEFM+0x146>
 10a:	9b04      	ldr	r3, [sp, #16]
 10c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 110:	9b06      	ldr	r3, [sp, #24]
 112:	eb03 0002 	add.w	r0, r3, r2
 116:	f240 0300 	movw	r3, #0	; 0x0
 11a:	f2c4 030e 	movt	r3, #16398	; 0x400e
 11e:	69db      	ldr	r3, [r3, #28]
 120:	9310      	str	r3, [sp, #64]
 122:	9b10      	ldr	r3, [sp, #64]
 124:	ba1b      	rev	r3, r3
 126:	9311      	str	r3, [sp, #68]
 128:	9b11      	ldr	r3, [sp, #68]
 12a:	4619      	mov	r1, r3
 12c:	9b04      	ldr	r3, [sp, #16]
 12e:	ea4f 0283 	mov.w	r2, r3, lsl #2
 132:	9b07      	ldr	r3, [sp, #28]
 134:	4413      	add	r3, r2
 136:	681b      	ldr	r3, [r3, #0]
 138:	ea81 0303 	eor.w	r3, r1, r3
 13c:	6003      	str	r3, [r0, #0]
 13e:	9b04      	ldr	r3, [sp, #16]
 140:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 144:	9304      	str	r3, [sp, #16]
 146:	9b04      	ldr	r3, [sp, #16]
 148:	2b00      	cmp	r3, #0
 14a:	dade      	bge.n	10a <assertEFM+0x10a>
 14c:	9b06      	ldr	r3, [sp, #24]
 14e:	f103 0310 	add.w	r3, r3, #16	; 0x10
 152:	9306      	str	r3, [sp, #24]
 154:	9b07      	ldr	r3, [sp, #28]
 156:	f103 0310 	add.w	r3, r3, #16	; 0x10
 15a:	9307      	str	r3, [sp, #28]
 15c:	9b01      	ldr	r3, [sp, #4]
 15e:	2b00      	cmp	r3, #0
 160:	bf0c      	ite	eq
 162:	2300      	moveq	r3, #0
 164:	2301      	movne	r3, #1
 166:	b2da      	uxtb	r2, r3
 168:	9b01      	ldr	r3, [sp, #4]
 16a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 16e:	9301      	str	r3, [sp, #4]
 170:	2a00      	cmp	r2, #0
 172:	f47f af77 	bne.w	64 <assertEFM+0x64>
 176:	b013      	add	sp, #76
 178:	bd00      	pop	{pc}
 17a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.AES_CTRUpdate32Bit:

00000000 <AES_CTRUpdate32Bit>:
   0:	b088      	sub	sp, #32
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	9303      	str	r3, [sp, #12]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 020c 	add.w	r2, r3, #12	; 0xc
   e:	9b03      	ldr	r3, [sp, #12]
  10:	f103 030c 	add.w	r3, r3, #12	; 0xc
  14:	681b      	ldr	r3, [r3, #0]
  16:	9304      	str	r3, [sp, #16]
  18:	9b04      	ldr	r3, [sp, #16]
  1a:	ba1b      	rev	r3, r3
  1c:	9305      	str	r3, [sp, #20]
  1e:	9b05      	ldr	r3, [sp, #20]
  20:	f103 0301 	add.w	r3, r3, #1	; 0x1
  24:	9306      	str	r3, [sp, #24]
  26:	9b06      	ldr	r3, [sp, #24]
  28:	ba1b      	rev	r3, r3
  2a:	9307      	str	r3, [sp, #28]
  2c:	9b07      	ldr	r3, [sp, #28]
  2e:	6013      	str	r3, [r2, #0]
  30:	b008      	add	sp, #32
  32:	4770      	bx	lr
Disassembly of section .text.AES_DecryptKey128:

00000000 <AES_DecryptKey128>:
   0:	b500      	push	{lr}
   2:	b08b      	sub	sp, #44
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	9304      	str	r3, [sp, #16]
   c:	9b00      	ldr	r3, [sp, #0]
   e:	9305      	str	r3, [sp, #20]
  10:	f04f 0303 	mov.w	r3, #3	; 0x3
  14:	9303      	str	r3, [sp, #12]
  16:	e013      	b.n	40 <AES_DecryptKey128+0x40>
  18:	f240 0100 	movw	r1, #0	; 0x0
  1c:	f2c4 010e 	movt	r1, #16398	; 0x400e
  20:	9b03      	ldr	r3, [sp, #12]
  22:	ea4f 0283 	mov.w	r2, r3, lsl #2
  26:	9b05      	ldr	r3, [sp, #20]
  28:	4413      	add	r3, r2
  2a:	681b      	ldr	r3, [r3, #0]
  2c:	9306      	str	r3, [sp, #24]
  2e:	9b06      	ldr	r3, [sp, #24]
  30:	ba1b      	rev	r3, r3
  32:	9307      	str	r3, [sp, #28]
  34:	9b07      	ldr	r3, [sp, #28]
  36:	630b      	str	r3, [r1, #48]
  38:	9b03      	ldr	r3, [sp, #12]
  3a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  3e:	9303      	str	r3, [sp, #12]
  40:	9b03      	ldr	r3, [sp, #12]
  42:	2b00      	cmp	r3, #0
  44:	dae8      	bge.n	18 <AES_DecryptKey128+0x18>
  46:	f240 0300 	movw	r3, #0	; 0x0
  4a:	f2c4 030e 	movt	r3, #16398	; 0x400e
  4e:	f04f 0200 	mov.w	r2, #0	; 0x0
  52:	601a      	str	r2, [r3, #0]
  54:	f04f 0001 	mov.w	r0, #1	; 0x1
  58:	f7ff fffe 	bl	0 <AES_DecryptKey128>
  5c:	f240 0300 	movw	r3, #0	; 0x0
  60:	f2c4 030e 	movt	r3, #16398	; 0x400e
  64:	f04f 0201 	mov.w	r2, #1	; 0x1
  68:	605a      	str	r2, [r3, #4]
  6a:	f240 0300 	movw	r3, #0	; 0x0
  6e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  72:	689b      	ldr	r3, [r3, #8]
  74:	f003 0301 	and.w	r3, r3, #1	; 0x1
  78:	b2db      	uxtb	r3, r3
  7a:	2b00      	cmp	r3, #0
  7c:	d1f5      	bne.n	6a <AES_DecryptKey128+0x6a>
  7e:	f04f 0303 	mov.w	r3, #3	; 0x3
  82:	9303      	str	r3, [sp, #12]
  84:	e013      	b.n	ae <AES_DecryptKey128+0xae>
  86:	9b03      	ldr	r3, [sp, #12]
  88:	ea4f 0283 	mov.w	r2, r3, lsl #2
  8c:	9b04      	ldr	r3, [sp, #16]
  8e:	441a      	add	r2, r3
  90:	f240 0300 	movw	r3, #0	; 0x0
  94:	f2c4 030e 	movt	r3, #16398	; 0x400e
  98:	6b1b      	ldr	r3, [r3, #48]
  9a:	9308      	str	r3, [sp, #32]
  9c:	9b08      	ldr	r3, [sp, #32]
  9e:	ba1b      	rev	r3, r3
  a0:	9309      	str	r3, [sp, #36]
  a2:	9b09      	ldr	r3, [sp, #36]
  a4:	6013      	str	r3, [r2, #0]
  a6:	9b03      	ldr	r3, [sp, #12]
  a8:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  ac:	9303      	str	r3, [sp, #12]
  ae:	9b03      	ldr	r3, [sp, #12]
  b0:	2b00      	cmp	r3, #0
  b2:	dae8      	bge.n	86 <AES_DecryptKey128+0x86>
  b4:	b00b      	add	sp, #44
  b6:	bd00      	pop	{pc}
Disassembly of section .text.AES_IntClear:

00000000 <AES_IntClear>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f240 0300 	movw	r3, #0	; 0x0
   8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   c:	9a01      	ldr	r2, [sp, #4]
   e:	619a      	str	r2, [r3, #24]
  10:	b002      	add	sp, #8
  12:	4770      	bx	lr
Disassembly of section .text.AES_DecryptKey256:

00000000 <AES_DecryptKey256>:
   0:	b08e      	sub	sp, #56
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	9304      	str	r3, [sp, #16]
   a:	9b00      	ldr	r3, [sp, #0]
   c:	9305      	str	r3, [sp, #20]
   e:	f04f 0303 	mov.w	r3, #3	; 0x3
  12:	9302      	str	r3, [sp, #8]
  14:	f04f 0307 	mov.w	r3, #7	; 0x7
  18:	9303      	str	r3, [sp, #12]
  1a:	e027      	b.n	6c <AES_DecryptKey256+0x6c>
  1c:	f240 0100 	movw	r1, #0	; 0x0
  20:	f2c4 010e 	movt	r1, #16398	; 0x400e
  24:	9b03      	ldr	r3, [sp, #12]
  26:	ea4f 0283 	mov.w	r2, r3, lsl #2
  2a:	9b05      	ldr	r3, [sp, #20]
  2c:	4413      	add	r3, r2
  2e:	681b      	ldr	r3, [r3, #0]
  30:	9306      	str	r3, [sp, #24]
  32:	9b06      	ldr	r3, [sp, #24]
  34:	ba1b      	rev	r3, r3
  36:	9307      	str	r3, [sp, #28]
  38:	9b07      	ldr	r3, [sp, #28]
  3a:	630b      	str	r3, [r1, #48]
  3c:	f240 0100 	movw	r1, #0	; 0x0
  40:	f2c4 010e 	movt	r1, #16398	; 0x400e
  44:	9b02      	ldr	r3, [sp, #8]
  46:	ea4f 0283 	mov.w	r2, r3, lsl #2
  4a:	9b05      	ldr	r3, [sp, #20]
  4c:	4413      	add	r3, r2
  4e:	681b      	ldr	r3, [r3, #0]
  50:	9308      	str	r3, [sp, #32]
  52:	9b08      	ldr	r3, [sp, #32]
  54:	ba1b      	rev	r3, r3
  56:	9309      	str	r3, [sp, #36]
  58:	9b09      	ldr	r3, [sp, #36]
  5a:	640b      	str	r3, [r1, #64]
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  62:	9302      	str	r3, [sp, #8]
  64:	9b03      	ldr	r3, [sp, #12]
  66:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  6a:	9303      	str	r3, [sp, #12]
  6c:	9b02      	ldr	r3, [sp, #8]
  6e:	2b00      	cmp	r3, #0
  70:	dad4      	bge.n	1c <AES_DecryptKey256+0x1c>
  72:	f240 0300 	movw	r3, #0	; 0x0
  76:	f2c4 030e 	movt	r3, #16398	; 0x400e
  7a:	f04f 0202 	mov.w	r2, #2	; 0x2
  7e:	601a      	str	r2, [r3, #0]
  80:	f240 0300 	movw	r3, #0	; 0x0
  84:	f2c4 030e 	movt	r3, #16398	; 0x400e
  88:	f04f 0201 	mov.w	r2, #1	; 0x1
  8c:	605a      	str	r2, [r3, #4]
  8e:	f240 0300 	movw	r3, #0	; 0x0
  92:	f2c4 030e 	movt	r3, #16398	; 0x400e
  96:	689b      	ldr	r3, [r3, #8]
  98:	f003 0301 	and.w	r3, r3, #1	; 0x1
  9c:	b2db      	uxtb	r3, r3
  9e:	2b00      	cmp	r3, #0
  a0:	d1f5      	bne.n	8e <AES_DecryptKey256+0x8e>
  a2:	f04f 0303 	mov.w	r3, #3	; 0x3
  a6:	9302      	str	r3, [sp, #8]
  a8:	f04f 0307 	mov.w	r3, #7	; 0x7
  ac:	9303      	str	r3, [sp, #12]
  ae:	e027      	b.n	100 <AES_DecryptKey256+0x100>
  b0:	9b03      	ldr	r3, [sp, #12]
  b2:	ea4f 0283 	mov.w	r2, r3, lsl #2
  b6:	9b04      	ldr	r3, [sp, #16]
  b8:	441a      	add	r2, r3
  ba:	f240 0300 	movw	r3, #0	; 0x0
  be:	f2c4 030e 	movt	r3, #16398	; 0x400e
  c2:	6b1b      	ldr	r3, [r3, #48]
  c4:	930a      	str	r3, [sp, #40]
  c6:	9b0a      	ldr	r3, [sp, #40]
  c8:	ba1b      	rev	r3, r3
  ca:	930b      	str	r3, [sp, #44]
  cc:	9b0b      	ldr	r3, [sp, #44]
  ce:	6013      	str	r3, [r2, #0]
  d0:	9b02      	ldr	r3, [sp, #8]
  d2:	ea4f 0283 	mov.w	r2, r3, lsl #2
  d6:	9b04      	ldr	r3, [sp, #16]
  d8:	441a      	add	r2, r3
  da:	f240 0300 	movw	r3, #0	; 0x0
  de:	f2c4 030e 	movt	r3, #16398	; 0x400e
  e2:	6c1b      	ldr	r3, [r3, #64]
  e4:	930c      	str	r3, [sp, #48]
  e6:	9b0c      	ldr	r3, [sp, #48]
  e8:	ba1b      	rev	r3, r3
  ea:	930d      	str	r3, [sp, #52]
  ec:	9b0d      	ldr	r3, [sp, #52]
  ee:	6013      	str	r3, [r2, #0]
  f0:	9b02      	ldr	r3, [sp, #8]
  f2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  f6:	9302      	str	r3, [sp, #8]
  f8:	9b03      	ldr	r3, [sp, #12]
  fa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  fe:	9303      	str	r3, [sp, #12]
 100:	9b02      	ldr	r3, [sp, #8]
 102:	2b00      	cmp	r3, #0
 104:	dad4      	bge.n	b0 <AES_DecryptKey256+0xb0>
 106:	b00e      	add	sp, #56
 108:	4770      	bx	lr
 10a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.AES_ECB128:

00000000 <AES_ECB128>:
   0:	b500      	push	{lr}
   2:	b08f      	sub	sp, #60
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9305      	str	r3, [sp, #20]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	9306      	str	r3, [sp, #24]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	9307      	str	r3, [sp, #28]
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	f003 030f 	and.w	r3, r3, #15	; 0xf
  1e:	2b00      	cmp	r3, #0
  20:	d007      	beq.n	32 <AES_ECB128+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f240 4116 	movw	r1, #1046	; 0x416
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	f04f 0303 	mov.w	r3, #3	; 0x3
  36:	9304      	str	r3, [sp, #16]
  38:	e013      	b.n	62 <assertEFM+0x62>
  3a:	f240 0100 	movw	r1, #0	; 0x0
  3e:	f2c4 010e 	movt	r1, #16398	; 0x400e
  42:	9b04      	ldr	r3, [sp, #16]
  44:	ea4f 0283 	mov.w	r2, r3, lsl #2
  48:	9b07      	ldr	r3, [sp, #28]
  4a:	4413      	add	r3, r2
  4c:	681b      	ldr	r3, [r3, #0]
  4e:	9308      	str	r3, [sp, #32]
  50:	9b08      	ldr	r3, [sp, #32]
  52:	ba1b      	rev	r3, r3
  54:	9309      	str	r3, [sp, #36]
  56:	9b09      	ldr	r3, [sp, #36]
  58:	640b      	str	r3, [r1, #64]
  5a:	9b04      	ldr	r3, [sp, #16]
  5c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  60:	9304      	str	r3, [sp, #16]
  62:	9b04      	ldr	r3, [sp, #16]
  64:	2b00      	cmp	r3, #0
  66:	dae8      	bge.n	3a <assertEFM+0x3a>
  68:	f89d 3040 	ldrb.w	r3, [sp, #64]
  6c:	2b00      	cmp	r3, #0
  6e:	d007      	beq.n	80 <assertEFM+0x80>
  70:	f240 0300 	movw	r3, #0	; 0x0
  74:	f2c4 030e 	movt	r3, #16398	; 0x400e
  78:	f04f 0214 	mov.w	r2, #20	; 0x14
  7c:	601a      	str	r2, [r3, #0]
  7e:	e006      	b.n	8e <assertEFM+0x8e>
  80:	f240 0300 	movw	r3, #0	; 0x0
  84:	f2c4 030e 	movt	r3, #16398	; 0x400e
  88:	f04f 0215 	mov.w	r2, #21	; 0x15
  8c:	601a      	str	r2, [r3, #0]
  8e:	9b01      	ldr	r3, [sp, #4]
  90:	ea4f 1313 	mov.w	r3, r3, lsr #4
  94:	9301      	str	r3, [sp, #4]
  96:	e047      	b.n	128 <assertEFM+0x128>
  98:	f04f 0303 	mov.w	r3, #3	; 0x3
  9c:	9304      	str	r3, [sp, #16]
  9e:	e013      	b.n	c8 <assertEFM+0xc8>
  a0:	f240 0100 	movw	r1, #0	; 0x0
  a4:	f2c4 010e 	movt	r1, #16398	; 0x400e
  a8:	9b04      	ldr	r3, [sp, #16]
  aa:	ea4f 0283 	mov.w	r2, r3, lsl #2
  ae:	9b06      	ldr	r3, [sp, #24]
  b0:	4413      	add	r3, r2
  b2:	681b      	ldr	r3, [r3, #0]
  b4:	930a      	str	r3, [sp, #40]
  b6:	9b0a      	ldr	r3, [sp, #40]
  b8:	ba1b      	rev	r3, r3
  ba:	930b      	str	r3, [sp, #44]
  bc:	9b0b      	ldr	r3, [sp, #44]
  be:	61cb      	str	r3, [r1, #28]
  c0:	9b04      	ldr	r3, [sp, #16]
  c2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  c6:	9304      	str	r3, [sp, #16]
  c8:	9b04      	ldr	r3, [sp, #16]
  ca:	2b00      	cmp	r3, #0
  cc:	dae8      	bge.n	a0 <assertEFM+0xa0>
  ce:	9b06      	ldr	r3, [sp, #24]
  d0:	f103 0310 	add.w	r3, r3, #16	; 0x10
  d4:	9306      	str	r3, [sp, #24]
  d6:	f240 0300 	movw	r3, #0	; 0x0
  da:	f2c4 030e 	movt	r3, #16398	; 0x400e
  de:	689b      	ldr	r3, [r3, #8]
  e0:	f003 0301 	and.w	r3, r3, #1	; 0x1
  e4:	b2db      	uxtb	r3, r3
  e6:	2b00      	cmp	r3, #0
  e8:	d1f5      	bne.n	d6 <assertEFM+0xd6>
  ea:	f04f 0303 	mov.w	r3, #3	; 0x3
  ee:	9304      	str	r3, [sp, #16]
  f0:	e013      	b.n	11a <assertEFM+0x11a>
  f2:	9b04      	ldr	r3, [sp, #16]
  f4:	ea4f 0283 	mov.w	r2, r3, lsl #2
  f8:	9b05      	ldr	r3, [sp, #20]
  fa:	441a      	add	r2, r3
  fc:	f240 0300 	movw	r3, #0	; 0x0
 100:	f2c4 030e 	movt	r3, #16398	; 0x400e
 104:	69db      	ldr	r3, [r3, #28]
 106:	930c      	str	r3, [sp, #48]
 108:	9b0c      	ldr	r3, [sp, #48]
 10a:	ba1b      	rev	r3, r3
 10c:	930d      	str	r3, [sp, #52]
 10e:	9b0d      	ldr	r3, [sp, #52]
 110:	6013      	str	r3, [r2, #0]
 112:	9b04      	ldr	r3, [sp, #16]
 114:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 118:	9304      	str	r3, [sp, #16]
 11a:	9b04      	ldr	r3, [sp, #16]
 11c:	2b00      	cmp	r3, #0
 11e:	dae8      	bge.n	f2 <assertEFM+0xf2>
 120:	9b05      	ldr	r3, [sp, #20]
 122:	f103 0310 	add.w	r3, r3, #16	; 0x10
 126:	9305      	str	r3, [sp, #20]
 128:	9b01      	ldr	r3, [sp, #4]
 12a:	2b00      	cmp	r3, #0
 12c:	bf0c      	ite	eq
 12e:	2300      	moveq	r3, #0
 130:	2301      	movne	r3, #1
 132:	b2da      	uxtb	r2, r3
 134:	9b01      	ldr	r3, [sp, #4]
 136:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 13a:	9301      	str	r3, [sp, #4]
 13c:	2a00      	cmp	r2, #0
 13e:	d1ab      	bne.n	98 <assertEFM+0x98>
 140:	b00f      	add	sp, #60
 142:	bd00      	pop	{pc}
Disassembly of section .text.AES_ECB256:

00000000 <AES_ECB256>:
   0:	b500      	push	{lr}
   2:	b093      	sub	sp, #76
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9307      	str	r3, [sp, #28]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	9308      	str	r3, [sp, #32]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	9309      	str	r3, [sp, #36]
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	f003 030f 	and.w	r3, r3, #15	; 0xf
  1e:	2b00      	cmp	r3, #0
  20:	d007      	beq.n	32 <AES_ECB256+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f240 417c 	movw	r1, #1148	; 0x47c
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	f89d 3050 	ldrb.w	r3, [sp, #80]
  36:	2b00      	cmp	r3, #0
  38:	d007      	beq.n	4a <assertEFM+0x4a>
  3a:	f240 0300 	movw	r3, #0	; 0x0
  3e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  42:	f04f 0212 	mov.w	r2, #18	; 0x12
  46:	601a      	str	r2, [r3, #0]
  48:	e006      	b.n	58 <assertEFM+0x58>
  4a:	f240 0300 	movw	r3, #0	; 0x0
  4e:	f2c4 030e 	movt	r3, #16398	; 0x400e
  52:	f04f 0213 	mov.w	r2, #19	; 0x13
  56:	601a      	str	r2, [r3, #0]
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	ea4f 1313 	mov.w	r3, r3, lsr #4
  5e:	9301      	str	r3, [sp, #4]
  60:	e06e      	b.n	140 <assertEFM+0x140>
  62:	f04f 0303 	mov.w	r3, #3	; 0x3
  66:	9305      	str	r3, [sp, #20]
  68:	f04f 0307 	mov.w	r3, #7	; 0x7
  6c:	9306      	str	r3, [sp, #24]
  6e:	e037      	b.n	e0 <assertEFM+0xe0>
  70:	f240 0100 	movw	r1, #0	; 0x0
  74:	f2c4 010e 	movt	r1, #16398	; 0x400e
  78:	9b06      	ldr	r3, [sp, #24]
  7a:	ea4f 0283 	mov.w	r2, r3, lsl #2
  7e:	9b09      	ldr	r3, [sp, #36]
  80:	4413      	add	r3, r2
  82:	681b      	ldr	r3, [r3, #0]
  84:	930a      	str	r3, [sp, #40]
  86:	9b0a      	ldr	r3, [sp, #40]
  88:	ba1b      	rev	r3, r3
  8a:	930b      	str	r3, [sp, #44]
  8c:	9b0b      	ldr	r3, [sp, #44]
  8e:	630b      	str	r3, [r1, #48]
  90:	f240 0100 	movw	r1, #0	; 0x0
  94:	f2c4 010e 	movt	r1, #16398	; 0x400e
  98:	9b05      	ldr	r3, [sp, #20]
  9a:	ea4f 0283 	mov.w	r2, r3, lsl #2
  9e:	9b09      	ldr	r3, [sp, #36]
  a0:	4413      	add	r3, r2
  a2:	681b      	ldr	r3, [r3, #0]
  a4:	930c      	str	r3, [sp, #48]
  a6:	9b0c      	ldr	r3, [sp, #48]
  a8:	ba1b      	rev	r3, r3
  aa:	930d      	str	r3, [sp, #52]
  ac:	9b0d      	ldr	r3, [sp, #52]
  ae:	640b      	str	r3, [r1, #64]
  b0:	f240 0100 	movw	r1, #0	; 0x0
  b4:	f2c4 010e 	movt	r1, #16398	; 0x400e
  b8:	9b05      	ldr	r3, [sp, #20]
  ba:	ea4f 0283 	mov.w	r2, r3, lsl #2
  be:	9b08      	ldr	r3, [sp, #32]
  c0:	4413      	add	r3, r2
  c2:	681b      	ldr	r3, [r3, #0]
  c4:	930e      	str	r3, [sp, #56]
  c6:	9b0e      	ldr	r3, [sp, #56]
  c8:	ba1b      	rev	r3, r3
  ca:	930f      	str	r3, [sp, #60]
  cc:	9b0f      	ldr	r3, [sp, #60]
  ce:	61cb      	str	r3, [r1, #28]
  d0:	9b05      	ldr	r3, [sp, #20]
  d2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  d6:	9305      	str	r3, [sp, #20]
  d8:	9b06      	ldr	r3, [sp, #24]
  da:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  de:	9306      	str	r3, [sp, #24]
  e0:	9b05      	ldr	r3, [sp, #20]
  e2:	2b00      	cmp	r3, #0
  e4:	dac4      	bge.n	70 <assertEFM+0x70>
  e6:	9b08      	ldr	r3, [sp, #32]
  e8:	f103 0310 	add.w	r3, r3, #16	; 0x10
  ec:	9308      	str	r3, [sp, #32]
  ee:	f240 0300 	movw	r3, #0	; 0x0
  f2:	f2c4 030e 	movt	r3, #16398	; 0x400e
  f6:	689b      	ldr	r3, [r3, #8]
  f8:	f003 0301 	and.w	r3, r3, #1	; 0x1
  fc:	b2db      	uxtb	r3, r3
  fe:	2b00      	cmp	r3, #0
 100:	d1f5      	bne.n	ee <assertEFM+0xee>
 102:	f04f 0303 	mov.w	r3, #3	; 0x3
 106:	9305      	str	r3, [sp, #20]
 108:	e013      	b.n	132 <assertEFM+0x132>
 10a:	9b05      	ldr	r3, [sp, #20]
 10c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 110:	9b07      	ldr	r3, [sp, #28]
 112:	441a      	add	r2, r3
 114:	f240 0300 	movw	r3, #0	; 0x0
 118:	f2c4 030e 	movt	r3, #16398	; 0x400e
 11c:	69db      	ldr	r3, [r3, #28]
 11e:	9310      	str	r3, [sp, #64]
 120:	9b10      	ldr	r3, [sp, #64]
 122:	ba1b      	rev	r3, r3
 124:	9311      	str	r3, [sp, #68]
 126:	9b11      	ldr	r3, [sp, #68]
 128:	6013      	str	r3, [r2, #0]
 12a:	9b05      	ldr	r3, [sp, #20]
 12c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 130:	9305      	str	r3, [sp, #20]
 132:	9b05      	ldr	r3, [sp, #20]
 134:	2b00      	cmp	r3, #0
 136:	dae8      	bge.n	10a <assertEFM+0x10a>
 138:	9b07      	ldr	r3, [sp, #28]
 13a:	f103 0310 	add.w	r3, r3, #16	; 0x10
 13e:	9307      	str	r3, [sp, #28]
 140:	9b01      	ldr	r3, [sp, #4]
 142:	2b00      	cmp	r3, #0
 144:	bf0c      	ite	eq
 146:	2300      	moveq	r3, #0
 148:	2301      	movne	r3, #1
 14a:	b2da      	uxtb	r2, r3
 14c:	9b01      	ldr	r3, [sp, #4]
 14e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 152:	9301      	str	r3, [sp, #4]
 154:	2a00      	cmp	r2, #0
 156:	d184      	bne.n	62 <assertEFM+0x62>
 158:	b013      	add	sp, #76
 15a:	bd00      	pop	{pc}
Disassembly of section .text.AES_OFB128:

00000000 <AES_OFB128>:
   0:	b500      	push	{lr}
   2:	b091      	sub	sp, #68
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9306      	str	r3, [sp, #24]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	9307      	str	r3, [sp, #28]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	9308      	str	r3, [sp, #32]
  18:	9b12      	ldr	r3, [sp, #72]
  1a:	9309      	str	r3, [sp, #36]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_OFB128+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 41eb 	movw	r1, #1259	; 0x4eb
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	f240 0300 	movw	r3, #0	; 0x0
  3a:	f2c4 030e 	movt	r3, #16398	; 0x400e
  3e:	f04f 0204 	mov.w	r2, #4	; 0x4
  42:	601a      	str	r2, [r3, #0]
  44:	f04f 0303 	mov.w	r3, #3	; 0x3
  48:	9305      	str	r3, [sp, #20]
  4a:	e023      	b.n	94 <assertEFM+0x94>
  4c:	f240 0100 	movw	r1, #0	; 0x0
  50:	f2c4 010e 	movt	r1, #16398	; 0x400e
  54:	9b05      	ldr	r3, [sp, #20]
  56:	ea4f 0283 	mov.w	r2, r3, lsl #2
  5a:	9b08      	ldr	r3, [sp, #32]
  5c:	4413      	add	r3, r2
  5e:	681b      	ldr	r3, [r3, #0]
  60:	930a      	str	r3, [sp, #40]
  62:	9b0a      	ldr	r3, [sp, #40]
  64:	ba1b      	rev	r3, r3
  66:	930b      	str	r3, [sp, #44]
  68:	9b0b      	ldr	r3, [sp, #44]
  6a:	640b      	str	r3, [r1, #64]
  6c:	f240 0100 	movw	r1, #0	; 0x0
  70:	f2c4 010e 	movt	r1, #16398	; 0x400e
  74:	9b05      	ldr	r3, [sp, #20]
  76:	ea4f 0283 	mov.w	r2, r3, lsl #2
  7a:	9b09      	ldr	r3, [sp, #36]
  7c:	4413      	add	r3, r2
  7e:	681b      	ldr	r3, [r3, #0]
  80:	930c      	str	r3, [sp, #48]
  82:	9b0c      	ldr	r3, [sp, #48]
  84:	ba1b      	rev	r3, r3
  86:	930d      	str	r3, [sp, #52]
  88:	9b0d      	ldr	r3, [sp, #52]
  8a:	61cb      	str	r3, [r1, #28]
  8c:	9b05      	ldr	r3, [sp, #20]
  8e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  92:	9305      	str	r3, [sp, #20]
  94:	9b05      	ldr	r3, [sp, #20]
  96:	2b00      	cmp	r3, #0
  98:	dad8      	bge.n	4c <assertEFM+0x4c>
  9a:	9b01      	ldr	r3, [sp, #4]
  9c:	ea4f 1313 	mov.w	r3, r3, lsr #4
  a0:	9301      	str	r3, [sp, #4]
  a2:	e03d      	b.n	120 <assertEFM+0x120>
  a4:	f240 0300 	movw	r3, #0	; 0x0
  a8:	f2c4 030e 	movt	r3, #16398	; 0x400e
  ac:	f04f 0201 	mov.w	r2, #1	; 0x1
  b0:	605a      	str	r2, [r3, #4]
  b2:	f240 0300 	movw	r3, #0	; 0x0
  b6:	f2c4 030e 	movt	r3, #16398	; 0x400e
  ba:	689b      	ldr	r3, [r3, #8]
  bc:	f003 0301 	and.w	r3, r3, #1	; 0x1
  c0:	b2db      	uxtb	r3, r3
  c2:	2b00      	cmp	r3, #0
  c4:	d1f5      	bne.n	b2 <assertEFM+0xb2>
  c6:	f04f 0303 	mov.w	r3, #3	; 0x3
  ca:	9305      	str	r3, [sp, #20]
  cc:	e01d      	b.n	10a <assertEFM+0x10a>
  ce:	9b05      	ldr	r3, [sp, #20]
  d0:	ea4f 0283 	mov.w	r2, r3, lsl #2
  d4:	9b06      	ldr	r3, [sp, #24]
  d6:	eb03 0002 	add.w	r0, r3, r2
  da:	f240 0300 	movw	r3, #0	; 0x0
  de:	f2c4 030e 	movt	r3, #16398	; 0x400e
  e2:	69db      	ldr	r3, [r3, #28]
  e4:	930e      	str	r3, [sp, #56]
  e6:	9b0e      	ldr	r3, [sp, #56]
  e8:	ba1b      	rev	r3, r3
  ea:	930f      	str	r3, [sp, #60]
  ec:	9b0f      	ldr	r3, [sp, #60]
  ee:	4619      	mov	r1, r3
  f0:	9b05      	ldr	r3, [sp, #20]
  f2:	ea4f 0283 	mov.w	r2, r3, lsl #2
  f6:	9b07      	ldr	r3, [sp, #28]
  f8:	4413      	add	r3, r2
  fa:	681b      	ldr	r3, [r3, #0]
  fc:	ea81 0303 	eor.w	r3, r1, r3
 100:	6003      	str	r3, [r0, #0]
 102:	9b05      	ldr	r3, [sp, #20]
 104:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 108:	9305      	str	r3, [sp, #20]
 10a:	9b05      	ldr	r3, [sp, #20]
 10c:	2b00      	cmp	r3, #0
 10e:	dade      	bge.n	ce <assertEFM+0xce>
 110:	9b06      	ldr	r3, [sp, #24]
 112:	f103 0310 	add.w	r3, r3, #16	; 0x10
 116:	9306      	str	r3, [sp, #24]
 118:	9b07      	ldr	r3, [sp, #28]
 11a:	f103 0310 	add.w	r3, r3, #16	; 0x10
 11e:	9307      	str	r3, [sp, #28]
 120:	9b01      	ldr	r3, [sp, #4]
 122:	2b00      	cmp	r3, #0
 124:	bf0c      	ite	eq
 126:	2300      	moveq	r3, #0
 128:	2301      	movne	r3, #1
 12a:	b2da      	uxtb	r2, r3
 12c:	9b01      	ldr	r3, [sp, #4]
 12e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 132:	9301      	str	r3, [sp, #4]
 134:	2a00      	cmp	r2, #0
 136:	d1b5      	bne.n	a4 <assertEFM+0xa4>
 138:	b011      	add	sp, #68
 13a:	bd00      	pop	{pc}
Disassembly of section .text.AES_OFB256:

00000000 <AES_OFB256>:
   0:	b500      	push	{lr}
   2:	b093      	sub	sp, #76
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	9306      	str	r3, [sp, #24]
  10:	9b02      	ldr	r3, [sp, #8]
  12:	9307      	str	r3, [sp, #28]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	9308      	str	r3, [sp, #32]
  18:	9b14      	ldr	r3, [sp, #80]
  1a:	9309      	str	r3, [sp, #36]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  22:	2b00      	cmp	r3, #0
  24:	d007      	beq.n	36 <AES_OFB256+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f44f 61a8 	mov.w	r1, #1344	; 0x540
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	f240 0300 	movw	r3, #0	; 0x0
  3a:	f2c4 030e 	movt	r3, #16398	; 0x400e
  3e:	f04f 0202 	mov.w	r2, #2	; 0x2
  42:	601a      	str	r2, [r3, #0]
  44:	f04f 0303 	mov.w	r3, #3	; 0x3
  48:	9304      	str	r3, [sp, #16]
  4a:	e013      	b.n	74 <assertEFM+0x74>
  4c:	f240 0100 	movw	r1, #0	; 0x0
  50:	f2c4 010e 	movt	r1, #16398	; 0x400e
  54:	9b04      	ldr	r3, [sp, #16]
  56:	ea4f 0283 	mov.w	r2, r3, lsl #2
  5a:	9b09      	ldr	r3, [sp, #36]
  5c:	4413      	add	r3, r2
  5e:	681b      	ldr	r3, [r3, #0]
  60:	930a      	str	r3, [sp, #40]
  62:	9b0a      	ldr	r3, [sp, #40]
  64:	ba1b      	rev	r3, r3
  66:	930b      	str	r3, [sp, #44]
  68:	9b0b      	ldr	r3, [sp, #44]
  6a:	61cb      	str	r3, [r1, #28]
  6c:	9b04      	ldr	r3, [sp, #16]
  6e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  72:	9304      	str	r3, [sp, #16]
  74:	9b04      	ldr	r3, [sp, #16]
  76:	2b00      	cmp	r3, #0
  78:	dae8      	bge.n	4c <assertEFM+0x4c>
  7a:	9b01      	ldr	r3, [sp, #4]
  7c:	ea4f 1313 	mov.w	r3, r3, lsr #4
  80:	9301      	str	r3, [sp, #4]
  82:	e06f      	b.n	164 <assertEFM+0x164>
  84:	f04f 0303 	mov.w	r3, #3	; 0x3
  88:	9304      	str	r3, [sp, #16]
  8a:	f04f 0307 	mov.w	r3, #7	; 0x7
  8e:	9305      	str	r3, [sp, #20]
  90:	e027      	b.n	e2 <assertEFM+0xe2>
  92:	f240 0100 	movw	r1, #0	; 0x0
  96:	f2c4 010e 	movt	r1, #16398	; 0x400e
  9a:	9b05      	ldr	r3, [sp, #20]
  9c:	ea4f 0283 	mov.w	r2, r3, lsl #2
  a0:	9b08      	ldr	r3, [sp, #32]
  a2:	4413      	add	r3, r2
  a4:	681b      	ldr	r3, [r3, #0]
  a6:	930c      	str	r3, [sp, #48]
  a8:	9b0c      	ldr	r3, [sp, #48]
  aa:	ba1b      	rev	r3, r3
  ac:	930d      	str	r3, [sp, #52]
  ae:	9b0d      	ldr	r3, [sp, #52]
  b0:	630b      	str	r3, [r1, #48]
  b2:	f240 0100 	movw	r1, #0	; 0x0
  b6:	f2c4 010e 	movt	r1, #16398	; 0x400e
  ba:	9b04      	ldr	r3, [sp, #16]
  bc:	ea4f 0283 	mov.w	r2, r3, lsl #2
  c0:	9b08      	ldr	r3, [sp, #32]
  c2:	4413      	add	r3, r2
  c4:	681b      	ldr	r3, [r3, #0]
  c6:	930e      	str	r3, [sp, #56]
  c8:	9b0e      	ldr	r3, [sp, #56]
  ca:	ba1b      	rev	r3, r3
  cc:	930f      	str	r3, [sp, #60]
  ce:	9b0f      	ldr	r3, [sp, #60]
  d0:	640b      	str	r3, [r1, #64]
  d2:	9b04      	ldr	r3, [sp, #16]
  d4:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  d8:	9304      	str	r3, [sp, #16]
  da:	9b05      	ldr	r3, [sp, #20]
  dc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  e0:	9305      	str	r3, [sp, #20]
  e2:	9b04      	ldr	r3, [sp, #16]
  e4:	2b00      	cmp	r3, #0
  e6:	dad4      	bge.n	92 <assertEFM+0x92>
  e8:	f240 0300 	movw	r3, #0	; 0x0
  ec:	f2c4 030e 	movt	r3, #16398	; 0x400e
  f0:	f04f 0201 	mov.w	r2, #1	; 0x1
  f4:	605a      	str	r2, [r3, #4]
  f6:	f240 0300 	movw	r3, #0	; 0x0
  fa:	f2c4 030e 	movt	r3, #16398	; 0x400e
  fe:	689b      	ldr	r3, [r3, #8]
 100:	f003 0301 	and.w	r3, r3, #1	; 0x1
 104:	b2db      	uxtb	r3, r3
 106:	2b00      	cmp	r3, #0
 108:	d1f5      	bne.n	f6 <assertEFM+0xf6>
 10a:	f04f 0303 	mov.w	r3, #3	; 0x3
 10e:	9304      	str	r3, [sp, #16]
 110:	e01d      	b.n	14e <assertEFM+0x14e>
 112:	9b04      	ldr	r3, [sp, #16]
 114:	ea4f 0283 	mov.w	r2, r3, lsl #2
 118:	9b06      	ldr	r3, [sp, #24]
 11a:	eb03 0002 	add.w	r0, r3, r2
 11e:	f240 0300 	movw	r3, #0	; 0x0
 122:	f2c4 030e 	movt	r3, #16398	; 0x400e
 126:	69db      	ldr	r3, [r3, #28]
 128:	9310      	str	r3, [sp, #64]
 12a:	9b10      	ldr	r3, [sp, #64]
 12c:	ba1b      	rev	r3, r3
 12e:	9311      	str	r3, [sp, #68]
 130:	9b11      	ldr	r3, [sp, #68]
 132:	4619      	mov	r1, r3
 134:	9b04      	ldr	r3, [sp, #16]
 136:	ea4f 0283 	mov.w	r2, r3, lsl #2
 13a:	9b07      	ldr	r3, [sp, #28]
 13c:	4413      	add	r3, r2
 13e:	681b      	ldr	r3, [r3, #0]
 140:	ea81 0303 	eor.w	r3, r1, r3
 144:	6003      	str	r3, [r0, #0]
 146:	9b04      	ldr	r3, [sp, #16]
 148:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 14c:	9304      	str	r3, [sp, #16]
 14e:	9b04      	ldr	r3, [sp, #16]
 150:	2b00      	cmp	r3, #0
 152:	dade      	bge.n	112 <assertEFM+0x112>
 154:	9b06      	ldr	r3, [sp, #24]
 156:	f103 0310 	add.w	r3, r3, #16	; 0x10
 15a:	9306      	str	r3, [sp, #24]
 15c:	9b07      	ldr	r3, [sp, #28]
 15e:	f103 0310 	add.w	r3, r3, #16	; 0x10
 162:	9307      	str	r3, [sp, #28]
 164:	9b01      	ldr	r3, [sp, #4]
 166:	2b00      	cmp	r3, #0
 168:	bf0c      	ite	eq
 16a:	2300      	moveq	r3, #0
 16c:	2301      	movne	r3, #1
 16e:	b2da      	uxtb	r2, r3
 170:	9b01      	ldr	r3, [sp, #4]
 172:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 176:	9301      	str	r3, [sp, #4]
 178:	2a00      	cmp	r2, #0
 17a:	d183      	bne.n	84 <assertEFM+0x84>
 17c:	b013      	add	sp, #76
 17e:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_assert.o:     file format elf32-littlearm

Disassembly of section .text.assertEFM:

00000000 <assertEFM>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	e7fe      	b.n	6 <assertEFM+0x6>
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_burtc.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	7562      	strb	r2, [r4, #21]
  24:	7472      	strb	r2, [r6, #17]
  26:	2e63      	cmp	r6, #99
  28:	0063      	lsls	r3, r4, #1
	...

0000002c <.LC1>:
  2c:	2e2e      	cmp	r6, #46
  2e:	2e2f      	cmp	r6, #47
  30:	2f2e      	cmp	r7, #46
  32:	7063      	strb	r3, [r4, #1]
  34:	2f75      	cmp	r7, #117
  36:	7261      	strb	r1, [r4, #9]
  38:	2f6d      	cmp	r7, #109
  3a:	652f      	str	r7, [r5, #80]
  3c:	6d66      	ldr	r6, [r4, #84]
  3e:	3233      	adds	r2, #51
  40:	652f      	str	r7, [r5, #80]
  42:	6c6d      	ldr	r5, [r5, #68]
  44:	6269      	str	r1, [r5, #36]
  46:	692f      	ldr	r7, [r5, #16]
  48:	636e      	str	r6, [r5, #52]
  4a:	652f      	str	r7, [r5, #80]
  4c:	5f6d      	ldrsh	r5, [r5, r5]
  4e:	7562      	strb	r2, [r4, #21]
  50:	7472      	strb	r2, [r6, #17]
  52:	2e63      	cmp	r6, #99
  54:	0068      	lsls	r0, r5, #1
	...
Disassembly of section .text.BURTC_Init:

00000000 <BURTC_Init>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d107      	bne.n	1c <BURTC_Init+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f04f 0181 	mov.w	r1, #129	; 0x81
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	689b      	ldr	r3, [r3, #8]
  20:	2b00      	cmp	r3, #0
  22:	d003      	beq.n	2c <BURTC_Init+0x2c>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	689b      	ldr	r3, [r3, #8]
  28:	2b80      	cmp	r3, #128
  2a:	d907      	bls.n	3c <BURTC_Init+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f04f 0183 	mov.w	r1, #131	; 0x83
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	68db      	ldr	r3, [r3, #12]
  40:	2b06      	cmp	r3, #6
  42:	d907      	bls.n	54 <BURTC_Init+0x54>
  44:	f240 0000 	movw	r0, #0	; 0x0
  48:	f2c0 0000 	movt	r0, #0	; 0x0
  4c:	f04f 0186 	mov.w	r1, #134	; 0x86
  50:	f7ff fffe 	bl	0 <assertEFM>
  54:	9b01      	ldr	r3, [sp, #4]
  56:	781b      	ldrb	r3, [r3, #0]
  58:	2b00      	cmp	r3, #0
  5a:	d012      	beq.n	82 <BURTC_Init+0x82>
  5c:	9b01      	ldr	r3, [sp, #4]
  5e:	781b      	ldrb	r3, [r3, #0]
  60:	f083 0301 	eor.w	r3, r3, #1	; 0x1
  64:	b2db      	uxtb	r3, r3
  66:	2b00      	cmp	r3, #0
  68:	d103      	bne.n	72 <BURTC_Init+0x72>
  6a:	9b01      	ldr	r3, [sp, #4]
  6c:	785b      	ldrb	r3, [r3, #1]
  6e:	2b00      	cmp	r3, #0
  70:	d107      	bne.n	82 <BURTC_Init+0x82>
  72:	f240 0000 	movw	r0, #0	; 0x0
  76:	f2c0 0000 	movt	r0, #0	; 0x0
  7a:	f04f 0189 	mov.w	r1, #137	; 0x89
  7e:	f7ff fffe 	bl	0 <assertEFM>
  82:	9b01      	ldr	r3, [sp, #4]
  84:	889b      	ldrh	r3, [r3, #4]
  86:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
  8a:	d110      	bne.n	ae <BURTC_Init+0xae>
  8c:	9b01      	ldr	r3, [sp, #4]
  8e:	889b      	ldrh	r3, [r3, #4]
  90:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
  94:	d103      	bne.n	9e <BURTC_Init+0x9e>
  96:	9b01      	ldr	r3, [sp, #4]
  98:	7c9b      	ldrb	r3, [r3, #18]
  9a:	2b00      	cmp	r3, #0
  9c:	d007      	beq.n	ae <BURTC_Init+0xae>
  9e:	f240 0000 	movw	r0, #0	; 0x0
  a2:	f2c0 0000 	movt	r0, #0	; 0x0
  a6:	f04f 018c 	mov.w	r1, #140	; 0x8c
  aa:	f7ff fffe 	bl	0 <assertEFM>
  ae:	9b01      	ldr	r3, [sp, #4]
  b0:	689b      	ldr	r3, [r3, #8]
  b2:	4618      	mov	r0, r3
  b4:	f7ff fffe 	bl	0 <BURTC_Init>
  b8:	4603      	mov	r3, r0
  ba:	9303      	str	r3, [sp, #12]
  bc:	9b01      	ldr	r3, [sp, #4]
  be:	781b      	ldrb	r3, [r3, #0]
  c0:	2b00      	cmp	r3, #0
  c2:	d003      	beq.n	cc <BURTC_Init+0xcc>
  c4:	f04f 0001 	mov.w	r0, #1	; 0x1
  c8:	f7ff fffe 	bl	0 <BURTC_Init>
  cc:	f04f 0001 	mov.w	r0, #1	; 0x1
  d0:	f7ff fffe 	bl	0 <BURTC_Init>
  d4:	f241 0200 	movw	r2, #4096	; 0x1000
  d8:	f2c4 0208 	movt	r2, #16392	; 0x4008
  dc:	9b01      	ldr	r3, [sp, #4]
  de:	7c9b      	ldrb	r3, [r3, #18]
  e0:	6053      	str	r3, [r2, #4]
  e2:	9b01      	ldr	r3, [sp, #4]
  e4:	785b      	ldrb	r3, [r3, #1]
  e6:	f043 0308 	orr.w	r3, r3, #8	; 0x8
  ea:	b2db      	uxtb	r3, r3
  ec:	461a      	mov	r2, r3
  ee:	9b01      	ldr	r3, [sp, #4]
  f0:	789b      	ldrb	r3, [r3, #2]
  f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
  f6:	ea42 0203 	orr.w	r2, r2, r3
  fa:	9b01      	ldr	r3, [sp, #4]
  fc:	7c5b      	ldrb	r3, [r3, #17]
  fe:	ea4f 1303 	mov.w	r3, r3, lsl #4
 102:	ea42 0203 	orr.w	r2, r2, r3
 106:	9b01      	ldr	r3, [sp, #4]
 108:	68db      	ldr	r3, [r3, #12]
 10a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 10e:	ea42 0203 	orr.w	r2, r2, r3
 112:	9b03      	ldr	r3, [sp, #12]
 114:	ea4f 2303 	mov.w	r3, r3, lsl #8
 118:	ea42 0203 	orr.w	r2, r2, r3
 11c:	9b01      	ldr	r3, [sp, #4]
 11e:	889b      	ldrh	r3, [r3, #4]
 120:	ea42 0203 	orr.w	r2, r2, r3
 124:	9b01      	ldr	r3, [sp, #4]
 126:	7c1b      	ldrb	r3, [r3, #16]
 128:	ea4f 3383 	mov.w	r3, r3, lsl #14
 12c:	ea42 0303 	orr.w	r3, r2, r3
 130:	9302      	str	r3, [sp, #8]
 132:	f241 0300 	movw	r3, #4096	; 0x1000
 136:	f2c4 0308 	movt	r3, #16392	; 0x4008
 13a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 13e:	631a      	str	r2, [r3, #48]
 140:	f241 0300 	movw	r3, #4096	; 0x1000
 144:	f2c4 0308 	movt	r3, #16392	; 0x4008
 148:	9a02      	ldr	r2, [sp, #8]
 14a:	601a      	str	r2, [r3, #0]
 14c:	9b01      	ldr	r3, [sp, #4]
 14e:	781b      	ldrb	r3, [r3, #0]
 150:	2b00      	cmp	r3, #0
 152:	d007      	beq.n	164 <BURTC_Init+0x164>
 154:	f04f 0001 	mov.w	r0, #1	; 0x1
 158:	f7ff fffe 	bl	0 <BURTC_Init>
 15c:	f04f 0000 	mov.w	r0, #0	; 0x0
 160:	f7ff fffe 	bl	0 <BURTC_Init>
 164:	b005      	add	sp, #20
 166:	bd00      	pop	{pc}
Disassembly of section .text.BURTC_DivToLog2:

00000000 <BURTC_DivToLog2>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d003      	beq.n	14 <BURTC_DivToLog2+0x14>
   c:	9b01      	ldr	r3, [sp, #4]
   e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  12:	d907      	bls.n	12 <BURTC_DivToLog2+0x12>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 0146 	mov.w	r1, #70	; 0x46
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	9304      	str	r3, [sp, #16]
  28:	9b04      	ldr	r3, [sp, #16]
  2a:	fab3 f383 	clz	r3, r3
  2e:	9305      	str	r3, [sp, #20]
  30:	9b05      	ldr	r3, [sp, #20]
  32:	b2db      	uxtb	r3, r3
  34:	f1c3 031f 	rsb	r3, r3, #31	; 0x1f
  38:	9303      	str	r3, [sp, #12]
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	4618      	mov	r0, r3
  3e:	b007      	add	sp, #28
  40:	bd00      	pop	{pc}
  42:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BURTC_Sync:

00000000 <BURTC_Sync>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f241 0300 	movw	r3, #4096	; 0x1000
   8:	f2c4 0308 	movt	r3, #16392	; 0x4008
   c:	6b9b      	ldr	r3, [r3, #56]
   e:	f003 0301 	and.w	r3, r3, #1	; 0x1
  12:	b2db      	uxtb	r3, r3
  14:	2b00      	cmp	r3, #0
  16:	d109      	bne.n	2c <assertEFM+0x2c>
  18:	f241 0300 	movw	r3, #4096	; 0x1000
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	6bda      	ldr	r2, [r3, #60]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	ea02 0303 	and.w	r3, r2, r3
  28:	2b00      	cmp	r3, #0
  2a:	d1f5      	bne.n	18 <assertEFM+0x18>
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.BURTC_Enable:

00000000 <BURTC_Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f083 0301 	eor.w	r3, r3, #1	; 0x1
  12:	b2db      	uxtb	r3, r3
  14:	2b00      	cmp	r3, #0
  16:	d108      	bne.n	2a <BURTC_Enable+0x2a>
  18:	f241 0300 	movw	r3, #4096	; 0x1000
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	681b      	ldr	r3, [r3, #0]
  22:	f003 0303 	and.w	r3, r3, #3	; 0x3
  26:	2b00      	cmp	r3, #0
  28:	d10b      	bne.n	42 <BURTC_Enable+0x42>
  2a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  2e:	2b00      	cmp	r3, #0
  30:	d007      	beq.n	42 <BURTC_Enable+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f44f 7190 	mov.w	r1, #288	; 0x120
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	f89d 3007 	ldrb.w	r3, [sp, #7]
  46:	2b00      	cmp	r3, #0
  48:	d00a      	beq.n	60 <BURTC_Enable+0x60>
  4a:	f241 0000 	movw	r0, #4096	; 0x1000
  4e:	f2c4 0008 	movt	r0, #16392	; 0x4008
  52:	f04f 0103 	mov.w	r1, #3	; 0x3
  56:	f04f 0200 	mov.w	r2, #0	; 0x0
  5a:	f7ff fffe 	bl	0 <BURTC_Enable>
  5e:	e009      	b.n	74 <BURTC_Enable+0x74>
  60:	f241 0000 	movw	r0, #4096	; 0x1000
  64:	f2c4 0008 	movt	r0, #16392	; 0x4008
  68:	f04f 0103 	mov.w	r1, #3	; 0x3
  6c:	f04f 0201 	mov.w	r2, #1	; 0x1
  70:	f7ff fffe 	bl	0 <BURTC_Enable>
  74:	b003      	add	sp, #12
  76:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BURTC_FreezeEnable:

00000000 <BURTC_FreezeEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f241 0038 	movw	r0, #4152	; 0x1038
  12:	f2c4 0008 	movt	r0, #16392	; 0x4008
  16:	f04f 0100 	mov.w	r1, #0	; 0x0
  1a:	461a      	mov	r2, r3
  1c:	f7ff fffe 	bl	0 <BURTC_FreezeEnable>
  20:	b003      	add	sp, #12
  22:	bd00      	pop	{pc}
Disassembly of section .text.BURTC_CompareSet:

00000000 <BURTC_CompareSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	2b00      	cmp	r3, #0
   c:	d007      	beq.n	1e <BURTC_CompareSet+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f04f 01c8 	mov.w	r1, #200	; 0xc8
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	f04f 0002 	mov.w	r0, #2	; 0x2
  22:	f7ff fffe 	bl	0 <BURTC_CompareSet>
  26:	f241 0300 	movw	r3, #4096	; 0x1000
  2a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2e:	9a00      	ldr	r2, [sp, #0]
  30:	60da      	str	r2, [r3, #12]
  32:	b003      	add	sp, #12
  34:	bd00      	pop	{pc}
  36:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BURTC_CompareGet:

00000000 <BURTC_CompareGet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d007      	beq.n	1c <BURTC_CompareGet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f04f 01de 	mov.w	r1, #222	; 0xde
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f241 0300 	movw	r3, #4096	; 0x1000
  20:	f2c4 0308 	movt	r3, #16392	; 0x4008
  24:	68db      	ldr	r3, [r3, #12]
  26:	4618      	mov	r0, r3
  28:	b003      	add	sp, #12
  2a:	bd00      	pop	{pc}
Disassembly of section .text.BURTC_CounterReset:

00000000 <BURTC_CounterReset>:
   0:	b510      	push	{r4, lr}
   2:	f241 0000 	movw	r0, #4096	; 0x1000
   6:	f2c4 0008 	movt	r0, #16392	; 0x4008
   a:	f04f 0103 	mov.w	r1, #3	; 0x3
   e:	f04f 0201 	mov.w	r2, #1	; 0x1
  12:	f7ff fffe 	bl	0 <BURTC_CounterReset>
  16:	f241 0000 	movw	r0, #4096	; 0x1000
  1a:	f2c4 0008 	movt	r0, #16392	; 0x4008
  1e:	f04f 0103 	mov.w	r1, #3	; 0x3
  22:	f04f 0200 	mov.w	r2, #0	; 0x0
  26:	f7ff fffe 	bl	0 <BURTC_CounterReset>
  2a:	bd10      	pop	{r4, pc}
Disassembly of section .text.BURTC_Reset:

00000000 <BURTC_Reset>:
   0:	b510      	push	{r4, lr}
   2:	f24a 0300 	movw	r3, #40960	; 0xa000
   6:	f2c4 030c 	movt	r3, #16396	; 0x400c
   a:	681b      	ldr	r3, [r3, #0]
   c:	f003 0302 	and.w	r3, r3, #2	; 0x2
  10:	2b00      	cmp	r3, #0
  12:	d007      	beq.n	24 <BURTC_Reset+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 01fc 	mov.w	r1, #252	; 0xfc
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	f241 0300 	movw	r3, #4096	; 0x1000
  28:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2c:	f04f 0200 	mov.w	r2, #0	; 0x0
  30:	635a      	str	r2, [r3, #52]
  32:	f04f 0001 	mov.w	r0, #1	; 0x1
  36:	f7ff fffe 	bl	0 <BURTC_Reset>
  3a:	f241 0300 	movw	r3, #4096	; 0x1000
  3e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  42:	f04f 0200 	mov.w	r2, #0	; 0x0
  46:	605a      	str	r2, [r3, #4]
  48:	f241 0300 	movw	r3, #4096	; 0x1000
  4c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  50:	f04f 0200 	mov.w	r2, #0	; 0x0
  54:	615a      	str	r2, [r3, #20]
  56:	f04f 0002 	mov.w	r0, #2	; 0x2
  5a:	f7ff fffe 	bl	0 <BURTC_Reset>
  5e:	f241 0300 	movw	r3, #4096	; 0x1000
  62:	f2c4 0308 	movt	r3, #16392	; 0x4008
  66:	f04f 0200 	mov.w	r2, #0	; 0x0
  6a:	60da      	str	r2, [r3, #12]
  6c:	f241 0300 	movw	r3, #4096	; 0x1000
  70:	f2c4 0308 	movt	r3, #16392	; 0x4008
  74:	f04f 0200 	mov.w	r2, #0	; 0x0
  78:	639a      	str	r2, [r3, #56]
  7a:	f04f 0003 	mov.w	r0, #3	; 0x3
  7e:	f7ff fffe 	bl	0 <BURTC_Reset>
  82:	f241 0300 	movw	r3, #4096	; 0x1000
  86:	f2c4 0308 	movt	r3, #16392	; 0x4008
  8a:	f04f 0208 	mov.w	r2, #8	; 0x8
  8e:	601a      	str	r2, [r3, #0]
  90:	bd10      	pop	{r4, pc}
  92:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BURTC_ClockFreqGet:

00000000 <BURTC_ClockFreqGet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	f241 0300 	movw	r3, #4096	; 0x1000
   8:	f2c4 0308 	movt	r3, #16392	; 0x4008
   c:	681b      	ldr	r3, [r3, #0]
   e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
  12:	9303      	str	r3, [sp, #12]
  14:	f241 0300 	movw	r3, #4096	; 0x1000
  18:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  22:	ea4f 2313 	mov.w	r3, r3, lsr #8
  26:	9304      	str	r3, [sp, #16]
  28:	9b03      	ldr	r3, [sp, #12]
  2a:	9301      	str	r3, [sp, #4]
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  32:	d01c      	beq.n	6e <BURTC_ClockFreqGet+0x6e>
  34:	9b01      	ldr	r3, [sp, #4]
  36:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
  3a:	d004      	beq.n	46 <BURTC_ClockFreqGet+0x46>
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  42:	d00c      	beq.n	5e <BURTC_ClockFreqGet+0x5e>
  44:	e01b      	b.n	7e <BURTC_ClockFreqGet+0x7e>
  46:	9b04      	ldr	r3, [sp, #16]
  48:	2b00      	cmp	r3, #0
  4a:	d103      	bne.n	54 <BURTC_ClockFreqGet+0x54>
  4c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  50:	9305      	str	r3, [sp, #20]
  52:	e017      	b.n	84 <BURTC_ClockFreqGet+0x84>
  54:	f7ff fffe 	bl	0 <SystemULFRCOClockGet>
  58:	4603      	mov	r3, r0
  5a:	9305      	str	r3, [sp, #20]
  5c:	e012      	b.n	84 <BURTC_ClockFreqGet+0x84>
  5e:	f7ff fffe 	bl	0 <SystemLFRCOClockGet>
  62:	4603      	mov	r3, r0
  64:	9a04      	ldr	r2, [sp, #16]
  66:	fa23 f302 	lsr.w	r3, r3, r2
  6a:	9305      	str	r3, [sp, #20]
  6c:	e00a      	b.n	84 <BURTC_ClockFreqGet+0x84>
  6e:	f7ff fffe 	bl	0 <SystemLFXOClockGet>
  72:	4603      	mov	r3, r0
  74:	9a04      	ldr	r2, [sp, #16]
  76:	fa23 f302 	lsr.w	r3, r3, r2
  7a:	9305      	str	r3, [sp, #20]
  7c:	e002      	b.n	84 <SystemLFXOClockGet+0x84>
  7e:	f04f 0300 	mov.w	r3, #0	; 0x0
  82:	9305      	str	r3, [sp, #20]
  84:	9b05      	ldr	r3, [sp, #20]
  86:	4618      	mov	r0, r3
  88:	b007      	add	sp, #28
  8a:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_cmu.o:     file format elf32-littlearm

Disassembly of section .text.CMU_FlashWaitStateMax:

00000000 <CMU_FlashWaitStateMax>:
   0:	b084      	sub	sp, #16
   2:	f240 0300 	movw	r3, #0	; 0x0
   6:	f2c4 030c 	movt	r3, #16396	; 0x400c
   a:	685b      	ldr	r3, [r3, #4]
   c:	9303      	str	r3, [sp, #12]
   e:	9b03      	ldr	r3, [sp, #12]
  10:	f003 0307 	and.w	r3, r3, #7	; 0x7
  14:	9301      	str	r3, [sp, #4]
  16:	9a01      	ldr	r2, [sp, #4]
  18:	2a05      	cmp	r2, #5
  1a:	d81c      	bhi.n	56 <CMU_FlashWaitStateMax+0x56>
  1c:	f04f 0301 	mov.w	r3, #1	; 0x1
  20:	9a01      	ldr	r2, [sp, #4]
  22:	fa03 f302 	lsl.w	r3, r3, r2
  26:	9300      	str	r3, [sp, #0]
  28:	9a00      	ldr	r2, [sp, #0]
  2a:	f002 032c 	and.w	r3, r2, #44	; 0x2c
  2e:	2b00      	cmp	r3, #0
  30:	d10b      	bne.n	4a <CMU_FlashWaitStateMax+0x4a>
  32:	9a00      	ldr	r2, [sp, #0]
  34:	f002 0313 	and.w	r3, r2, #19	; 0x13
  38:	2b00      	cmp	r3, #0
  3a:	d00c      	beq.n	56 <CMU_FlashWaitStateMax+0x56>
  3c:	9b03      	ldr	r3, [sp, #12]
  3e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  42:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  46:	9303      	str	r3, [sp, #12]
  48:	e005      	b.n	56 <CMU_FlashWaitStateMax+0x56>
  4a:	9b03      	ldr	r3, [sp, #12]
  4c:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  50:	f043 0305 	orr.w	r3, r3, #5	; 0x5
  54:	9303      	str	r3, [sp, #12]
  56:	f240 0300 	movw	r3, #0	; 0x0
  5a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  5e:	9a03      	ldr	r2, [sp, #12]
  60:	605a      	str	r2, [r3, #4]
  62:	b004      	add	sp, #16
  64:	4770      	bx	lr
  66:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_FlashWaitStateControl:

00000000 <CMU_FlashWaitStateControl>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	f240 0300 	movw	r3, #0	; 0x0
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	685b      	ldr	r3, [r3, #4]
   e:	9305      	str	r3, [sp, #20]
  10:	9a03      	ldr	r2, [sp, #12]
  12:	f644 0300 	movw	r3, #18432	; 0x4800
  16:	f2c0 13e8 	movt	r3, #488	; 0x1e8
  1a:	429a      	cmp	r2, r3
  1c:	d913      	bls.n	46 <CMU_FlashWaitStateControl+0x46>
  1e:	9b05      	ldr	r3, [sp, #20]
  20:	f003 0307 	and.w	r3, r3, #7	; 0x7
  24:	f1a3 0302 	sub.w	r3, r3, #2	; 0x2
  28:	2b01      	cmp	r3, #1
  2a:	d806      	bhi.n	3a <CMU_FlashWaitStateControl+0x3a>
  2c:	9b05      	ldr	r3, [sp, #20]
  2e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  32:	f043 0305 	orr.w	r3, r3, #5	; 0x5
  36:	9305      	str	r3, [sp, #20]
  38:	e005      	b.n	46 <CMU_FlashWaitStateControl+0x46>
  3a:	9b05      	ldr	r3, [sp, #20]
  3c:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  40:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  44:	9305      	str	r3, [sp, #20]
  46:	9a03      	ldr	r2, [sp, #12]
  48:	f242 4300 	movw	r3, #9216	; 0x2400
  4c:	f2c0 03f4 	movt	r3, #244	; 0xf4
  50:	429a      	cmp	r2, r3
  52:	d923      	bls.n	9c <CMU_FlashWaitStateControl+0x9c>
  54:	9a03      	ldr	r2, [sp, #12]
  56:	f644 0300 	movw	r3, #18432	; 0x4800
  5a:	f2c0 13e8 	movt	r3, #488	; 0x1e8
  5e:	429a      	cmp	r2, r3
  60:	d81c      	bhi.n	9c <CMU_FlashWaitStateControl+0x9c>
  62:	9b05      	ldr	r3, [sp, #20]
  64:	f003 0307 	and.w	r3, r3, #7	; 0x7
  68:	9301      	str	r3, [sp, #4]
  6a:	9a01      	ldr	r2, [sp, #4]
  6c:	2a05      	cmp	r2, #5
  6e:	d80f      	bhi.n	90 <CMU_FlashWaitStateControl+0x90>
  70:	f04f 0301 	mov.w	r3, #1	; 0x1
  74:	9a01      	ldr	r2, [sp, #4]
  76:	fa03 f302 	lsl.w	r3, r3, r2
  7a:	f003 032c 	and.w	r3, r3, #44	; 0x2c
  7e:	2b00      	cmp	r3, #0
  80:	d006      	beq.n	90 <CMU_FlashWaitStateControl+0x90>
  82:	9b05      	ldr	r3, [sp, #20]
  84:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  88:	f043 0303 	orr.w	r3, r3, #3	; 0x3
  8c:	9305      	str	r3, [sp, #20]
  8e:	e005      	b.n	9c <CMU_FlashWaitStateControl+0x9c>
  90:	9b05      	ldr	r3, [sp, #20]
  92:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  96:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  9a:	9305      	str	r3, [sp, #20]
  9c:	9a03      	ldr	r2, [sp, #12]
  9e:	f242 4300 	movw	r3, #9216	; 0x2400
  a2:	f2c0 03f4 	movt	r3, #244	; 0xf4
  a6:	429a      	cmp	r2, r3
  a8:	d81a      	bhi.n	e0 <CMU_FlashWaitStateControl+0xe0>
  aa:	9b05      	ldr	r3, [sp, #20]
  ac:	f003 0307 	and.w	r3, r3, #7	; 0x7
  b0:	9302      	str	r3, [sp, #8]
  b2:	9b02      	ldr	r3, [sp, #8]
  b4:	2b05      	cmp	r3, #5
  b6:	d80f      	bhi.n	d8 <CMU_FlashWaitStateControl+0xd8>
  b8:	f04f 0301 	mov.w	r3, #1	; 0x1
  bc:	9a02      	ldr	r2, [sp, #8]
  be:	fa03 f302 	lsl.w	r3, r3, r2
  c2:	f003 032c 	and.w	r3, r3, #44	; 0x2c
  c6:	2b00      	cmp	r3, #0
  c8:	d006      	beq.n	d8 <CMU_FlashWaitStateControl+0xd8>
  ca:	9b05      	ldr	r3, [sp, #20]
  cc:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  d0:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  d4:	9305      	str	r3, [sp, #20]
  d6:	e003      	b.n	e0 <CMU_FlashWaitStateControl+0xe0>
  d8:	9b05      	ldr	r3, [sp, #20]
  da:	f023 0307 	bic.w	r3, r3, #7	; 0x7
  de:	9305      	str	r3, [sp, #20]
  e0:	f240 0300 	movw	r3, #0	; 0x0
  e4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  e8:	9a05      	ldr	r2, [sp, #20]
  ea:	605a      	str	r2, [r3, #4]
  ec:	b006      	add	sp, #24
  ee:	4770      	bx	lr
Disassembly of section .text.CMU_USBCClkGet:

00000000 <CMU_USBCClkGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	f242 3005 	movw	r0, #8965	; 0x2305
   8:	f2c0 001c 	movt	r0, #28	; 0x1c
   c:	f7ff fffe 	bl	0 <CMU_USBCClkGet>
  10:	4603      	mov	r3, r0
  12:	f88d 300f 	strb.w	r3, [sp, #15]
  16:	f89d 300f 	ldrb.w	r3, [sp, #15]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	2b03      	cmp	r3, #3
  20:	d00a      	beq.n	38 <CMU_USBCClkGet+0x38>
  22:	9b01      	ldr	r3, [sp, #4]
  24:	2b08      	cmp	r3, #8
  26:	d00c      	beq.n	42 <CMU_USBCClkGet+0x42>
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	2b02      	cmp	r3, #2
  2c:	d10e      	bne.n	4c <CMU_USBCClkGet+0x4c>
  2e:	f7ff fffe 	bl	0 <SystemLFXOClockGet>
  32:	4603      	mov	r3, r0
  34:	9302      	str	r3, [sp, #8]
  36:	e00c      	b.n	52 <CMU_USBCClkGet+0x52>
  38:	f7ff fffe 	bl	0 <SystemLFRCOClockGet>
  3c:	4603      	mov	r3, r0
  3e:	9302      	str	r3, [sp, #8]
  40:	e007      	b.n	52 <CMU_USBCClkGet+0x52>
  42:	f7ff fffe 	bl	0 <SystemHFClockGet>
  46:	4603      	mov	r3, r0
  48:	9302      	str	r3, [sp, #8]
  4a:	e002      	b.n	52 <SystemHFClockGet+0x52>
  4c:	f04f 0300 	mov.w	r3, #0	; 0x0
  50:	9302      	str	r3, [sp, #8]
  52:	9b02      	ldr	r3, [sp, #8]
  54:	4618      	mov	r0, r3
  56:	b005      	add	sp, #20
  58:	bd00      	pop	{pc}
  5a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_AUXClkGet:

00000000 <CMU_AUXClkGet>:
   0:	b084      	sub	sp, #16
   2:	f248 0300 	movw	r3, #32768	; 0x8000
   6:	f2c4 030c 	movt	r3, #16396	; 0x400c
   a:	695b      	ldr	r3, [r3, #20]
   c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  10:	9301      	str	r3, [sp, #4]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  18:	d01d      	beq.n	56 <SystemHFClockGet+0x56>
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  20:	d807      	bhi.n	32 <SystemHFClockGet+0x32>
  22:	9b01      	ldr	r3, [sp, #4]
  24:	2b00      	cmp	r3, #0
  26:	d022      	beq.n	6e <SystemHFClockGet+0x6e>
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  2e:	d018      	beq.n	62 <SystemHFClockGet+0x62>
  30:	e02f      	b.n	92 <SystemHFClockGet+0x92>
  32:	9b01      	ldr	r3, [sp, #4]
  34:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
  38:	d025      	beq.n	86 <SystemHFClockGet+0x86>
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
  40:	d01b      	beq.n	7a <SystemHFClockGet+0x7a>
  42:	9b01      	ldr	r3, [sp, #4]
  44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  48:	d123      	bne.n	92 <SystemHFClockGet+0x92>
  4a:	f244 2340 	movw	r3, #16960	; 0x4240
  4e:	f2c0 030f 	movt	r3, #15	; 0xf
  52:	9303      	str	r3, [sp, #12]
  54:	e020      	b.n	98 <SystemHFClockGet+0x98>
  56:	f64c 73c0 	movw	r3, #53184	; 0xcfc0
  5a:	f2c0 036a 	movt	r3, #106	; 0x6a
  5e:	9303      	str	r3, [sp, #12]
  60:	e01a      	b.n	98 <SystemHFClockGet+0x98>
  62:	f64d 03c0 	movw	r3, #55488	; 0xd8c0
  66:	f2c0 03a7 	movt	r3, #167	; 0xa7
  6a:	9303      	str	r3, [sp, #12]
  6c:	e014      	b.n	98 <SystemHFClockGet+0x98>
  6e:	f649 7380 	movw	r3, #40832	; 0x9f80
  72:	f2c0 03d5 	movt	r3, #213	; 0xd5
  76:	9303      	str	r3, [sp, #12]
  78:	e00e      	b.n	98 <SystemHFClockGet+0x98>
  7a:	f646 7340 	movw	r3, #28480	; 0x6f40
  7e:	f2c0 1340 	movt	r3, #320	; 0x140
  82:	9303      	str	r3, [sp, #12]
  84:	e008      	b.n	98 <SystemHFClockGet+0x98>
  86:	f643 7300 	movw	r3, #16128	; 0x3f00
  8a:	f2c0 13ab 	movt	r3, #427	; 0x1ab
  8e:	9303      	str	r3, [sp, #12]
  90:	e002      	b.n	98 <SystemHFClockGet+0x98>
  92:	f04f 0300 	mov.w	r3, #0	; 0x0
  96:	9303      	str	r3, [sp, #12]
  98:	9b03      	ldr	r3, [sp, #12]
  9a:	4618      	mov	r0, r3
  9c:	b004      	add	sp, #16
  9e:	4770      	bx	lr
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6d63      	ldr	r3, [r4, #84]
  24:	2e75      	cmp	r6, #117
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.CMU_DBGClkGet:

00000000 <CMU_DBGClkGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	f240 0004 	movw	r0, #4	; 0x4
   8:	f2c0 0018 	movt	r0, #24	; 0x18
   c:	f7ff fffe 	bl	0 <CMU_DBGClkGet>
  10:	4603      	mov	r3, r0
  12:	f88d 300f 	strb.w	r3, [sp, #15]
  16:	f89d 300f 	ldrb.w	r3, [sp, #15]
  1a:	9301      	str	r3, [sp, #4]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	2b07      	cmp	r3, #7
  20:	d016      	beq.n	50 <CMU_DBGClkGet+0x50>
  22:	9b01      	ldr	r3, [sp, #4]
  24:	2b08      	cmp	r3, #8
  26:	d118      	bne.n	5a <CMU_DBGClkGet+0x5a>
  28:	f7ff fffe 	bl	0 <SystemHFClockGet>
  2c:	4603      	mov	r3, r0
  2e:	9302      	str	r3, [sp, #8]
  30:	f248 0300 	movw	r3, #32768	; 0x8000
  34:	f2c4 030c 	movt	r3, #16396	; 0x400c
  38:	681b      	ldr	r3, [r3, #0]
  3a:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
  3e:	ea4f 3393 	mov.w	r3, r3, lsr #14
  42:	f103 0201 	add.w	r2, r3, #1	; 0x1
  46:	9b02      	ldr	r3, [sp, #8]
  48:	fbb3 f3f2 	udiv	r3, r3, r2
  4c:	9302      	str	r3, [sp, #8]
  4e:	e00f      	b.n	70 <CMU_DBGClkGet+0x70>
  50:	f7ff fffe 	bl	0 <CMU_DBGClkGet>
  54:	4603      	mov	r3, r0
  56:	9302      	str	r3, [sp, #8]
  58:	e00a      	b.n	70 <CMU_DBGClkGet+0x70>
  5a:	f240 0000 	movw	r0, #0	; 0x0
  5e:	f2c0 0000 	movt	r0, #0	; 0x0
  62:	f44f 71b0 	mov.w	r1, #352	; 0x160
  66:	f7ff fffe 	bl	0 <assertEFM>
  6a:	f04f 0300 	mov.w	r3, #0	; 0x0
  6e:	9302      	str	r3, [sp, #8]
  70:	9b02      	ldr	r3, [sp, #8]
  72:	4618      	mov	r0, r3
  74:	b005      	add	sp, #20
  76:	bd00      	pop	{pc}
Disassembly of section .text.CMU_LFClkGet:

00000000 <CMU_LFClkGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d00a      	beq.n	22 <CMU_LFClkGet+0x22>
   c:	9b01      	ldr	r3, [sp, #4]
   e:	2b01      	cmp	r3, #1
  10:	d007      	beq.n	22 <CMU_LFClkGet+0x22>
  12:	f240 0000 	movw	r0, #0	; 0x0
  16:	f2c0 0000 	movt	r0, #0	; 0x0
  1a:	f240 1177 	movw	r1, #375	; 0x177
  1e:	f7ff fffe 	bl	0 <assertEFM>
  22:	f248 0300 	movw	r3, #32768	; 0x8000
  26:	f2c4 030c 	movt	r3, #16396	; 0x400c
  2a:	6a9a      	ldr	r2, [r3, #40]
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
  32:	fa22 f303 	lsr.w	r3, r2, r3
  36:	f003 0303 	and.w	r3, r3, #3	; 0x3
  3a:	2b03      	cmp	r3, #3
  3c:	d84b      	bhi.n	d6 <CMU_LFClkGet+0xd6>
  3e:	a201      	add	r2, pc, #4	(adr r2, 44 <CMU_LFClkGet+0x44>)
  40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  44:	000000a9 	.word	0x000000a9
  48:	00000055 	.word	0x00000055
  4c:	0000005f 	.word	0x0000005f
  50:	00000069 	.word	0x00000069
  54:	f7ff fffe 	bl	0 <SystemLFRCOClockGet>
  58:	4603      	mov	r3, r0
  5a:	9303      	str	r3, [sp, #12]
  5c:	e03e      	b.n	dc <CMU_LFClkGet+0xdc>
  5e:	f7ff fffe 	bl	0 <SystemLFXOClockGet>
  62:	4603      	mov	r3, r0
  64:	9303      	str	r3, [sp, #12]
  66:	e039      	b.n	dc <CMU_LFClkGet+0xdc>
  68:	f248 0300 	movw	r3, #32768	; 0x8000
  6c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  70:	685b      	ldr	r3, [r3, #4]
  72:	f403 7380 	and.w	r3, r3, #256	; 0x100
  76:	2b00      	cmp	r3, #0
  78:	d108      	bne.n	8c <CMU_LFClkGet+0x8c>
  7a:	f248 0300 	movw	r3, #32768	; 0x8000
  7e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  82:	681b      	ldr	r3, [r3, #0]
  84:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  88:	2b00      	cmp	r3, #0
  8a:	d006      	beq.n	9a <CMU_LFClkGet+0x9a>
  8c:	f7ff fffe 	bl	0 <SystemCoreClockGet>
  90:	4603      	mov	r3, r0
  92:	ea4f 0393 	mov.w	r3, r3, lsr #2
  96:	9303      	str	r3, [sp, #12]
  98:	e020      	b.n	dc <CMU_LFClkGet+0xdc>
  9a:	f7ff fffe 	bl	0 <SystemCoreClockGet>
  9e:	4603      	mov	r3, r0
  a0:	ea4f 0353 	mov.w	r3, r3, lsr #1
  a4:	9303      	str	r3, [sp, #12]
  a6:	e019      	b.n	dc <CMU_LFClkGet+0xdc>
  a8:	f248 0300 	movw	r3, #32768	; 0x8000
  ac:	f2c4 030c 	movt	r3, #16396	; 0x400c
  b0:	6a9a      	ldr	r2, [r3, #40]
  b2:	9b01      	ldr	r3, [sp, #4]
  b4:	f103 0304 	add.w	r3, r3, #4	; 0x4
  b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  bc:	fa22 f303 	lsr.w	r3, r2, r3
  c0:	2b00      	cmp	r3, #0
  c2:	d004      	beq.n	ce <CMU_LFClkGet+0xce>
  c4:	f7ff fffe 	bl	0 <SystemULFRCOClockGet>
  c8:	4603      	mov	r3, r0
  ca:	9303      	str	r3, [sp, #12]
  cc:	e006      	b.n	dc <SystemULFRCOClockGet+0xdc>
  ce:	f04f 0300 	mov.w	r3, #0	; 0x0
  d2:	9303      	str	r3, [sp, #12]
  d4:	e002      	b.n	dc <SystemULFRCOClockGet+0xdc>
  d6:	f04f 0300 	mov.w	r3, #0	; 0x0
  da:	9303      	str	r3, [sp, #12]
  dc:	9b03      	ldr	r3, [sp, #12]
  de:	4618      	mov	r0, r3
  e0:	b005      	add	sp, #20
  e2:	bd00      	pop	{pc}
Disassembly of section .text.CMU_Calibrate:

00000000 <CMU_Calibrate>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	460b      	mov	r3, r1
   8:	f88d 300b 	strb.w	r3, [sp, #11]
   c:	9a03      	ldr	r2, [sp, #12]
   e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  12:	f2c0 030f 	movt	r3, #15	; 0xf
  16:	429a      	cmp	r2, r3
  18:	d907      	bls.n	2a <CMU_Calibrate+0x2a>
  1a:	f240 0000 	movw	r0, #0	; 0x0
  1e:	f2c0 0000 	movt	r0, #0	; 0x0
  22:	f240 11e1 	movw	r1, #481	; 0x1e1
  26:	f7ff fffe 	bl	0 <assertEFM>
  2a:	f89d 300b 	ldrb.w	r3, [sp, #11]
  2e:	2b04      	cmp	r3, #4
  30:	d834      	bhi.n	9c <CMU_Calibrate+0x9c>
  32:	a201      	add	r2, pc, #4	(adr r2, 38 <CMU_Calibrate+0x38>)
  34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  38:	0000004d 	.word	0x0000004d
  3c:	0000005d 	.word	0x0000005d
  40:	0000006d 	.word	0x0000006d
  44:	0000007d 	.word	0x0000007d
  48:	0000008d 	.word	0x0000008d
  4c:	f248 0300 	movw	r3, #32768	; 0x8000
  50:	f2c4 030c 	movt	r3, #16396	; 0x400c
  54:	f04f 0201 	mov.w	r2, #1	; 0x1
  58:	619a      	str	r2, [r3, #24]
  5a:	e02b      	b.n	b4 <CMU_Calibrate+0xb4>
  5c:	f248 0300 	movw	r3, #32768	; 0x8000
  60:	f2c4 030c 	movt	r3, #16396	; 0x400c
  64:	f04f 0203 	mov.w	r2, #3	; 0x3
  68:	619a      	str	r2, [r3, #24]
  6a:	e023      	b.n	b4 <CMU_Calibrate+0xb4>
  6c:	f248 0300 	movw	r3, #32768	; 0x8000
  70:	f2c4 030c 	movt	r3, #16396	; 0x400c
  74:	f04f 0200 	mov.w	r2, #0	; 0x0
  78:	619a      	str	r2, [r3, #24]
  7a:	e01b      	b.n	b4 <CMU_Calibrate+0xb4>
  7c:	f248 0300 	movw	r3, #32768	; 0x8000
  80:	f2c4 030c 	movt	r3, #16396	; 0x400c
  84:	f04f 0202 	mov.w	r2, #2	; 0x2
  88:	619a      	str	r2, [r3, #24]
  8a:	e013      	b.n	b4 <CMU_Calibrate+0xb4>
  8c:	f248 0300 	movw	r3, #32768	; 0x8000
  90:	f2c4 030c 	movt	r3, #16396	; 0x400c
  94:	f04f 0204 	mov.w	r2, #4	; 0x4
  98:	619a      	str	r2, [r3, #24]
  9a:	e00b      	b.n	b4 <CMU_Calibrate+0xb4>
  9c:	f240 0000 	movw	r0, #0	; 0x0
  a0:	f2c0 0000 	movt	r0, #0	; 0x0
  a4:	f240 11fb 	movw	r1, #507	; 0x1fb
  a8:	f7ff fffe 	bl	0 <assertEFM>
  ac:	f04f 0300 	mov.w	r3, #0	; 0x0
  b0:	9301      	str	r3, [sp, #4]
  b2:	e01b      	b.n	ec <assertEFM+0xec>
  b4:	f248 0300 	movw	r3, #32768	; 0x8000
  b8:	f2c4 030c 	movt	r3, #16396	; 0x400c
  bc:	9a03      	ldr	r2, [sp, #12]
  be:	61da      	str	r2, [r3, #28]
  c0:	f248 0300 	movw	r3, #32768	; 0x8000
  c4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  c8:	f04f 0208 	mov.w	r2, #8	; 0x8
  cc:	625a      	str	r2, [r3, #36]
  ce:	f248 0300 	movw	r3, #32768	; 0x8000
  d2:	f2c4 030c 	movt	r3, #16396	; 0x400c
  d6:	6adb      	ldr	r3, [r3, #44]
  d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  dc:	2b00      	cmp	r3, #0
  de:	d1f6      	bne.n	ce <assertEFM+0xce>
  e0:	f248 0300 	movw	r3, #32768	; 0x8000
  e4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  e8:	69db      	ldr	r3, [r3, #28]
  ea:	9301      	str	r3, [sp, #4]
  ec:	9b01      	ldr	r3, [sp, #4]
  ee:	4618      	mov	r0, r3
  f0:	b005      	add	sp, #20
  f2:	bd00      	pop	{pc}
Disassembly of section .text.CMU_CalibrateConfig:

00000000 <CMU_CalibrateConfig>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	4613      	mov	r3, r2
   e:	f88d 3002 	strb.w	r3, [sp, #2]
  12:	f248 0300 	movw	r3, #32768	; 0x8000
  16:	f2c4 030c 	movt	r3, #16396	; 0x400c
  1a:	699b      	ldr	r3, [r3, #24]
  1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  20:	9303      	str	r3, [sp, #12]
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f64f 73ff 	movw	r3, #65535	; 0xffff
  28:	f2c0 030f 	movt	r3, #15	; 0xf
  2c:	429a      	cmp	r2, r3
  2e:	d907      	bls.n	40 <CMU_CalibrateConfig+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f240 212f 	movw	r1, #559	; 0x22f
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	f89d 3003 	ldrb.w	r3, [sp, #3]
  44:	2b04      	cmp	r3, #4
  46:	d826      	bhi.n	96 <CMU_CalibrateConfig+0x96>
  48:	a201      	add	r2, pc, #4	(adr r2, 50 <CMU_CalibrateConfig+0x50>)
  4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4e:	46c0      	nop			(mov r8, r8)
  50:	00000065 	.word	0x00000065
  54:	0000006f 	.word	0x0000006f
  58:	00000079 	.word	0x00000079
  5c:	00000083 	.word	0x00000083
  60:	0000008d 	.word	0x0000008d
  64:	9b03      	ldr	r3, [sp, #12]
  66:	f043 0310 	orr.w	r3, r3, #16	; 0x10
  6a:	9303      	str	r3, [sp, #12]
  6c:	e01b      	b.n	a6 <CMU_CalibrateConfig+0xa6>
  6e:	9b03      	ldr	r3, [sp, #12]
  70:	f043 0320 	orr.w	r3, r3, #32	; 0x20
  74:	9303      	str	r3, [sp, #12]
  76:	e016      	b.n	a6 <CMU_CalibrateConfig+0xa6>
  78:	9b03      	ldr	r3, [sp, #12]
  7a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
  7e:	9303      	str	r3, [sp, #12]
  80:	e011      	b.n	a6 <CMU_CalibrateConfig+0xa6>
  82:	9b03      	ldr	r3, [sp, #12]
  84:	f043 0318 	orr.w	r3, r3, #24	; 0x18
  88:	9303      	str	r3, [sp, #12]
  8a:	e00c      	b.n	a6 <CMU_CalibrateConfig+0xa6>
  8c:	9b03      	ldr	r3, [sp, #12]
  8e:	f043 0328 	orr.w	r3, r3, #40	; 0x28
  92:	9303      	str	r3, [sp, #12]
  94:	e007      	b.n	a6 <CMU_CalibrateConfig+0xa6>
  96:	f240 0000 	movw	r0, #0	; 0x0
  9a:	f2c0 0000 	movt	r0, #0	; 0x0
  9e:	f240 2149 	movw	r1, #585	; 0x249
  a2:	f7ff fffe 	bl	0 <assertEFM>
  a6:	f248 0300 	movw	r3, #32768	; 0x8000
  aa:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ae:	9a01      	ldr	r2, [sp, #4]
  b0:	61da      	str	r2, [r3, #28]
  b2:	f89d 3002 	ldrb.w	r3, [sp, #2]
  b6:	2b04      	cmp	r3, #4
  b8:	d820      	bhi.n	fc <CMU_CalibrateConfig+0xfc>
  ba:	a201      	add	r2, pc, #4	(adr r2, c0 <CMU_CalibrateConfig+0xc0>)
  bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  c0:	000000d5 	.word	0x000000d5
  c4:	000000df 	.word	0x000000df
  c8:	0000010d 	.word	0x0000010d
  cc:	000000e9 	.word	0x000000e9
  d0:	000000f3 	.word	0x000000f3
  d4:	9b03      	ldr	r3, [sp, #12]
  d6:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  da:	9303      	str	r3, [sp, #12]
  dc:	e016      	b.n	10c <CMU_CalibrateConfig+0x10c>
  de:	9b03      	ldr	r3, [sp, #12]
  e0:	f043 0303 	orr.w	r3, r3, #3	; 0x3
  e4:	9303      	str	r3, [sp, #12]
  e6:	e011      	b.n	10c <CMU_CalibrateConfig+0x10c>
  e8:	9b03      	ldr	r3, [sp, #12]
  ea:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  ee:	9303      	str	r3, [sp, #12]
  f0:	e00c      	b.n	10c <CMU_CalibrateConfig+0x10c>
  f2:	9b03      	ldr	r3, [sp, #12]
  f4:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  f8:	9303      	str	r3, [sp, #12]
  fa:	e007      	b.n	10c <CMU_CalibrateConfig+0x10c>
  fc:	f240 0000 	movw	r0, #0	; 0x0
 100:	f2c0 0000 	movt	r0, #0	; 0x0
 104:	f44f 711a 	mov.w	r1, #616	; 0x268
 108:	f7ff fffe 	bl	0 <assertEFM>
 10c:	f248 0300 	movw	r3, #32768	; 0x8000
 110:	f2c4 030c 	movt	r3, #16396	; 0x400c
 114:	9a03      	ldr	r2, [sp, #12]
 116:	619a      	str	r2, [r3, #24]
 118:	b005      	add	sp, #20
 11a:	bd00      	pop	{pc}
Disassembly of section .text.CMU_ClockDivGet:

00000000 <CMU_ClockDivGet>:
   0:	b510      	push	{r4, lr}
   2:	b086      	sub	sp, #24
   4:	9003      	str	r0, [sp, #12]
   6:	9b03      	ldr	r3, [sp, #12]
   8:	ea4f 1313 	mov.w	r3, r3, lsr #4
   c:	f003 030f 	and.w	r3, r3, #15	; 0xf
  10:	9304      	str	r3, [sp, #16]
  12:	9b04      	ldr	r3, [sp, #16]
  14:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  18:	2b04      	cmp	r3, #4
  1a:	f200 80e8 	bhi.w	1ee <CMU_ClockDivGet+0x1ee>
  1e:	a201      	add	r2, pc, #4	(adr r2, 24 <CMU_ClockDivGet+0x24>)
  20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  24:	00000053 	.word	0x00000053
  28:	0000006f 	.word	0x0000006f
  2c:	0000008b 	.word	0x0000008b
  30:	00000179 	.word	0x00000179
  34:	00000039 	.word	0x00000039
  38:	f248 0300 	movw	r3, #32768	; 0x8000
  3c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  40:	681b      	ldr	r3, [r3, #0]
  42:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
  46:	ea4f 3393 	mov.w	r3, r3, lsr #14
  4a:	f103 0301 	add.w	r3, r3, #1	; 0x1
  4e:	9305      	str	r3, [sp, #20]
  50:	e0d8      	b.n	204 <CMU_ClockDivGet+0x204>
  52:	f248 0300 	movw	r3, #32768	; 0x8000
  56:	f2c4 030c 	movt	r3, #16396	; 0x400c
  5a:	689b      	ldr	r3, [r3, #8]
  5c:	f003 030f 	and.w	r3, r3, #15	; 0xf
  60:	9305      	str	r3, [sp, #20]
  62:	9805      	ldr	r0, [sp, #20]
  64:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
  68:	4603      	mov	r3, r0
  6a:	9305      	str	r3, [sp, #20]
  6c:	e0ca      	b.n	204 <CMU_ClockDivGet+0x204>
  6e:	f248 0300 	movw	r3, #32768	; 0x8000
  72:	f2c4 030c 	movt	r3, #16396	; 0x400c
  76:	685b      	ldr	r3, [r3, #4]
  78:	f003 030f 	and.w	r3, r3, #15	; 0xf
  7c:	9305      	str	r3, [sp, #20]
  7e:	9805      	ldr	r0, [sp, #20]
  80:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
  84:	4603      	mov	r3, r0
  86:	9305      	str	r3, [sp, #20]
  88:	e0bc      	b.n	204 <CMU_ClockDivGet+0x204>
  8a:	9b03      	ldr	r3, [sp, #12]
  8c:	9302      	str	r3, [sp, #8]
  8e:	f242 4330 	movw	r3, #9264	; 0x2430
  92:	f2c0 030a 	movt	r3, #10	; 0xa
  96:	9a02      	ldr	r2, [sp, #8]
  98:	429a      	cmp	r2, r3
  9a:	d02d      	beq.n	f8 <CMU_ClockDivGet+0xf8>
  9c:	f242 4330 	movw	r3, #9264	; 0x2430
  a0:	f2c0 030a 	movt	r3, #10	; 0xa
  a4:	9a02      	ldr	r2, [sp, #8]
  a6:	429a      	cmp	r2, r3
  a8:	d807      	bhi.n	ba <CMU_ClockDivGet+0xba>
  aa:	f241 4330 	movw	r3, #5168	; 0x1430
  ae:	f2c0 0308 	movt	r3, #8	; 0x8
  b2:	9a02      	ldr	r2, [sp, #8]
  b4:	429a      	cmp	r2, r3
  b6:	d00f      	beq.n	d8 <CMU_ClockDivGet+0xd8>
  b8:	e052      	b.n	160 <CMU_ClockDivGet+0x160>
  ba:	f240 0330 	movw	r3, #48	; 0x30
  be:	f2c0 030c 	movt	r3, #12	; 0xc
  c2:	9a02      	ldr	r2, [sp, #8]
  c4:	429a      	cmp	r2, r3
  c6:	d027      	beq.n	118 <CMU_ClockDivGet+0x118>
  c8:	f240 4330 	movw	r3, #1072	; 0x430
  cc:	f2c0 0310 	movt	r3, #16	; 0x10
  d0:	9a02      	ldr	r2, [sp, #8]
  d2:	429a      	cmp	r2, r3
  d4:	d036      	beq.n	144 <CMU_ClockDivGet+0x144>
  d6:	e043      	b.n	160 <CMU_ClockDivGet+0x160>
  d8:	f248 0300 	movw	r3, #32768	; 0x8000
  dc:	f2c4 030c 	movt	r3, #16396	; 0x400c
  e0:	6e9b      	ldr	r3, [r3, #104]
  e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  e6:	ea4f 1313 	mov.w	r3, r3, lsr #4
  ea:	9305      	str	r3, [sp, #20]
  ec:	9805      	ldr	r0, [sp, #20]
  ee:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
  f2:	4603      	mov	r3, r0
  f4:	9305      	str	r3, [sp, #20]
  f6:	e085      	b.n	204 <CMU_ClockDivGet+0x204>
  f8:	f248 0300 	movw	r3, #32768	; 0x8000
  fc:	f2c4 030c 	movt	r3, #16396	; 0x400c
 100:	6e9b      	ldr	r3, [r3, #104]
 102:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 106:	ea4f 2313 	mov.w	r3, r3, lsr #8
 10a:	9305      	str	r3, [sp, #20]
 10c:	9805      	ldr	r0, [sp, #20]
 10e:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
 112:	4603      	mov	r3, r0
 114:	9305      	str	r3, [sp, #20]
 116:	e075      	b.n	204 <CMU_ClockDivGet+0x204>
 118:	f248 0300 	movw	r3, #32768	; 0x8000
 11c:	f2c4 030c 	movt	r3, #16396	; 0x400c
 120:	6e9b      	ldr	r3, [r3, #104]
 122:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 126:	ea4f 3413 	mov.w	r4, r3, lsr #12
 12a:	f04f 0010 	mov.w	r0, #16	; 0x10
 12e:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
 132:	4603      	mov	r3, r0
 134:	4423      	add	r3, r4
 136:	9305      	str	r3, [sp, #20]
 138:	9805      	ldr	r0, [sp, #20]
 13a:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
 13e:	4603      	mov	r3, r0
 140:	9305      	str	r3, [sp, #20]
 142:	e05f      	b.n	204 <CMU_ClockDivGet+0x204>
 144:	f248 0300 	movw	r3, #32768	; 0x8000
 148:	f2c4 030c 	movt	r3, #16396	; 0x400c
 14c:	6e9b      	ldr	r3, [r3, #104]
 14e:	f003 0303 	and.w	r3, r3, #3	; 0x3
 152:	9305      	str	r3, [sp, #20]
 154:	9805      	ldr	r0, [sp, #20]
 156:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
 15a:	4603      	mov	r3, r0
 15c:	9305      	str	r3, [sp, #20]
 15e:	e051      	b.n	204 <CMU_ClockDivGet+0x204>
 160:	f240 0000 	movw	r0, #0	; 0x0
 164:	f2c0 0000 	movt	r0, #0	; 0x0
 168:	f240 21be 	movw	r1, #702	; 0x2be
 16c:	f7ff fffe 	bl	0 <assertEFM>
 170:	f04f 0301 	mov.w	r3, #1	; 0x1
 174:	9305      	str	r3, [sp, #20]
 176:	e045      	b.n	204 <CMU_ClockDivGet+0x204>
 178:	9b03      	ldr	r3, [sp, #12]
 17a:	9301      	str	r3, [sp, #4]
 17c:	f240 5340 	movw	r3, #1344	; 0x540
 180:	f2c0 0314 	movt	r3, #20	; 0x14
 184:	9a01      	ldr	r2, [sp, #4]
 186:	429a      	cmp	r2, r3
 188:	d007      	beq.n	19a <CMU_ClockDivGet+0x19a>
 18a:	f241 5340 	movw	r3, #5440	; 0x1540
 18e:	f2c0 0316 	movt	r3, #22	; 0x16
 192:	9a01      	ldr	r2, [sp, #4]
 194:	429a      	cmp	r2, r3
 196:	d00e      	beq.n	1b6 <CMU_ClockDivGet+0x1b6>
 198:	e01d      	b.n	1d6 <CMU_ClockDivGet+0x1d6>
 19a:	f248 0300 	movw	r3, #32768	; 0x8000
 19e:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1a2:	6f1b      	ldr	r3, [r3, #112]
 1a4:	f003 0303 	and.w	r3, r3, #3	; 0x3
 1a8:	9305      	str	r3, [sp, #20]
 1aa:	9805      	ldr	r0, [sp, #20]
 1ac:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
 1b0:	4603      	mov	r3, r0
 1b2:	9305      	str	r3, [sp, #20]
 1b4:	e026      	b.n	204 <CMU_ClockDivGet+0x204>
 1b6:	f248 0300 	movw	r3, #32768	; 0x8000
 1ba:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1be:	6f1b      	ldr	r3, [r3, #112]
 1c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 1c4:	ea4f 1313 	mov.w	r3, r3, lsr #4
 1c8:	9305      	str	r3, [sp, #20]
 1ca:	9805      	ldr	r0, [sp, #20]
 1cc:	f7ff fffe 	bl	0 <CMU_ClockDivGet>
 1d0:	4603      	mov	r3, r0
 1d2:	9305      	str	r3, [sp, #20]
 1d4:	e016      	b.n	204 <CMU_ClockDivGet+0x204>
 1d6:	f240 0000 	movw	r0, #0	; 0x0
 1da:	f2c0 0000 	movt	r0, #0	; 0x0
 1de:	f44f 7136 	mov.w	r1, #728	; 0x2d8
 1e2:	f7ff fffe 	bl	0 <assertEFM>
 1e6:	f04f 0301 	mov.w	r3, #1	; 0x1
 1ea:	9305      	str	r3, [sp, #20]
 1ec:	e00a      	b.n	204 <CMU_ClockDivGet+0x204>
 1ee:	f240 0000 	movw	r0, #0	; 0x0
 1f2:	f2c0 0000 	movt	r0, #0	; 0x0
 1f6:	f240 21df 	movw	r1, #735	; 0x2df
 1fa:	f7ff fffe 	bl	0 <assertEFM>
 1fe:	f04f 0301 	mov.w	r3, #1	; 0x1
 202:	9305      	str	r3, [sp, #20]
 204:	9b05      	ldr	r3, [sp, #20]
 206:	4618      	mov	r0, r3
 208:	b006      	add	sp, #24
 20a:	bd10      	pop	{r4, pc}
Disassembly of section .text.CMU_DivToLog2:

00000000 <CMU_DivToLog2>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d003      	beq.n	14 <CMU_DivToLog2+0x14>
   c:	9b01      	ldr	r3, [sp, #4]
   e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  12:	d907      	bls.n	12 <CMU_DivToLog2+0x12>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 0187 	mov.w	r1, #135	; 0x87
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	9304      	str	r3, [sp, #16]
  28:	9b04      	ldr	r3, [sp, #16]
  2a:	fab3 f383 	clz	r3, r3
  2e:	9305      	str	r3, [sp, #20]
  30:	9b05      	ldr	r3, [sp, #20]
  32:	b2db      	uxtb	r3, r3
  34:	f1c3 031f 	rsb	r3, r3, #31	; 0x1f
  38:	9303      	str	r3, [sp, #12]
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	4618      	mov	r0, r3
  3e:	b007      	add	sp, #28
  40:	bd00      	pop	{pc}
  42:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_Log2ToDiv:

00000000 <CMU_Log2ToDiv>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9a01      	ldr	r2, [sp, #4]
   6:	f04f 0301 	mov.w	r3, #1	; 0x1
   a:	fa03 f302 	lsl.w	r3, r3, r2
   e:	4618      	mov	r0, r3
  10:	b002      	add	sp, #8
  12:	4770      	bx	lr
Disassembly of section .text.CMU_ClockDivSet:

00000000 <CMU_ClockDivSet>:
   0:	b530      	push	{r4, r5, lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	ea4f 1313 	mov.w	r3, r3, lsr #4
   e:	f003 030f 	and.w	r3, r3, #15	; 0xf
  12:	9305      	str	r3, [sp, #20]
  14:	9b05      	ldr	r3, [sp, #20]
  16:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  1a:	2b04      	cmp	r3, #4
  1c:	f200 81f9 	bhi.w	412 <CMU_ClockDivSet+0x412>
  20:	a201      	add	r2, pc, #4	(adr r2, 28 <CMU_ClockDivSet+0x28>)
  22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  26:	46c0      	nop			(mov r8, r8)
  28:	00000093 	.word	0x00000093
  2c:	000000db 	.word	0x000000db
  30:	000001a7 	.word	0x000001a7
  34:	0000034b 	.word	0x0000034b
  38:	0000003d 	.word	0x0000003d
  3c:	9b02      	ldr	r3, [sp, #8]
  3e:	2b00      	cmp	r3, #0
  40:	d002      	beq.n	48 <CMU_ClockDivSet+0x48>
  42:	9b02      	ldr	r3, [sp, #8]
  44:	2b08      	cmp	r3, #8
  46:	d907      	bls.n	58 <CMU_ClockDivSet+0x58>
  48:	f240 0000 	movw	r0, #0	; 0x0
  4c:	f2c0 0000 	movt	r0, #0	; 0x0
  50:	f240 3107 	movw	r1, #775	; 0x307
  54:	f7ff fffe 	bl	0 <assertEFM>
  58:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
  5c:	f248 0200 	movw	r2, #32768	; 0x8000
  60:	f2c4 020c 	movt	r2, #16396	; 0x400c
  64:	f248 0300 	movw	r3, #32768	; 0x8000
  68:	f2c4 030c 	movt	r3, #16396	; 0x400c
  6c:	681b      	ldr	r3, [r3, #0]
  6e:	f423 31e0 	bic.w	r1, r3, #114688	; 0x1c000
  72:	9b02      	ldr	r3, [sp, #8]
  74:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  78:	ea4f 3383 	mov.w	r3, r3, lsl #14
  7c:	ea41 0303 	orr.w	r3, r1, r3
  80:	6013      	str	r3, [r2, #0]
  82:	f7ff fffe 	bl	0 <SystemCoreClockGet>
  86:	4603      	mov	r3, r0
  88:	9304      	str	r3, [sp, #16]
  8a:	9804      	ldr	r0, [sp, #16]
  8c:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
  90:	e1c7      	b.n	422 <CMU_ClockDivSet+0x422>
  92:	9b02      	ldr	r3, [sp, #8]
  94:	2b00      	cmp	r3, #0
  96:	d003      	beq.n	a0 <CMU_ClockDivSet+0xa0>
  98:	9b02      	ldr	r3, [sp, #8]
  9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  9e:	d907      	bls.n	12 <CMU_ClockDivSet+0x12>
  a0:	f240 0000 	movw	r0, #0	; 0x0
  a4:	f2c0 0000 	movt	r0, #0	; 0x0
  a8:	f240 311a 	movw	r1, #794	; 0x31a
  ac:	f7ff fffe 	bl	0 <assertEFM>
  b0:	9802      	ldr	r0, [sp, #8]
  b2:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
  b6:	4603      	mov	r3, r0
  b8:	9302      	str	r3, [sp, #8]
  ba:	f248 0200 	movw	r2, #32768	; 0x8000
  be:	f2c4 020c 	movt	r2, #16396	; 0x400c
  c2:	f248 0300 	movw	r3, #32768	; 0x8000
  c6:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ca:	689b      	ldr	r3, [r3, #8]
  cc:	f023 010f 	bic.w	r1, r3, #15	; 0xf
  d0:	9b02      	ldr	r3, [sp, #8]
  d2:	ea41 0303 	orr.w	r3, r1, r3
  d6:	6093      	str	r3, [r2, #8]
  d8:	e1a3      	b.n	422 <CMU_ClockDivSet+0x422>
  da:	9b02      	ldr	r3, [sp, #8]
  dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  e0:	d907      	bls.n	12 <CMU_ClockDivSet+0x12>
  e2:	f240 0000 	movw	r0, #0	; 0x0
  e6:	f2c0 0000 	movt	r0, #0	; 0x0
  ea:	f240 3122 	movw	r1, #802	; 0x322
  ee:	f7ff fffe 	bl	0 <assertEFM>
  f2:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
  f6:	f04f 0051 	mov.w	r0, #81	; 0x51
  fa:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
  fe:	4603      	mov	r3, r0
 100:	2b04      	cmp	r3, #4
 102:	d10b      	bne.n	11c <CMU_ClockDivSet+0x11c>
 104:	f7ff fffe 	bl	0 <SystemHFXOClockGet>
 108:	4602      	mov	r2, r0
 10a:	9b02      	ldr	r3, [sp, #8]
 10c:	fbb2 f2f3 	udiv	r2, r2, r3
 110:	f644 0300 	movw	r3, #18432	; 0x4800
 114:	f2c0 13e8 	movt	r3, #488	; 0x1e8
 118:	429a      	cmp	r2, r3
 11a:	d814      	bhi.n	146 <CMU_ClockDivSet+0x146>
 11c:	f248 0000 	movw	r0, #32768	; 0x8000
 120:	f2c4 000c 	movt	r0, #16396	; 0x400c
 124:	f04f 011e 	mov.w	r1, #30	; 0x1e
 128:	f04f 0200 	mov.w	r2, #0	; 0x0
 12c:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 130:	f248 0004 	movw	r0, #32772	; 0x8004
 134:	f2c4 000c 	movt	r0, #16396	; 0x400c
 138:	f04f 0108 	mov.w	r1, #8	; 0x8
 13c:	f04f 0200 	mov.w	r2, #0	; 0x0
 140:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 144:	e013      	b.n	16e <CMU_ClockDivSet+0x16e>
 146:	f248 0000 	movw	r0, #32768	; 0x8000
 14a:	f2c4 000c 	movt	r0, #16396	; 0x400c
 14e:	f04f 011e 	mov.w	r1, #30	; 0x1e
 152:	f04f 0201 	mov.w	r2, #1	; 0x1
 156:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 15a:	f248 0004 	movw	r0, #32772	; 0x8004
 15e:	f2c4 000c 	movt	r0, #16396	; 0x400c
 162:	f04f 0108 	mov.w	r1, #8	; 0x8
 166:	f04f 0201 	mov.w	r2, #1	; 0x1
 16a:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 16e:	9802      	ldr	r0, [sp, #8]
 170:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 174:	4603      	mov	r3, r0
 176:	9302      	str	r3, [sp, #8]
 178:	f248 0200 	movw	r2, #32768	; 0x8000
 17c:	f2c4 020c 	movt	r2, #16396	; 0x400c
 180:	f248 0300 	movw	r3, #32768	; 0x8000
 184:	f2c4 030c 	movt	r3, #16396	; 0x400c
 188:	685b      	ldr	r3, [r3, #4]
 18a:	f023 010f 	bic.w	r1, r3, #15	; 0xf
 18e:	9b02      	ldr	r3, [sp, #8]
 190:	ea41 0303 	orr.w	r3, r1, r3
 194:	6053      	str	r3, [r2, #4]
 196:	f7ff fffe 	bl	0 <SystemCoreClockGet>
 19a:	4603      	mov	r3, r0
 19c:	9304      	str	r3, [sp, #16]
 19e:	9804      	ldr	r0, [sp, #16]
 1a0:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 1a4:	e13d      	b.n	422 <CMU_ClockDivSet+0x422>
 1a6:	9b03      	ldr	r3, [sp, #12]
 1a8:	9301      	str	r3, [sp, #4]
 1aa:	f242 4330 	movw	r3, #9264	; 0x2430
 1ae:	f2c0 030a 	movt	r3, #10	; 0xa
 1b2:	9a01      	ldr	r2, [sp, #4]
 1b4:	429a      	cmp	r2, r3
 1b6:	d044      	beq.n	242 <CMU_ClockDivSet+0x242>
 1b8:	f242 4330 	movw	r3, #9264	; 0x2430
 1bc:	f2c0 030a 	movt	r3, #10	; 0xa
 1c0:	9a01      	ldr	r2, [sp, #4]
 1c2:	429a      	cmp	r2, r3
 1c4:	d807      	bhi.n	1d6 <CMU_ClockDivSet+0x1d6>
 1c6:	f241 4330 	movw	r3, #5168	; 0x1430
 1ca:	f2c0 0308 	movt	r3, #8	; 0x8
 1ce:	9a01      	ldr	r2, [sp, #4]
 1d0:	429a      	cmp	r2, r3
 1d2:	d00f      	beq.n	1f4 <CMU_ClockDivSet+0x1f4>
 1d4:	e0b0      	b.n	338 <CMU_ClockDivSet+0x338>
 1d6:	f240 0330 	movw	r3, #48	; 0x30
 1da:	f2c0 030c 	movt	r3, #12	; 0xc
 1de:	9a01      	ldr	r2, [sp, #4]
 1e0:	429a      	cmp	r2, r3
 1e2:	d055      	beq.n	290 <CMU_ClockDivSet+0x290>
 1e4:	f240 4330 	movw	r3, #1072	; 0x430
 1e8:	f2c0 0310 	movt	r3, #16	; 0x10
 1ec:	9a01      	ldr	r2, [sp, #4]
 1ee:	429a      	cmp	r2, r3
 1f0:	d07e      	beq.n	2f0 <CMU_ClockDivSet+0x2f0>
 1f2:	e0a1      	b.n	338 <CMU_ClockDivSet+0x338>
 1f4:	9b02      	ldr	r3, [sp, #8]
 1f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 1fa:	d907      	bls.n	12 <CMU_ClockDivSet+0x12>
 1fc:	f240 0000 	movw	r0, #0	; 0x0
 200:	f2c0 0000 	movt	r0, #0	; 0x0
 204:	f240 3151 	movw	r1, #849	; 0x351
 208:	f7ff fffe 	bl	0 <assertEFM>
 20c:	f04f 0004 	mov.w	r0, #4	; 0x4
 210:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 214:	9802      	ldr	r0, [sp, #8]
 216:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 21a:	4603      	mov	r3, r0
 21c:	9302      	str	r3, [sp, #8]
 21e:	f248 0200 	movw	r2, #32768	; 0x8000
 222:	f2c4 020c 	movt	r2, #16396	; 0x400c
 226:	f248 0300 	movw	r3, #32768	; 0x8000
 22a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 22e:	6e9b      	ldr	r3, [r3, #104]
 230:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
 234:	9b02      	ldr	r3, [sp, #8]
 236:	ea4f 1303 	mov.w	r3, r3, lsl #4
 23a:	ea41 0303 	orr.w	r3, r1, r3
 23e:	6693      	str	r3, [r2, #104]
 240:	e0ef      	b.n	422 <CMU_ClockDivSet+0x422>
 242:	9b02      	ldr	r3, [sp, #8]
 244:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 248:	d907      	bls.n	12 <CMU_ClockDivSet+0x12>
 24a:	f240 0000 	movw	r0, #0	; 0x0
 24e:	f2c0 0000 	movt	r0, #0	; 0x0
 252:	f240 315f 	movw	r1, #863	; 0x35f
 256:	f7ff fffe 	bl	0 <assertEFM>
 25a:	f04f 0004 	mov.w	r0, #4	; 0x4
 25e:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 262:	9802      	ldr	r0, [sp, #8]
 264:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 268:	4603      	mov	r3, r0
 26a:	9302      	str	r3, [sp, #8]
 26c:	f248 0200 	movw	r2, #32768	; 0x8000
 270:	f2c4 020c 	movt	r2, #16396	; 0x400c
 274:	f248 0300 	movw	r3, #32768	; 0x8000
 278:	f2c4 030c 	movt	r3, #16396	; 0x400c
 27c:	6e9b      	ldr	r3, [r3, #104]
 27e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 282:	9b02      	ldr	r3, [sp, #8]
 284:	ea4f 2303 	mov.w	r3, r3, lsl #8
 288:	ea41 0303 	orr.w	r3, r1, r3
 28c:	6693      	str	r3, [r2, #104]
 28e:	e0c8      	b.n	422 <CMU_ClockDivSet+0x422>
 290:	9b02      	ldr	r3, [sp, #8]
 292:	2b0f      	cmp	r3, #15
 294:	d902      	bls.n	29c <CMU_ClockDivSet+0x29c>
 296:	9b02      	ldr	r3, [sp, #8]
 298:	2b80      	cmp	r3, #128
 29a:	d907      	bls.n	2ac <CMU_ClockDivSet+0x2ac>
 29c:	f240 0000 	movw	r0, #0	; 0x0
 2a0:	f2c0 0000 	movt	r0, #0	; 0x0
 2a4:	f240 316e 	movw	r1, #878	; 0x36e
 2a8:	f7ff fffe 	bl	0 <assertEFM>
 2ac:	f04f 0004 	mov.w	r0, #4	; 0x4
 2b0:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 2b4:	9802      	ldr	r0, [sp, #8]
 2b6:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 2ba:	4603      	mov	r3, r0
 2bc:	9302      	str	r3, [sp, #8]
 2be:	f248 0400 	movw	r4, #32768	; 0x8000
 2c2:	f2c4 040c 	movt	r4, #16396	; 0x400c
 2c6:	f248 0300 	movw	r3, #32768	; 0x8000
 2ca:	f2c4 030c 	movt	r3, #16396	; 0x400c
 2ce:	6e9b      	ldr	r3, [r3, #104]
 2d0:	f423 5540 	bic.w	r5, r3, #12288	; 0x3000
 2d4:	f04f 0010 	mov.w	r0, #16	; 0x10
 2d8:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 2dc:	4602      	mov	r2, r0
 2de:	9b02      	ldr	r3, [sp, #8]
 2e0:	ebc2 0303 	rsb	r3, r2, r3
 2e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 2e8:	ea45 0303 	orr.w	r3, r5, r3
 2ec:	66a3      	str	r3, [r4, #104]
 2ee:	e098      	b.n	422 <CMU_ClockDivSet+0x422>
 2f0:	9b02      	ldr	r3, [sp, #8]
 2f2:	2b08      	cmp	r3, #8
 2f4:	d907      	bls.n	306 <CMU_ClockDivSet+0x306>
 2f6:	f240 0000 	movw	r0, #0	; 0x0
 2fa:	f2c0 0000 	movt	r0, #0	; 0x0
 2fe:	f240 317d 	movw	r1, #893	; 0x37d
 302:	f7ff fffe 	bl	0 <assertEFM>
 306:	f04f 0004 	mov.w	r0, #4	; 0x4
 30a:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 30e:	9802      	ldr	r0, [sp, #8]
 310:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 314:	4603      	mov	r3, r0
 316:	9302      	str	r3, [sp, #8]
 318:	f248 0200 	movw	r2, #32768	; 0x8000
 31c:	f2c4 020c 	movt	r2, #16396	; 0x400c
 320:	f248 0300 	movw	r3, #32768	; 0x8000
 324:	f2c4 030c 	movt	r3, #16396	; 0x400c
 328:	6e9b      	ldr	r3, [r3, #104]
 32a:	f023 0103 	bic.w	r1, r3, #3	; 0x3
 32e:	9b02      	ldr	r3, [sp, #8]
 330:	ea41 0303 	orr.w	r3, r1, r3
 334:	6693      	str	r3, [r2, #104]
 336:	e074      	b.n	422 <CMU_ClockDivSet+0x422>
 338:	f240 0000 	movw	r0, #0	; 0x0
 33c:	f2c0 0000 	movt	r0, #0	; 0x0
 340:	f240 318b 	movw	r1, #907	; 0x38b
 344:	f7ff fffe 	bl	0 <assertEFM>
 348:	e06b      	b.n	422 <CMU_ClockDivSet+0x422>
 34a:	9b03      	ldr	r3, [sp, #12]
 34c:	9300      	str	r3, [sp, #0]
 34e:	f240 5340 	movw	r3, #1344	; 0x540
 352:	f2c0 0314 	movt	r3, #20	; 0x14
 356:	9a00      	ldr	r2, [sp, #0]
 358:	429a      	cmp	r2, r3
 35a:	d007      	beq.n	36c <CMU_ClockDivSet+0x36c>
 35c:	f241 5340 	movw	r3, #5440	; 0x1540
 360:	f2c0 0316 	movt	r3, #22	; 0x16
 364:	9a00      	ldr	r2, [sp, #0]
 366:	429a      	cmp	r2, r3
 368:	d024      	beq.n	3b4 <CMU_ClockDivSet+0x3b4>
 36a:	e049      	b.n	400 <CMU_ClockDivSet+0x400>
 36c:	9b02      	ldr	r3, [sp, #8]
 36e:	2b08      	cmp	r3, #8
 370:	d907      	bls.n	382 <CMU_ClockDivSet+0x382>
 372:	f240 0000 	movw	r0, #0	; 0x0
 376:	f2c0 0000 	movt	r0, #0	; 0x0
 37a:	f240 3195 	movw	r1, #917	; 0x395
 37e:	f7ff fffe 	bl	0 <assertEFM>
 382:	f04f 0040 	mov.w	r0, #64	; 0x40
 386:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 38a:	9802      	ldr	r0, [sp, #8]
 38c:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 390:	4603      	mov	r3, r0
 392:	9302      	str	r3, [sp, #8]
 394:	f248 0200 	movw	r2, #32768	; 0x8000
 398:	f2c4 020c 	movt	r2, #16396	; 0x400c
 39c:	f248 0300 	movw	r3, #32768	; 0x8000
 3a0:	f2c4 030c 	movt	r3, #16396	; 0x400c
 3a4:	6f1b      	ldr	r3, [r3, #112]
 3a6:	f023 0103 	bic.w	r1, r3, #3	; 0x3
 3aa:	9b02      	ldr	r3, [sp, #8]
 3ac:	ea41 0303 	orr.w	r3, r1, r3
 3b0:	6713      	str	r3, [r2, #112]
 3b2:	e036      	b.n	422 <CMU_ClockDivSet+0x422>
 3b4:	9b02      	ldr	r3, [sp, #8]
 3b6:	2b08      	cmp	r3, #8
 3b8:	d907      	bls.n	3ca <CMU_ClockDivSet+0x3ca>
 3ba:	f240 0000 	movw	r0, #0	; 0x0
 3be:	f2c0 0000 	movt	r0, #0	; 0x0
 3c2:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 3c6:	f7ff fffe 	bl	0 <assertEFM>
 3ca:	f04f 0040 	mov.w	r0, #64	; 0x40
 3ce:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 3d2:	9802      	ldr	r0, [sp, #8]
 3d4:	f7ff fffe 	bl	0 <CMU_ClockDivSet>
 3d8:	4603      	mov	r3, r0
 3da:	9302      	str	r3, [sp, #8]
 3dc:	f248 0200 	movw	r2, #32768	; 0x8000
 3e0:	f2c4 020c 	movt	r2, #16396	; 0x400c
 3e4:	f248 0300 	movw	r3, #32768	; 0x8000
 3e8:	f2c4 030c 	movt	r3, #16396	; 0x400c
 3ec:	6f1b      	ldr	r3, [r3, #112]
 3ee:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 3f2:	9b02      	ldr	r3, [sp, #8]
 3f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 3f8:	ea41 0303 	orr.w	r3, r1, r3
 3fc:	6713      	str	r3, [r2, #112]
 3fe:	e010      	b.n	422 <CMU_ClockDivSet+0x422>
 400:	f240 0000 	movw	r0, #0	; 0x0
 404:	f2c0 0000 	movt	r0, #0	; 0x0
 408:	f240 31b2 	movw	r1, #946	; 0x3b2
 40c:	f7ff fffe 	bl	0 <assertEFM>
 410:	e007      	b.n	12 <CMU_ClockDivSet+0x12>
 412:	f240 0000 	movw	r0, #0	; 0x0
 416:	f2c0 0000 	movt	r0, #0	; 0x0
 41a:	f44f 716e 	mov.w	r1, #952	; 0x3b8
 41e:	f7ff fffe 	bl	0 <assertEFM>
 422:	b007      	add	sp, #28
 424:	bd30      	pop	{r4, r5, pc}
 426:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_Sync:

00000000 <CMU_Sync>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f248 0300 	movw	r3, #32768	; 0x8000
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	6d5b      	ldr	r3, [r3, #84]
   e:	f003 0301 	and.w	r3, r3, #1	; 0x1
  12:	b2db      	uxtb	r3, r3
  14:	2b00      	cmp	r3, #0
  16:	d109      	bne.n	2c <assertEFM+0x2c>
  18:	f248 0300 	movw	r3, #32768	; 0x8000
  1c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  20:	6d1a      	ldr	r2, [r3, #80]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	ea02 0303 	and.w	r3, r2, r3
  28:	2b00      	cmp	r3, #0
  2a:	d1f5      	bne.n	18 <assertEFM+0x18>
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.CMU_ClockEnable:

00000000 <CMU_ClockEnable>:
   0:	b510      	push	{r4, lr}
   2:	b086      	sub	sp, #24
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	f04f 0300 	mov.w	r3, #0	; 0x0
  10:	9305      	str	r3, [sp, #20]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	ea4f 2313 	mov.w	r3, r3, lsr #8
  18:	f003 030f 	and.w	r3, r3, #15	; 0xf
  1c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  20:	2b05      	cmp	r3, #5
  22:	d866      	bhi.n	f2 <CMU_ClockEnable+0xf2>
  24:	a201      	add	r2, pc, #4	(adr r2, 2c <CMU_ClockEnable+0x2c>)
  26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  2a:	46c0      	nop			(mov r8, r8)
  2c:	00000045 	.word	0x00000045
  30:	00000051 	.word	0x00000051
  34:	0000005d 	.word	0x0000005d
  38:	000000c3 	.word	0x000000c3
  3c:	000000d5 	.word	0x000000d5
  40:	000000e7 	.word	0x000000e7
  44:	f248 0308 	movw	r3, #32776	; 0x8008
  48:	f2c4 030c 	movt	r3, #16396	; 0x400c
  4c:	9303      	str	r3, [sp, #12]
  4e:	e059      	b.n	104 <CMU_ClockEnable+0x104>
  50:	f248 0344 	movw	r3, #32836	; 0x8044
  54:	f2c4 030c 	movt	r3, #16396	; 0x400c
  58:	9303      	str	r3, [sp, #12]
  5a:	e053      	b.n	104 <CMU_ClockEnable+0x104>
  5c:	f248 0340 	movw	r3, #32832	; 0x8040
  60:	f2c4 030c 	movt	r3, #16396	; 0x400c
  64:	9303      	str	r3, [sp, #12]
  66:	f04f 0051 	mov.w	r0, #81	; 0x51
  6a:	f7ff fffe 	bl	0 <CMU_ClockEnable>
  6e:	4603      	mov	r3, r0
  70:	2b04      	cmp	r3, #4
  72:	d147      	bne.n	104 <CMU_ClockEnable+0x104>
  74:	f7ff fffe 	bl	0 <SystemHFXOClockGet>
  78:	4604      	mov	r4, r0
  7a:	f240 0020 	movw	r0, #32	; 0x20
  7e:	f2c0 0004 	movt	r0, #4	; 0x4
  82:	f7ff fffe 	bl	0 <CMU_ClockEnable>
  86:	4603      	mov	r3, r0
  88:	fbb4 f2f3 	udiv	r2, r4, r3
  8c:	f644 0300 	movw	r3, #18432	; 0x4800
  90:	f2c0 13e8 	movt	r3, #488	; 0x1e8
  94:	429a      	cmp	r2, r3
  96:	d935      	bls.n	104 <CMU_ClockEnable+0x104>
  98:	f248 0000 	movw	r0, #32768	; 0x8000
  9c:	f2c4 000c 	movt	r0, #16396	; 0x400c
  a0:	f04f 011e 	mov.w	r1, #30	; 0x1e
  a4:	f04f 0201 	mov.w	r2, #1	; 0x1
  a8:	f7ff fffe 	bl	0 <CMU_ClockEnable>
  ac:	f248 0004 	movw	r0, #32772	; 0x8004
  b0:	f2c4 000c 	movt	r0, #16396	; 0x400c
  b4:	f04f 0108 	mov.w	r1, #8	; 0x8
  b8:	f04f 0201 	mov.w	r2, #1	; 0x1
  bc:	f7ff fffe 	bl	0 <CMU_ClockEnable>
  c0:	e020      	b.n	104 <CMU_ClockEnable+0x104>
  c2:	f248 0358 	movw	r3, #32856	; 0x8058
  c6:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ca:	9303      	str	r3, [sp, #12]
  cc:	f04f 0301 	mov.w	r3, #1	; 0x1
  d0:	9305      	str	r3, [sp, #20]
  d2:	e017      	b.n	104 <CMU_ClockEnable+0x104>
  d4:	f248 0360 	movw	r3, #32864	; 0x8060
  d8:	f2c4 030c 	movt	r3, #16396	; 0x400c
  dc:	9303      	str	r3, [sp, #12]
  de:	f04f 0310 	mov.w	r3, #16	; 0x10
  e2:	9305      	str	r3, [sp, #20]
  e4:	e00e      	b.n	104 <CMU_ClockEnable+0x104>
  e6:	f248 0378 	movw	r3, #32888	; 0x8078
  ea:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ee:	9303      	str	r3, [sp, #12]
  f0:	e008      	b.n	104 <CMU_ClockEnable+0x104>
  f2:	f240 0000 	movw	r0, #0	; 0x0
  f6:	f2c0 0000 	movt	r0, #0	; 0x0
  fa:	f240 410d 	movw	r1, #1037	; 0x40d
  fe:	f7ff fffe 	bl	0 <assertEFM>
 102:	e012      	b.n	12a <CMU_ClockEnable+0x12a>
 104:	9b01      	ldr	r3, [sp, #4]
 106:	ea4f 3313 	mov.w	r3, r3, lsr #12
 10a:	f003 031f 	and.w	r3, r3, #31	; 0x1f
 10e:	9304      	str	r3, [sp, #16]
 110:	9b05      	ldr	r3, [sp, #20]
 112:	2b00      	cmp	r3, #0
 114:	d002      	beq.n	11c <CMU_ClockEnable+0x11c>
 116:	9805      	ldr	r0, [sp, #20]
 118:	f7ff fffe 	bl	0 <CMU_ClockEnable>
 11c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 120:	9803      	ldr	r0, [sp, #12]
 122:	9904      	ldr	r1, [sp, #16]
 124:	461a      	mov	r2, r3
 126:	f7ff fffe 	bl	0 <CMU_ClockEnable>
 12a:	b006      	add	sp, #24
 12c:	bd10      	pop	{r4, pc}
 12e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_ClockFreqGet:

00000000 <CMU_ClockFreqGet>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	f403 1378 	and.w	r3, r3, #4063232	; 0x3e0000
   c:	9300      	str	r3, [sp, #0]
   e:	9b00      	ldr	r3, [sp, #0]
  10:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
  14:	f000 80d4 	beq.w	1c0 <CMU_ClockFreqGet+0x1c0>
  18:	9b00      	ldr	r3, [sp, #0]
  1a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
  1e:	d822      	bhi.n	66 <CMU_ClockFreqGet+0x66>
  20:	9b00      	ldr	r3, [sp, #0]
  22:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
  26:	d07f      	beq.n	128 <CMU_ClockFreqGet+0x128>
  28:	9b00      	ldr	r3, [sp, #0]
  2a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
  2e:	d80b      	bhi.n	48 <CMU_ClockFreqGet+0x48>
  30:	9b00      	ldr	r3, [sp, #0]
  32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
  36:	d053      	beq.n	e0 <CMU_ClockFreqGet+0xe0>
  38:	9b00      	ldr	r3, [sp, #0]
  3a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  3e:	d06e      	beq.n	11e <CMU_ClockFreqGet+0x11e>
  40:	9b00      	ldr	r3, [sp, #0]
  42:	2b00      	cmp	r3, #0
  44:	d038      	beq.n	b8 <CMU_ClockFreqGet+0xb8>
  46:	e12c      	b.n	2a2 <CMU_ClockFreqGet+0x2a2>
  48:	9b00      	ldr	r3, [sp, #0]
  4a:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
  4e:	f000 8087 	beq.w	160 <CMU_ClockFreqGet+0x160>
  52:	9b00      	ldr	r3, [sp, #0]
  54:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
  58:	f000 8097 	beq.w	18a <CMU_ClockFreqGet+0x18a>
  5c:	9b00      	ldr	r3, [sp, #0]
  5e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
  62:	d068      	beq.n	136 <CMU_ClockFreqGet+0x136>
  64:	e11d      	b.n	2a2 <CMU_ClockFreqGet+0x2a2>
  66:	9b00      	ldr	r3, [sp, #0]
  68:	f5b3 1fb0 	cmp.w	r3, #1441792	; 0x160000
  6c:	f000 80f5 	beq.w	25a <CMU_ClockFreqGet+0x25a>
  70:	9b00      	ldr	r3, [sp, #0]
  72:	f5b3 1fb0 	cmp.w	r3, #1441792	; 0x160000
  76:	d80f      	bhi.n	98 <CMU_ClockFreqGet+0x98>
  78:	9b00      	ldr	r3, [sp, #0]
  7a:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
  7e:	f000 80d3 	beq.w	228 <CMU_ClockFreqGet+0x228>
  82:	9b00      	ldr	r3, [sp, #0]
  84:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
  88:	f000 80d5 	beq.w	236 <CMU_ClockFreqGet+0x236>
  8c:	9b00      	ldr	r3, [sp, #0]
  8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  92:	f000 80b7 	beq.w	204 <CMU_ClockFreqGet+0x204>
  96:	e104      	b.n	2a2 <CMU_ClockFreqGet+0x2a2>
  98:	9b00      	ldr	r3, [sp, #0]
  9a:	f5b3 1fd0 	cmp.w	r3, #1703936	; 0x1a0000
  9e:	f000 80f6 	beq.w	28e <CMU_ClockFreqGet+0x28e>
  a2:	9b00      	ldr	r3, [sp, #0]
  a4:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
  a8:	f000 80f6 	beq.w	298 <CMU_ClockFreqGet+0x298>
  ac:	9b00      	ldr	r3, [sp, #0]
  ae:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
  b2:	f000 80e7 	beq.w	284 <CMU_ClockFreqGet+0x284>
  b6:	e0f4      	b.n	1ec <SystemHFClockGet+0x1ec>
  b8:	f7ff fffe 	bl	0 <SystemHFClockGet>
  bc:	4603      	mov	r3, r0
  be:	9303      	str	r3, [sp, #12]
  c0:	f248 0300 	movw	r3, #32768	; 0x8000
  c4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  c8:	681b      	ldr	r3, [r3, #0]
  ca:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
  ce:	ea4f 3393 	mov.w	r3, r3, lsr #14
  d2:	f103 0201 	add.w	r2, r3, #1	; 0x1
  d6:	9b03      	ldr	r3, [sp, #12]
  d8:	fbb3 f3f2 	udiv	r3, r3, r2
  dc:	9303      	str	r3, [sp, #12]
  de:	e0eb      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
  e0:	f7ff fffe 	bl	0 <SystemHFClockGet>
  e4:	4603      	mov	r3, r0
  e6:	9303      	str	r3, [sp, #12]
  e8:	f248 0300 	movw	r3, #32768	; 0x8000
  ec:	f2c4 030c 	movt	r3, #16396	; 0x400c
  f0:	681b      	ldr	r3, [r3, #0]
  f2:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
  f6:	ea4f 3393 	mov.w	r3, r3, lsr #14
  fa:	f103 0201 	add.w	r2, r3, #1	; 0x1
  fe:	9b03      	ldr	r3, [sp, #12]
 100:	fbb3 f3f2 	udiv	r3, r3, r2
 104:	9303      	str	r3, [sp, #12]
 106:	f248 0300 	movw	r3, #32768	; 0x8000
 10a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 10e:	689b      	ldr	r3, [r3, #8]
 110:	f003 020f 	and.w	r2, r3, #15	; 0xf
 114:	9b03      	ldr	r3, [sp, #12]
 116:	fa23 f302 	lsr.w	r3, r3, r2
 11a:	9303      	str	r3, [sp, #12]
 11c:	e0cc      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 11e:	f7ff fffe 	bl	0 <SystemCoreClockGet>
 122:	4603      	mov	r3, r0
 124:	9303      	str	r3, [sp, #12]
 126:	e0c7      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 128:	f04f 0000 	mov.w	r0, #0	; 0x0
 12c:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 130:	4603      	mov	r3, r0
 132:	9303      	str	r3, [sp, #12]
 134:	e0c0      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 136:	f04f 0000 	mov.w	r0, #0	; 0x0
 13a:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 13e:	4603      	mov	r3, r0
 140:	9303      	str	r3, [sp, #12]
 142:	f248 0300 	movw	r3, #32768	; 0x8000
 146:	f2c4 030c 	movt	r3, #16396	; 0x400c
 14a:	6e9b      	ldr	r3, [r3, #104]
 14c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 150:	ea4f 1313 	mov.w	r3, r3, lsr #4
 154:	461a      	mov	r2, r3
 156:	9b03      	ldr	r3, [sp, #12]
 158:	fa23 f302 	lsr.w	r3, r3, r2
 15c:	9303      	str	r3, [sp, #12]
 15e:	e0ab      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 160:	f04f 0000 	mov.w	r0, #0	; 0x0
 164:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 168:	4603      	mov	r3, r0
 16a:	9303      	str	r3, [sp, #12]
 16c:	f248 0300 	movw	r3, #32768	; 0x8000
 170:	f2c4 030c 	movt	r3, #16396	; 0x400c
 174:	6e9b      	ldr	r3, [r3, #104]
 176:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 17a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 17e:	461a      	mov	r2, r3
 180:	9b03      	ldr	r3, [sp, #12]
 182:	fa23 f302 	lsr.w	r3, r3, r2
 186:	9303      	str	r3, [sp, #12]
 188:	e096      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 18a:	f04f 0000 	mov.w	r0, #0	; 0x0
 18e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 192:	4603      	mov	r3, r0
 194:	9303      	str	r3, [sp, #12]
 196:	f248 0300 	movw	r3, #32768	; 0x8000
 19a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 19e:	6e9b      	ldr	r3, [r3, #104]
 1a0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 1a4:	ea4f 3413 	mov.w	r4, r3, lsr #12
 1a8:	f04f 0010 	mov.w	r0, #16	; 0x10
 1ac:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 1b0:	4603      	mov	r3, r0
 1b2:	4423      	add	r3, r4
 1b4:	461a      	mov	r2, r3
 1b6:	9b03      	ldr	r3, [sp, #12]
 1b8:	fa23 f302 	lsr.w	r3, r3, r2
 1bc:	9303      	str	r3, [sp, #12]
 1be:	e07b      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 1c0:	f04f 0000 	mov.w	r0, #0	; 0x0
 1c4:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 1c8:	4603      	mov	r3, r0
 1ca:	9303      	str	r3, [sp, #12]
 1cc:	f248 0300 	movw	r3, #32768	; 0x8000
 1d0:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1d4:	6e9b      	ldr	r3, [r3, #104]
 1d6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 1da:	ea4f 3313 	mov.w	r3, r3, lsr #12
 1de:	461a      	mov	r2, r3
 1e0:	9b03      	ldr	r3, [sp, #12]
 1e2:	fa23 f302 	lsr.w	r3, r3, r2
 1e6:	9303      	str	r3, [sp, #12]
 1e8:	f248 0300 	movw	r3, #32768	; 0x8000
 1ec:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1f0:	6fdb      	ldr	r3, [r3, #124]
 1f2:	f003 0307 	and.w	r3, r3, #7	; 0x7
 1f6:	f103 0201 	add.w	r2, r3, #1	; 0x1
 1fa:	9b03      	ldr	r3, [sp, #12]
 1fc:	fbb3 f3f2 	udiv	r3, r3, r2
 200:	9303      	str	r3, [sp, #12]
 202:	e059      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 204:	f04f 0000 	mov.w	r0, #0	; 0x0
 208:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 20c:	4603      	mov	r3, r0
 20e:	9303      	str	r3, [sp, #12]
 210:	f248 0300 	movw	r3, #32768	; 0x8000
 214:	f2c4 030c 	movt	r3, #16396	; 0x400c
 218:	6e9b      	ldr	r3, [r3, #104]
 21a:	f003 0203 	and.w	r2, r3, #3	; 0x3
 21e:	9b03      	ldr	r3, [sp, #12]
 220:	fa23 f302 	lsr.w	r3, r3, r2
 224:	9303      	str	r3, [sp, #12]
 226:	e047      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 228:	f04f 0001 	mov.w	r0, #1	; 0x1
 22c:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 230:	4603      	mov	r3, r0
 232:	9303      	str	r3, [sp, #12]
 234:	e040      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 236:	f04f 0001 	mov.w	r0, #1	; 0x1
 23a:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 23e:	4603      	mov	r3, r0
 240:	9303      	str	r3, [sp, #12]
 242:	f248 0300 	movw	r3, #32768	; 0x8000
 246:	f2c4 030c 	movt	r3, #16396	; 0x400c
 24a:	6f1b      	ldr	r3, [r3, #112]
 24c:	f003 0203 	and.w	r2, r3, #3	; 0x3
 250:	9b03      	ldr	r3, [sp, #12]
 252:	fa23 f302 	lsr.w	r3, r3, r2
 256:	9303      	str	r3, [sp, #12]
 258:	e02e      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 25a:	f04f 0001 	mov.w	r0, #1	; 0x1
 25e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 262:	4603      	mov	r3, r0
 264:	9303      	str	r3, [sp, #12]
 266:	f248 0300 	movw	r3, #32768	; 0x8000
 26a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 26e:	6f1b      	ldr	r3, [r3, #112]
 270:	f003 0330 	and.w	r3, r3, #48	; 0x30
 274:	ea4f 1313 	mov.w	r3, r3, lsr #4
 278:	461a      	mov	r2, r3
 27a:	9b03      	ldr	r3, [sp, #12]
 27c:	fa23 f302 	lsr.w	r3, r3, r2
 280:	9303      	str	r3, [sp, #12]
 282:	e019      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 284:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 288:	4603      	mov	r3, r0
 28a:	9303      	str	r3, [sp, #12]
 28c:	e014      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 28e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 292:	4603      	mov	r3, r0
 294:	9303      	str	r3, [sp, #12]
 296:	e00f      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 298:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
 29c:	4603      	mov	r3, r0
 29e:	9303      	str	r3, [sp, #12]
 2a0:	e00a      	b.n	2b8 <CMU_ClockFreqGet+0x2b8>
 2a2:	f240 0000 	movw	r0, #0	; 0x0
 2a6:	f2c0 0000 	movt	r0, #0	; 0x0
 2aa:	f240 41b7 	movw	r1, #1207	; 0x4b7
 2ae:	f7ff fffe 	bl	0 <assertEFM>
 2b2:	f04f 0300 	mov.w	r3, #0	; 0x0
 2b6:	9303      	str	r3, [sp, #12]
 2b8:	9b03      	ldr	r3, [sp, #12]
 2ba:	4618      	mov	r0, r3
 2bc:	b004      	add	sp, #16
 2be:	bd10      	pop	{r4, pc}
Disassembly of section .text.CMU_ClockSelectGet:

00000000 <CMU_ClockSelectGet>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9005      	str	r0, [sp, #20]
   6:	f04f 0301 	mov.w	r3, #1	; 0x1
   a:	f88d 301b 	strb.w	r3, [sp, #27]
   e:	9b05      	ldr	r3, [sp, #20]
  10:	f003 030f 	and.w	r3, r3, #15	; 0xf
  14:	9307      	str	r3, [sp, #28]
  16:	9b07      	ldr	r3, [sp, #28]
  18:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  1c:	2b04      	cmp	r3, #4
  1e:	f200 80d5 	bhi.w	1cc <CMU_ClockSelectGet+0x1cc>
  22:	a201      	add	r2, pc, #4	(adr r2, 28 <CMU_ClockSelectGet+0x28>)
  24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  28:	0000003d 	.word	0x0000003d
  2c:	0000008f 	.word	0x0000008f
  30:	000000ed 	.word	0x000000ed
  34:	00000149 	.word	0x00000149
  38:	0000017d 	.word	0x0000017d
  3c:	f248 0300 	movw	r3, #32768	; 0x8000
  40:	f2c4 030c 	movt	r3, #16396	; 0x400c
  44:	6adb      	ldr	r3, [r3, #44]
  46:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
  4a:	9300      	str	r3, [sp, #0]
  4c:	9b00      	ldr	r3, [sp, #0]
  4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  52:	d00d      	beq.n	70 <CMU_ClockSelectGet+0x70>
  54:	9a00      	ldr	r2, [sp, #0]
  56:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
  5a:	d004      	beq.n	66 <CMU_ClockSelectGet+0x66>
  5c:	9b00      	ldr	r3, [sp, #0]
  5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  62:	d00a      	beq.n	7a <CMU_ClockSelectGet+0x7a>
  64:	e00e      	b.n	84 <CMU_ClockSelectGet+0x84>
  66:	f04f 0302 	mov.w	r3, #2	; 0x2
  6a:	f88d 301b 	strb.w	r3, [sp, #27]
  6e:	e0b9      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  70:	f04f 0303 	mov.w	r3, #3	; 0x3
  74:	f88d 301b 	strb.w	r3, [sp, #27]
  78:	e0b4      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  7a:	f04f 0304 	mov.w	r3, #4	; 0x4
  7e:	f88d 301b 	strb.w	r3, [sp, #27]
  82:	e0af      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  84:	f04f 0305 	mov.w	r3, #5	; 0x5
  88:	f88d 301b 	strb.w	r3, [sp, #27]
  8c:	e0aa      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  8e:	f248 0300 	movw	r3, #32768	; 0x8000
  92:	f2c4 030c 	movt	r3, #16396	; 0x400c
  96:	6a9b      	ldr	r3, [r3, #40]
  98:	f003 0303 	and.w	r3, r3, #3	; 0x3
  9c:	9301      	str	r3, [sp, #4]
  9e:	9a01      	ldr	r2, [sp, #4]
  a0:	2a02      	cmp	r2, #2
  a2:	d00a      	beq.n	ba <CMU_ClockSelectGet+0xba>
  a4:	9b01      	ldr	r3, [sp, #4]
  a6:	2b03      	cmp	r3, #3
  a8:	d00c      	beq.n	c4 <CMU_ClockSelectGet+0xc4>
  aa:	9a01      	ldr	r2, [sp, #4]
  ac:	2a01      	cmp	r2, #1
  ae:	d10e      	bne.n	ce <CMU_ClockSelectGet+0xce>
  b0:	f04f 0303 	mov.w	r3, #3	; 0x3
  b4:	f88d 301b 	strb.w	r3, [sp, #27]
  b8:	e094      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  ba:	f04f 0302 	mov.w	r3, #2	; 0x2
  be:	f88d 301b 	strb.w	r3, [sp, #27]
  c2:	e08f      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  c4:	f04f 0306 	mov.w	r3, #6	; 0x6
  c8:	f88d 301b 	strb.w	r3, [sp, #27]
  cc:	e08a      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  ce:	f248 0300 	movw	r3, #32768	; 0x8000
  d2:	f2c4 030c 	movt	r3, #16396	; 0x400c
  d6:	6a9b      	ldr	r3, [r3, #40]
  d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  dc:	2b00      	cmp	r3, #0
  de:	f000 8081 	beq.w	1e4 <CMU_ClockSelectGet+0x1e4>
  e2:	f04f 0309 	mov.w	r3, #9	; 0x9
  e6:	f88d 301b 	strb.w	r3, [sp, #27]
  ea:	e07b      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
  ec:	f248 0300 	movw	r3, #32768	; 0x8000
  f0:	f2c4 030c 	movt	r3, #16396	; 0x400c
  f4:	6a9b      	ldr	r3, [r3, #40]
  f6:	f003 030c 	and.w	r3, r3, #12	; 0xc
  fa:	9302      	str	r3, [sp, #8]
  fc:	9b02      	ldr	r3, [sp, #8]
  fe:	2b08      	cmp	r3, #8
 100:	d00a      	beq.n	118 <CMU_ClockSelectGet+0x118>
 102:	9a02      	ldr	r2, [sp, #8]
 104:	2a0c      	cmp	r2, #12
 106:	d00c      	beq.n	122 <CMU_ClockSelectGet+0x122>
 108:	9b02      	ldr	r3, [sp, #8]
 10a:	2b04      	cmp	r3, #4
 10c:	d10e      	bne.n	12c <CMU_ClockSelectGet+0x12c>
 10e:	f04f 0303 	mov.w	r3, #3	; 0x3
 112:	f88d 301b 	strb.w	r3, [sp, #27]
 116:	e065      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 118:	f04f 0302 	mov.w	r3, #2	; 0x2
 11c:	f88d 301b 	strb.w	r3, [sp, #27]
 120:	e060      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 122:	f04f 0306 	mov.w	r3, #6	; 0x6
 126:	f88d 301b 	strb.w	r3, [sp, #27]
 12a:	e05b      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 12c:	f248 0300 	movw	r3, #32768	; 0x8000
 130:	f2c4 030c 	movt	r3, #16396	; 0x400c
 134:	6a9b      	ldr	r3, [r3, #40]
 136:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 13a:	2b00      	cmp	r3, #0
 13c:	d052      	beq.n	1e4 <CMU_ClockSelectGet+0x1e4>
 13e:	f04f 0309 	mov.w	r3, #9	; 0x9
 142:	f88d 301b 	strb.w	r3, [sp, #27]
 146:	e04d      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 148:	f248 0300 	movw	r3, #32768	; 0x8000
 14c:	f2c4 030c 	movt	r3, #16396	; 0x400c
 150:	681b      	ldr	r3, [r3, #0]
 152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 156:	9303      	str	r3, [sp, #12]
 158:	9a03      	ldr	r2, [sp, #12]
 15a:	2a00      	cmp	r2, #0
 15c:	d004      	beq.n	168 <CMU_ClockSelectGet+0x168>
 15e:	9b03      	ldr	r3, [sp, #12]
 160:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 164:	d005      	beq.n	172 <CMU_ClockSelectGet+0x172>
 166:	e03d      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 168:	f04f 0307 	mov.w	r3, #7	; 0x7
 16c:	f88d 301b 	strb.w	r3, [sp, #27]
 170:	e038      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 172:	f04f 0308 	mov.w	r3, #8	; 0x8
 176:	f88d 301b 	strb.w	r3, [sp, #27]
 17a:	e033      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 17c:	f248 0300 	movw	r3, #32768	; 0x8000
 180:	f2c4 030c 	movt	r3, #16396	; 0x400c
 184:	6adb      	ldr	r3, [r3, #44]
 186:	f403 3360 	and.w	r3, r3, #229376	; 0x38000
 18a:	9304      	str	r3, [sp, #16]
 18c:	9a04      	ldr	r2, [sp, #16]
 18e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 192:	d00c      	beq.n	1ae <CMU_ClockSelectGet+0x1ae>
 194:	9b04      	ldr	r3, [sp, #16]
 196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 19a:	d00d      	beq.n	1b8 <CMU_ClockSelectGet+0x1b8>
 19c:	9a04      	ldr	r2, [sp, #16]
 19e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 1a2:	d10e      	bne.n	1c2 <CMU_ClockSelectGet+0x1c2>
 1a4:	f04f 0308 	mov.w	r3, #8	; 0x8
 1a8:	f88d 301b 	strb.w	r3, [sp, #27]
 1ac:	e01a      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 1ae:	f04f 0302 	mov.w	r3, #2	; 0x2
 1b2:	f88d 301b 	strb.w	r3, [sp, #27]
 1b6:	e015      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 1b8:	f04f 0303 	mov.w	r3, #3	; 0x3
 1bc:	f88d 301b 	strb.w	r3, [sp, #27]
 1c0:	e010      	b.n	1e4 <CMU_ClockSelectGet+0x1e4>
 1c2:	f04f 0301 	mov.w	r3, #1	; 0x1
 1c6:	f88d 301b 	strb.w	r3, [sp, #27]
 1ca:	e00b      	b.n	1a <CMU_ClockSelectGet+0x1a>
 1cc:	f240 0000 	movw	r0, #0	; 0x0
 1d0:	f2c0 0000 	movt	r0, #0	; 0x0
 1d4:	f240 5155 	movw	r1, #1365	; 0x555
 1d8:	f7ff fffe 	bl	0 <assertEFM>
 1dc:	f04f 0300 	mov.w	r3, #0	; 0x0
 1e0:	f88d 301b 	strb.w	r3, [sp, #27]
 1e4:	f89d 301b 	ldrb.w	r3, [sp, #27]
 1e8:	4618      	mov	r0, r3
 1ea:	b009      	add	sp, #36
 1ec:	bd00      	pop	{pc}
 1ee:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_ClockSelectSet:

00000000 <CMU_ClockSelectSet>:
   0:	b500      	push	{lr}
   2:	b08b      	sub	sp, #44
   4:	9003      	str	r0, [sp, #12]
   6:	460b      	mov	r3, r1
   8:	f88d 300b 	strb.w	r3, [sp, #11]
   c:	f04f 0303 	mov.w	r3, #3	; 0x3
  10:	9304      	str	r3, [sp, #16]
  12:	f04f 0303 	mov.w	r3, #3	; 0x3
  16:	f88d 3017 	strb.w	r3, [sp, #23]
  1a:	f04f 0300 	mov.w	r3, #0	; 0x0
  1e:	9308      	str	r3, [sp, #32]
  20:	9b03      	ldr	r3, [sp, #12]
  22:	f003 030f 	and.w	r3, r3, #15	; 0xf
  26:	9307      	str	r3, [sp, #28]
  28:	9b07      	ldr	r3, [sp, #28]
  2a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  2e:	2b04      	cmp	r3, #4
  30:	f200 81dc 	bhi.w	3ec <CMU_ClockSelectSet+0x3ec>
  34:	a201      	add	r2, pc, #4	(adr r2, 3c <CMU_ClockSelectSet+0x3c>)
  36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  3a:	46c0      	nop			(mov r8, r8)
  3c:	00000051 	.word	0x00000051
  40:	00000191 	.word	0x00000191
  44:	00000191 	.word	0x00000191
  48:	000002e1 	.word	0x000002e1
  4c:	0000033b 	.word	0x0000033b
  50:	f89d 300b 	ldrb.w	r3, [sp, #11]
  54:	f1a3 0302 	sub.w	r3, r3, #2	; 0x2
  58:	2b07      	cmp	r3, #7
  5a:	d875      	bhi.n	148 <CMU_ClockSelectSet+0x148>
  5c:	a201      	add	r2, pc, #4	(adr r2, 64 <CMU_ClockSelectSet+0x64>)
  5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  62:	46c0      	nop			(mov r8, r8)
  64:	00000085 	.word	0x00000085
  68:	00000095 	.word	0x00000095
  6c:	000000a5 	.word	0x000000a5
  70:	00000127 	.word	0x00000127
  74:	00000149 	.word	0x00000149
  78:	00000149 	.word	0x00000149
  7c:	00000149 	.word	0x00000149
  80:	00000137 	.word	0x00000137
  84:	f04f 0304 	mov.w	r3, #4	; 0x4
  88:	9304      	str	r3, [sp, #16]
  8a:	f04f 0300 	mov.w	r3, #0	; 0x0
  8e:	f88d 3017 	strb.w	r3, [sp, #23]
  92:	e062      	b.n	15a <CMU_ClockSelectSet+0x15a>
  94:	f04f 0303 	mov.w	r3, #3	; 0x3
  98:	9304      	str	r3, [sp, #16]
  9a:	f04f 0301 	mov.w	r3, #1	; 0x1
  9e:	f88d 3017 	strb.w	r3, [sp, #23]
  a2:	e05a      	b.n	15a <CMU_ClockSelectSet+0x15a>
  a4:	f04f 0302 	mov.w	r3, #2	; 0x2
  a8:	9304      	str	r3, [sp, #16]
  aa:	f04f 0302 	mov.w	r3, #2	; 0x2
  ae:	f88d 3017 	strb.w	r3, [sp, #23]
  b2:	f7ff fffe 	bl	0 <SystemHFXOClockGet>
  b6:	4602      	mov	r2, r0
  b8:	f644 0300 	movw	r3, #18432	; 0x4800
  bc:	f2c0 13e8 	movt	r3, #488	; 0x1e8
  c0:	429a      	cmp	r2, r3
  c2:	d921      	bls.n	108 <CMU_ClockSelectSet+0x108>
  c4:	f248 0200 	movw	r2, #32768	; 0x8000
  c8:	f2c4 020c 	movt	r2, #16396	; 0x400c
  cc:	f248 0300 	movw	r3, #32768	; 0x8000
  d0:	f2c4 030c 	movt	r3, #16396	; 0x400c
  d4:	681b      	ldr	r3, [r3, #0]
  d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  da:	f043 0360 	orr.w	r3, r3, #96	; 0x60
  de:	6013      	str	r3, [r2, #0]
  e0:	f248 0300 	movw	r3, #32768	; 0x8000
  e4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  e8:	6c1b      	ldr	r3, [r3, #64]
  ea:	f003 0310 	and.w	r3, r3, #16	; 0x10
  ee:	2b00      	cmp	r3, #0
  f0:	d033      	beq.n	15a <CMU_ClockSelectSet+0x15a>
  f2:	f248 0004 	movw	r0, #32772	; 0x8004
  f6:	f2c4 000c 	movt	r0, #16396	; 0x400c
  fa:	f04f 0108 	mov.w	r1, #8	; 0x8
  fe:	f04f 0201 	mov.w	r2, #1	; 0x1
 102:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 106:	e028      	b.n	15a <CMU_ClockSelectSet+0x15a>
 108:	f248 0200 	movw	r2, #32768	; 0x8000
 10c:	f2c4 020c 	movt	r2, #16396	; 0x400c
 110:	f248 0300 	movw	r3, #32768	; 0x8000
 114:	f2c4 030c 	movt	r3, #16396	; 0x400c
 118:	681b      	ldr	r3, [r3, #0]
 11a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 11e:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 122:	6013      	str	r3, [r2, #0]
 124:	e019      	b.n	15a <CMU_ClockSelectSet+0x15a>
 126:	f04f 0301 	mov.w	r3, #1	; 0x1
 12a:	9304      	str	r3, [sp, #16]
 12c:	f04f 0303 	mov.w	r3, #3	; 0x3
 130:	f88d 3017 	strb.w	r3, [sp, #23]
 134:	e011      	b.n	26 <CMU_ClockSelectSet+0x26>
 136:	f240 0000 	movw	r0, #0	; 0x0
 13a:	f2c0 0000 	movt	r0, #0	; 0x0
 13e:	f240 51c1 	movw	r1, #1473	; 0x5c1
 142:	f7ff fffe 	bl	0 <assertEFM>
 146:	e008      	b.n	14 <CMU_ClockSelectSet+0x14>
 148:	f240 0000 	movw	r0, #0	; 0x0
 14c:	f2c0 0000 	movt	r0, #0	; 0x0
 150:	f240 51c6 	movw	r1, #1478	; 0x5c6
 154:	f7ff fffe 	bl	0 <assertEFM>
 158:	e150      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 15a:	f89d 3017 	ldrb.w	r3, [sp, #23]
 15e:	4618      	mov	r0, r3
 160:	f04f 0101 	mov.w	r1, #1	; 0x1
 164:	f04f 0201 	mov.w	r2, #1	; 0x1
 168:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 16c:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 170:	f248 0300 	movw	r3, #32768	; 0x8000
 174:	f2c4 030c 	movt	r3, #16396	; 0x400c
 178:	9a04      	ldr	r2, [sp, #16]
 17a:	625a      	str	r2, [r3, #36]
 17c:	f7ff fffe 	bl	0 <EMU_UpdateOscConfig>
 180:	f7ff fffe 	bl	0 <SystemCoreClockGet>
 184:	4603      	mov	r3, r0
 186:	9306      	str	r3, [sp, #24]
 188:	9806      	ldr	r0, [sp, #24]
 18a:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 18e:	e135      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 190:	f89d 300b 	ldrb.w	r3, [sp, #11]
 194:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 198:	2b08      	cmp	r3, #8
 19a:	d865      	bhi.n	268 <CMU_ClockSelectSet+0x268>
 19c:	a201      	add	r2, pc, #4	(adr r2, 1a4 <CMU_ClockSelectSet+0x1a4>)
 19e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 1a2:	46c0      	nop			(mov r8, r8)
 1a4:	000001c9 	.word	0x000001c9
 1a8:	000001d1 	.word	0x000001d1
 1ac:	000001e9 	.word	0x000001e9
 1b0:	00000269 	.word	0x00000269
 1b4:	00000269 	.word	0x00000269
 1b8:	00000201 	.word	0x00000201
 1bc:	00000269 	.word	0x00000269
 1c0:	00000269 	.word	0x00000269
 1c4:	0000025b 	.word	0x0000025b
 1c8:	f04f 0300 	mov.w	r3, #0	; 0x0
 1cc:	9309      	str	r3, [sp, #36]
 1ce:	e054      	b.n	27a <CMU_ClockSelectSet+0x27a>
 1d0:	f04f 0000 	mov.w	r0, #0	; 0x0
 1d4:	f04f 0101 	mov.w	r1, #1	; 0x1
 1d8:	f04f 0201 	mov.w	r2, #1	; 0x1
 1dc:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 1e0:	f04f 0302 	mov.w	r3, #2	; 0x2
 1e4:	9309      	str	r3, [sp, #36]
 1e6:	e048      	b.n	27a <CMU_ClockSelectSet+0x27a>
 1e8:	f04f 0001 	mov.w	r0, #1	; 0x1
 1ec:	f04f 0101 	mov.w	r1, #1	; 0x1
 1f0:	f04f 0201 	mov.w	r2, #1	; 0x1
 1f4:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 1f8:	f04f 0301 	mov.w	r3, #1	; 0x1
 1fc:	9309      	str	r3, [sp, #36]
 1fe:	e03c      	b.n	27a <CMU_ClockSelectSet+0x27a>
 200:	f248 0040 	movw	r0, #32832	; 0x8040
 204:	f2c4 000c 	movt	r0, #16396	; 0x400c
 208:	f04f 0104 	mov.w	r1, #4	; 0x4
 20c:	f04f 0201 	mov.w	r2, #1	; 0x1
 210:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 214:	f04f 0303 	mov.w	r3, #3	; 0x3
 218:	9309      	str	r3, [sp, #36]
 21a:	f7ff fffe 	bl	0 <SystemCoreClockGet>
 21e:	4603      	mov	r3, r0
 220:	9306      	str	r3, [sp, #24]
 222:	9a06      	ldr	r2, [sp, #24]
 224:	f644 0300 	movw	r3, #18432	; 0x4800
 228:	f2c0 13e8 	movt	r3, #488	; 0x1e8
 22c:	429a      	cmp	r2, r3
 22e:	d924      	bls.n	27a <CMU_ClockSelectSet+0x27a>
 230:	f248 0000 	movw	r0, #32768	; 0x8000
 234:	f2c4 000c 	movt	r0, #16396	; 0x400c
 238:	f04f 011e 	mov.w	r1, #30	; 0x1e
 23c:	f04f 0201 	mov.w	r2, #1	; 0x1
 240:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 244:	f248 0004 	movw	r0, #32772	; 0x8004
 248:	f2c4 000c 	movt	r0, #16396	; 0x400c
 24c:	f04f 0108 	mov.w	r1, #8	; 0x8
 250:	f04f 0201 	mov.w	r2, #1	; 0x1
 254:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 258:	e00f      	b.n	27a <CMU_ClockSelectSet+0x27a>
 25a:	f04f 0300 	mov.w	r3, #0	; 0x0
 25e:	9309      	str	r3, [sp, #36]
 260:	f04f 0301 	mov.w	r3, #1	; 0x1
 264:	9308      	str	r3, [sp, #32]
 266:	e008      	b.n	27a <CMU_ClockSelectSet+0x27a>
 268:	f240 0000 	movw	r0, #0	; 0x0
 26c:	f2c0 0000 	movt	r0, #0	; 0x0
 270:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 274:	f7ff fffe 	bl	0 <assertEFM>
 278:	e0c0      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 27a:	9b07      	ldr	r3, [sp, #28]
 27c:	2b02      	cmp	r3, #2
 27e:	d116      	bne.n	2ae <CMU_ClockSelectSet+0x2ae>
 280:	f248 0100 	movw	r1, #32768	; 0x8000
 284:	f2c4 010c 	movt	r1, #16396	; 0x400c
 288:	f248 0300 	movw	r3, #32768	; 0x8000
 28c:	f2c4 030c 	movt	r3, #16396	; 0x400c
 290:	6a9b      	ldr	r3, [r3, #40]
 292:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 296:	f023 0303 	bic.w	r3, r3, #3	; 0x3
 29a:	9a09      	ldr	r2, [sp, #36]
 29c:	ea43 0202 	orr.w	r2, r3, r2
 2a0:	9b08      	ldr	r3, [sp, #32]
 2a2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 2a6:	ea42 0303 	orr.w	r3, r2, r3
 2aa:	628b      	str	r3, [r1, #40]
 2ac:	e0a6      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 2ae:	f248 0100 	movw	r1, #32768	; 0x8000
 2b2:	f2c4 010c 	movt	r1, #16396	; 0x400c
 2b6:	f248 0300 	movw	r3, #32768	; 0x8000
 2ba:	f2c4 030c 	movt	r3, #16396	; 0x400c
 2be:	6a9b      	ldr	r3, [r3, #40]
 2c0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 2c4:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 2c8:	9a09      	ldr	r2, [sp, #36]
 2ca:	ea4f 0282 	mov.w	r2, r2, lsl #2
 2ce:	ea43 0202 	orr.w	r2, r3, r2
 2d2:	9b08      	ldr	r3, [sp, #32]
 2d4:	ea4f 5303 	mov.w	r3, r3, lsl #20
 2d8:	ea42 0303 	orr.w	r3, r2, r3
 2dc:	628b      	str	r3, [r1, #40]
 2de:	e08d      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 2e0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 2e4:	9300      	str	r3, [sp, #0]
 2e6:	9a00      	ldr	r2, [sp, #0]
 2e8:	2a07      	cmp	r2, #7
 2ea:	d003      	beq.n	2f4 <CMU_ClockSelectSet+0x2f4>
 2ec:	9b00      	ldr	r3, [sp, #0]
 2ee:	2b08      	cmp	r3, #8
 2f0:	d00d      	beq.n	30e <CMU_ClockSelectSet+0x30e>
 2f2:	e019      	b.n	328 <CMU_ClockSelectSet+0x328>
 2f4:	f248 0200 	movw	r2, #32768	; 0x8000
 2f8:	f2c4 020c 	movt	r2, #16396	; 0x400c
 2fc:	f248 0300 	movw	r3, #32768	; 0x8000
 300:	f2c4 030c 	movt	r3, #16396	; 0x400c
 304:	681b      	ldr	r3, [r3, #0]
 306:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 30a:	6013      	str	r3, [r2, #0]
 30c:	e076      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 30e:	f248 0200 	movw	r2, #32768	; 0x8000
 312:	f2c4 020c 	movt	r2, #16396	; 0x400c
 316:	f248 0300 	movw	r3, #32768	; 0x8000
 31a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 31e:	681b      	ldr	r3, [r3, #0]
 320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 324:	6013      	str	r3, [r2, #0]
 326:	e069      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 328:	f240 0000 	movw	r0, #0	; 0x0
 32c:	f2c0 0000 	movt	r0, #0	; 0x0
 330:	f240 613b 	movw	r1, #1595	; 0x63b
 334:	f7ff fffe 	bl	0 <assertEFM>
 338:	e060      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 33a:	f89d 200b 	ldrb.w	r2, [sp, #11]
 33e:	9201      	str	r2, [sp, #4]
 340:	9b01      	ldr	r3, [sp, #4]
 342:	2b03      	cmp	r3, #3
 344:	d030      	beq.n	3a8 <CMU_ClockSelectSet+0x3a8>
 346:	9a01      	ldr	r2, [sp, #4]
 348:	2a08      	cmp	r2, #8
 34a:	d003      	beq.n	354 <CMU_ClockSelectSet+0x354>
 34c:	9b01      	ldr	r3, [sp, #4]
 34e:	2b02      	cmp	r3, #2
 350:	d011      	beq.n	376 <CMU_ClockSelectSet+0x376>
 352:	e042      	b.n	3da <CMU_ClockSelectSet+0x3da>
 354:	f248 0300 	movw	r3, #32768	; 0x8000
 358:	f2c4 030c 	movt	r3, #16396	; 0x400c
 35c:	f04f 0220 	mov.w	r2, #32	; 0x20
 360:	625a      	str	r2, [r3, #36]
 362:	f248 0300 	movw	r3, #32768	; 0x8000
 366:	f2c4 030c 	movt	r3, #16396	; 0x400c
 36a:	6adb      	ldr	r3, [r3, #44]
 36c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 370:	2b00      	cmp	r3, #0
 372:	d0f6      	beq.n	362 <CMU_ClockSelectSet+0x362>
 374:	e042      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 376:	f04f 0000 	mov.w	r0, #0	; 0x0
 37a:	f04f 0101 	mov.w	r1, #1	; 0x1
 37e:	f04f 0201 	mov.w	r2, #1	; 0x1
 382:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 386:	f248 0300 	movw	r3, #32768	; 0x8000
 38a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 38e:	f04f 0240 	mov.w	r2, #64	; 0x40
 392:	625a      	str	r2, [r3, #36]
 394:	f248 0300 	movw	r3, #32768	; 0x8000
 398:	f2c4 030c 	movt	r3, #16396	; 0x400c
 39c:	6adb      	ldr	r3, [r3, #44]
 39e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 3a2:	2b00      	cmp	r3, #0
 3a4:	d0f6      	beq.n	394 <CMU_ClockSelectSet+0x394>
 3a6:	e029      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 3a8:	f04f 0001 	mov.w	r0, #1	; 0x1
 3ac:	f04f 0101 	mov.w	r1, #1	; 0x1
 3b0:	f04f 0201 	mov.w	r2, #1	; 0x1
 3b4:	f7ff fffe 	bl	0 <CMU_ClockSelectSet>
 3b8:	f248 0300 	movw	r3, #32768	; 0x8000
 3bc:	f2c4 030c 	movt	r3, #16396	; 0x400c
 3c0:	f04f 0260 	mov.w	r2, #96	; 0x60
 3c4:	625a      	str	r2, [r3, #36]
 3c6:	f248 0300 	movw	r3, #32768	; 0x8000
 3ca:	f2c4 030c 	movt	r3, #16396	; 0x400c
 3ce:	6adb      	ldr	r3, [r3, #44]
 3d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 3d4:	2b00      	cmp	r3, #0
 3d6:	d0f6      	beq.n	3c6 <CMU_ClockSelectSet+0x3c6>
 3d8:	e010      	b.n	3fc <CMU_ClockSelectSet+0x3fc>
 3da:	f240 0000 	movw	r0, #0	; 0x0
 3de:	f2c0 0000 	movt	r0, #0	; 0x0
 3e2:	f240 616a 	movw	r1, #1642	; 0x66a
 3e6:	f7ff fffe 	bl	0 <assertEFM>
 3ea:	e007      	b.n	12 <CMU_ClockSelectSet+0x12>
 3ec:	f240 0000 	movw	r0, #0	; 0x0
 3f0:	f2c0 0000 	movt	r0, #0	; 0x0
 3f4:	f240 6172 	movw	r1, #1650	; 0x672
 3f8:	f7ff fffe 	bl	0 <assertEFM>
 3fc:	b00b      	add	sp, #44
 3fe:	bd00      	pop	{pc}
Disassembly of section .text.CMU_FreezeEnable:

00000000 <CMU_FreezeEnable>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   c:	2b00      	cmp	r3, #0
   e:	d00e      	beq.n	2e <assertEFM+0x2e>
  10:	f248 0300 	movw	r3, #32768	; 0x8000
  14:	f2c4 030c 	movt	r3, #16396	; 0x400c
  18:	6d1b      	ldr	r3, [r3, #80]
  1a:	2b00      	cmp	r3, #0
  1c:	d1f8      	bne.n	10 <assertEFM+0x10>
  1e:	f248 0300 	movw	r3, #32768	; 0x8000
  22:	f2c4 030c 	movt	r3, #16396	; 0x400c
  26:	f04f 0201 	mov.w	r2, #1	; 0x1
  2a:	655a      	str	r2, [r3, #84]
  2c:	e006      	b.n	3c <assertEFM+0x3c>
  2e:	f248 0300 	movw	r3, #32768	; 0x8000
  32:	f2c4 030c 	movt	r3, #16396	; 0x400c
  36:	f04f 0200 	mov.w	r2, #0	; 0x0
  3a:	655a      	str	r2, [r3, #84]
  3c:	b002      	add	sp, #8
  3e:	4770      	bx	lr
Disassembly of section .text.CMU_AUXHFRCOBandGet:

00000000 <CMU_AUXHFRCOBandGet>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	695b      	ldr	r3, [r3, #20]
   a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
   e:	ea4f 2313 	mov.w	r3, r3, lsr #8
  12:	b2db      	uxtb	r3, r3
  14:	4618      	mov	r0, r3
  16:	4770      	bx	lr
Disassembly of section .text.CMU_AUXHFRCOBandSet:

00000000 <CMU_AUXHFRCOBandSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	2b07      	cmp	r3, #7
  10:	d84e      	bhi.n	b0 <CMU_AUXHFRCOBandSet+0xb0>
  12:	a201      	add	r2, pc, #4	(adr r2, 18 <CMU_AUXHFRCOBandSet+0x18>)
  14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  18:	00000077 	.word	0x00000077
  1c:	00000061 	.word	0x00000061
  20:	0000004b 	.word	0x0000004b
  24:	00000039 	.word	0x00000039
  28:	000000b1 	.word	0x000000b1
  2c:	000000b1 	.word	0x000000b1
  30:	0000009b 	.word	0x0000009b
  34:	00000089 	.word	0x00000089
  38:	f248 13b0 	movw	r3, #33200	; 0x81b0
  3c:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  40:	6a5b      	ldr	r3, [r3, #36]
  42:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  46:	9303      	str	r3, [sp, #12]
  48:	e03b      	b.n	c2 <CMU_AUXHFRCOBandSet+0xc2>
  4a:	f248 13b0 	movw	r3, #33200	; 0x81b0
  4e:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  52:	6a5b      	ldr	r3, [r3, #36]
  54:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  58:	ea4f 2313 	mov.w	r3, r3, lsr #8
  5c:	9303      	str	r3, [sp, #12]
  5e:	e030      	b.n	c2 <CMU_AUXHFRCOBandSet+0xc2>
  60:	f248 13b0 	movw	r3, #33200	; 0x81b0
  64:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  68:	6a5b      	ldr	r3, [r3, #36]
  6a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  6e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  72:	9303      	str	r3, [sp, #12]
  74:	e025      	b.n	c2 <CMU_AUXHFRCOBandSet+0xc2>
  76:	f248 13b0 	movw	r3, #33200	; 0x81b0
  7a:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  7e:	6a5b      	ldr	r3, [r3, #36]
  80:	ea4f 6313 	mov.w	r3, r3, lsr #24
  84:	9303      	str	r3, [sp, #12]
  86:	e01c      	b.n	c2 <CMU_AUXHFRCOBandSet+0xc2>
  88:	f248 13b0 	movw	r3, #33200	; 0x81b0
  8c:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  90:	6a9b      	ldr	r3, [r3, #40]
  92:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  96:	9303      	str	r3, [sp, #12]
  98:	e013      	b.n	c2 <CMU_AUXHFRCOBandSet+0xc2>
  9a:	f248 13b0 	movw	r3, #33200	; 0x81b0
  9e:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  a2:	6a9b      	ldr	r3, [r3, #40]
  a4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  a8:	ea4f 2313 	mov.w	r3, r3, lsr #8
  ac:	9303      	str	r3, [sp, #12]
  ae:	e008      	b.n	c2 <CMU_AUXHFRCOBandSet+0xc2>
  b0:	f240 0000 	movw	r0, #0	; 0x0
  b4:	f2c0 0000 	movt	r0, #0	; 0x0
  b8:	f240 61ea 	movw	r1, #1770	; 0x6ea
  bc:	f7ff fffe 	bl	0 <assertEFM>
  c0:	e016      	b.n	f0 <assertEFM+0xf0>
  c2:	f248 0100 	movw	r1, #32768	; 0x8000
  c6:	f2c4 010c 	movt	r1, #16396	; 0x400c
  ca:	f248 0300 	movw	r3, #32768	; 0x8000
  ce:	f2c4 030c 	movt	r3, #16396	; 0x400c
  d2:	695b      	ldr	r3, [r3, #20]
  d4:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
  d8:	f022 020f 	bic.w	r2, r2, #15	; 0xf
  dc:	f89d 3007 	ldrb.w	r3, [sp, #7]
  e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
  e4:	ea42 0203 	orr.w	r2, r2, r3
  e8:	9b03      	ldr	r3, [sp, #12]
  ea:	ea42 0303 	orr.w	r3, r2, r3
  ee:	614b      	str	r3, [r1, #20]
  f0:	b005      	add	sp, #20
  f2:	bd00      	pop	{pc}
Disassembly of section .text.CMU_HFRCOBandGet:

00000000 <CMU_HFRCOBandGet>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	68db      	ldr	r3, [r3, #12]
   a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
   e:	ea4f 2313 	mov.w	r3, r3, lsr #8
  12:	b2db      	uxtb	r3, r3
  14:	4618      	mov	r0, r3
  16:	4770      	bx	lr
Disassembly of section .text.CMU_HFRCOBandSet:

00000000 <CMU_HFRCOBandSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	2b05      	cmp	r3, #5
  10:	d84a      	bhi.n	a8 <CMU_HFRCOBandSet+0xa8>
  12:	a201      	add	r2, pc, #4	(adr r2, 18 <CMU_HFRCOBandSet+0x18>)
  14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  18:	00000031 	.word	0x00000031
  1c:	00000043 	.word	0x00000043
  20:	00000059 	.word	0x00000059
  24:	0000006f 	.word	0x0000006f
  28:	00000081 	.word	0x00000081
  2c:	00000093 	.word	0x00000093
  30:	f248 13b0 	movw	r3, #33200	; 0x81b0
  34:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  38:	6adb      	ldr	r3, [r3, #44]
  3a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  3e:	9303      	str	r3, [sp, #12]
  40:	e03b      	b.n	ba <CMU_HFRCOBandSet+0xba>
  42:	f248 13b0 	movw	r3, #33200	; 0x81b0
  46:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  4a:	6adb      	ldr	r3, [r3, #44]
  4c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  50:	ea4f 2313 	mov.w	r3, r3, lsr #8
  54:	9303      	str	r3, [sp, #12]
  56:	e030      	b.n	ba <CMU_HFRCOBandSet+0xba>
  58:	f248 13b0 	movw	r3, #33200	; 0x81b0
  5c:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  60:	6adb      	ldr	r3, [r3, #44]
  62:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  66:	ea4f 4313 	mov.w	r3, r3, lsr #16
  6a:	9303      	str	r3, [sp, #12]
  6c:	e025      	b.n	ba <CMU_HFRCOBandSet+0xba>
  6e:	f248 13b0 	movw	r3, #33200	; 0x81b0
  72:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  76:	6adb      	ldr	r3, [r3, #44]
  78:	ea4f 6313 	mov.w	r3, r3, lsr #24
  7c:	9303      	str	r3, [sp, #12]
  7e:	e01c      	b.n	ba <CMU_HFRCOBandSet+0xba>
  80:	f248 13b0 	movw	r3, #33200	; 0x81b0
  84:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  88:	6b1b      	ldr	r3, [r3, #48]
  8a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  8e:	9303      	str	r3, [sp, #12]
  90:	e013      	b.n	ba <CMU_HFRCOBandSet+0xba>
  92:	f248 13b0 	movw	r3, #33200	; 0x81b0
  96:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  9a:	6b1b      	ldr	r3, [r3, #48]
  9c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  a0:	ea4f 2313 	mov.w	r3, r3, lsr #8
  a4:	9303      	str	r3, [sp, #12]
  a6:	e008      	b.n	ba <CMU_HFRCOBandSet+0xba>
  a8:	f240 0000 	movw	r0, #0	; 0x0
  ac:	f2c0 0000 	movt	r0, #0	; 0x0
  b0:	f44f 61e7 	mov.w	r1, #1848	; 0x738
  b4:	f7ff fffe 	bl	0 <assertEFM>
  b8:	e02e      	b.n	118 <CMU_HFRCOBandSet+0x118>
  ba:	f04f 0051 	mov.w	r0, #81	; 0x51
  be:	f7ff fffe 	bl	0 <CMU_HFRCOBandSet>
  c2:	4603      	mov	r3, r0
  c4:	f88d 3017 	strb.w	r3, [sp, #23]
  c8:	f89d 3017 	ldrb.w	r3, [sp, #23]
  cc:	2b05      	cmp	r3, #5
  ce:	d101      	bne.n	d4 <CMU_HFRCOBandSet+0xd4>
  d0:	f7ff fffe 	bl	0 <CMU_HFRCOBandSet>
  d4:	f248 0100 	movw	r1, #32768	; 0x8000
  d8:	f2c4 010c 	movt	r1, #16396	; 0x400c
  dc:	f248 0300 	movw	r3, #32768	; 0x8000
  e0:	f2c4 030c 	movt	r3, #16396	; 0x400c
  e4:	68db      	ldr	r3, [r3, #12]
  e6:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
  ea:	f022 020f 	bic.w	r2, r2, #15	; 0xf
  ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
  f2:	ea4f 2303 	mov.w	r3, r3, lsl #8
  f6:	ea42 0203 	orr.w	r2, r2, r3
  fa:	9b03      	ldr	r3, [sp, #12]
  fc:	ea42 0303 	orr.w	r3, r2, r3
 100:	60cb      	str	r3, [r1, #12]
 102:	f89d 3017 	ldrb.w	r3, [sp, #23]
 106:	2b05      	cmp	r3, #5
 108:	d106      	bne.n	118 <CMU_HFRCOBandSet+0x118>
 10a:	f7ff fffe 	bl	0 <SystemCoreClockGet>
 10e:	4603      	mov	r3, r0
 110:	9304      	str	r3, [sp, #16]
 112:	9804      	ldr	r0, [sp, #16]
 114:	f7ff fffe 	bl	0 <CMU_HFRCOBandSet>
 118:	b007      	add	sp, #28
 11a:	bd00      	pop	{pc}
Disassembly of section .text.CMU_HFRCOStartupDelayGet:

00000000 <CMU_HFRCOStartupDelayGet>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	68db      	ldr	r3, [r3, #12]
   a:	f403 33f8 	and.w	r3, r3, #126976	; 0x1f000
   e:	ea4f 3313 	mov.w	r3, r3, lsr #12
  12:	4618      	mov	r0, r3
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_HFRCOStartupDelaySet:

00000000 <CMU_HFRCOStartupDelaySet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b1f      	cmp	r3, #31
   a:	d907      	bls.n	1c <CMU_HFRCOStartupDelaySet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f240 7176 	movw	r1, #1910	; 0x776
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	f003 031f 	and.w	r3, r3, #31	; 0x1f
  22:	9301      	str	r3, [sp, #4]
  24:	f248 0200 	movw	r2, #32768	; 0x8000
  28:	f2c4 020c 	movt	r2, #16396	; 0x400c
  2c:	f248 0300 	movw	r3, #32768	; 0x8000
  30:	f2c4 030c 	movt	r3, #16396	; 0x400c
  34:	68db      	ldr	r3, [r3, #12]
  36:	f423 31f8 	bic.w	r1, r3, #126976	; 0x1f000
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40:	ea41 0303 	orr.w	r3, r1, r3
  44:	60d3      	str	r3, [r2, #12]
  46:	b003      	add	sp, #12
  48:	bd00      	pop	{pc}
  4a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_LCDClkFDIVGet:

00000000 <CMU_LCDClkFDIVGet>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	6fdb      	ldr	r3, [r3, #124]
   a:	f003 0307 	and.w	r3, r3, #7	; 0x7
   e:	4618      	mov	r0, r3
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_LCDClkFDIVSet:

00000000 <CMU_LCDClkFDIVSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b80      	cmp	r3, #128
   a:	d907      	bls.n	1c <CMU_LCDClkFDIVSet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f240 719f 	movw	r1, #1951	; 0x79f
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f248 0300 	movw	r3, #32768	; 0x8000
  20:	f2c4 030c 	movt	r3, #16396	; 0x400c
  24:	6d9b      	ldr	r3, [r3, #88]
  26:	f003 0308 	and.w	r3, r3, #8	; 0x8
  2a:	2b00      	cmp	r3, #0
  2c:	d112      	bne.n	54 <assertEFM+0x54>
  2e:	9b01      	ldr	r3, [sp, #4]
  30:	f003 0307 	and.w	r3, r3, #7	; 0x7
  34:	9301      	str	r3, [sp, #4]
  36:	f248 0200 	movw	r2, #32768	; 0x8000
  3a:	f2c4 020c 	movt	r2, #16396	; 0x400c
  3e:	f248 0300 	movw	r3, #32768	; 0x8000
  42:	f2c4 030c 	movt	r3, #16396	; 0x400c
  46:	6fdb      	ldr	r3, [r3, #124]
  48:	f023 0107 	bic.w	r1, r3, #7	; 0x7
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	ea41 0303 	orr.w	r3, r1, r3
  52:	67d3      	str	r3, [r2, #124]
  54:	b003      	add	sp, #12
  56:	bd00      	pop	{pc}
Disassembly of section .text.CMU_OscillatorEnable:

00000000 <CMU_OscillatorEnable>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	460b      	mov	r3, r1
   c:	f88d 3006 	strb.w	r3, [sp, #6]
  10:	4613      	mov	r3, r2
  12:	f88d 3005 	strb.w	r3, [sp, #5]
  16:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1a:	2b05      	cmp	r3, #5
  1c:	d840      	bhi.n	a0 <CMU_OscillatorEnable+0xa0>
  1e:	a201      	add	r2, pc, #4	(adr r2, 24 <CMU_OscillatorEnable+0x24>)
  20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  24:	0000008d 	.word	0x0000008d
  28:	00000079 	.word	0x00000079
  2c:	00000051 	.word	0x00000051
  30:	0000003d 	.word	0x0000003d
  34:	00000065 	.word	0x00000065
  38:	000000f5 	.word	0x000000f5
  3c:	f04f 0301 	mov.w	r3, #1	; 0x1
  40:	9304      	str	r3, [sp, #16]
  42:	f04f 0302 	mov.w	r3, #2	; 0x2
  46:	9305      	str	r3, [sp, #20]
  48:	f04f 0302 	mov.w	r3, #2	; 0x2
  4c:	9303      	str	r3, [sp, #12]
  4e:	e030      	b.n	b2 <CMU_OscillatorEnable+0xb2>
  50:	f04f 0304 	mov.w	r3, #4	; 0x4
  54:	9304      	str	r3, [sp, #16]
  56:	f04f 0308 	mov.w	r3, #8	; 0x8
  5a:	9305      	str	r3, [sp, #20]
  5c:	f04f 0308 	mov.w	r3, #8	; 0x8
  60:	9303      	str	r3, [sp, #12]
  62:	e026      	b.n	b2 <CMU_OscillatorEnable+0xb2>
  64:	f04f 0310 	mov.w	r3, #16	; 0x10
  68:	9304      	str	r3, [sp, #16]
  6a:	f04f 0320 	mov.w	r3, #32	; 0x20
  6e:	9305      	str	r3, [sp, #20]
  70:	f04f 0320 	mov.w	r3, #32	; 0x20
  74:	9303      	str	r3, [sp, #12]
  76:	e01c      	b.n	b2 <CMU_OscillatorEnable+0xb2>
  78:	f04f 0340 	mov.w	r3, #64	; 0x40
  7c:	9304      	str	r3, [sp, #16]
  7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  82:	9305      	str	r3, [sp, #20]
  84:	f04f 0380 	mov.w	r3, #128	; 0x80
  88:	9303      	str	r3, [sp, #12]
  8a:	e012      	b.n	b2 <CMU_OscillatorEnable+0xb2>
  8c:	f44f 7380 	mov.w	r3, #256	; 0x100
  90:	9304      	str	r3, [sp, #16]
  92:	f44f 7300 	mov.w	r3, #512	; 0x200
  96:	9305      	str	r3, [sp, #20]
  98:	f44f 7300 	mov.w	r3, #512	; 0x200
  9c:	9303      	str	r3, [sp, #12]
  9e:	e008      	b.n	b2 <CMU_OscillatorEnable+0xb2>
  a0:	f240 0000 	movw	r0, #0	; 0x0
  a4:	f2c0 0000 	movt	r0, #0	; 0x0
  a8:	f240 71f6 	movw	r1, #2038	; 0x7f6
  ac:	f7ff fffe 	bl	0 <assertEFM>
  b0:	e020      	b.n	f4 <CMU_OscillatorEnable+0xf4>
  b2:	f89d 3006 	ldrb.w	r3, [sp, #6]
  b6:	2b00      	cmp	r3, #0
  b8:	d014      	beq.n	e4 <CMU_OscillatorEnable+0xe4>
  ba:	f248 0300 	movw	r3, #32768	; 0x8000
  be:	f2c4 030c 	movt	r3, #16396	; 0x400c
  c2:	9a04      	ldr	r2, [sp, #16]
  c4:	621a      	str	r2, [r3, #32]
  c6:	f89d 3005 	ldrb.w	r3, [sp, #5]
  ca:	2b00      	cmp	r3, #0
  cc:	d010      	beq.n	f0 <CMU_OscillatorEnable+0xf0>
  ce:	f248 0300 	movw	r3, #32768	; 0x8000
  d2:	f2c4 030c 	movt	r3, #16396	; 0x400c
  d6:	6ada      	ldr	r2, [r3, #44]
  d8:	9b03      	ldr	r3, [sp, #12]
  da:	ea02 0303 	and.w	r3, r2, r3
  de:	2b00      	cmp	r3, #0
  e0:	d0f5      	beq.n	ce <CMU_OscillatorEnable+0xce>
  e2:	e005      	b.n	f0 <CMU_OscillatorEnable+0xf0>
  e4:	f248 0300 	movw	r3, #32768	; 0x8000
  e8:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ec:	9a05      	ldr	r2, [sp, #20]
  ee:	621a      	str	r2, [r3, #32]
  f0:	f7ff fffe 	bl	0 <EMU_UpdateOscConfig>
  f4:	b007      	add	sp, #28
  f6:	bd00      	pop	{pc}
Disassembly of section .text.CMU_OscillatorTuningGet:

00000000 <CMU_OscillatorTuningGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	9300      	str	r3, [sp, #0]
  10:	9b00      	ldr	r3, [sp, #0]
  12:	2b03      	cmp	r3, #3
  14:	d00e      	beq.n	34 <CMU_OscillatorTuningGet+0x34>
  16:	9b00      	ldr	r3, [sp, #0]
  18:	2b04      	cmp	r3, #4
  1a:	d014      	beq.n	46 <CMU_OscillatorTuningGet+0x46>
  1c:	9b00      	ldr	r3, [sp, #0]
  1e:	2b01      	cmp	r3, #1
  20:	d11a      	bne.n	58 <CMU_OscillatorTuningGet+0x58>
  22:	f248 0300 	movw	r3, #32768	; 0x8000
  26:	f2c4 030c 	movt	r3, #16396	; 0x400c
  2a:	691b      	ldr	r3, [r3, #16]
  2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  30:	9303      	str	r3, [sp, #12]
  32:	e01c      	b.n	6e <CMU_OscillatorTuningGet+0x6e>
  34:	f248 0300 	movw	r3, #32768	; 0x8000
  38:	f2c4 030c 	movt	r3, #16396	; 0x400c
  3c:	68db      	ldr	r3, [r3, #12]
  3e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  42:	9303      	str	r3, [sp, #12]
  44:	e013      	b.n	6e <CMU_OscillatorTuningGet+0x6e>
  46:	f248 0300 	movw	r3, #32768	; 0x8000
  4a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  4e:	695b      	ldr	r3, [r3, #20]
  50:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  54:	9303      	str	r3, [sp, #12]
  56:	e00a      	b.n	6e <CMU_OscillatorTuningGet+0x6e>
  58:	f240 0000 	movw	r0, #0	; 0x0
  5c:	f2c0 0000 	movt	r0, #0	; 0x0
  60:	f640 0132 	movw	r1, #2098	; 0x832
  64:	f7ff fffe 	bl	0 <assertEFM>
  68:	f04f 0300 	mov.w	r3, #0	; 0x0
  6c:	9303      	str	r3, [sp, #12]
  6e:	9b03      	ldr	r3, [sp, #12]
  70:	4618      	mov	r0, r3
  72:	b005      	add	sp, #20
  74:	bd00      	pop	{pc}
  76:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_OscillatorTuningSet:

00000000 <CMU_OscillatorTuningSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	9102      	str	r1, [sp, #8]
   8:	f88d 300f 	strb.w	r3, [sp, #15]
   c:	f89d 300f 	ldrb.w	r3, [sp, #15]
  10:	9301      	str	r3, [sp, #4]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	2b03      	cmp	r3, #3
  16:	d024      	beq.n	62 <CMU_OscillatorTuningSet+0x62>
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	2b04      	cmp	r3, #4
  1c:	d040      	beq.n	a0 <CMU_OscillatorTuningSet+0xa0>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	2b01      	cmp	r3, #1
  22:	d15c      	bne.n	de <CMU_OscillatorTuningSet+0xde>
  24:	9b02      	ldr	r3, [sp, #8]
  26:	2b7f      	cmp	r3, #127
  28:	d907      	bls.n	3a <CMU_OscillatorTuningSet+0x3a>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f640 0152 	movw	r1, #2130	; 0x852
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	9b02      	ldr	r3, [sp, #8]
  3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40:	9302      	str	r3, [sp, #8]
  42:	f248 0200 	movw	r2, #32768	; 0x8000
  46:	f2c4 020c 	movt	r2, #16396	; 0x400c
  4a:	f248 0300 	movw	r3, #32768	; 0x8000
  4e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  52:	691b      	ldr	r3, [r3, #16]
  54:	f023 017f 	bic.w	r1, r3, #127	; 0x7f
  58:	9b02      	ldr	r3, [sp, #8]
  5a:	ea41 0303 	orr.w	r3, r1, r3
  5e:	6113      	str	r3, [r2, #16]
  60:	e045      	b.n	ee <CMU_OscillatorTuningSet+0xee>
  62:	9b02      	ldr	r3, [sp, #8]
  64:	2bff      	cmp	r3, #255
  66:	d907      	bls.n	78 <CMU_OscillatorTuningSet+0x78>
  68:	f240 0000 	movw	r0, #0	; 0x0
  6c:	f2c0 0000 	movt	r0, #0	; 0x0
  70:	f640 015a 	movw	r1, #2138	; 0x85a
  74:	f7ff fffe 	bl	0 <assertEFM>
  78:	9b02      	ldr	r3, [sp, #8]
  7a:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  7e:	9302      	str	r3, [sp, #8]
  80:	f248 0200 	movw	r2, #32768	; 0x8000
  84:	f2c4 020c 	movt	r2, #16396	; 0x400c
  88:	f248 0300 	movw	r3, #32768	; 0x8000
  8c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  90:	68db      	ldr	r3, [r3, #12]
  92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
  96:	9b02      	ldr	r3, [sp, #8]
  98:	ea41 0303 	orr.w	r3, r1, r3
  9c:	60d3      	str	r3, [r2, #12]
  9e:	e026      	b.n	ee <CMU_OscillatorTuningSet+0xee>
  a0:	9b02      	ldr	r3, [sp, #8]
  a2:	2bff      	cmp	r3, #255
  a4:	d907      	bls.n	b6 <CMU_OscillatorTuningSet+0xb6>
  a6:	f240 0000 	movw	r0, #0	; 0x0
  aa:	f2c0 0000 	movt	r0, #0	; 0x0
  ae:	f640 0162 	movw	r1, #2146	; 0x862
  b2:	f7ff fffe 	bl	0 <assertEFM>
  b6:	9b02      	ldr	r3, [sp, #8]
  b8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  bc:	9302      	str	r3, [sp, #8]
  be:	f248 0200 	movw	r2, #32768	; 0x8000
  c2:	f2c4 020c 	movt	r2, #16396	; 0x400c
  c6:	f248 0300 	movw	r3, #32768	; 0x8000
  ca:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ce:	695b      	ldr	r3, [r3, #20]
  d0:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
  d4:	9b02      	ldr	r3, [sp, #8]
  d6:	ea41 0303 	orr.w	r3, r1, r3
  da:	6153      	str	r3, [r2, #20]
  dc:	e007      	b.n	ee <CMU_OscillatorTuningSet+0xee>
  de:	f240 0000 	movw	r0, #0	; 0x0
  e2:	f2c0 0000 	movt	r0, #0	; 0x0
  e6:	f640 016a 	movw	r1, #2154	; 0x86a
  ea:	f7ff fffe 	bl	0 <assertEFM>
  ee:	b005      	add	sp, #20
  f0:	bd00      	pop	{pc}
  f2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_PCNTClockExternalGet:

00000000 <CMU_PCNTClockExternalGet>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	9300      	str	r3, [sp, #0]
   8:	9b00      	ldr	r3, [sp, #0]
   a:	2b01      	cmp	r3, #1
   c:	d00f      	beq.n	2e <assertEFM+0x2e>
   e:	9b00      	ldr	r3, [sp, #0]
  10:	2b01      	cmp	r3, #1
  12:	d303      	bcc.n	1c <assertEFM+0x1c>
  14:	9b00      	ldr	r3, [sp, #0]
  16:	2b02      	cmp	r3, #2
  18:	d012      	beq.n	40 <assertEFM+0x40>
  1a:	e01a      	b.n	52 <assertEFM+0x52>
  1c:	f248 0300 	movw	r3, #32768	; 0x8000
  20:	f2c4 030c 	movt	r3, #16396	; 0x400c
  24:	6f9b      	ldr	r3, [r3, #120]
  26:	f003 0302 	and.w	r3, r3, #2	; 0x2
  2a:	9303      	str	r3, [sp, #12]
  2c:	e014      	b.n	58 <assertEFM+0x58>
  2e:	f248 0300 	movw	r3, #32768	; 0x8000
  32:	f2c4 030c 	movt	r3, #16396	; 0x400c
  36:	6f9b      	ldr	r3, [r3, #120]
  38:	f003 0308 	and.w	r3, r3, #8	; 0x8
  3c:	9303      	str	r3, [sp, #12]
  3e:	e00b      	b.n	58 <assertEFM+0x58>
  40:	f248 0300 	movw	r3, #32768	; 0x8000
  44:	f2c4 030c 	movt	r3, #16396	; 0x400c
  48:	6f9b      	ldr	r3, [r3, #120]
  4a:	f003 0320 	and.w	r3, r3, #32	; 0x20
  4e:	9303      	str	r3, [sp, #12]
  50:	e002      	b.n	58 <assertEFM+0x58>
  52:	f04f 0300 	mov.w	r3, #0	; 0x0
  56:	9303      	str	r3, [sp, #12]
  58:	9b03      	ldr	r3, [sp, #12]
  5a:	2b00      	cmp	r3, #0
  5c:	d004      	beq.n	68 <assertEFM+0x68>
  5e:	f04f 0301 	mov.w	r3, #1	; 0x1
  62:	f88d 300b 	strb.w	r3, [sp, #11]
  66:	e003      	b.n	70 <assertEFM+0x70>
  68:	f04f 0300 	mov.w	r3, #0	; 0x0
  6c:	f88d 300b 	strb.w	r3, [sp, #11]
  70:	f89d 300b 	ldrb.w	r3, [sp, #11]
  74:	4618      	mov	r0, r3
  76:	b004      	add	sp, #16
  78:	4770      	bx	lr
  7a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_PCNTClockExternalSet:

00000000 <CMU_PCNTClockExternalSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	f04f 0300 	mov.w	r3, #0	; 0x0
  10:	9303      	str	r3, [sp, #12]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	2b02      	cmp	r3, #2
  16:	d907      	bls.n	28 <CMU_PCNTClockExternalSet+0x28>
  18:	f240 0000 	movw	r0, #0	; 0x0
  1c:	f2c0 0000 	movt	r0, #0	; 0x0
  20:	f640 01b4 	movw	r1, #2228	; 0x8b4
  24:	f7ff fffe 	bl	0 <assertEFM>
  28:	f89d 3003 	ldrb.w	r3, [sp, #3]
  2c:	2b00      	cmp	r3, #0
  2e:	d002      	beq.n	36 <CMU_PCNTClockExternalSet+0x36>
  30:	f04f 0301 	mov.w	r3, #1	; 0x1
  34:	9303      	str	r3, [sp, #12]
  36:	9b01      	ldr	r3, [sp, #4]
  38:	ea4f 0343 	mov.w	r3, r3, lsl #1
  3c:	f103 0301 	add.w	r3, r3, #1	; 0x1
  40:	f248 0078 	movw	r0, #32888	; 0x8078
  44:	f2c4 000c 	movt	r0, #16396	; 0x400c
  48:	4619      	mov	r1, r3
  4a:	9a03      	ldr	r2, [sp, #12]
  4c:	f7ff fffe 	bl	0 <CMU_PCNTClockExternalSet>
  50:	b005      	add	sp, #20
  52:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_dac.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6164      	str	r4, [r4, #20]
  24:	2e63      	cmp	r6, #99
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.DAC_Enable:

00000000 <DAC_Enable>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	4613      	mov	r3, r2
   a:	f88d 3007 	strb.w	r3, [sp, #7]
   e:	9a03      	ldr	r2, [sp, #12]
  10:	f244 0300 	movw	r3, #16384	; 0x4000
  14:	f2c4 0300 	movt	r3, #16384	; 0x4000
  18:	429a      	cmp	r2, r3
  1a:	d007      	beq.n	2c <DAC_Enable+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f04f 0155 	mov.w	r1, #85	; 0x55
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	9b02      	ldr	r3, [sp, #8]
  2e:	2b01      	cmp	r3, #1
  30:	d907      	bls.n	42 <DAC_Enable+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f04f 0156 	mov.w	r1, #86	; 0x56
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	9b02      	ldr	r3, [sp, #8]
  44:	2b00      	cmp	r3, #0
  46:	d104      	bne.n	52 <DAC_Enable+0x52>
  48:	9b03      	ldr	r3, [sp, #12]
  4a:	f103 0308 	add.w	r3, r3, #8	; 0x8
  4e:	9305      	str	r3, [sp, #20]
  50:	e003      	b.n	5a <DAC_Enable+0x5a>
  52:	9b03      	ldr	r3, [sp, #12]
  54:	f103 030c 	add.w	r3, r3, #12	; 0xc
  58:	9305      	str	r3, [sp, #20]
  5a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  5e:	9805      	ldr	r0, [sp, #20]
  60:	f04f 0100 	mov.w	r1, #0	; 0x0
  64:	461a      	mov	r2, r3
  66:	f7ff fffe 	bl	0 <DAC_Enable>
  6a:	b007      	add	sp, #28
  6c:	bd00      	pop	{pc}
  6e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DAC_Init:

00000000 <DAC_Init>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9a03      	ldr	r2, [sp, #12]
   a:	f244 0300 	movw	r3, #16384	; 0x4000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d007      	beq.n	26 <DAC_Init+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f04f 017a 	mov.w	r1, #122	; 0x7a
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b03      	ldr	r3, [sp, #12]
  28:	f103 0308 	add.w	r3, r3, #8	; 0x8
  2c:	4618      	mov	r0, r3
  2e:	f04f 0100 	mov.w	r1, #0	; 0x0
  32:	f04f 0200 	mov.w	r2, #0	; 0x0
  36:	f7ff fffe 	bl	0 <DAC_Init>
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	f103 030c 	add.w	r3, r3, #12	; 0xc
  40:	4618      	mov	r0, r3
  42:	f04f 0100 	mov.w	r1, #0	; 0x0
  46:	f04f 0200 	mov.w	r2, #0	; 0x0
  4a:	f7ff fffe 	bl	0 <DAC_Init>
  4e:	9b02      	ldr	r3, [sp, #8]
  50:	785b      	ldrb	r3, [r3, #1]
  52:	9301      	str	r3, [sp, #4]
  54:	9b01      	ldr	r3, [sp, #4]
  56:	2b01      	cmp	r3, #1
  58:	d003      	beq.n	62 <DAC_Init+0x62>
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	2b02      	cmp	r3, #2
  5e:	d008      	beq.n	72 <DAC_Init+0x72>
  60:	e00f      	b.n	82 <DAC_Init+0x82>
  62:	f248 13b0 	movw	r3, #33200	; 0x81b0
  66:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  6a:	69da      	ldr	r2, [r3, #28]
  6c:	9b03      	ldr	r3, [sp, #12]
  6e:	62da      	str	r2, [r3, #44]
  70:	e00e      	b.n	90 <DAC_Init+0x90>
  72:	f248 13b0 	movw	r3, #33200	; 0x81b0
  76:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  7a:	6a1a      	ldr	r2, [r3, #32]
  7c:	9b03      	ldr	r3, [sp, #12]
  7e:	62da      	str	r2, [r3, #44]
  80:	e006      	b.n	90 <DAC_Init+0x90>
  82:	f248 13b0 	movw	r3, #33200	; 0x81b0
  86:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  8a:	699a      	ldr	r2, [r3, #24]
  8c:	9b03      	ldr	r3, [sp, #12]
  8e:	62da      	str	r2, [r3, #44]
  90:	9b02      	ldr	r3, [sp, #8]
  92:	781b      	ldrb	r3, [r3, #0]
  94:	ea4f 5203 	mov.w	r2, r3, lsl #20
  98:	9b02      	ldr	r3, [sp, #8]
  9a:	791b      	ldrb	r3, [r3, #4]
  9c:	ea4f 4303 	mov.w	r3, r3, lsl #16
  a0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  a4:	ea42 0203 	orr.w	r2, r2, r3
  a8:	9b02      	ldr	r3, [sp, #8]
  aa:	785b      	ldrb	r3, [r3, #1]
  ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
  b0:	ea42 0203 	orr.w	r2, r2, r3
  b4:	9b02      	ldr	r3, [sp, #8]
  b6:	789b      	ldrb	r3, [r3, #2]
  b8:	ea4f 1303 	mov.w	r3, r3, lsl #4
  bc:	ea42 0203 	orr.w	r2, r2, r3
  c0:	9b02      	ldr	r3, [sp, #8]
  c2:	78db      	ldrb	r3, [r3, #3]
  c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  c8:	ea42 0303 	orr.w	r3, r2, r3
  cc:	9305      	str	r3, [sp, #20]
  ce:	9b02      	ldr	r3, [sp, #8]
  d0:	799b      	ldrb	r3, [r3, #6]
  d2:	2b00      	cmp	r3, #0
  d4:	d003      	beq.n	de <DAC_Init+0xde>
  d6:	9b05      	ldr	r3, [sp, #20]
  d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  dc:	9305      	str	r3, [sp, #20]
  de:	9b02      	ldr	r3, [sp, #8]
  e0:	79db      	ldrb	r3, [r3, #7]
  e2:	2b00      	cmp	r3, #0
  e4:	d003      	beq.n	ee <DAC_Init+0xee>
  e6:	9b05      	ldr	r3, [sp, #20]
  e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  ec:	9305      	str	r3, [sp, #20]
  ee:	9b02      	ldr	r3, [sp, #8]
  f0:	7a1b      	ldrb	r3, [r3, #8]
  f2:	2b00      	cmp	r3, #0
  f4:	d003      	beq.n	fe <DAC_Init+0xfe>
  f6:	9b05      	ldr	r3, [sp, #20]
  f8:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  fc:	9305      	str	r3, [sp, #20]
  fe:	9b02      	ldr	r3, [sp, #8]
 100:	7a5b      	ldrb	r3, [r3, #9]
 102:	2b00      	cmp	r3, #0
 104:	d003      	beq.n	10e <DAC_Init+0x10e>
 106:	9b05      	ldr	r3, [sp, #20]
 108:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 10c:	9305      	str	r3, [sp, #20]
 10e:	9a03      	ldr	r2, [sp, #12]
 110:	9b05      	ldr	r3, [sp, #20]
 112:	6013      	str	r3, [r2, #0]
 114:	b007      	add	sp, #28
 116:	bd00      	pop	{pc}
Disassembly of section .text.DAC_InitChannel:

00000000 <DAC_InitChannel>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9a03      	ldr	r2, [sp, #12]
   c:	f244 0300 	movw	r3, #16384	; 0x4000
  10:	f2c4 0300 	movt	r3, #16384	; 0x4000
  14:	429a      	cmp	r2, r3
  16:	d007      	beq.n	28 <DAC_InitChannel+0x28>
  18:	f240 0000 	movw	r0, #0	; 0x0
  1c:	f2c0 0000 	movt	r0, #0	; 0x0
  20:	f04f 01c1 	mov.w	r1, #193	; 0xc1
  24:	f7ff fffe 	bl	0 <assertEFM>
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	2b01      	cmp	r3, #1
  2c:	d907      	bls.n	3e <DAC_InitChannel+0x3e>
  2e:	f240 0000 	movw	r0, #0	; 0x0
  32:	f2c0 0000 	movt	r0, #0	; 0x0
  36:	f04f 01c2 	mov.w	r1, #194	; 0xc2
  3a:	f7ff fffe 	bl	0 <assertEFM>
  3e:	9b02      	ldr	r3, [sp, #8]
  40:	78db      	ldrb	r3, [r3, #3]
  42:	ea4f 1303 	mov.w	r3, r3, lsl #4
  46:	9305      	str	r3, [sp, #20]
  48:	9b02      	ldr	r3, [sp, #8]
  4a:	781b      	ldrb	r3, [r3, #0]
  4c:	2b00      	cmp	r3, #0
  4e:	d003      	beq.n	58 <assertEFM+0x58>
  50:	9b05      	ldr	r3, [sp, #20]
  52:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  56:	9305      	str	r3, [sp, #20]
  58:	9b02      	ldr	r3, [sp, #8]
  5a:	785b      	ldrb	r3, [r3, #1]
  5c:	2b00      	cmp	r3, #0
  5e:	d003      	beq.n	68 <assertEFM+0x68>
  60:	9b05      	ldr	r3, [sp, #20]
  62:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  66:	9305      	str	r3, [sp, #20]
  68:	9b02      	ldr	r3, [sp, #8]
  6a:	789b      	ldrb	r3, [r3, #2]
  6c:	2b00      	cmp	r3, #0
  6e:	d003      	beq.n	78 <assertEFM+0x78>
  70:	9b05      	ldr	r3, [sp, #20]
  72:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  76:	9305      	str	r3, [sp, #20]
  78:	9b01      	ldr	r3, [sp, #4]
  7a:	2b00      	cmp	r3, #0
  7c:	d003      	beq.n	86 <assertEFM+0x86>
  7e:	9a03      	ldr	r2, [sp, #12]
  80:	9b05      	ldr	r3, [sp, #20]
  82:	60d3      	str	r3, [r2, #12]
  84:	e002      	b.n	8c <assertEFM+0x8c>
  86:	9a03      	ldr	r2, [sp, #12]
  88:	9b05      	ldr	r3, [sp, #20]
  8a:	6093      	str	r3, [r2, #8]
  8c:	b007      	add	sp, #28
  8e:	bd00      	pop	{pc}
Disassembly of section .text.DAC_PrescaleCalc:

00000000 <DAC_PrescaleCalc>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f244 2340 	movw	r3, #16960	; 0x4240
   e:	f2c0 030f 	movt	r3, #15	; 0xf
  12:	429a      	cmp	r2, r3
  14:	d904      	bls.n	20 <DAC_PrescaleCalc+0x20>
  16:	f244 2340 	movw	r3, #16960	; 0x4240
  1a:	f2c0 030f 	movt	r3, #15	; 0xf
  1e:	9301      	str	r3, [sp, #4]
  20:	9b00      	ldr	r3, [sp, #0]
  22:	2b00      	cmp	r3, #0
  24:	d107      	bne.n	36 <DAC_PrescaleCalc+0x36>
  26:	f248 1010 	movw	r0, #33040	; 0x8110
  2a:	f2c0 0002 	movt	r0, #2	; 0x2
  2e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  32:	4603      	mov	r3, r0
  34:	9300      	str	r3, [sp, #0]
  36:	f04f 0300 	mov.w	r3, #0	; 0x0
  3a:	9303      	str	r3, [sp, #12]
  3c:	e00a      	b.n	54 <CMU_ClockFreqGet+0x54>
  3e:	9a03      	ldr	r2, [sp, #12]
  40:	9b00      	ldr	r3, [sp, #0]
  42:	fa23 f202 	lsr.w	r2, r3, r2
  46:	9b01      	ldr	r3, [sp, #4]
  48:	429a      	cmp	r2, r3
  4a:	d906      	bls.n	5a <CMU_ClockFreqGet+0x5a>
  4c:	9b03      	ldr	r3, [sp, #12]
  4e:	f103 0301 	add.w	r3, r3, #1	; 0x1
  52:	9303      	str	r3, [sp, #12]
  54:	9b03      	ldr	r3, [sp, #12]
  56:	2b07      	cmp	r3, #7
  58:	d9f1      	bls.n	3e <CMU_ClockFreqGet+0x3e>
  5a:	9b03      	ldr	r3, [sp, #12]
  5c:	2b07      	cmp	r3, #7
  5e:	d902      	bls.n	66 <CMU_ClockFreqGet+0x66>
  60:	f04f 0307 	mov.w	r3, #7	; 0x7
  64:	9303      	str	r3, [sp, #12]
  66:	9b03      	ldr	r3, [sp, #12]
  68:	b2db      	uxtb	r3, r3
  6a:	4618      	mov	r0, r3
  6c:	b005      	add	sp, #20
  6e:	bd00      	pop	{pc}
Disassembly of section .text.DAC_Reset:

00000000 <DAC_Reset>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9a01      	ldr	r2, [sp, #4]
   6:	f04f 0300 	mov.w	r3, #0	; 0x0
   a:	6093      	str	r3, [r2, #8]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f04f 0300 	mov.w	r3, #0	; 0x0
  12:	60d3      	str	r3, [r2, #12]
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f04f 0310 	mov.w	r3, #16	; 0x10
  1a:	6013      	str	r3, [r2, #0]
  1c:	9a01      	ldr	r2, [sp, #4]
  1e:	f04f 0300 	mov.w	r3, #0	; 0x0
  22:	6113      	str	r3, [r2, #16]
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f04f 0333 	mov.w	r3, #51	; 0x33
  2a:	61d3      	str	r3, [r2, #28]
  2c:	f248 13b0 	movw	r3, #33200	; 0x81b0
  30:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  34:	699a      	ldr	r2, [r3, #24]
  36:	9b01      	ldr	r3, [sp, #4]
  38:	62da      	str	r2, [r3, #44]
  3a:	9a01      	ldr	r2, [sp, #4]
  3c:	f244 7347 	movw	r3, #18247	; 0x4747
  40:	6313      	str	r3, [r2, #48]
  42:	b002      	add	sp, #8
  44:	4770      	bx	lr
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_dbg.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6264      	str	r4, [r4, #36]
  24:	2e67      	cmp	r6, #103
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.DBG_SWOEnable:

00000000 <DBG_SWOEnable>:
   0:	b500      	push	{lr}
   2:	b08d      	sub	sp, #52
   4:	9009      	str	r0, [sp, #36]
   6:	9b09      	ldr	r3, [sp, #36]
   8:	2b06      	cmp	r3, #6
   a:	d907      	bls.n	1c <DBG_SWOEnable+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f04f 015c 	mov.w	r1, #92	; 0x5c
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	9b09      	ldr	r3, [sp, #36]
  1e:	2b00      	cmp	r3, #0
  20:	d01e      	beq.n	60 <DBG_SWOEnable+0x60>
  22:	9b09      	ldr	r3, [sp, #36]
  24:	2b01      	cmp	r3, #1
  26:	d015      	beq.n	54 <DBG_SWOEnable+0x54>
  28:	9b09      	ldr	r3, [sp, #36]
  2a:	2b02      	cmp	r3, #2
  2c:	d00c      	beq.n	48 <DBG_SWOEnable+0x48>
  2e:	9b09      	ldr	r3, [sp, #36]
  30:	2b03      	cmp	r3, #3
  32:	d103      	bne.n	3c <DBG_SWOEnable+0x3c>
  34:	f04f 0303 	mov.w	r3, #3	; 0x3
  38:	9304      	str	r3, [sp, #16]
  3a:	e002      	b.n	42 <DBG_SWOEnable+0x42>
  3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  40:	9304      	str	r3, [sp, #16]
  42:	9b04      	ldr	r3, [sp, #16]
  44:	9303      	str	r3, [sp, #12]
  46:	e002      	b.n	4e <DBG_SWOEnable+0x4e>
  48:	f04f 0303 	mov.w	r3, #3	; 0x3
  4c:	9303      	str	r3, [sp, #12]
  4e:	9b03      	ldr	r3, [sp, #12]
  50:	9302      	str	r3, [sp, #8]
  52:	e002      	b.n	5a <DBG_SWOEnable+0x5a>
  54:	f04f 0302 	mov.w	r3, #2	; 0x2
  58:	9302      	str	r3, [sp, #8]
  5a:	9b02      	ldr	r3, [sp, #8]
  5c:	9301      	str	r3, [sp, #4]
  5e:	e002      	b.n	66 <DBG_SWOEnable+0x66>
  60:	f04f 0305 	mov.w	r3, #5	; 0x5
  64:	9301      	str	r3, [sp, #4]
  66:	9b01      	ldr	r3, [sp, #4]
  68:	930a      	str	r3, [sp, #40]
  6a:	9b09      	ldr	r3, [sp, #36]
  6c:	2b00      	cmp	r3, #0
  6e:	d01e      	beq.n	ae <DBG_SWOEnable+0xae>
  70:	9b09      	ldr	r3, [sp, #36]
  72:	2b01      	cmp	r3, #1
  74:	d015      	beq.n	a2 <DBG_SWOEnable+0xa2>
  76:	9b09      	ldr	r3, [sp, #36]
  78:	2b02      	cmp	r3, #2
  7a:	d00c      	beq.n	96 <DBG_SWOEnable+0x96>
  7c:	9b09      	ldr	r3, [sp, #36]
  7e:	2b03      	cmp	r3, #3
  80:	d103      	bne.n	8a <DBG_SWOEnable+0x8a>
  82:	f04f 0302 	mov.w	r3, #2	; 0x2
  86:	9308      	str	r3, [sp, #32]
  88:	e002      	b.n	90 <DBG_SWOEnable+0x90>
  8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  8e:	9308      	str	r3, [sp, #32]
  90:	9b08      	ldr	r3, [sp, #32]
  92:	9307      	str	r3, [sp, #28]
  94:	e002      	b.n	9c <DBG_SWOEnable+0x9c>
  96:	f04f 0301 	mov.w	r3, #1	; 0x1
  9a:	9307      	str	r3, [sp, #28]
  9c:	9b07      	ldr	r3, [sp, #28]
  9e:	9306      	str	r3, [sp, #24]
  a0:	e002      	b.n	a8 <DBG_SWOEnable+0xa8>
  a2:	f04f 030f 	mov.w	r3, #15	; 0xf
  a6:	9306      	str	r3, [sp, #24]
  a8:	9b06      	ldr	r3, [sp, #24]
  aa:	9305      	str	r3, [sp, #20]
  ac:	e002      	b.n	b4 <DBG_SWOEnable+0xb4>
  ae:	f04f 0302 	mov.w	r3, #2	; 0x2
  b2:	9305      	str	r3, [sp, #20]
  b4:	9b05      	ldr	r3, [sp, #20]
  b6:	930b      	str	r3, [sp, #44]
  b8:	9b0b      	ldr	r3, [sp, #44]
  ba:	2b00      	cmp	r3, #0
  bc:	db02      	blt.n	c4 <DBG_SWOEnable+0xc4>
  be:	9b0a      	ldr	r3, [sp, #40]
  c0:	2b00      	cmp	r3, #0
  c2:	da08      	bge.n	d6 <DBG_SWOEnable+0xd6>
  c4:	f240 0000 	movw	r0, #0	; 0x0
  c8:	f2c0 0000 	movt	r0, #0	; 0x0
  cc:	f04f 0164 	mov.w	r1, #100	; 0x64
  d0:	f7ff fffe 	bl	0 <assertEFM>
  d4:	e019      	b.n	10a <DBG_SWOEnable+0x10a>
  d6:	f04f 0004 	mov.w	r0, #4	; 0x4
  da:	f04f 0101 	mov.w	r1, #1	; 0x1
  de:	f04f 0200 	mov.w	r2, #0	; 0x0
  e2:	f7ff fffe 	bl	0 <CMU_OscillatorEnable>
  e6:	9809      	ldr	r0, [sp, #36]
  e8:	f7ff fffe 	bl	0 <GPIO_DbgLocationSet>
  ec:	f04f 0001 	mov.w	r0, #1	; 0x1
  f0:	f7ff fffe 	bl	0 <DBG_SWOEnable>
  f4:	9b0a      	ldr	r3, [sp, #40]
  f6:	b2db      	uxtb	r3, r3
  f8:	9a0b      	ldr	r2, [sp, #44]
  fa:	4618      	mov	r0, r3
  fc:	4611      	mov	r1, r2
  fe:	f04f 0204 	mov.w	r2, #4	; 0x4
 102:	f04f 0300 	mov.w	r3, #0	; 0x0
 106:	f7ff fffe 	bl	0 <GPIO_PinModeSet>
 10a:	b00d      	add	sp, #52
 10c:	bd00      	pop	{pc}
 10e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.GPIO_DbgSWOEnable:

00000000 <GPIO_DbgSWOEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f246 1020 	movw	r0, #24864	; 0x6120
  12:	f2c4 0000 	movt	r0, #16384	; 0x4000
  16:	f04f 0102 	mov.w	r1, #2	; 0x2
  1a:	461a      	mov	r2, r3
  1c:	f7ff fffe 	bl	0 <GPIO_DbgSWOEnable>
  20:	b003      	add	sp, #12
  22:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_dma.o:     file format elf32-littlearm

Disassembly of section .text.DMA_Prepare:

00000000 <DMA_Prepare>:
   0:	b088      	sub	sp, #32
   2:	9001      	str	r0, [sp, #4]
   4:	4618      	mov	r0, r3
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	4613      	mov	r3, r2
   e:	f88d 3002 	strb.w	r3, [sp, #2]
  12:	4603      	mov	r3, r0
  14:	f88d 3001 	strb.w	r3, [sp, #1]
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	ea4f 1203 	mov.w	r2, r3, lsl #4
  1e:	f242 0300 	movw	r3, #8192	; 0x2000
  22:	f2c4 030c 	movt	r3, #16396	; 0x400c
  26:	689b      	ldr	r3, [r3, #8]
  28:	4413      	add	r3, r2
  2a:	9303      	str	r3, [sp, #12]
  2c:	f89d 3002 	ldrb.w	r3, [sp, #2]
  30:	2b00      	cmp	r3, #0
  32:	d002      	beq.n	3a <DMA_Prepare+0x3a>
  34:	9b03      	ldr	r3, [sp, #12]
  36:	9302      	str	r3, [sp, #8]
  38:	e009      	b.n	4e <DMA_Prepare+0x4e>
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	ea4f 1203 	mov.w	r2, r3, lsl #4
  40:	f242 0300 	movw	r3, #8192	; 0x2000
  44:	f2c4 030c 	movt	r3, #16396	; 0x400c
  48:	68db      	ldr	r3, [r3, #12]
  4a:	4413      	add	r3, r2
  4c:	9302      	str	r3, [sp, #8]
  4e:	9b03      	ldr	r3, [sp, #12]
  50:	68db      	ldr	r3, [r3, #12]
  52:	9304      	str	r3, [sp, #16]
  54:	9b04      	ldr	r3, [sp, #16]
  56:	2b00      	cmp	r3, #0
  58:	d003      	beq.n	62 <DMA_Prepare+0x62>
  5a:	f89d 3002 	ldrb.w	r3, [sp, #2]
  5e:	9a04      	ldr	r2, [sp, #16]
  60:	7213      	strb	r3, [r2, #8]
  62:	9b09      	ldr	r3, [sp, #36]
  64:	2b00      	cmp	r3, #0
  66:	d015      	beq.n	94 <DMA_Prepare+0x94>
  68:	9b02      	ldr	r3, [sp, #8]
  6a:	689b      	ldr	r3, [r3, #8]
  6c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
  70:	ea4f 6393 	mov.w	r3, r3, lsr #26
  74:	9305      	str	r3, [sp, #20]
  76:	9b05      	ldr	r3, [sp, #20]
  78:	2b03      	cmp	r3, #3
  7a:	d103      	bne.n	84 <DMA_Prepare+0x84>
  7c:	9a02      	ldr	r2, [sp, #8]
  7e:	9b09      	ldr	r3, [sp, #36]
  80:	6013      	str	r3, [r2, #0]
  82:	e007      	b.n	94 <DMA_Prepare+0x94>
  84:	9a05      	ldr	r2, [sp, #20]
  86:	9b0a      	ldr	r3, [sp, #40]
  88:	fa03 f202 	lsl.w	r2, r3, r2
  8c:	9b09      	ldr	r3, [sp, #36]
  8e:	441a      	add	r2, r3
  90:	9b02      	ldr	r3, [sp, #8]
  92:	601a      	str	r2, [r3, #0]
  94:	9b08      	ldr	r3, [sp, #32]
  96:	2b00      	cmp	r3, #0
  98:	d013      	beq.n	c2 <DMA_Prepare+0xc2>
  9a:	9b02      	ldr	r3, [sp, #8]
  9c:	689b      	ldr	r3, [r3, #8]
  9e:	ea4f 7393 	mov.w	r3, r3, lsr #30
  a2:	9305      	str	r3, [sp, #20]
  a4:	9b05      	ldr	r3, [sp, #20]
  a6:	2b03      	cmp	r3, #3
  a8:	d103      	bne.n	b2 <DMA_Prepare+0xb2>
  aa:	9a02      	ldr	r2, [sp, #8]
  ac:	9b08      	ldr	r3, [sp, #32]
  ae:	6053      	str	r3, [r2, #4]
  b0:	e007      	b.n	c2 <DMA_Prepare+0xc2>
  b2:	9a05      	ldr	r2, [sp, #20]
  b4:	9b0a      	ldr	r3, [sp, #40]
  b6:	fa03 f202 	lsl.w	r2, r3, r2
  ba:	9b08      	ldr	r3, [sp, #32]
  bc:	441a      	add	r2, r3
  be:	9b02      	ldr	r3, [sp, #8]
  c0:	605a      	str	r2, [r3, #4]
  c2:	9a01      	ldr	r2, [sp, #4]
  c4:	f04f 0301 	mov.w	r3, #1	; 0x1
  c8:	fa03 f302 	lsl.w	r3, r3, r2
  cc:	9306      	str	r3, [sp, #24]
  ce:	f89d 3001 	ldrb.w	r3, [sp, #1]
  d2:	2b00      	cmp	r3, #0
  d4:	d006      	beq.n	e4 <DMA_Prepare+0xe4>
  d6:	f242 0300 	movw	r3, #8192	; 0x2000
  da:	f2c4 030c 	movt	r3, #16396	; 0x400c
  de:	9a06      	ldr	r2, [sp, #24]
  e0:	619a      	str	r2, [r3, #24]
  e2:	e005      	b.n	f0 <DMA_Prepare+0xf0>
  e4:	f242 0300 	movw	r3, #8192	; 0x2000
  e8:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ec:	9a06      	ldr	r2, [sp, #24]
  ee:	61da      	str	r2, [r3, #28]
  f0:	f89d 3002 	ldrb.w	r3, [sp, #2]
  f4:	2b00      	cmp	r3, #0
  f6:	d006      	beq.n	106 <DMA_Prepare+0x106>
  f8:	f242 0300 	movw	r3, #8192	; 0x2000
  fc:	f2c4 030c 	movt	r3, #16396	; 0x400c
 100:	9a06      	ldr	r2, [sp, #24]
 102:	635a      	str	r2, [r3, #52]
 104:	e005      	b.n	112 <DMA_Prepare+0x112>
 106:	f242 0300 	movw	r3, #8192	; 0x2000
 10a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 10e:	9a06      	ldr	r2, [sp, #24]
 110:	631a      	str	r2, [r3, #48]
 112:	9b02      	ldr	r3, [sp, #8]
 114:	689b      	ldr	r3, [r3, #8]
 116:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 11a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 11e:	9307      	str	r3, [sp, #28]
 120:	9b0a      	ldr	r3, [sp, #40]
 122:	ea4f 1203 	mov.w	r2, r3, lsl #4
 126:	9b07      	ldr	r3, [sp, #28]
 128:	ea43 0302 	orr.w	r3, r3, r2
 12c:	9307      	str	r3, [sp, #28]
 12e:	f89d 2003 	ldrb.w	r2, [sp, #3]
 132:	9b07      	ldr	r3, [sp, #28]
 134:	ea43 0302 	orr.w	r3, r3, r2
 138:	9307      	str	r3, [sp, #28]
 13a:	9a02      	ldr	r2, [sp, #8]
 13c:	9b07      	ldr	r3, [sp, #28]
 13e:	6093      	str	r3, [r2, #8]
 140:	b008      	add	sp, #32
 142:	4770      	bx	lr
Disassembly of section .text.DMA_IRQHandler:

00000000 <DMA_IRQHandler>:
   0:	b510      	push	{r4, lr}
   2:	b08a      	sub	sp, #40
   4:	f242 0300 	movw	r3, #8192	; 0x2000
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  10:	681b      	ldr	r3, [r3, #0]
  12:	9303      	str	r3, [sp, #12]
  14:	f242 0300 	movw	r3, #8192	; 0x2000
  18:	f2c4 030c 	movt	r3, #16396	; 0x400c
  1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  20:	f103 030c 	add.w	r3, r3, #12	; 0xc
  24:	681a      	ldr	r2, [r3, #0]
  26:	9b03      	ldr	r3, [sp, #12]
  28:	ea03 0302 	and.w	r3, r3, r2
  2c:	9303      	str	r3, [sp, #12]
  2e:	9b03      	ldr	r3, [sp, #12]
  30:	2b00      	cmp	r3, #0
  32:	da00      	bge.n	36 <DMA_IRQHandler+0x36>
  34:	e7fe      	b.n	34 <DMA_IRQHandler+0x34>
  36:	f242 0300 	movw	r3, #8192	; 0x2000
  3a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  3e:	6b9b      	ldr	r3, [r3, #56]
  40:	9305      	str	r3, [sp, #20]
  42:	9a03      	ldr	r2, [sp, #12]
  44:	9b05      	ldr	r3, [sp, #20]
  46:	ea02 0303 	and.w	r3, r2, r3
  4a:	9304      	str	r3, [sp, #16]
  4c:	f04f 0300 	mov.w	r3, #0	; 0x0
  50:	9307      	str	r3, [sp, #28]
  52:	e05c      	b.n	10e <DMA_IRQHandler+0x10e>
  54:	f04f 0300 	mov.w	r3, #0	; 0x0
  58:	9301      	str	r3, [sp, #4]
  5a:	e04a      	b.n	f2 <DMA_IRQHandler+0xf2>
  5c:	9b04      	ldr	r3, [sp, #16]
  5e:	f003 0301 	and.w	r3, r3, #1	; 0x1
  62:	b2db      	uxtb	r3, r3
  64:	2b00      	cmp	r3, #0
  66:	d03c      	beq.n	e2 <DMA_IRQHandler+0xe2>
  68:	f242 0300 	movw	r3, #8192	; 0x2000
  6c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  70:	689b      	ldr	r3, [r3, #8]
  72:	9308      	str	r3, [sp, #32]
  74:	f04f 0201 	mov.w	r2, #1	; 0x1
  78:	9b01      	ldr	r3, [sp, #4]
  7a:	fa02 f303 	lsl.w	r3, r2, r3
  7e:	9309      	str	r3, [sp, #36]
  80:	f242 0300 	movw	r3, #8192	; 0x2000
  84:	f2c4 030c 	movt	r3, #16396	; 0x400c
  88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  8c:	f103 0308 	add.w	r3, r3, #8	; 0x8
  90:	9a09      	ldr	r2, [sp, #36]
  92:	601a      	str	r2, [r3, #0]
  94:	9b01      	ldr	r3, [sp, #4]
  96:	ea4f 1203 	mov.w	r2, r3, lsl #4
  9a:	9b08      	ldr	r3, [sp, #32]
  9c:	4413      	add	r3, r2
  9e:	68db      	ldr	r3, [r3, #12]
  a0:	9302      	str	r3, [sp, #8]
  a2:	9b02      	ldr	r3, [sp, #8]
  a4:	2b00      	cmp	r3, #0
  a6:	d01c      	beq.n	e2 <DMA_IRQHandler+0xe2>
  a8:	9b02      	ldr	r3, [sp, #8]
  aa:	7a1b      	ldrb	r3, [r3, #8]
  ac:	9306      	str	r3, [sp, #24]
  ae:	9b02      	ldr	r3, [sp, #8]
  b0:	7a1b      	ldrb	r3, [r3, #8]
  b2:	f083 0301 	eor.w	r3, r3, #1	; 0x1
  b6:	b2db      	uxtb	r3, r3
  b8:	9a02      	ldr	r2, [sp, #8]
  ba:	7213      	strb	r3, [r2, #8]
  bc:	9b02      	ldr	r3, [sp, #8]
  be:	681b      	ldr	r3, [r3, #0]
  c0:	2b00      	cmp	r3, #0
  c2:	d00e      	beq.n	e2 <DMA_IRQHandler+0xe2>
  c4:	9b02      	ldr	r3, [sp, #8]
  c6:	681c      	ldr	r4, [r3, #0]
  c8:	9901      	ldr	r1, [sp, #4]
  ca:	9b06      	ldr	r3, [sp, #24]
  cc:	2b00      	cmp	r3, #0
  ce:	bf0c      	ite	eq
  d0:	2300      	moveq	r3, #0
  d2:	2301      	movne	r3, #1
  d4:	b2da      	uxtb	r2, r3
  d6:	9b02      	ldr	r3, [sp, #8]
  d8:	685b      	ldr	r3, [r3, #4]
  da:	4608      	mov	r0, r1
  dc:	4611      	mov	r1, r2
  de:	461a      	mov	r2, r3
  e0:	47a0      	blx	r4
  e2:	9b04      	ldr	r3, [sp, #16]
  e4:	ea4f 0353 	mov.w	r3, r3, lsr #1
  e8:	9304      	str	r3, [sp, #16]
  ea:	9b01      	ldr	r3, [sp, #4]
  ec:	f103 0301 	add.w	r3, r3, #1	; 0x1
  f0:	9301      	str	r3, [sp, #4]
  f2:	9b04      	ldr	r3, [sp, #16]
  f4:	2b00      	cmp	r3, #0
  f6:	d1b1      	bne.n	5c <DMA_IRQHandler+0x5c>
  f8:	9b05      	ldr	r3, [sp, #20]
  fa:	ea6f 0203 	mvn.w	r2, r3
  fe:	9b03      	ldr	r3, [sp, #12]
 100:	ea02 0303 	and.w	r3, r2, r3
 104:	9304      	str	r3, [sp, #16]
 106:	9b07      	ldr	r3, [sp, #28]
 108:	f103 0301 	add.w	r3, r3, #1	; 0x1
 10c:	9307      	str	r3, [sp, #28]
 10e:	9b07      	ldr	r3, [sp, #28]
 110:	2b01      	cmp	r3, #1
 112:	dd9f      	ble.n	54 <DMA_IRQHandler+0x54>
 114:	b00a      	add	sp, #40
 116:	bd10      	pop	{r4, pc}
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6d64      	ldr	r4, [r4, #84]
  24:	2e61      	cmp	r6, #97
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.DMA_ActivateAuto:

00000000 <DMA_ActivateAuto>:
   0:	b500      	push	{lr}
   2:	b08b      	sub	sp, #44
   4:	9007      	str	r0, [sp, #28]
   6:	9205      	str	r2, [sp, #20]
   8:	9304      	str	r3, [sp, #16]
   a:	460b      	mov	r3, r1
   c:	f88d 301b 	strb.w	r3, [sp, #27]
  10:	9b07      	ldr	r3, [sp, #28]
  12:	2b0b      	cmp	r3, #11
  14:	d907      	bls.n	26 <DMA_ActivateAuto+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f240 118f 	movw	r1, #399	; 0x18f
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9a0c      	ldr	r2, [sp, #48]
  28:	f240 33ff 	movw	r3, #1023	; 0x3ff
  2c:	429a      	cmp	r2, r3
  2e:	d907      	bls.n	40 <DMA_ActivateAuto+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f44f 71c8 	mov.w	r1, #400	; 0x190
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	f89d 201b 	ldrb.w	r2, [sp, #27]
  44:	9b05      	ldr	r3, [sp, #20]
  46:	9300      	str	r3, [sp, #0]
  48:	9b04      	ldr	r3, [sp, #16]
  4a:	9301      	str	r3, [sp, #4]
  4c:	9b0c      	ldr	r3, [sp, #48]
  4e:	9302      	str	r3, [sp, #8]
  50:	9807      	ldr	r0, [sp, #28]
  52:	f04f 0102 	mov.w	r1, #2	; 0x2
  56:	f04f 0300 	mov.w	r3, #0	; 0x0
  5a:	f7ff fffe 	bl	0 <DMA_ActivateAuto>
  5e:	9a07      	ldr	r2, [sp, #28]
  60:	f04f 0301 	mov.w	r3, #1	; 0x1
  64:	fa03 f302 	lsl.w	r3, r3, r2
  68:	9309      	str	r3, [sp, #36]
  6a:	f242 0300 	movw	r3, #8192	; 0x2000
  6e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  72:	9a09      	ldr	r2, [sp, #36]
  74:	629a      	str	r2, [r3, #40]
  76:	f242 0300 	movw	r3, #8192	; 0x2000
  7a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  7e:	9a09      	ldr	r2, [sp, #36]
  80:	615a      	str	r2, [r3, #20]
  82:	b00b      	add	sp, #44
  84:	bd00      	pop	{pc}
  86:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_ActivateBasic:

00000000 <DMA_ActivateBasic>:
   0:	b510      	push	{r4, lr}
   2:	b088      	sub	sp, #32
   4:	9007      	str	r0, [sp, #28]
   6:	9305      	str	r3, [sp, #20]
   8:	460b      	mov	r3, r1
   a:	f88d 301b 	strb.w	r3, [sp, #27]
   e:	4613      	mov	r3, r2
  10:	f88d 301a 	strb.w	r3, [sp, #26]
  14:	9b07      	ldr	r3, [sp, #28]
  16:	2b0b      	cmp	r3, #11
  18:	d907      	bls.n	2a <DMA_ActivateBasic+0x2a>
  1a:	f240 0000 	movw	r0, #0	; 0x0
  1e:	f2c0 0000 	movt	r0, #0	; 0x0
  22:	f240 11cd 	movw	r1, #461	; 0x1cd
  26:	f7ff fffe 	bl	0 <assertEFM>
  2a:	9a0b      	ldr	r2, [sp, #44]
  2c:	f240 33ff 	movw	r3, #1023	; 0x3ff
  30:	429a      	cmp	r2, r3
  32:	d907      	bls.n	44 <DMA_ActivateBasic+0x44>
  34:	f240 0000 	movw	r0, #0	; 0x0
  38:	f2c0 0000 	movt	r0, #0	; 0x0
  3c:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
  40:	f7ff fffe 	bl	0 <assertEFM>
  44:	f89d 201b 	ldrb.w	r2, [sp, #27]
  48:	f89d 401a 	ldrb.w	r4, [sp, #26]
  4c:	9b05      	ldr	r3, [sp, #20]
  4e:	9300      	str	r3, [sp, #0]
  50:	9b0a      	ldr	r3, [sp, #40]
  52:	9301      	str	r3, [sp, #4]
  54:	9b0b      	ldr	r3, [sp, #44]
  56:	9302      	str	r3, [sp, #8]
  58:	9807      	ldr	r0, [sp, #28]
  5a:	f04f 0101 	mov.w	r1, #1	; 0x1
  5e:	4623      	mov	r3, r4
  60:	f7ff fffe 	bl	0 <DMA_ActivateBasic>
  64:	f242 0200 	movw	r2, #8192	; 0x2000
  68:	f2c4 020c 	movt	r2, #16396	; 0x400c
  6c:	9907      	ldr	r1, [sp, #28]
  6e:	f04f 0301 	mov.w	r3, #1	; 0x1
  72:	fa03 f301 	lsl.w	r3, r3, r1
  76:	6293      	str	r3, [r2, #40]
  78:	b008      	add	sp, #32
  7a:	bd10      	pop	{r4, pc}
Disassembly of section .text.DMA_ActivatePingPong:

00000000 <DMA_ActivatePingPong>:
   0:	b510      	push	{r4, lr}
   2:	b088      	sub	sp, #32
   4:	9007      	str	r0, [sp, #28]
   6:	9205      	str	r2, [sp, #20]
   8:	9304      	str	r3, [sp, #16]
   a:	460b      	mov	r3, r1
   c:	f88d 301b 	strb.w	r3, [sp, #27]
  10:	9b07      	ldr	r3, [sp, #28]
  12:	2b0b      	cmp	r3, #11
  14:	d907      	bls.n	26 <DMA_ActivatePingPong+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f240 2117 	movw	r1, #535	; 0x217
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9a0a      	ldr	r2, [sp, #40]
  28:	f240 33ff 	movw	r3, #1023	; 0x3ff
  2c:	429a      	cmp	r2, r3
  2e:	d907      	bls.n	40 <DMA_ActivatePingPong+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f44f 7106 	mov.w	r1, #536	; 0x218
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	9a0d      	ldr	r2, [sp, #52]
  42:	f240 33ff 	movw	r3, #1023	; 0x3ff
  46:	429a      	cmp	r2, r3
  48:	d907      	bls.n	5a <DMA_ActivatePingPong+0x5a>
  4a:	f240 0000 	movw	r0, #0	; 0x0
  4e:	f2c0 0000 	movt	r0, #0	; 0x0
  52:	f240 2119 	movw	r1, #537	; 0x219
  56:	f7ff fffe 	bl	0 <assertEFM>
  5a:	f89d 401b 	ldrb.w	r4, [sp, #27]
  5e:	9b0b      	ldr	r3, [sp, #44]
  60:	9300      	str	r3, [sp, #0]
  62:	9b0c      	ldr	r3, [sp, #48]
  64:	9301      	str	r3, [sp, #4]
  66:	9b0d      	ldr	r3, [sp, #52]
  68:	9302      	str	r3, [sp, #8]
  6a:	9807      	ldr	r0, [sp, #28]
  6c:	f04f 0103 	mov.w	r1, #3	; 0x3
  70:	f04f 0200 	mov.w	r2, #0	; 0x0
  74:	4623      	mov	r3, r4
  76:	f7ff fffe 	bl	0 <DMA_ActivatePingPong>
  7a:	f89d 401b 	ldrb.w	r4, [sp, #27]
  7e:	9b05      	ldr	r3, [sp, #20]
  80:	9300      	str	r3, [sp, #0]
  82:	9b04      	ldr	r3, [sp, #16]
  84:	9301      	str	r3, [sp, #4]
  86:	9b0a      	ldr	r3, [sp, #40]
  88:	9302      	str	r3, [sp, #8]
  8a:	9807      	ldr	r0, [sp, #28]
  8c:	f04f 0103 	mov.w	r1, #3	; 0x3
  90:	f04f 0201 	mov.w	r2, #1	; 0x1
  94:	4623      	mov	r3, r4
  96:	f7ff fffe 	bl	0 <DMA_ActivatePingPong>
  9a:	f242 0200 	movw	r2, #8192	; 0x2000
  9e:	f2c4 020c 	movt	r2, #16396	; 0x400c
  a2:	9907      	ldr	r1, [sp, #28]
  a4:	f04f 0301 	mov.w	r3, #1	; 0x1
  a8:	fa03 f301 	lsl.w	r3, r3, r1
  ac:	6293      	str	r3, [r2, #40]
  ae:	b008      	add	sp, #32
  b0:	bd10      	pop	{r4, pc}
  b2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_ActivateScatterGather:

00000000 <DMA_ActivateScatterGather>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9003      	str	r0, [sp, #12]
   6:	9201      	str	r2, [sp, #4]
   8:	9300      	str	r3, [sp, #0]
   a:	460b      	mov	r3, r1
   c:	f88d 300b 	strb.w	r3, [sp, #11]
  10:	9b03      	ldr	r3, [sp, #12]
  12:	2b0b      	cmp	r3, #11
  14:	d907      	bls.n	26 <DMA_ActivateScatterGather+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f240 215e 	movw	r1, #606	; 0x25e
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b01      	ldr	r3, [sp, #4]
  28:	2b00      	cmp	r3, #0
  2a:	d107      	bne.n	3c <DMA_ActivateScatterGather+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f240 215f 	movw	r1, #607	; 0x25f
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	9b00      	ldr	r3, [sp, #0]
  3e:	2b00      	cmp	r3, #0
  40:	d003      	beq.n	4a <DMA_ActivateScatterGather+0x4a>
  42:	9b00      	ldr	r3, [sp, #0]
  44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  48:	d907      	bls.n	12 <DMA_ActivateScatterGather+0x12>
  4a:	f240 0000 	movw	r0, #0	; 0x0
  4e:	f2c0 0000 	movt	r0, #0	; 0x0
  52:	f44f 7118 	mov.w	r1, #608	; 0x260
  56:	f7ff fffe 	bl	0 <assertEFM>
  5a:	9b03      	ldr	r3, [sp, #12]
  5c:	ea4f 1203 	mov.w	r2, r3, lsl #4
  60:	f242 0300 	movw	r3, #8192	; 0x2000
  64:	f2c4 030c 	movt	r3, #16396	; 0x400c
  68:	689b      	ldr	r3, [r3, #8]
  6a:	4413      	add	r3, r2
  6c:	9304      	str	r3, [sp, #16]
  6e:	9b00      	ldr	r3, [sp, #0]
  70:	ea4f 0383 	mov.w	r3, r3, lsl #2
  74:	f1c3 0300 	rsb	r3, r3, #0	; 0x0
  78:	f103 0301 	add.w	r3, r3, #1	; 0x1
  7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  80:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
  84:	9b01      	ldr	r3, [sp, #4]
  86:	441a      	add	r2, r3
  88:	9b04      	ldr	r3, [sp, #16]
  8a:	601a      	str	r2, [r3, #0]
  8c:	9b03      	ldr	r3, [sp, #12]
  8e:	ea4f 1203 	mov.w	r2, r3, lsl #4
  92:	f242 0300 	movw	r3, #8192	; 0x2000
  96:	f2c4 030c 	movt	r3, #16396	; 0x400c
  9a:	68db      	ldr	r3, [r3, #12]
  9c:	4413      	add	r3, r2
  9e:	f103 030c 	add.w	r3, r3, #12	; 0xc
  a2:	461a      	mov	r2, r3
  a4:	9b04      	ldr	r3, [sp, #16]
  a6:	605a      	str	r2, [r3, #4]
  a8:	9b01      	ldr	r3, [sp, #4]
  aa:	689b      	ldr	r3, [r3, #8]
  ac:	f003 0307 	and.w	r3, r3, #7	; 0x7
  b0:	9306      	str	r3, [sp, #24]
  b2:	9b06      	ldr	r3, [sp, #24]
  b4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  b8:	9306      	str	r3, [sp, #24]
  ba:	9b06      	ldr	r3, [sp, #24]
  bc:	2b04      	cmp	r3, #4
  be:	d00a      	beq.n	d6 <DMA_ActivateScatterGather+0xd6>
  c0:	9b06      	ldr	r3, [sp, #24]
  c2:	2b06      	cmp	r3, #6
  c4:	d007      	beq.n	d6 <DMA_ActivateScatterGather+0xd6>
  c6:	f240 0000 	movw	r0, #0	; 0x0
  ca:	f2c0 0000 	movt	r0, #0	; 0x0
  ce:	f44f 711e 	mov.w	r1, #632	; 0x278
  d2:	f7ff fffe 	bl	0 <assertEFM>
  d6:	9b00      	ldr	r3, [sp, #0]
  d8:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
  dc:	ea4f 1303 	mov.w	r3, r3, lsl #4
  e0:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
  e4:	9b01      	ldr	r3, [sp, #4]
  e6:	eb03 0102 	add.w	r1, r3, r2
  ea:	9b00      	ldr	r3, [sp, #0]
  ec:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
  f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
  f4:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
  f8:	9b01      	ldr	r3, [sp, #4]
  fa:	4413      	add	r3, r2
  fc:	689b      	ldr	r3, [r3, #8]
  fe:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 102:	608b      	str	r3, [r1, #8]
 104:	9b06      	ldr	r3, [sp, #24]
 106:	2b04      	cmp	r3, #4
 108:	d117      	bne.n	13a <assertEFM+0x13a>
 10a:	9b00      	ldr	r3, [sp, #0]
 10c:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
 110:	ea4f 1303 	mov.w	r3, r3, lsl #4
 114:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
 118:	9b01      	ldr	r3, [sp, #4]
 11a:	eb03 0102 	add.w	r1, r3, r2
 11e:	9b00      	ldr	r3, [sp, #0]
 120:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
 124:	ea4f 1303 	mov.w	r3, r3, lsl #4
 128:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
 12c:	9b01      	ldr	r3, [sp, #4]
 12e:	4413      	add	r3, r2
 130:	689b      	ldr	r3, [r3, #8]
 132:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 136:	608b      	str	r3, [r1, #8]
 138:	e016      	b.n	168 <assertEFM+0x168>
 13a:	9b00      	ldr	r3, [sp, #0]
 13c:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
 140:	ea4f 1303 	mov.w	r3, r3, lsl #4
 144:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
 148:	9b01      	ldr	r3, [sp, #4]
 14a:	eb03 0102 	add.w	r1, r3, r2
 14e:	9b00      	ldr	r3, [sp, #0]
 150:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
 154:	ea4f 1303 	mov.w	r3, r3, lsl #4
 158:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
 15c:	9b01      	ldr	r3, [sp, #4]
 15e:	4413      	add	r3, r2
 160:	689b      	ldr	r3, [r3, #8]
 162:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 166:	608b      	str	r3, [r1, #8]
 168:	9b04      	ldr	r3, [sp, #16]
 16a:	68db      	ldr	r3, [r3, #12]
 16c:	9305      	str	r3, [sp, #20]
 16e:	9b05      	ldr	r3, [sp, #20]
 170:	2b00      	cmp	r3, #0
 172:	d003      	beq.n	17c <assertEFM+0x17c>
 174:	9b05      	ldr	r3, [sp, #20]
 176:	f04f 0200 	mov.w	r2, #0	; 0x0
 17a:	721a      	strb	r2, [r3, #8]
 17c:	9b01      	ldr	r3, [sp, #4]
 17e:	689b      	ldr	r3, [r3, #8]
 180:	f403 12e0 	and.w	r2, r3, #1835008	; 0x1c0000
 184:	9b00      	ldr	r3, [sp, #0]
 186:	ea4f 0383 	mov.w	r3, r3, lsl #2
 18a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 18e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 192:	ea42 0203 	orr.w	r2, r2, r3
 196:	f89d 300b 	ldrb.w	r3, [sp, #11]
 19a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 19e:	ea42 0203 	orr.w	r2, r2, r3
 1a2:	9b06      	ldr	r3, [sp, #24]
 1a4:	ea42 0303 	orr.w	r3, r2, r3
 1a8:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
 1ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 1b0:	9a04      	ldr	r2, [sp, #16]
 1b2:	6093      	str	r3, [r2, #8]
 1b4:	9a03      	ldr	r2, [sp, #12]
 1b6:	f04f 0301 	mov.w	r3, #1	; 0x1
 1ba:	fa03 f302 	lsl.w	r3, r3, r2
 1be:	9307      	str	r3, [sp, #28]
 1c0:	f242 0300 	movw	r3, #8192	; 0x2000
 1c4:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1c8:	9a07      	ldr	r2, [sp, #28]
 1ca:	635a      	str	r2, [r3, #52]
 1cc:	f242 0300 	movw	r3, #8192	; 0x2000
 1d0:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1d4:	9a07      	ldr	r2, [sp, #28]
 1d6:	629a      	str	r2, [r3, #40]
 1d8:	9b06      	ldr	r3, [sp, #24]
 1da:	2b04      	cmp	r3, #4
 1dc:	d105      	bne.n	1ea <assertEFM+0x1ea>
 1de:	f242 0300 	movw	r3, #8192	; 0x2000
 1e2:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1e6:	9a07      	ldr	r2, [sp, #28]
 1e8:	615a      	str	r2, [r3, #20]
 1ea:	b009      	add	sp, #36
 1ec:	bd00      	pop	{pc}
 1ee:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_CfgChannel:

00000000 <DMA_CfgChannel>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	2b0b      	cmp	r3, #11
   c:	d907      	bls.n	1e <DMA_CfgChannel+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 21c5 	movw	r1, #709	; 0x2c5
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b00      	ldr	r3, [sp, #0]
  20:	2b00      	cmp	r3, #0
  22:	d107      	bne.n	34 <DMA_CfgChannel+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f240 21c6 	movw	r1, #710	; 0x2c6
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	f242 0300 	movw	r3, #8192	; 0x2000
  38:	f2c4 030c 	movt	r3, #16396	; 0x400c
  3c:	689b      	ldr	r3, [r3, #8]
  3e:	9303      	str	r3, [sp, #12]
  40:	9b01      	ldr	r3, [sp, #4]
  42:	ea4f 1203 	mov.w	r2, r3, lsl #4
  46:	9b03      	ldr	r3, [sp, #12]
  48:	441a      	add	r2, r3
  4a:	9b00      	ldr	r3, [sp, #0]
  4c:	689b      	ldr	r3, [r3, #8]
  4e:	60d3      	str	r3, [r2, #12]
  50:	9b00      	ldr	r3, [sp, #0]
  52:	781b      	ldrb	r3, [r3, #0]
  54:	2b00      	cmp	r3, #0
  56:	d00a      	beq.n	6e <DMA_CfgChannel+0x6e>
  58:	f242 0200 	movw	r2, #8192	; 0x2000
  5c:	f2c4 020c 	movt	r2, #16396	; 0x400c
  60:	9901      	ldr	r1, [sp, #4]
  62:	f04f 0301 	mov.w	r3, #1	; 0x1
  66:	fa03 f301 	lsl.w	r3, r3, r1
  6a:	6393      	str	r3, [r2, #56]
  6c:	e009      	b.n	82 <DMA_CfgChannel+0x82>
  6e:	f242 0200 	movw	r2, #8192	; 0x2000
  72:	f2c4 020c 	movt	r2, #16396	; 0x400c
  76:	9901      	ldr	r1, [sp, #4]
  78:	f04f 0301 	mov.w	r3, #1	; 0x1
  7c:	fa03 f301 	lsl.w	r3, r3, r1
  80:	63d3      	str	r3, [r2, #60]
  82:	f242 0200 	movw	r2, #8192	; 0x2000
  86:	f2c4 020c 	movt	r2, #16396	; 0x400c
  8a:	9801      	ldr	r0, [sp, #4]
  8c:	9b00      	ldr	r3, [sp, #0]
  8e:	6859      	ldr	r1, [r3, #4]
  90:	f500 6388 	add.w	r3, r0, #1088	; 0x440
  94:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  98:	9b00      	ldr	r3, [sp, #0]
  9a:	785b      	ldrb	r3, [r3, #1]
  9c:	2b00      	cmp	r3, #0
  9e:	d018      	beq.n	d2 <DMA_CfgChannel+0xd2>
  a0:	f242 0200 	movw	r2, #8192	; 0x2000
  a4:	f2c4 020c 	movt	r2, #16396	; 0x400c
  a8:	9901      	ldr	r1, [sp, #4]
  aa:	f04f 0301 	mov.w	r3, #1	; 0x1
  ae:	fa03 f301 	lsl.w	r3, r3, r1
  b2:	4619      	mov	r1, r3
  b4:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
  b8:	f103 0308 	add.w	r3, r3, #8	; 0x8
  bc:	6019      	str	r1, [r3, #0]
  be:	f243 000c 	movw	r0, #12300	; 0x300c
  c2:	f2c4 000c 	movt	r0, #16396	; 0x400c
  c6:	9901      	ldr	r1, [sp, #4]
  c8:	f04f 0201 	mov.w	r2, #1	; 0x1
  cc:	f7ff fffe 	bl	0 <DMA_CfgChannel>
  d0:	e008      	b.n	e4 <DMA_CfgChannel+0xe4>
  d2:	f243 000c 	movw	r0, #12300	; 0x300c
  d6:	f2c4 000c 	movt	r0, #16396	; 0x400c
  da:	9901      	ldr	r1, [sp, #4]
  dc:	f04f 0200 	mov.w	r2, #0	; 0x0
  e0:	f7ff fffe 	bl	0 <DMA_CfgChannel>
  e4:	b005      	add	sp, #20
  e6:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_CfgDescr:

00000000 <DMA_CfgDescr>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	460b      	mov	r3, r1
   8:	9201      	str	r2, [sp, #4]
   a:	f88d 300b 	strb.w	r3, [sp, #11]
   e:	9b03      	ldr	r3, [sp, #12]
  10:	2b0b      	cmp	r3, #11
  12:	d907      	bls.n	24 <DMA_CfgDescr+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f240 3112 	movw	r1, #786	; 0x312
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	2b00      	cmp	r3, #0
  28:	d107      	bne.n	3a <DMA_CfgDescr+0x3a>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f240 3113 	movw	r1, #787	; 0x313
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	f89d 300b 	ldrb.w	r3, [sp, #11]
  3e:	2b00      	cmp	r3, #0
  40:	d006      	beq.n	50 <assertEFM+0x50>
  42:	f242 0300 	movw	r3, #8192	; 0x2000
  46:	f2c4 030c 	movt	r3, #16396	; 0x400c
  4a:	689b      	ldr	r3, [r3, #8]
  4c:	9305      	str	r3, [sp, #20]
  4e:	e005      	b.n	5c <assertEFM+0x5c>
  50:	f242 0300 	movw	r3, #8192	; 0x2000
  54:	f2c4 030c 	movt	r3, #16396	; 0x400c
  58:	68db      	ldr	r3, [r3, #12]
  5a:	9305      	str	r3, [sp, #20]
  5c:	9b03      	ldr	r3, [sp, #12]
  5e:	ea4f 1203 	mov.w	r2, r3, lsl #4
  62:	9b05      	ldr	r3, [sp, #20]
  64:	4413      	add	r3, r2
  66:	9305      	str	r3, [sp, #20]
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	781b      	ldrb	r3, [r3, #0]
  6c:	ea4f 7283 	mov.w	r2, r3, lsl #30
  70:	9b01      	ldr	r3, [sp, #4]
  72:	789b      	ldrb	r3, [r3, #2]
  74:	ea4f 7303 	mov.w	r3, r3, lsl #28
  78:	ea42 0203 	orr.w	r2, r2, r3
  7c:	9b01      	ldr	r3, [sp, #4]
  7e:	785b      	ldrb	r3, [r3, #1]
  80:	ea4f 6383 	mov.w	r3, r3, lsl #26
  84:	ea42 0203 	orr.w	r2, r2, r3
  88:	9b01      	ldr	r3, [sp, #4]
  8a:	789b      	ldrb	r3, [r3, #2]
  8c:	ea4f 6303 	mov.w	r3, r3, lsl #24
  90:	ea42 0303 	orr.w	r3, r2, r3
  94:	461a      	mov	r2, r3
  96:	9b01      	ldr	r3, [sp, #4]
  98:	791b      	ldrb	r3, [r3, #4]
  9a:	ea4f 4383 	mov.w	r3, r3, lsl #18
  9e:	ea42 0203 	orr.w	r2, r2, r3
  a2:	9b01      	ldr	r3, [sp, #4]
  a4:	78db      	ldrb	r3, [r3, #3]
  a6:	ea4f 3383 	mov.w	r3, r3, lsl #14
  aa:	ea42 0203 	orr.w	r2, r2, r3
  ae:	9b05      	ldr	r3, [sp, #20]
  b0:	609a      	str	r2, [r3, #8]
  b2:	b007      	add	sp, #28
  b4:	bd00      	pop	{pc}
  b6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_CfgLoop:

00000000 <DMA_CfgLoop>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	2b01      	cmp	r3, #1
   c:	d907      	bls.n	1e <DMA_CfgLoop+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 313f 	movw	r1, #831	; 0x33f
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b02      	ldr	r3, [sp, #8]
  20:	885a      	ldrh	r2, [r3, #2]
  22:	f240 33ff 	movw	r3, #1023	; 0x3ff
  26:	429a      	cmp	r2, r3
  28:	d907      	bls.n	3a <DMA_CfgLoop+0x3a>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f44f 7150 	mov.w	r1, #832	; 0x340
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	9301      	str	r3, [sp, #4]
  3e:	9b01      	ldr	r3, [sp, #4]
  40:	2b00      	cmp	r3, #0
  42:	d003      	beq.n	4c <assertEFM+0x4c>
  44:	9b01      	ldr	r3, [sp, #4]
  46:	2b01      	cmp	r3, #1
  48:	d011      	beq.n	6e <assertEFM+0x6e>
  4a:	e022      	b.n	92 <assertEFM+0x92>
  4c:	f242 0100 	movw	r1, #8192	; 0x2000
  50:	f2c4 010c 	movt	r1, #16396	; 0x400c
  54:	9b02      	ldr	r3, [sp, #8]
  56:	781b      	ldrb	r3, [r3, #0]
  58:	ea4f 4203 	mov.w	r2, r3, lsl #16
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	885b      	ldrh	r3, [r3, #2]
  60:	ea42 0303 	orr.w	r3, r2, r3
  64:	461a      	mov	r2, r3
  66:	f501 5381 	add.w	r3, r1, #4128	; 0x1020
  6a:	601a      	str	r2, [r3, #0]
  6c:	e011      	b.n	92 <assertEFM+0x92>
  6e:	f242 0200 	movw	r2, #8192	; 0x2000
  72:	f2c4 020c 	movt	r2, #16396	; 0x400c
  76:	9b02      	ldr	r3, [sp, #8]
  78:	781b      	ldrb	r3, [r3, #0]
  7a:	ea4f 4103 	mov.w	r1, r3, lsl #16
  7e:	9b02      	ldr	r3, [sp, #8]
  80:	885b      	ldrh	r3, [r3, #2]
  82:	ea41 0303 	orr.w	r3, r1, r3
  86:	4619      	mov	r1, r3
  88:	f502 5380 	add.w	r3, r2, #4096	; 0x1000
  8c:	f103 0324 	add.w	r3, r3, #36	; 0x24
  90:	6019      	str	r1, [r3, #0]
  92:	b005      	add	sp, #20
  94:	bd00      	pop	{pc}
  96:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_CfgRect:

00000000 <DMA_CfgRect>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	2b00      	cmp	r3, #0
   c:	d007      	beq.n	1e <DMA_CfgRect+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f44f 7158 	mov.w	r1, #864	; 0x360
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b00      	ldr	r3, [sp, #0]
  20:	881a      	ldrh	r2, [r3, #0]
  22:	f240 73ff 	movw	r3, #2047	; 0x7ff
  26:	429a      	cmp	r2, r3
  28:	d907      	bls.n	3a <DMA_CfgRect+0x3a>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f240 3161 	movw	r1, #865	; 0x361
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	9b00      	ldr	r3, [sp, #0]
  3c:	885a      	ldrh	r2, [r3, #2]
  3e:	f240 73ff 	movw	r3, #2047	; 0x7ff
  42:	429a      	cmp	r2, r3
  44:	d907      	bls.n	56 <DMA_CfgRect+0x56>
  46:	f240 0000 	movw	r0, #0	; 0x0
  4a:	f2c0 0000 	movt	r0, #0	; 0x0
  4e:	f240 3162 	movw	r1, #866	; 0x362
  52:	f7ff fffe 	bl	0 <assertEFM>
  56:	9b00      	ldr	r3, [sp, #0]
  58:	889a      	ldrh	r2, [r3, #4]
  5a:	f240 33ff 	movw	r3, #1023	; 0x3ff
  5e:	429a      	cmp	r2, r3
  60:	d907      	bls.n	72 <DMA_CfgRect+0x72>
  62:	f240 0000 	movw	r0, #0	; 0x0
  66:	f2c0 0000 	movt	r0, #0	; 0x0
  6a:	f240 3163 	movw	r1, #867	; 0x363
  6e:	f7ff fffe 	bl	0 <assertEFM>
  72:	f242 0100 	movw	r1, #8192	; 0x2000
  76:	f2c4 010c 	movt	r1, #16396	; 0x400c
  7a:	9b00      	ldr	r3, [sp, #0]
  7c:	881b      	ldrh	r3, [r3, #0]
  7e:	ea4f 5243 	mov.w	r2, r3, lsl #21
  82:	9b00      	ldr	r3, [sp, #0]
  84:	885b      	ldrh	r3, [r3, #2]
  86:	ea4f 2383 	mov.w	r3, r3, lsl #10
  8a:	ea42 0203 	orr.w	r2, r2, r3
  8e:	9b00      	ldr	r3, [sp, #0]
  90:	889b      	ldrh	r3, [r3, #4]
  92:	ea42 0303 	orr.w	r3, r2, r3
  96:	461a      	mov	r2, r3
  98:	f501 5383 	add.w	r3, r1, #4192	; 0x1060
  9c:	601a      	str	r2, [r3, #0]
  9e:	b003      	add	sp, #12
  a0:	bd00      	pop	{pc}
  a2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.DMA_CfgDescrScatterGather:

00000000 <DMA_CfgDescrScatterGather>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2b00      	cmp	r3, #0
   e:	d107      	bne.n	20 <DMA_CfgDescrScatterGather+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f240 318d 	movw	r1, #909	; 0x38d
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b01      	ldr	r3, [sp, #4]
  22:	2b00      	cmp	r3, #0
  24:	d107      	bne.n	36 <DMA_CfgDescrScatterGather+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 318e 	movw	r1, #910	; 0x38e
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b02      	ldr	r3, [sp, #8]
  38:	ea4f 1203 	mov.w	r2, r3, lsl #4
  3c:	9b03      	ldr	r3, [sp, #12]
  3e:	4413      	add	r3, r2
  40:	9303      	str	r3, [sp, #12]
  42:	9b01      	ldr	r3, [sp, #4]
  44:	7a5b      	ldrb	r3, [r3, #9]
  46:	2b03      	cmp	r3, #3
  48:	d104      	bne.n	54 <assertEFM+0x54>
  4a:	9b01      	ldr	r3, [sp, #4]
  4c:	681a      	ldr	r2, [r3, #0]
  4e:	9b03      	ldr	r3, [sp, #12]
  50:	601a      	str	r2, [r3, #0]
  52:	e00c      	b.n	6e <assertEFM+0x6e>
  54:	9b01      	ldr	r3, [sp, #4]
  56:	6819      	ldr	r1, [r3, #0]
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	899b      	ldrh	r3, [r3, #12]
  5c:	461a      	mov	r2, r3
  5e:	9b01      	ldr	r3, [sp, #4]
  60:	7a5b      	ldrb	r3, [r3, #9]
  62:	fa02 f303 	lsl.w	r3, r2, r3
  66:	eb01 0203 	add.w	r2, r1, r3
  6a:	9b03      	ldr	r3, [sp, #12]
  6c:	601a      	str	r2, [r3, #0]
  6e:	9b01      	ldr	r3, [sp, #4]
  70:	7a1b      	ldrb	r3, [r3, #8]
  72:	2b03      	cmp	r3, #3
  74:	d104      	bne.n	80 <assertEFM+0x80>
  76:	9b01      	ldr	r3, [sp, #4]
  78:	685a      	ldr	r2, [r3, #4]
  7a:	9b03      	ldr	r3, [sp, #12]
  7c:	605a      	str	r2, [r3, #4]
  7e:	e00c      	b.n	9a <assertEFM+0x9a>
  80:	9b01      	ldr	r3, [sp, #4]
  82:	6859      	ldr	r1, [r3, #4]
  84:	9b01      	ldr	r3, [sp, #4]
  86:	899b      	ldrh	r3, [r3, #12]
  88:	461a      	mov	r2, r3
  8a:	9b01      	ldr	r3, [sp, #4]
  8c:	7a1b      	ldrb	r3, [r3, #8]
  8e:	fa02 f303 	lsl.w	r3, r2, r3
  92:	eb01 0203 	add.w	r2, r1, r3
  96:	9b03      	ldr	r3, [sp, #12]
  98:	605a      	str	r2, [r3, #4]
  9a:	9a03      	ldr	r2, [sp, #12]
  9c:	f04f 0300 	mov.w	r3, #0	; 0x0
  a0:	60d3      	str	r3, [r2, #12]
  a2:	9b01      	ldr	r3, [sp, #4]
  a4:	7bdb      	ldrb	r3, [r3, #15]
  a6:	2b00      	cmp	r3, #0
  a8:	d003      	beq.n	b2 <assertEFM+0xb2>
  aa:	f04f 0307 	mov.w	r3, #7	; 0x7
  ae:	9305      	str	r3, [sp, #20]
  b0:	e002      	b.n	b8 <assertEFM+0xb8>
  b2:	f04f 0305 	mov.w	r3, #5	; 0x5
  b6:	9305      	str	r3, [sp, #20]
  b8:	9b01      	ldr	r3, [sp, #4]
  ba:	7a1b      	ldrb	r3, [r3, #8]
  bc:	ea4f 7283 	mov.w	r2, r3, lsl #30
  c0:	9b01      	ldr	r3, [sp, #4]
  c2:	7a9b      	ldrb	r3, [r3, #10]
  c4:	ea4f 7303 	mov.w	r3, r3, lsl #28
  c8:	ea42 0203 	orr.w	r2, r2, r3
  cc:	9b01      	ldr	r3, [sp, #4]
  ce:	7a5b      	ldrb	r3, [r3, #9]
  d0:	ea4f 6383 	mov.w	r3, r3, lsl #26
  d4:	ea42 0203 	orr.w	r2, r2, r3
  d8:	9b01      	ldr	r3, [sp, #4]
  da:	7a9b      	ldrb	r3, [r3, #10]
  dc:	ea4f 6303 	mov.w	r3, r3, lsl #24
  e0:	ea42 0303 	orr.w	r3, r2, r3
  e4:	461a      	mov	r2, r3
  e6:	9b01      	ldr	r3, [sp, #4]
  e8:	7b9b      	ldrb	r3, [r3, #14]
  ea:	ea4f 4383 	mov.w	r3, r3, lsl #18
  ee:	ea42 0203 	orr.w	r2, r2, r3
  f2:	9b01      	ldr	r3, [sp, #4]
  f4:	7adb      	ldrb	r3, [r3, #11]
  f6:	ea4f 3383 	mov.w	r3, r3, lsl #14
  fa:	ea42 0203 	orr.w	r2, r2, r3
  fe:	9b01      	ldr	r3, [sp, #4]
 100:	899b      	ldrh	r3, [r3, #12]
 102:	ea4f 1303 	mov.w	r3, r3, lsl #4
 106:	ea42 0203 	orr.w	r2, r2, r3
 10a:	9b05      	ldr	r3, [sp, #20]
 10c:	ea42 0203 	orr.w	r2, r2, r3
 110:	9b03      	ldr	r3, [sp, #12]
 112:	609a      	str	r2, [r3, #8]
 114:	b007      	add	sp, #28
 116:	bd00      	pop	{pc}
Disassembly of section .text.DMA_ChannelEnabled:

00000000 <DMA_ChannelEnabled>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b0b      	cmp	r3, #11
   a:	d907      	bls.n	1c <DMA_ChannelEnabled+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f240 31d2 	movw	r1, #978	; 0x3d2
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f242 0300 	movw	r3, #8192	; 0x2000
  20:	f2c4 030c 	movt	r3, #16396	; 0x400c
  24:	6a9a      	ldr	r2, [r3, #40]
  26:	9b01      	ldr	r3, [sp, #4]
  28:	fa22 f303 	lsr.w	r3, r2, r3
  2c:	f003 0301 	and.w	r3, r3, #1	; 0x1
  30:	b2db      	uxtb	r3, r3
  32:	4618      	mov	r0, r3
  34:	b003      	add	sp, #12
  36:	bd00      	pop	{pc}
Disassembly of section .text.DMA_Init:

00000000 <DMA_Init>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d107      	bne.n	1c <DMA_Init+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f240 31eb 	movw	r1, #1003	; 0x3eb
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	685b      	ldr	r3, [r3, #4]
  20:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  24:	2b00      	cmp	r3, #0
  26:	d007      	beq.n	38 <DMA_Init+0x38>
  28:	f240 0000 	movw	r0, #0	; 0x0
  2c:	f2c0 0000 	movt	r0, #0	; 0x0
  30:	f240 31ee 	movw	r1, #1006	; 0x3ee
  34:	f7ff fffe 	bl	0 <assertEFM>
  38:	f240 3000 	movw	r0, #768	; 0x300
  3c:	f2c0 0004 	movt	r0, #4	; 0x4
  40:	f04f 0101 	mov.w	r1, #1	; 0x1
  44:	f7ff fffe 	bl	0 <CMU_ClockEnable>
  48:	f7ff fffe 	bl	0 <DMA_Init>
  4c:	f04f 0000 	mov.w	r0, #0	; 0x0
  50:	f7ff fffe 	bl	0 <DMA_Init>
  54:	f04f 0000 	mov.w	r0, #0	; 0x0
  58:	f7ff fffe 	bl	0 <DMA_Init>
  5c:	f242 0300 	movw	r3, #8192	; 0x2000
  60:	f2c4 030c 	movt	r3, #16396	; 0x400c
  64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  68:	f103 030c 	add.w	r3, r3, #12	; 0xc
  6c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  70:	601a      	str	r2, [r3, #0]
  72:	f242 0200 	movw	r2, #8192	; 0x2000
  76:	f2c4 020c 	movt	r2, #16396	; 0x400c
  7a:	9b01      	ldr	r3, [sp, #4]
  7c:	685b      	ldr	r3, [r3, #4]
  7e:	6093      	str	r3, [r2, #8]
  80:	f242 0200 	movw	r2, #8192	; 0x2000
  84:	f2c4 020c 	movt	r2, #16396	; 0x400c
  88:	9b01      	ldr	r3, [sp, #4]
  8a:	781b      	ldrb	r3, [r3, #0]
  8c:	ea4f 1343 	mov.w	r3, r3, lsl #5
  90:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  94:	6053      	str	r3, [r2, #4]
  96:	b003      	add	sp, #12
  98:	bd00      	pop	{pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.NVIC_ClearPendingIRQ:

00000000 <NVIC_ClearPendingIRQ>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f24e 1100 	movw	r1, #57600	; 0xe100
   c:	f2ce 0100 	movt	r1, #57344	; 0xe000
  10:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  14:	ea4f 1053 	mov.w	r0, r3, lsr #5
  18:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1c:	f003 021f 	and.w	r2, r3, #31	; 0x1f
  20:	f04f 0301 	mov.w	r3, #1	; 0x1
  24:	fa03 f302 	lsl.w	r3, r3, r2
  28:	461a      	mov	r2, r3
  2a:	f100 0360 	add.w	r3, r0, #96	; 0x60
  2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  32:	b002      	add	sp, #8
  34:	4770      	bx	lr
  36:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.NVIC_EnableIRQ:

00000000 <NVIC_EnableIRQ>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f24e 1100 	movw	r1, #57600	; 0xe100
   c:	f2ce 0100 	movt	r1, #57344	; 0xe000
  10:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  14:	ea4f 1053 	mov.w	r0, r3, lsr #5
  18:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1c:	f003 021f 	and.w	r2, r3, #31	; 0x1f
  20:	f04f 0301 	mov.w	r3, #1	; 0x1
  24:	fa03 f302 	lsl.w	r3, r3, r2
  28:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.DMA_RefreshPingPong:

00000000 <DMA_RefreshPingPong>:
   0:	b500      	push	{lr}
   2:	b08b      	sub	sp, #44
   4:	9003      	str	r0, [sp, #12]
   6:	9301      	str	r3, [sp, #4]
   8:	460b      	mov	r3, r1
   a:	f88d 300b 	strb.w	r3, [sp, #11]
   e:	4613      	mov	r3, r2
  10:	f88d 300a 	strb.w	r3, [sp, #10]
  14:	9b03      	ldr	r3, [sp, #12]
  16:	2b0b      	cmp	r3, #11
  18:	d907      	bls.n	2a <DMA_RefreshPingPong+0x2a>
  1a:	f240 0000 	movw	r0, #0	; 0x0
  1e:	f2c0 0000 	movt	r0, #0	; 0x0
  22:	f240 413e 	movw	r1, #1086	; 0x43e
  26:	f7ff fffe 	bl	0 <assertEFM>
  2a:	9a0d      	ldr	r2, [sp, #52]
  2c:	f240 33ff 	movw	r3, #1023	; 0x3ff
  30:	429a      	cmp	r2, r3
  32:	d907      	bls.n	44 <DMA_RefreshPingPong+0x44>
  34:	f240 0000 	movw	r0, #0	; 0x0
  38:	f2c0 0000 	movt	r0, #0	; 0x0
  3c:	f240 413f 	movw	r1, #1087	; 0x43f
  40:	f7ff fffe 	bl	0 <assertEFM>
  44:	f89d 3038 	ldrb.w	r3, [sp, #56]
  48:	2b00      	cmp	r3, #0
  4a:	d004      	beq.n	56 <assertEFM+0x56>
  4c:	f04f 0301 	mov.w	r3, #1	; 0x1
  50:	f88d 3017 	strb.w	r3, [sp, #23]
  54:	e003      	b.n	5e <assertEFM+0x5e>
  56:	f04f 0303 	mov.w	r3, #3	; 0x3
  5a:	f88d 3017 	strb.w	r3, [sp, #23]
  5e:	f89d 300b 	ldrb.w	r3, [sp, #11]
  62:	2b00      	cmp	r3, #0
  64:	d00a      	beq.n	7c <assertEFM+0x7c>
  66:	9b03      	ldr	r3, [sp, #12]
  68:	ea4f 1203 	mov.w	r2, r3, lsl #4
  6c:	f242 0300 	movw	r3, #8192	; 0x2000
  70:	f2c4 030c 	movt	r3, #16396	; 0x400c
  74:	689b      	ldr	r3, [r3, #8]
  76:	4413      	add	r3, r2
  78:	9306      	str	r3, [sp, #24]
  7a:	e009      	b.n	90 <assertEFM+0x90>
  7c:	9b03      	ldr	r3, [sp, #12]
  7e:	ea4f 1203 	mov.w	r2, r3, lsl #4
  82:	f242 0300 	movw	r3, #8192	; 0x2000
  86:	f2c4 030c 	movt	r3, #16396	; 0x400c
  8a:	68db      	ldr	r3, [r3, #12]
  8c:	4413      	add	r3, r2
  8e:	9306      	str	r3, [sp, #24]
  90:	9b0c      	ldr	r3, [sp, #48]
  92:	2b00      	cmp	r3, #0
  94:	d015      	beq.n	c2 <assertEFM+0xc2>
  96:	9b06      	ldr	r3, [sp, #24]
  98:	689b      	ldr	r3, [r3, #8]
  9a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
  9e:	ea4f 6393 	mov.w	r3, r3, lsr #26
  a2:	9307      	str	r3, [sp, #28]
  a4:	9b07      	ldr	r3, [sp, #28]
  a6:	2b03      	cmp	r3, #3
  a8:	d103      	bne.n	b2 <assertEFM+0xb2>
  aa:	9a06      	ldr	r2, [sp, #24]
  ac:	9b0c      	ldr	r3, [sp, #48]
  ae:	6013      	str	r3, [r2, #0]
  b0:	e007      	b.n	c2 <assertEFM+0xc2>
  b2:	9a07      	ldr	r2, [sp, #28]
  b4:	9b0d      	ldr	r3, [sp, #52]
  b6:	fa03 f202 	lsl.w	r2, r3, r2
  ba:	9b0c      	ldr	r3, [sp, #48]
  bc:	441a      	add	r2, r3
  be:	9b06      	ldr	r3, [sp, #24]
  c0:	601a      	str	r2, [r3, #0]
  c2:	9b01      	ldr	r3, [sp, #4]
  c4:	2b00      	cmp	r3, #0
  c6:	d013      	beq.n	f0 <assertEFM+0xf0>
  c8:	9b06      	ldr	r3, [sp, #24]
  ca:	689b      	ldr	r3, [r3, #8]
  cc:	ea4f 7393 	mov.w	r3, r3, lsr #30
  d0:	9307      	str	r3, [sp, #28]
  d2:	9b07      	ldr	r3, [sp, #28]
  d4:	2b03      	cmp	r3, #3
  d6:	d103      	bne.n	e0 <assertEFM+0xe0>
  d8:	9a06      	ldr	r2, [sp, #24]
  da:	9b01      	ldr	r3, [sp, #4]
  dc:	6053      	str	r3, [r2, #4]
  de:	e007      	b.n	f0 <assertEFM+0xf0>
  e0:	9a07      	ldr	r2, [sp, #28]
  e2:	9b0d      	ldr	r3, [sp, #52]
  e4:	fa03 f202 	lsl.w	r2, r3, r2
  e8:	9b01      	ldr	r3, [sp, #4]
  ea:	441a      	add	r2, r3
  ec:	9b06      	ldr	r3, [sp, #24]
  ee:	605a      	str	r2, [r3, #4]
  f0:	9a03      	ldr	r2, [sp, #12]
  f2:	f04f 0301 	mov.w	r3, #1	; 0x1
  f6:	fa03 f302 	lsl.w	r3, r3, r2
  fa:	9308      	str	r3, [sp, #32]
  fc:	f89d 300a 	ldrb.w	r3, [sp, #10]
 100:	2b00      	cmp	r3, #0
 102:	d006      	beq.n	112 <assertEFM+0x112>
 104:	f242 0300 	movw	r3, #8192	; 0x2000
 108:	f2c4 030c 	movt	r3, #16396	; 0x400c
 10c:	9a08      	ldr	r2, [sp, #32]
 10e:	619a      	str	r2, [r3, #24]
 110:	e005      	b.n	11e <assertEFM+0x11e>
 112:	f242 0300 	movw	r3, #8192	; 0x2000
 116:	f2c4 030c 	movt	r3, #16396	; 0x400c
 11a:	9a08      	ldr	r2, [sp, #32]
 11c:	61da      	str	r2, [r3, #28]
 11e:	9b06      	ldr	r3, [sp, #24]
 120:	689b      	ldr	r3, [r3, #8]
 122:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 126:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 12a:	9309      	str	r3, [sp, #36]
 12c:	9b0d      	ldr	r3, [sp, #52]
 12e:	ea4f 1203 	mov.w	r2, r3, lsl #4
 132:	9b09      	ldr	r3, [sp, #36]
 134:	ea43 0302 	orr.w	r3, r3, r2
 138:	9309      	str	r3, [sp, #36]
 13a:	f89d 2017 	ldrb.w	r2, [sp, #23]
 13e:	9b09      	ldr	r3, [sp, #36]
 140:	ea43 0302 	orr.w	r3, r3, r2
 144:	9309      	str	r3, [sp, #36]
 146:	9a06      	ldr	r2, [sp, #24]
 148:	9b09      	ldr	r3, [sp, #36]
 14a:	6093      	str	r3, [r2, #8]
 14c:	b00b      	add	sp, #44
 14e:	bd00      	pop	{pc}
Disassembly of section .text.DMA_Reset:

00000000 <DMA_Reset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	f04f 0000 	mov.w	r0, #0	; 0x0
   8:	f7ff fffe 	bl	0 <DMA_Reset>
   c:	f242 0300 	movw	r3, #8192	; 0x2000
  10:	f2c4 030c 	movt	r3, #16396	; 0x400c
  14:	f04f 0200 	mov.w	r2, #0	; 0x0
  18:	605a      	str	r2, [r3, #4]
  1a:	f242 0300 	movw	r3, #8192	; 0x2000
  1e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  22:	f640 72ff 	movw	r2, #4095	; 0xfff
  26:	61da      	str	r2, [r3, #28]
  28:	f242 0300 	movw	r3, #8192	; 0x2000
  2c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  30:	f640 72ff 	movw	r2, #4095	; 0xfff
  34:	625a      	str	r2, [r3, #36]
  36:	f242 0300 	movw	r3, #8192	; 0x2000
  3a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  3e:	f640 72ff 	movw	r2, #4095	; 0xfff
  42:	62da      	str	r2, [r3, #44]
  44:	f242 0300 	movw	r3, #8192	; 0x2000
  48:	f2c4 030c 	movt	r3, #16396	; 0x400c
  4c:	f640 72ff 	movw	r2, #4095	; 0xfff
  50:	635a      	str	r2, [r3, #52]
  52:	f242 0300 	movw	r3, #8192	; 0x2000
  56:	f2c4 030c 	movt	r3, #16396	; 0x400c
  5a:	f640 72ff 	movw	r2, #4095	; 0xfff
  5e:	63da      	str	r2, [r3, #60]
  60:	f242 0300 	movw	r3, #8192	; 0x2000
  64:	f2c4 030c 	movt	r3, #16396	; 0x400c
  68:	f04f 0201 	mov.w	r2, #1	; 0x1
  6c:	64da      	str	r2, [r3, #76]
  6e:	f242 0300 	movw	r3, #8192	; 0x2000
  72:	f2c4 030c 	movt	r3, #16396	; 0x400c
  76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  7a:	f103 030c 	add.w	r3, r3, #12	; 0xc
  7e:	f04f 0200 	mov.w	r2, #0	; 0x0
  82:	601a      	str	r2, [r3, #0]
  84:	f242 0300 	movw	r3, #8192	; 0x2000
  88:	f2c4 030c 	movt	r3, #16396	; 0x400c
  8c:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
  90:	f102 0208 	add.w	r2, r2, #8	; 0x8
  94:	f640 73ff 	movw	r3, #4095	; 0xfff
  98:	f2c8 0300 	movt	r3, #32768	; 0x8000
  9c:	6013      	str	r3, [r2, #0]
  9e:	f04f 0300 	mov.w	r3, #0	; 0x0
  a2:	9301      	str	r3, [sp, #4]
  a4:	e00e      	b.n	c4 <DMA_Reset+0xc4>
  a6:	f242 0200 	movw	r2, #8192	; 0x2000
  aa:	f2c4 020c 	movt	r2, #16396	; 0x400c
  ae:	9b01      	ldr	r3, [sp, #4]
  b0:	f503 6188 	add.w	r1, r3, #1088	; 0x440
  b4:	f04f 0300 	mov.w	r3, #0	; 0x0
  b8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  bc:	9b01      	ldr	r3, [sp, #4]
  be:	f103 0301 	add.w	r3, r3, #1	; 0x1
  c2:	9301      	str	r3, [sp, #4]
  c4:	9b01      	ldr	r3, [sp, #4]
  c6:	2b0b      	cmp	r3, #11
  c8:	dded      	ble.n	a6 <DMA_Reset+0xa6>
  ca:	b003      	add	sp, #12
  cc:	bd00      	pop	{pc}
  ce:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.NVIC_DisableIRQ:

00000000 <NVIC_DisableIRQ>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f24e 1100 	movw	r1, #57600	; 0xe100
   c:	f2ce 0100 	movt	r1, #57344	; 0xe000
  10:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  14:	ea4f 1053 	mov.w	r0, r3, lsr #5
  18:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1c:	f003 021f 	and.w	r2, r3, #31	; 0x1f
  20:	f04f 0301 	mov.w	r3, #1	; 0x1
  24:	fa03 f302 	lsl.w	r3, r3, r2
  28:	461a      	mov	r2, r3
  2a:	f100 0320 	add.w	r3, r0, #32	; 0x20
  2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  32:	b002      	add	sp, #8
  34:	4770      	bx	lr
  36:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_ebi.o:     file format elf32-littlearm

Disassembly of section .text.EBI_Init:

00000000 <EBI_Init>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	9001      	str	r0, [sp, #4]
   6:	f248 0300 	movw	r3, #32768	; 0x8000
   a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   e:	681b      	ldr	r3, [r3, #0]
  10:	9303      	str	r3, [sp, #12]
  12:	9b03      	ldr	r3, [sp, #12]
  14:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  18:	9303      	str	r3, [sp, #12]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	68da      	ldr	r2, [r3, #12]
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	785b      	ldrb	r3, [r3, #1]
  22:	4610      	mov	r0, r2
  24:	f04f 0100 	mov.w	r1, #0	; 0x0
  28:	461a      	mov	r2, r3
  2a:	f7ff fffe 	bl	0 <EBI_Init>
  2e:	9b01      	ldr	r3, [sp, #4]
  30:	68da      	ldr	r2, [r3, #12]
  32:	9b01      	ldr	r3, [sp, #4]
  34:	789b      	ldrb	r3, [r3, #2]
  36:	4610      	mov	r0, r2
  38:	f04f 0101 	mov.w	r1, #1	; 0x1
  3c:	461a      	mov	r2, r3
  3e:	f7ff fffe 	bl	0 <EBI_Init>
  42:	9b01      	ldr	r3, [sp, #4]
  44:	68da      	ldr	r2, [r3, #12]
  46:	9b01      	ldr	r3, [sp, #4]
  48:	78db      	ldrb	r3, [r3, #3]
  4a:	4610      	mov	r0, r2
  4c:	f04f 0102 	mov.w	r1, #2	; 0x2
  50:	461a      	mov	r2, r3
  52:	f7ff fffe 	bl	0 <EBI_Init>
  56:	9b01      	ldr	r3, [sp, #4]
  58:	68da      	ldr	r2, [r3, #12]
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	791b      	ldrb	r3, [r3, #4]
  5e:	4610      	mov	r0, r2
  60:	f04f 0103 	mov.w	r1, #3	; 0x3
  64:	461a      	mov	r2, r3
  66:	f7ff fffe 	bl	0 <EBI_Init>
  6a:	9b01      	ldr	r3, [sp, #4]
  6c:	68da      	ldr	r2, [r3, #12]
  6e:	9b01      	ldr	r3, [sp, #4]
  70:	795b      	ldrb	r3, [r3, #5]
  72:	4610      	mov	r0, r2
  74:	f04f 0104 	mov.w	r1, #4	; 0x4
  78:	461a      	mov	r2, r3
  7a:	f7ff fffe 	bl	0 <EBI_Init>
  7e:	9b01      	ldr	r3, [sp, #4]
  80:	68da      	ldr	r2, [r3, #12]
  82:	9b01      	ldr	r3, [sp, #4]
  84:	799b      	ldrb	r3, [r3, #6]
  86:	4610      	mov	r0, r2
  88:	f04f 0105 	mov.w	r1, #5	; 0x5
  8c:	461a      	mov	r2, r3
  8e:	f7ff fffe 	bl	0 <EBI_Init>
  92:	9b01      	ldr	r3, [sp, #4]
  94:	68db      	ldr	r3, [r3, #12]
  96:	f003 0302 	and.w	r3, r3, #2	; 0x2
  9a:	2b00      	cmp	r3, #0
  9c:	d03b      	beq.n	116 <EBI_Init+0x116>
  9e:	9a03      	ldr	r2, [sp, #12]
  a0:	f64e 63fc 	movw	r3, #61180	; 0xeefc
  a4:	f6cf 63fc 	movt	r3, #65276	; 0xfefc
  a8:	ea02 0303 	and.w	r3, r2, r3
  ac:	9303      	str	r3, [sp, #12]
  ae:	9b01      	ldr	r3, [sp, #4]
  b0:	781b      	ldrb	r3, [r3, #0]
  b2:	461a      	mov	r2, r3
  b4:	9b03      	ldr	r3, [sp, #12]
  b6:	ea43 0302 	orr.w	r3, r3, r2
  ba:	9303      	str	r3, [sp, #12]
  bc:	9b01      	ldr	r3, [sp, #4]
  be:	7a5b      	ldrb	r3, [r3, #9]
  c0:	ea4f 4303 	mov.w	r3, r3, lsl #16
  c4:	461a      	mov	r2, r3
  c6:	9b03      	ldr	r3, [sp, #12]
  c8:	ea43 0302 	orr.w	r3, r3, r2
  cc:	9303      	str	r3, [sp, #12]
  ce:	9b01      	ldr	r3, [sp, #4]
  d0:	7a9b      	ldrb	r3, [r3, #10]
  d2:	ea4f 4343 	mov.w	r3, r3, lsl #17
  d6:	461a      	mov	r2, r3
  d8:	9b03      	ldr	r3, [sp, #12]
  da:	ea43 0302 	orr.w	r3, r3, r2
  de:	9303      	str	r3, [sp, #12]
  e0:	9b01      	ldr	r3, [sp, #4]
  e2:	79db      	ldrb	r3, [r3, #7]
  e4:	ea4f 6303 	mov.w	r3, r3, lsl #24
  e8:	461a      	mov	r2, r3
  ea:	9b03      	ldr	r3, [sp, #12]
  ec:	ea43 0302 	orr.w	r3, r3, r2
  f0:	9303      	str	r3, [sp, #12]
  f2:	9b01      	ldr	r3, [sp, #4]
  f4:	7a1b      	ldrb	r3, [r3, #8]
  f6:	ea4f 3303 	mov.w	r3, r3, lsl #12
  fa:	461a      	mov	r2, r3
  fc:	9b03      	ldr	r3, [sp, #12]
  fe:	ea43 0302 	orr.w	r3, r3, r2
 102:	9303      	str	r3, [sp, #12]
 104:	9b01      	ldr	r3, [sp, #4]
 106:	f893 304c 	ldrb.w	r3, [r3, #76]
 10a:	2b00      	cmp	r3, #0
 10c:	d003      	beq.n	116 <EBI_Init+0x116>
 10e:	9b03      	ldr	r3, [sp, #12]
 110:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 114:	9303      	str	r3, [sp, #12]
 116:	9b01      	ldr	r3, [sp, #4]
 118:	68db      	ldr	r3, [r3, #12]
 11a:	f003 0304 	and.w	r3, r3, #4	; 0x4
 11e:	2b00      	cmp	r3, #0
 120:	d03d      	beq.n	19e <EBI_Init+0x19e>
 122:	9a03      	ldr	r2, [sp, #12]
 124:	f64d 53f3 	movw	r3, #56819	; 0xddf3
 128:	f6cf 53f3 	movt	r3, #65011	; 0xfdf3
 12c:	ea02 0303 	and.w	r3, r2, r3
 130:	9303      	str	r3, [sp, #12]
 132:	9b01      	ldr	r3, [sp, #4]
 134:	781b      	ldrb	r3, [r3, #0]
 136:	ea4f 0383 	mov.w	r3, r3, lsl #2
 13a:	461a      	mov	r2, r3
 13c:	9b03      	ldr	r3, [sp, #12]
 13e:	ea43 0302 	orr.w	r3, r3, r2
 142:	9303      	str	r3, [sp, #12]
 144:	9b01      	ldr	r3, [sp, #4]
 146:	7a5b      	ldrb	r3, [r3, #9]
 148:	ea4f 4383 	mov.w	r3, r3, lsl #18
 14c:	461a      	mov	r2, r3
 14e:	9b03      	ldr	r3, [sp, #12]
 150:	ea43 0302 	orr.w	r3, r3, r2
 154:	9303      	str	r3, [sp, #12]
 156:	9b01      	ldr	r3, [sp, #4]
 158:	7a9b      	ldrb	r3, [r3, #10]
 15a:	ea4f 43c3 	mov.w	r3, r3, lsl #19
 15e:	461a      	mov	r2, r3
 160:	9b03      	ldr	r3, [sp, #12]
 162:	ea43 0302 	orr.w	r3, r3, r2
 166:	9303      	str	r3, [sp, #12]
 168:	9b01      	ldr	r3, [sp, #4]
 16a:	79db      	ldrb	r3, [r3, #7]
 16c:	ea4f 6343 	mov.w	r3, r3, lsl #25
 170:	461a      	mov	r2, r3
 172:	9b03      	ldr	r3, [sp, #12]
 174:	ea43 0302 	orr.w	r3, r3, r2
 178:	9303      	str	r3, [sp, #12]
 17a:	9b01      	ldr	r3, [sp, #4]
 17c:	7a1b      	ldrb	r3, [r3, #8]
 17e:	ea4f 3343 	mov.w	r3, r3, lsl #13
 182:	461a      	mov	r2, r3
 184:	9b03      	ldr	r3, [sp, #12]
 186:	ea43 0302 	orr.w	r3, r3, r2
 18a:	9303      	str	r3, [sp, #12]
 18c:	9b01      	ldr	r3, [sp, #4]
 18e:	f893 304c 	ldrb.w	r3, [r3, #76]
 192:	2b00      	cmp	r3, #0
 194:	d003      	beq.n	19e <EBI_Init+0x19e>
 196:	9b03      	ldr	r3, [sp, #12]
 198:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 19c:	9303      	str	r3, [sp, #12]
 19e:	9b01      	ldr	r3, [sp, #4]
 1a0:	68db      	ldr	r3, [r3, #12]
 1a2:	f003 0308 	and.w	r3, r3, #8	; 0x8
 1a6:	2b00      	cmp	r3, #0
 1a8:	d03d      	beq.n	226 <EBI_Init+0x226>
 1aa:	9a03      	ldr	r2, [sp, #12]
 1ac:	f64b 33cf 	movw	r3, #48079	; 0xbbcf
 1b0:	f6cf 33cf 	movt	r3, #64463	; 0xfbcf
 1b4:	ea02 0303 	and.w	r3, r2, r3
 1b8:	9303      	str	r3, [sp, #12]
 1ba:	9b01      	ldr	r3, [sp, #4]
 1bc:	781b      	ldrb	r3, [r3, #0]
 1be:	ea4f 1303 	mov.w	r3, r3, lsl #4
 1c2:	461a      	mov	r2, r3
 1c4:	9b03      	ldr	r3, [sp, #12]
 1c6:	ea43 0302 	orr.w	r3, r3, r2
 1ca:	9303      	str	r3, [sp, #12]
 1cc:	9b01      	ldr	r3, [sp, #4]
 1ce:	7a5b      	ldrb	r3, [r3, #9]
 1d0:	ea4f 5303 	mov.w	r3, r3, lsl #20
 1d4:	461a      	mov	r2, r3
 1d6:	9b03      	ldr	r3, [sp, #12]
 1d8:	ea43 0302 	orr.w	r3, r3, r2
 1dc:	9303      	str	r3, [sp, #12]
 1de:	9b01      	ldr	r3, [sp, #4]
 1e0:	7a9b      	ldrb	r3, [r3, #10]
 1e2:	ea4f 5343 	mov.w	r3, r3, lsl #21
 1e6:	461a      	mov	r2, r3
 1e8:	9b03      	ldr	r3, [sp, #12]
 1ea:	ea43 0302 	orr.w	r3, r3, r2
 1ee:	9303      	str	r3, [sp, #12]
 1f0:	9b01      	ldr	r3, [sp, #4]
 1f2:	79db      	ldrb	r3, [r3, #7]
 1f4:	ea4f 6383 	mov.w	r3, r3, lsl #26
 1f8:	461a      	mov	r2, r3
 1fa:	9b03      	ldr	r3, [sp, #12]
 1fc:	ea43 0302 	orr.w	r3, r3, r2
 200:	9303      	str	r3, [sp, #12]
 202:	9b01      	ldr	r3, [sp, #4]
 204:	7a1b      	ldrb	r3, [r3, #8]
 206:	ea4f 3383 	mov.w	r3, r3, lsl #14
 20a:	461a      	mov	r2, r3
 20c:	9b03      	ldr	r3, [sp, #12]
 20e:	ea43 0302 	orr.w	r3, r3, r2
 212:	9303      	str	r3, [sp, #12]
 214:	9b01      	ldr	r3, [sp, #4]
 216:	f893 304c 	ldrb.w	r3, [r3, #76]
 21a:	2b00      	cmp	r3, #0
 21c:	d003      	beq.n	226 <EBI_Init+0x226>
 21e:	9b03      	ldr	r3, [sp, #12]
 220:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 224:	9303      	str	r3, [sp, #12]
 226:	9b01      	ldr	r3, [sp, #4]
 228:	68db      	ldr	r3, [r3, #12]
 22a:	f003 0310 	and.w	r3, r3, #16	; 0x10
 22e:	2b00      	cmp	r3, #0
 230:	d03d      	beq.n	2ae <EBI_Init+0x2ae>
 232:	9a03      	ldr	r2, [sp, #12]
 234:	f247 733f 	movw	r3, #30527	; 0x773f
 238:	f2cf 733f 	movt	r3, #63295	; 0xf73f
 23c:	ea02 0303 	and.w	r3, r2, r3
 240:	9303      	str	r3, [sp, #12]
 242:	9b01      	ldr	r3, [sp, #4]
 244:	781b      	ldrb	r3, [r3, #0]
 246:	ea4f 1383 	mov.w	r3, r3, lsl #6
 24a:	461a      	mov	r2, r3
 24c:	9b03      	ldr	r3, [sp, #12]
 24e:	ea43 0302 	orr.w	r3, r3, r2
 252:	9303      	str	r3, [sp, #12]
 254:	9b01      	ldr	r3, [sp, #4]
 256:	7a5b      	ldrb	r3, [r3, #9]
 258:	ea4f 5383 	mov.w	r3, r3, lsl #22
 25c:	461a      	mov	r2, r3
 25e:	9b03      	ldr	r3, [sp, #12]
 260:	ea43 0302 	orr.w	r3, r3, r2
 264:	9303      	str	r3, [sp, #12]
 266:	9b01      	ldr	r3, [sp, #4]
 268:	7a9b      	ldrb	r3, [r3, #10]
 26a:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 26e:	461a      	mov	r2, r3
 270:	9b03      	ldr	r3, [sp, #12]
 272:	ea43 0302 	orr.w	r3, r3, r2
 276:	9303      	str	r3, [sp, #12]
 278:	9b01      	ldr	r3, [sp, #4]
 27a:	79db      	ldrb	r3, [r3, #7]
 27c:	ea4f 63c3 	mov.w	r3, r3, lsl #27
 280:	461a      	mov	r2, r3
 282:	9b03      	ldr	r3, [sp, #12]
 284:	ea43 0302 	orr.w	r3, r3, r2
 288:	9303      	str	r3, [sp, #12]
 28a:	9b01      	ldr	r3, [sp, #4]
 28c:	7a1b      	ldrb	r3, [r3, #8]
 28e:	ea4f 33c3 	mov.w	r3, r3, lsl #15
 292:	461a      	mov	r2, r3
 294:	9b03      	ldr	r3, [sp, #12]
 296:	ea43 0302 	orr.w	r3, r3, r2
 29a:	9303      	str	r3, [sp, #12]
 29c:	9b01      	ldr	r3, [sp, #4]
 29e:	f893 304c 	ldrb.w	r3, [r3, #76]
 2a2:	2b00      	cmp	r3, #0
 2a4:	d003      	beq.n	2ae <EBI_Init+0x2ae>
 2a6:	9b03      	ldr	r3, [sp, #12]
 2a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 2ac:	9303      	str	r3, [sp, #12]
 2ae:	9b01      	ldr	r3, [sp, #4]
 2b0:	68d9      	ldr	r1, [r3, #12]
 2b2:	9b01      	ldr	r3, [sp, #4]
 2b4:	6a1c      	ldr	r4, [r3, #32]
 2b6:	9b01      	ldr	r3, [sp, #4]
 2b8:	6a5a      	ldr	r2, [r3, #36]
 2ba:	9b01      	ldr	r3, [sp, #4]
 2bc:	6a9b      	ldr	r3, [r3, #40]
 2be:	4608      	mov	r0, r1
 2c0:	4621      	mov	r1, r4
 2c2:	f7ff fffe 	bl	0 <EBI_Init>
 2c6:	9b01      	ldr	r3, [sp, #4]
 2c8:	68d9      	ldr	r1, [r3, #12]
 2ca:	9b01      	ldr	r3, [sp, #4]
 2cc:	f893 402c 	ldrb.w	r4, [r3, #44]
 2d0:	9b01      	ldr	r3, [sp, #4]
 2d2:	f893 202d 	ldrb.w	r2, [r3, #45]
 2d6:	9b01      	ldr	r3, [sp, #4]
 2d8:	f893 302e 	ldrb.w	r3, [r3, #46]
 2dc:	4608      	mov	r0, r1
 2de:	4621      	mov	r1, r4
 2e0:	f7ff fffe 	bl	0 <EBI_Init>
 2e4:	9b01      	ldr	r3, [sp, #4]
 2e6:	68d9      	ldr	r1, [r3, #12]
 2e8:	9b01      	ldr	r3, [sp, #4]
 2ea:	6b1c      	ldr	r4, [r3, #48]
 2ec:	9b01      	ldr	r3, [sp, #4]
 2ee:	6b5a      	ldr	r2, [r3, #52]
 2f0:	9b01      	ldr	r3, [sp, #4]
 2f2:	6b9b      	ldr	r3, [r3, #56]
 2f4:	4608      	mov	r0, r1
 2f6:	4621      	mov	r1, r4
 2f8:	f7ff fffe 	bl	0 <EBI_Init>
 2fc:	9b01      	ldr	r3, [sp, #4]
 2fe:	68da      	ldr	r2, [r3, #12]
 300:	9b01      	ldr	r3, [sp, #4]
 302:	f893 103c 	ldrb.w	r1, [r3, #60]
 306:	9b01      	ldr	r3, [sp, #4]
 308:	f893 303d 	ldrb.w	r3, [r3, #61]
 30c:	4610      	mov	r0, r2
 30e:	461a      	mov	r2, r3
 310:	f7ff fffe 	bl	0 <EBI_Init>
 314:	9b01      	ldr	r3, [sp, #4]
 316:	68da      	ldr	r2, [r3, #12]
 318:	9b01      	ldr	r3, [sp, #4]
 31a:	6959      	ldr	r1, [r3, #20]
 31c:	9b01      	ldr	r3, [sp, #4]
 31e:	699b      	ldr	r3, [r3, #24]
 320:	4610      	mov	r0, r2
 322:	461a      	mov	r2, r3
 324:	f7ff fffe 	bl	0 <EBI_Init>
 328:	9b01      	ldr	r3, [sp, #4]
 32a:	68da      	ldr	r2, [r3, #12]
 32c:	9b01      	ldr	r3, [sp, #4]
 32e:	7f1b      	ldrb	r3, [r3, #28]
 330:	4610      	mov	r0, r2
 332:	4619      	mov	r1, r3
 334:	f7ff fffe 	bl	0 <EBI_Init>
 338:	f248 0300 	movw	r3, #32768	; 0x8000
 33c:	f2c4 0300 	movt	r3, #16384	; 0x4000
 340:	9a03      	ldr	r2, [sp, #12]
 342:	601a      	str	r2, [r3, #0]
 344:	9b01      	ldr	r3, [sp, #4]
 346:	781b      	ldrb	r3, [r3, #0]
 348:	2b03      	cmp	r3, #3
 34a:	d820      	bhi.n	38e <EBI_Init+0x38e>
 34c:	a201      	add	r2, pc, #4	(adr r2, 354 <EBI_Init+0x354>)
 34e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 352:	46c0      	nop			(mov r8, r8)
 354:	0000037b 	.word	0x0000037b
 358:	00000365 	.word	0x00000365
 35c:	00000365 	.word	0x00000365
 360:	0000037b 	.word	0x0000037b
 364:	f248 0014 	movw	r0, #32788	; 0x8014
 368:	f2c4 0000 	movt	r0, #16384	; 0x4000
 36c:	f04f 0105 	mov.w	r1, #5	; 0x5
 370:	f04f 0201 	mov.w	r2, #1	; 0x1
 374:	f7ff fffe 	bl	0 <EBI_Init>
 378:	e009      	b.n	38e <EBI_Init+0x38e>
 37a:	f248 0014 	movw	r0, #32788	; 0x8014
 37e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 382:	f04f 0105 	mov.w	r1, #5	; 0x5
 386:	f04f 0200 	mov.w	r2, #0	; 0x0
 38a:	f7ff fffe 	bl	0 <EBI_Init>
 38e:	f248 0200 	movw	r2, #32768	; 0x8000
 392:	f2c4 0200 	movt	r2, #16384	; 0x4000
 396:	f248 0300 	movw	r3, #32768	; 0x8000
 39a:	f2c4 0300 	movt	r3, #16384	; 0x4000
 39e:	695b      	ldr	r3, [r3, #20]
 3a0:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 3a4:	9b01      	ldr	r3, [sp, #4]
 3a6:	6c1b      	ldr	r3, [r3, #64]
 3a8:	ea41 0303 	orr.w	r3, r1, r3
 3ac:	6153      	str	r3, [r2, #20]
 3ae:	f248 0200 	movw	r2, #32768	; 0x8000
 3b2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 3b6:	f248 0300 	movw	r3, #32768	; 0x8000
 3ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
 3be:	695b      	ldr	r3, [r3, #20]
 3c0:	f423 01f8 	bic.w	r1, r3, #8126464	; 0x7c0000
 3c4:	9b01      	ldr	r3, [sp, #4]
 3c6:	6c5b      	ldr	r3, [r3, #68]
 3c8:	ea41 0303 	orr.w	r3, r1, r3
 3cc:	6153      	str	r3, [r2, #20]
 3ce:	f248 0200 	movw	r2, #32768	; 0x8000
 3d2:	f2c4 0200 	movt	r2, #16384	; 0x4000
 3d6:	f248 0300 	movw	r3, #32768	; 0x8000
 3da:	f2c4 0300 	movt	r3, #16384	; 0x4000
 3de:	695b      	ldr	r3, [r3, #20]
 3e0:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 3e4:	9b01      	ldr	r3, [sp, #4]
 3e6:	6c9b      	ldr	r3, [r3, #72]
 3e8:	ea41 0303 	orr.w	r3, r1, r3
 3ec:	6153      	str	r3, [r2, #20]
 3ee:	9b03      	ldr	r3, [sp, #12]
 3f0:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 3f4:	2b00      	cmp	r3, #0
 3f6:	d00a      	beq.n	40e <EBI_Init+0x40e>
 3f8:	9b01      	ldr	r3, [sp, #4]
 3fa:	79db      	ldrb	r3, [r3, #7]
 3fc:	f248 0014 	movw	r0, #32788	; 0x8014
 400:	f2c4 0000 	movt	r0, #16384	; 0x4000
 404:	f04f 0107 	mov.w	r1, #7	; 0x7
 408:	461a      	mov	r2, r3
 40a:	f7ff fffe 	bl	0 <EBI_Init>
 40e:	f248 0014 	movw	r0, #32788	; 0x8014
 412:	f2c4 0000 	movt	r0, #16384	; 0x4000
 416:	f04f 0100 	mov.w	r1, #0	; 0x0
 41a:	f04f 0201 	mov.w	r2, #1	; 0x1
 41e:	f7ff fffe 	bl	0 <EBI_Init>
 422:	9b01      	ldr	r3, [sp, #4]
 424:	691b      	ldr	r3, [r3, #16]
 426:	4618      	mov	r0, r3
 428:	f04f 0101 	mov.w	r1, #1	; 0x1
 42c:	f7ff fffe 	bl	0 <EBI_Init>
 430:	b004      	add	sp, #16
 432:	bd10      	pop	{r4, pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_Disable:

00000000 <EBI_Disable>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 0300 	movt	r3, #16384	; 0x4000
   8:	f04f 0200 	mov.w	r2, #0	; 0x0
   c:	615a      	str	r2, [r3, #20]
   e:	f248 0300 	movw	r3, #32768	; 0x8000
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	f04f 0200 	mov.w	r2, #0	; 0x0
  1a:	601a      	str	r2, [r3, #0]
  1c:	4770      	bx	lr
  1e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_BankEnable:

00000000 <EBI_BankEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	f003 0302 	and.w	r3, r3, #2	; 0x2
  12:	2b00      	cmp	r3, #0
  14:	d00a      	beq.n	2c <EBI_BankEnable+0x2c>
  16:	f89d 3003 	ldrb.w	r3, [sp, #3]
  1a:	f248 0000 	movw	r0, #32768	; 0x8000
  1e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  22:	f04f 0108 	mov.w	r1, #8	; 0x8
  26:	461a      	mov	r2, r3
  28:	f7ff fffe 	bl	0 <EBI_BankEnable>
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	f003 0304 	and.w	r3, r3, #4	; 0x4
  32:	2b00      	cmp	r3, #0
  34:	d00a      	beq.n	4c <EBI_BankEnable+0x4c>
  36:	f89d 3003 	ldrb.w	r3, [sp, #3]
  3a:	f248 0000 	movw	r0, #32768	; 0x8000
  3e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  42:	f04f 0109 	mov.w	r1, #9	; 0x9
  46:	461a      	mov	r2, r3
  48:	f7ff fffe 	bl	0 <EBI_BankEnable>
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	f003 0308 	and.w	r3, r3, #8	; 0x8
  52:	2b00      	cmp	r3, #0
  54:	d00a      	beq.n	6c <EBI_BankEnable+0x6c>
  56:	f89d 3003 	ldrb.w	r3, [sp, #3]
  5a:	f248 0000 	movw	r0, #32768	; 0x8000
  5e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  62:	f04f 010a 	mov.w	r1, #10	; 0xa
  66:	461a      	mov	r2, r3
  68:	f7ff fffe 	bl	0 <EBI_BankEnable>
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	f003 0310 	and.w	r3, r3, #16	; 0x10
  72:	2b00      	cmp	r3, #0
  74:	d00a      	beq.n	8c <EBI_BankEnable+0x8c>
  76:	f89d 3003 	ldrb.w	r3, [sp, #3]
  7a:	f248 0000 	movw	r0, #32768	; 0x8000
  7e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  82:	f04f 010b 	mov.w	r1, #11	; 0xb
  86:	461a      	mov	r2, r3
  88:	f7ff fffe 	bl	0 <EBI_BankEnable>
  8c:	b003      	add	sp, #12
  8e:	bd00      	pop	{pc}
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6265      	str	r5, [r4, #36]
  24:	2e69      	cmp	r6, #105
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.EBI_BankAddress:

00000000 <EBI_BankAddress>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	f248 0300 	movw	r3, #32768	; 0x8000
   a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   e:	681b      	ldr	r3, [r3, #0]
  10:	2b00      	cmp	r3, #0
  12:	da3d      	bge.n	90 <EBI_BankAddress+0x90>
  14:	9b01      	ldr	r3, [sp, #4]
  16:	f1a3 0302 	sub.w	r3, r3, #2	; 0x2
  1a:	2b0e      	cmp	r3, #14
  1c:	d830      	bhi.n	80 <EBI_BankAddress+0x80>
  1e:	a201      	add	r2, pc, #4	(adr r2, 24 <EBI_BankAddress+0x24>)
  20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  24:	00000061 	.word	0x00000061
  28:	00000081 	.word	0x00000081
  2c:	00000069 	.word	0x00000069
  30:	00000081 	.word	0x00000081
  34:	00000081 	.word	0x00000081
  38:	00000081 	.word	0x00000081
  3c:	00000071 	.word	0x00000071
  40:	00000081 	.word	0x00000081
  44:	00000081 	.word	0x00000081
  48:	00000081 	.word	0x00000081
  4c:	00000081 	.word	0x00000081
  50:	00000081 	.word	0x00000081
  54:	00000081 	.word	0x00000081
  58:	00000081 	.word	0x00000081
  5c:	00000079 	.word	0x00000079
  60:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  64:	9300      	str	r3, [sp, #0]
  66:	e054      	b.n	112 <EBI_BankAddress+0x112>
  68:	f04f 4210 	mov.w	r2, #2415919104	; 0x90000000
  6c:	9200      	str	r2, [sp, #0]
  6e:	e050      	b.n	112 <EBI_BankAddress+0x112>
  70:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  74:	9300      	str	r3, [sp, #0]
  76:	e04c      	b.n	112 <EBI_BankAddress+0x112>
  78:	f04f 4230 	mov.w	r2, #2952790016	; 0xb0000000
  7c:	9200      	str	r2, [sp, #0]
  7e:	e048      	b.n	112 <EBI_BankAddress+0x112>
  80:	f240 0000 	movw	r0, #0	; 0x0
  84:	f2c0 0000 	movt	r0, #0	; 0x0
  88:	f44f 71ad 	mov.w	r1, #346	; 0x15a
  8c:	f7ff fffe 	bl	0 <assertEFM>
  90:	9b01      	ldr	r3, [sp, #4]
  92:	f1a3 0302 	sub.w	r3, r3, #2	; 0x2
  96:	2b0e      	cmp	r3, #14
  98:	d830      	bhi.n	fc <EBI_BankAddress+0xfc>
  9a:	a201      	add	r2, pc, #4	(adr r2, a0 <EBI_BankAddress+0xa0>)
  9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  a0:	000000dd 	.word	0x000000dd
  a4:	000000fd 	.word	0x000000fd
  a8:	000000e5 	.word	0x000000e5
  ac:	000000fd 	.word	0x000000fd
  b0:	000000fd 	.word	0x000000fd
  b4:	000000fd 	.word	0x000000fd
  b8:	000000ed 	.word	0x000000ed
  bc:	000000fd 	.word	0x000000fd
  c0:	000000fd 	.word	0x000000fd
  c4:	000000fd 	.word	0x000000fd
  c8:	000000fd 	.word	0x000000fd
  cc:	000000fd 	.word	0x000000fd
  d0:	000000fd 	.word	0x000000fd
  d4:	000000fd 	.word	0x000000fd
  d8:	000000f5 	.word	0x000000f5
  dc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  e0:	9300      	str	r3, [sp, #0]
  e2:	e016      	b.n	112 <EBI_BankAddress+0x112>
  e4:	f04f 4204 	mov.w	r2, #2214592512	; 0x84000000
  e8:	9200      	str	r2, [sp, #0]
  ea:	e012      	b.n	112 <EBI_BankAddress+0x112>
  ec:	f04f 4308 	mov.w	r3, #2281701376	; 0x88000000
  f0:	9300      	str	r3, [sp, #0]
  f2:	e00e      	b.n	112 <EBI_BankAddress+0x112>
  f4:	f04f 420c 	mov.w	r2, #2348810240	; 0x8c000000
  f8:	9200      	str	r2, [sp, #0]
  fa:	e00a      	b.n	112 <EBI_BankAddress+0x112>
  fc:	f240 0000 	movw	r0, #0	; 0x0
 100:	f2c0 0000 	movt	r0, #0	; 0x0
 104:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 108:	f7ff fffe 	bl	0 <assertEFM>
 10c:	f04f 0300 	mov.w	r3, #0	; 0x0
 110:	9300      	str	r3, [sp, #0]
 112:	9b00      	ldr	r3, [sp, #0]
 114:	4618      	mov	r0, r3
 116:	b003      	add	sp, #12
 118:	bd00      	pop	{pc}
 11a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_ChipSelectEnable:

00000000 <EBI_ChipSelectEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	f003 0302 	and.w	r3, r3, #2	; 0x2
  12:	2b00      	cmp	r3, #0
  14:	d00a      	beq.n	2c <EBI_ChipSelectEnable+0x2c>
  16:	f89d 3003 	ldrb.w	r3, [sp, #3]
  1a:	f248 0014 	movw	r0, #32788	; 0x8014
  1e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  22:	f04f 0101 	mov.w	r1, #1	; 0x1
  26:	461a      	mov	r2, r3
  28:	f7ff fffe 	bl	0 <EBI_ChipSelectEnable>
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	f003 0304 	and.w	r3, r3, #4	; 0x4
  32:	2b00      	cmp	r3, #0
  34:	d00a      	beq.n	4c <EBI_ChipSelectEnable+0x4c>
  36:	f89d 3003 	ldrb.w	r3, [sp, #3]
  3a:	f248 0014 	movw	r0, #32788	; 0x8014
  3e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  42:	f04f 0102 	mov.w	r1, #2	; 0x2
  46:	461a      	mov	r2, r3
  48:	f7ff fffe 	bl	0 <EBI_ChipSelectEnable>
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	f003 0308 	and.w	r3, r3, #8	; 0x8
  52:	2b00      	cmp	r3, #0
  54:	d00a      	beq.n	6c <EBI_ChipSelectEnable+0x6c>
  56:	f89d 3003 	ldrb.w	r3, [sp, #3]
  5a:	f248 0014 	movw	r0, #32788	; 0x8014
  5e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  62:	f04f 0103 	mov.w	r1, #3	; 0x3
  66:	461a      	mov	r2, r3
  68:	f7ff fffe 	bl	0 <EBI_ChipSelectEnable>
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	f003 0310 	and.w	r3, r3, #16	; 0x10
  72:	2b00      	cmp	r3, #0
  74:	d00a      	beq.n	8c <EBI_ChipSelectEnable+0x8c>
  76:	f89d 3003 	ldrb.w	r3, [sp, #3]
  7a:	f248 0014 	movw	r0, #32788	; 0x8014
  7e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  82:	f04f 0104 	mov.w	r1, #4	; 0x4
  86:	461a      	mov	r2, r3
  88:	f7ff fffe 	bl	0 <EBI_ChipSelectEnable>
  8c:	b003      	add	sp, #12
  8e:	bd00      	pop	{pc}
Disassembly of section .text.EBI_PolaritySet:

00000000 <EBI_PolaritySet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	460a      	mov	r2, r1
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	4613      	mov	r3, r2
   e:	f88d 3006 	strb.w	r3, [sp, #6]
  12:	f89d 3007 	ldrb.w	r3, [sp, #7]
  16:	2b0a      	cmp	r3, #10
  18:	f200 809e 	bhi.w	158 <EBI_PolaritySet+0x158>
  1c:	a201      	add	r2, pc, #4	(adr r2, 24 <EBI_PolaritySet+0x24>)
  1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  22:	46c0      	nop			(mov r8, r8)
  24:	00000051 	.word	0x00000051
  28:	00000069 	.word	0x00000069
  2c:	00000081 	.word	0x00000081
  30:	00000099 	.word	0x00000099
  34:	000000b1 	.word	0x000000b1
  38:	000000c9 	.word	0x000000c9
  3c:	000000e1 	.word	0x000000e1
  40:	000000f9 	.word	0x000000f9
  44:	00000111 	.word	0x00000111
  48:	00000129 	.word	0x00000129
  4c:	00000141 	.word	0x00000141
  50:	f89d 3006 	ldrb.w	r3, [sp, #6]
  54:	f248 0010 	movw	r0, #32784	; 0x8010
  58:	f2c4 0000 	movt	r0, #16384	; 0x4000
  5c:	f04f 0104 	mov.w	r1, #4	; 0x4
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  66:	e07f      	b.n	168 <EBI_PolaritySet+0x168>
  68:	f89d 3006 	ldrb.w	r3, [sp, #6]
  6c:	f248 0010 	movw	r0, #32784	; 0x8010
  70:	f2c4 0000 	movt	r0, #16384	; 0x4000
  74:	f04f 0103 	mov.w	r1, #3	; 0x3
  78:	461a      	mov	r2, r3
  7a:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  7e:	e073      	b.n	168 <EBI_PolaritySet+0x168>
  80:	f89d 3006 	ldrb.w	r3, [sp, #6]
  84:	f248 0010 	movw	r0, #32784	; 0x8010
  88:	f2c4 0000 	movt	r0, #16384	; 0x4000
  8c:	f04f 0102 	mov.w	r1, #2	; 0x2
  90:	461a      	mov	r2, r3
  92:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  96:	e067      	b.n	168 <EBI_PolaritySet+0x168>
  98:	f89d 3006 	ldrb.w	r3, [sp, #6]
  9c:	f248 0010 	movw	r0, #32784	; 0x8010
  a0:	f2c4 0000 	movt	r0, #16384	; 0x4000
  a4:	f04f 0101 	mov.w	r1, #1	; 0x1
  a8:	461a      	mov	r2, r3
  aa:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  ae:	e05b      	b.n	168 <EBI_PolaritySet+0x168>
  b0:	f89d 3006 	ldrb.w	r3, [sp, #6]
  b4:	f248 0010 	movw	r0, #32784	; 0x8010
  b8:	f2c4 0000 	movt	r0, #16384	; 0x4000
  bc:	f04f 0100 	mov.w	r1, #0	; 0x0
  c0:	461a      	mov	r2, r3
  c2:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  c6:	e04f      	b.n	168 <EBI_PolaritySet+0x168>
  c8:	f89d 3006 	ldrb.w	r3, [sp, #6]
  cc:	f248 0010 	movw	r0, #32784	; 0x8010
  d0:	f2c4 0000 	movt	r0, #16384	; 0x4000
  d4:	f04f 0105 	mov.w	r1, #5	; 0x5
  d8:	461a      	mov	r2, r3
  da:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  de:	e043      	b.n	168 <EBI_PolaritySet+0x168>
  e0:	f89d 3006 	ldrb.w	r3, [sp, #6]
  e4:	f248 007c 	movw	r0, #32892	; 0x807c
  e8:	f2c4 0000 	movt	r0, #16384	; 0x4000
  ec:	f04f 0104 	mov.w	r1, #4	; 0x4
  f0:	461a      	mov	r2, r3
  f2:	f7ff fffe 	bl	0 <EBI_PolaritySet>
  f6:	e037      	b.n	168 <EBI_PolaritySet+0x168>
  f8:	f89d 3006 	ldrb.w	r3, [sp, #6]
  fc:	f248 007c 	movw	r0, #32892	; 0x807c
 100:	f2c4 0000 	movt	r0, #16384	; 0x4000
 104:	f04f 0103 	mov.w	r1, #3	; 0x3
 108:	461a      	mov	r2, r3
 10a:	f7ff fffe 	bl	0 <EBI_PolaritySet>
 10e:	e02b      	b.n	168 <EBI_PolaritySet+0x168>
 110:	f89d 3006 	ldrb.w	r3, [sp, #6]
 114:	f248 007c 	movw	r0, #32892	; 0x807c
 118:	f2c4 0000 	movt	r0, #16384	; 0x4000
 11c:	f04f 0102 	mov.w	r1, #2	; 0x2
 120:	461a      	mov	r2, r3
 122:	f7ff fffe 	bl	0 <EBI_PolaritySet>
 126:	e01f      	b.n	168 <EBI_PolaritySet+0x168>
 128:	f89d 3006 	ldrb.w	r3, [sp, #6]
 12c:	f248 007c 	movw	r0, #32892	; 0x807c
 130:	f2c4 0000 	movt	r0, #16384	; 0x4000
 134:	f04f 0101 	mov.w	r1, #1	; 0x1
 138:	461a      	mov	r2, r3
 13a:	f7ff fffe 	bl	0 <EBI_PolaritySet>
 13e:	e013      	b.n	168 <EBI_PolaritySet+0x168>
 140:	f89d 3006 	ldrb.w	r3, [sp, #6]
 144:	f248 007c 	movw	r0, #32892	; 0x807c
 148:	f2c4 0000 	movt	r0, #16384	; 0x4000
 14c:	f04f 0100 	mov.w	r1, #0	; 0x0
 150:	461a      	mov	r2, r3
 152:	f7ff fffe 	bl	0 <EBI_PolaritySet>
 156:	e007      	b.n	12 <EBI_PolaritySet+0x12>
 158:	f240 0000 	movw	r0, #0	; 0x0
 15c:	f2c0 0000 	movt	r0, #0	; 0x0
 160:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 164:	f7ff fffe 	bl	0 <assertEFM>
 168:	b003      	add	sp, #12
 16a:	bd00      	pop	{pc}
Disassembly of section .text.EBI_ReadTimingSet:

00000000 <EBI_ReadTimingSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2b03      	cmp	r3, #3
   e:	dd07      	ble.n	20 <EBI_ReadTimingSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f240 11df 	movw	r1, #479	; 0x1df
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b02      	ldr	r3, [sp, #8]
  22:	2b0f      	cmp	r3, #15
  24:	dd07      	ble.n	36 <EBI_ReadTimingSet+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	2b03      	cmp	r3, #3
  3a:	dd07      	ble.n	4c <EBI_ReadTimingSet+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f240 11e1 	movw	r1, #481	; 0x1e1
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	9b02      	ldr	r3, [sp, #8]
  4e:	ea4f 2203 	mov.w	r2, r3, lsl #8
  52:	9b03      	ldr	r3, [sp, #12]
  54:	ea42 0203 	orr.w	r2, r2, r3
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  5e:	ea42 0303 	orr.w	r3, r2, r3
  62:	9305      	str	r3, [sp, #20]
  64:	f248 0100 	movw	r1, #32768	; 0x8000
  68:	f2c4 0100 	movt	r1, #16384	; 0x4000
  6c:	f248 0300 	movw	r3, #32768	; 0x8000
  70:	f2c4 0300 	movt	r3, #16384	; 0x4000
  74:	689a      	ldr	r2, [r3, #8]
  76:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
  7a:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
  7e:	ea02 0303 	and.w	r3, r2, r3
  82:	9a05      	ldr	r2, [sp, #20]
  84:	ea43 0302 	orr.w	r3, r3, r2
  88:	608b      	str	r3, [r1, #8]
  8a:	b007      	add	sp, #28
  8c:	bd00      	pop	{pc}
  8e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_WriteTimingSet:

00000000 <EBI_WriteTimingSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2b03      	cmp	r3, #3
   e:	dd07      	ble.n	20 <EBI_WriteTimingSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f240 2102 	movw	r1, #514	; 0x202
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b02      	ldr	r3, [sp, #8]
  22:	2b0f      	cmp	r3, #15
  24:	dd07      	ble.n	36 <EBI_WriteTimingSet+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 2103 	movw	r1, #515	; 0x203
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	2b03      	cmp	r3, #3
  3a:	dd07      	ble.n	4c <EBI_WriteTimingSet+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f44f 7101 	mov.w	r1, #516	; 0x204
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	9b02      	ldr	r3, [sp, #8]
  4e:	ea4f 2203 	mov.w	r2, r3, lsl #8
  52:	9b03      	ldr	r3, [sp, #12]
  54:	ea42 0203 	orr.w	r2, r2, r3
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  5e:	ea42 0303 	orr.w	r3, r2, r3
  62:	9305      	str	r3, [sp, #20]
  64:	f248 0100 	movw	r1, #32768	; 0x8000
  68:	f2c4 0100 	movt	r1, #16384	; 0x4000
  6c:	f248 0300 	movw	r3, #32768	; 0x8000
  70:	f2c4 0300 	movt	r3, #16384	; 0x4000
  74:	68da      	ldr	r2, [r3, #12]
  76:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
  7a:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
  7e:	ea02 0303 	and.w	r3, r2, r3
  82:	9a05      	ldr	r2, [sp, #20]
  84:	ea43 0302 	orr.w	r3, r3, r2
  88:	60cb      	str	r3, [r1, #12]
  8a:	b007      	add	sp, #28
  8c:	bd00      	pop	{pc}
  8e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_AddressTimingSet:

00000000 <EBI_AddressTimingSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	2b03      	cmp	r3, #3
   c:	dd07      	ble.n	1e <EBI_AddressTimingSet+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 2122 	movw	r1, #546	; 0x222
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b00      	ldr	r3, [sp, #0]
  20:	2b03      	cmp	r3, #3
  22:	dd07      	ble.n	34 <EBI_AddressTimingSet+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f240 2123 	movw	r1, #547	; 0x223
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9b00      	ldr	r3, [sp, #0]
  36:	ea4f 2203 	mov.w	r2, r3, lsl #8
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	ea42 0303 	orr.w	r3, r2, r3
  40:	9303      	str	r3, [sp, #12]
  42:	f248 0100 	movw	r1, #32768	; 0x8000
  46:	f2c4 0100 	movt	r1, #16384	; 0x4000
  4a:	f248 0300 	movw	r3, #32768	; 0x8000
  4e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  52:	685b      	ldr	r3, [r3, #4]
  54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  58:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  5c:	9a03      	ldr	r2, [sp, #12]
  5e:	ea43 0302 	orr.w	r3, r3, r2
  62:	604b      	str	r3, [r1, #4]
  64:	b005      	add	sp, #20
  66:	bd00      	pop	{pc}
Disassembly of section .text.EBI_TFTInit:

00000000 <EBI_TFTInit>:
   0:	b510      	push	{r4, lr}
   2:	b086      	sub	sp, #24
   4:	9003      	str	r0, [sp, #12]
   6:	9b03      	ldr	r3, [sp, #12]
   8:	6b9b      	ldr	r3, [r3, #56]
   a:	4618      	mov	r0, r3
   c:	f7ff fffe 	bl	0 <EBI_TFTInit>
  10:	9b03      	ldr	r3, [sp, #12]
  12:	699b      	ldr	r3, [r3, #24]
  14:	461a      	mov	r2, r3
  16:	9b03      	ldr	r3, [sp, #12]
  18:	6a9b      	ldr	r3, [r3, #40]
  1a:	4610      	mov	r0, r2
  1c:	4619      	mov	r1, r3
  1e:	f7ff fffe 	bl	0 <EBI_TFTInit>
  22:	9b03      	ldr	r3, [sp, #12]
  24:	69da      	ldr	r2, [r3, #28]
  26:	9b03      	ldr	r3, [sp, #12]
  28:	6a19      	ldr	r1, [r3, #32]
  2a:	9b03      	ldr	r3, [sp, #12]
  2c:	6a5b      	ldr	r3, [r3, #36]
  2e:	4610      	mov	r0, r2
  30:	461a      	mov	r2, r3
  32:	f7ff fffe 	bl	0 <EBI_TFTInit>
  36:	9b03      	ldr	r3, [sp, #12]
  38:	6ada      	ldr	r2, [r3, #44]
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	6b19      	ldr	r1, [r3, #48]
  3e:	9b03      	ldr	r3, [sp, #12]
  40:	6b5b      	ldr	r3, [r3, #52]
  42:	4610      	mov	r0, r2
  44:	461a      	mov	r2, r3
  46:	f7ff fffe 	bl	0 <EBI_TFTInit>
  4a:	9b03      	ldr	r3, [sp, #12]
  4c:	6bd9      	ldr	r1, [r3, #60]
  4e:	9b03      	ldr	r3, [sp, #12]
  50:	6c1c      	ldr	r4, [r3, #64]
  52:	9b03      	ldr	r3, [sp, #12]
  54:	6c5a      	ldr	r2, [r3, #68]
  56:	9b03      	ldr	r3, [sp, #12]
  58:	6c9b      	ldr	r3, [r3, #72]
  5a:	4608      	mov	r0, r1
  5c:	4621      	mov	r1, r4
  5e:	f7ff fffe 	bl	0 <EBI_TFTInit>
  62:	9b03      	ldr	r3, [sp, #12]
  64:	7c5b      	ldrb	r3, [r3, #17]
  66:	f04f 000a 	mov.w	r0, #10	; 0xa
  6a:	4619      	mov	r1, r3
  6c:	f7ff fffe 	bl	0 <EBI_TFTInit>
  70:	9b03      	ldr	r3, [sp, #12]
  72:	7c9b      	ldrb	r3, [r3, #18]
  74:	f04f 0009 	mov.w	r0, #9	; 0x9
  78:	4619      	mov	r1, r3
  7a:	f7ff fffe 	bl	0 <EBI_TFTInit>
  7e:	9b03      	ldr	r3, [sp, #12]
  80:	7cdb      	ldrb	r3, [r3, #19]
  82:	f04f 0008 	mov.w	r0, #8	; 0x8
  86:	4619      	mov	r1, r3
  88:	f7ff fffe 	bl	0 <EBI_TFTInit>
  8c:	9b03      	ldr	r3, [sp, #12]
  8e:	7d5b      	ldrb	r3, [r3, #21]
  90:	f04f 0006 	mov.w	r0, #6	; 0x6
  94:	4619      	mov	r1, r3
  96:	f7ff fffe 	bl	0 <EBI_TFTInit>
  9a:	9b03      	ldr	r3, [sp, #12]
  9c:	7d1b      	ldrb	r3, [r3, #20]
  9e:	f04f 0007 	mov.w	r0, #7	; 0x7
  a2:	4619      	mov	r1, r3
  a4:	f7ff fffe 	bl	0 <EBI_TFTInit>
  a8:	9b03      	ldr	r3, [sp, #12]
  aa:	681a      	ldr	r2, [r3, #0]
  ac:	9b03      	ldr	r3, [sp, #12]
  ae:	685b      	ldr	r3, [r3, #4]
  b0:	ea42 0203 	orr.w	r2, r2, r3
  b4:	9b03      	ldr	r3, [sp, #12]
  b6:	891b      	ldrh	r3, [r3, #8]
  b8:	ea42 0203 	orr.w	r2, r2, r3
  bc:	9b03      	ldr	r3, [sp, #12]
  be:	895b      	ldrh	r3, [r3, #10]
  c0:	ea42 0203 	orr.w	r2, r2, r3
  c4:	9b03      	ldr	r3, [sp, #12]
  c6:	899b      	ldrh	r3, [r3, #12]
  c8:	ea42 0203 	orr.w	r2, r2, r3
  cc:	9201      	str	r2, [sp, #4]
  ce:	9b03      	ldr	r3, [sp, #12]
  d0:	7b9b      	ldrb	r3, [r3, #14]
  d2:	2b00      	cmp	r3, #0
  d4:	d003      	beq.n	de <EBI_TFTInit+0xde>
  d6:	f44f 7180 	mov.w	r1, #256	; 0x100
  da:	9102      	str	r1, [sp, #8]
  dc:	e002      	b.n	e4 <EBI_TFTInit+0xe4>
  de:	f04f 0300 	mov.w	r3, #0	; 0x0
  e2:	9302      	str	r3, [sp, #8]
  e4:	9901      	ldr	r1, [sp, #4]
  e6:	9b02      	ldr	r3, [sp, #8]
  e8:	ea41 0203 	orr.w	r2, r1, r3
  ec:	9b03      	ldr	r3, [sp, #12]
  ee:	7bdb      	ldrb	r3, [r3, #15]
  f0:	ea42 0203 	orr.w	r2, r2, r3
  f4:	9b03      	ldr	r3, [sp, #12]
  f6:	7c1b      	ldrb	r3, [r3, #16]
  f8:	ea42 0303 	orr.w	r3, r2, r3
  fc:	9305      	str	r3, [sp, #20]
  fe:	f248 0300 	movw	r3, #32768	; 0x8000
 102:	f2c4 0300 	movt	r3, #16384	; 0x4000
 106:	9a05      	ldr	r2, [sp, #20]
 108:	65da      	str	r2, [r3, #92]
 10a:	9b03      	ldr	r3, [sp, #12]
 10c:	7c1b      	ldrb	r3, [r3, #16]
 10e:	2b00      	cmp	r3, #0
 110:	d00b      	beq.n	12a <EBI_TFTInit+0x12a>
 112:	f248 0200 	movw	r2, #32768	; 0x8000
 116:	f2c4 0200 	movt	r2, #16384	; 0x4000
 11a:	f248 0300 	movw	r3, #32768	; 0x8000
 11e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 122:	695b      	ldr	r3, [r3, #20]
 124:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 128:	6153      	str	r3, [r2, #20]
 12a:	b006      	add	sp, #24
 12c:	bd10      	pop	{r4, pc}
 12e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_TFTFrameBaseSet:

00000000 <EBI_TFTFrameBaseSet>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f248 0300 	movw	r3, #32768	; 0x8000
   8:	f2c4 0300 	movt	r3, #16384	; 0x4000
   c:	9a01      	ldr	r2, [sp, #4]
   e:	665a      	str	r2, [r3, #100]
  10:	b002      	add	sp, #8
  12:	4770      	bx	lr
Disassembly of section .text.EBI_TFTSizeSet:

00000000 <EBI_TFTSizeSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
   e:	f240 33ff 	movw	r3, #1023	; 0x3ff
  12:	429a      	cmp	r2, r3
  14:	d907      	bls.n	26 <EBI_TFTSizeSet+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f44f 711d 	mov.w	r1, #628	; 0x274
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b00      	ldr	r3, [sp, #0]
  28:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
  2c:	f240 33ff 	movw	r3, #1023	; 0x3ff
  30:	429a      	cmp	r2, r3
  32:	d907      	bls.n	44 <EBI_TFTSizeSet+0x44>
  34:	f240 0000 	movw	r0, #0	; 0x0
  38:	f2c0 0000 	movt	r0, #0	; 0x0
  3c:	f240 2175 	movw	r1, #629	; 0x275
  40:	f7ff fffe 	bl	0 <assertEFM>
  44:	f248 0200 	movw	r2, #32768	; 0x8000
  48:	f2c4 0200 	movt	r2, #16384	; 0x4000
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
  52:	9b00      	ldr	r3, [sp, #0]
  54:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  58:	ea4f 4303 	mov.w	r3, r3, lsl #16
  5c:	ea41 0303 	orr.w	r3, r1, r3
  60:	66d3      	str	r3, [r2, #108]
  62:	b003      	add	sp, #12
  64:	bd00      	pop	{pc}
  66:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_TFTHPorchSet:

00000000 <EBI_TFTHPorchSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2bff      	cmp	r3, #255
   e:	dd07      	ble.n	20 <EBI_TFTHPorchSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f44f 7122 	mov.w	r1, #648	; 0x288
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b02      	ldr	r3, [sp, #8]
  22:	2bff      	cmp	r3, #255
  24:	dd07      	ble.n	36 <EBI_TFTHPorchSet+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 2189 	movw	r1, #649	; 0x289
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  3c:	2b7f      	cmp	r3, #127
  3e:	dd07      	ble.n	50 <EBI_TFTHPorchSet+0x50>
  40:	f240 0000 	movw	r0, #0	; 0x0
  44:	f2c0 0000 	movt	r0, #0	; 0x0
  48:	f240 218a 	movw	r1, #650	; 0x28a
  4c:	f7ff fffe 	bl	0 <assertEFM>
  50:	f248 0200 	movw	r2, #32768	; 0x8000
  54:	f2c4 0200 	movt	r2, #16384	; 0x4000
  58:	9b03      	ldr	r3, [sp, #12]
  5a:	ea4f 2103 	mov.w	r1, r3, lsl #8
  5e:	9b02      	ldr	r3, [sp, #8]
  60:	ea4f 4383 	mov.w	r3, r3, lsl #18
  64:	ea41 0103 	orr.w	r1, r1, r3
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  6e:	ea41 0303 	orr.w	r3, r1, r3
  72:	6713      	str	r3, [r2, #112]
  74:	b005      	add	sp, #20
  76:	bd00      	pop	{pc}
Disassembly of section .text.EBI_TFTVPorchSet:

00000000 <EBI_TFTVPorchSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2bff      	cmp	r3, #255
   e:	dd07      	ble.n	20 <EBI_TFTVPorchSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f240 219f 	movw	r1, #671	; 0x29f
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b02      	ldr	r3, [sp, #8]
  22:	2bff      	cmp	r3, #255
  24:	dd07      	ble.n	36 <EBI_TFTVPorchSet+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f44f 7128 	mov.w	r1, #672	; 0x2a0
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  3c:	2b7f      	cmp	r3, #127
  3e:	dd07      	ble.n	50 <EBI_TFTVPorchSet+0x50>
  40:	f240 0000 	movw	r0, #0	; 0x0
  44:	f2c0 0000 	movt	r0, #0	; 0x0
  48:	f240 21a1 	movw	r1, #673	; 0x2a1
  4c:	f7ff fffe 	bl	0 <assertEFM>
  50:	f248 0200 	movw	r2, #32768	; 0x8000
  54:	f2c4 0200 	movt	r2, #16384	; 0x4000
  58:	9b03      	ldr	r3, [sp, #12]
  5a:	ea4f 2103 	mov.w	r1, r3, lsl #8
  5e:	9b02      	ldr	r3, [sp, #8]
  60:	ea4f 4383 	mov.w	r3, r3, lsl #18
  64:	ea41 0103 	orr.w	r1, r1, r3
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  6e:	ea41 0303 	orr.w	r3, r1, r3
  72:	6753      	str	r3, [r2, #116]
  74:	b005      	add	sp, #20
  76:	bd00      	pop	{pc}
Disassembly of section .text.EBI_TFTTimingSet:

00000000 <EBI_TFTTimingSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9a03      	ldr	r2, [sp, #12]
   e:	f240 73ff 	movw	r3, #2047	; 0x7ff
  12:	429a      	cmp	r2, r3
  14:	dd07      	ble.n	26 <EBI_TFTTimingSet+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f240 21bb 	movw	r1, #699	; 0x2bb
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9a02      	ldr	r2, [sp, #8]
  28:	f240 73ff 	movw	r3, #2047	; 0x7ff
  2c:	429a      	cmp	r2, r3
  2e:	dd07      	ble.n	40 <EBI_TFTTimingSet+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f44f 712f 	mov.w	r1, #700	; 0x2bc
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	9b01      	ldr	r3, [sp, #4]
  42:	2b03      	cmp	r3, #3
  44:	dd07      	ble.n	56 <EBI_TFTTimingSet+0x56>
  46:	f240 0000 	movw	r0, #0	; 0x0
  4a:	f2c0 0000 	movt	r0, #0	; 0x0
  4e:	f240 21bd 	movw	r1, #701	; 0x2bd
  52:	f7ff fffe 	bl	0 <assertEFM>
  56:	9b00      	ldr	r3, [sp, #0]
  58:	2b03      	cmp	r3, #3
  5a:	dd07      	ble.n	6c <EBI_TFTTimingSet+0x6c>
  5c:	f240 0000 	movw	r0, #0	; 0x0
  60:	f2c0 0000 	movt	r0, #0	; 0x0
  64:	f240 21be 	movw	r1, #702	; 0x2be
  68:	f7ff fffe 	bl	0 <assertEFM>
  6c:	f248 0100 	movw	r1, #32768	; 0x8000
  70:	f2c4 0100 	movt	r1, #16384	; 0x4000
  74:	9b02      	ldr	r3, [sp, #8]
  76:	ea4f 3203 	mov.w	r2, r3, lsl #12
  7a:	9b03      	ldr	r3, [sp, #12]
  7c:	ea42 0203 	orr.w	r2, r2, r3
  80:	9b01      	ldr	r3, [sp, #4]
  82:	ea4f 6303 	mov.w	r3, r3, lsl #24
  86:	ea42 0203 	orr.w	r2, r2, r3
  8a:	9b00      	ldr	r3, [sp, #0]
  8c:	ea4f 7303 	mov.w	r3, r3, lsl #28
  90:	ea42 0303 	orr.w	r3, r2, r3
  94:	678b      	str	r3, [r1, #120]
  96:	b005      	add	sp, #20
  98:	bd00      	pop	{pc}
  9a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_BankReadTimingConfig:

00000000 <EBI_BankReadTimingConfig>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	4618      	mov	r0, r3
   8:	460b      	mov	r3, r1
   a:	f88d 3003 	strb.w	r3, [sp, #3]
   e:	4613      	mov	r3, r2
  10:	f88d 3002 	strb.w	r3, [sp, #2]
  14:	4603      	mov	r3, r0
  16:	f88d 3001 	strb.w	r3, [sp, #1]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  20:	2b00      	cmp	r3, #0
  22:	d007      	beq.n	34 <EBI_BankReadTimingConfig+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f240 21db 	movw	r1, #731	; 0x2db
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9b01      	ldr	r3, [sp, #4]
  36:	f003 0302 	and.w	r3, r3, #2	; 0x2
  3a:	2b00      	cmp	r3, #0
  3c:	d020      	beq.n	80 <EBI_BankReadTimingConfig+0x80>
  3e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  42:	f248 0008 	movw	r0, #32776	; 0x8008
  46:	f2c4 0000 	movt	r0, #16384	; 0x4000
  4a:	f04f 011e 	mov.w	r1, #30	; 0x1e
  4e:	461a      	mov	r2, r3
  50:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  54:	f89d 3002 	ldrb.w	r3, [sp, #2]
  58:	f248 0008 	movw	r0, #32776	; 0x8008
  5c:	f2c4 0000 	movt	r0, #16384	; 0x4000
  60:	f04f 011d 	mov.w	r1, #29	; 0x1d
  64:	461a      	mov	r2, r3
  66:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  6a:	f89d 3001 	ldrb.w	r3, [sp, #1]
  6e:	f248 0008 	movw	r0, #32776	; 0x8008
  72:	f2c4 0000 	movt	r0, #16384	; 0x4000
  76:	f04f 011c 	mov.w	r1, #28	; 0x1c
  7a:	461a      	mov	r2, r3
  7c:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  80:	9b01      	ldr	r3, [sp, #4]
  82:	f003 0304 	and.w	r3, r3, #4	; 0x4
  86:	2b00      	cmp	r3, #0
  88:	d020      	beq.n	cc <EBI_BankReadTimingConfig+0xcc>
  8a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  8e:	f248 001c 	movw	r0, #32796	; 0x801c
  92:	f2c4 0000 	movt	r0, #16384	; 0x4000
  96:	f04f 011e 	mov.w	r1, #30	; 0x1e
  9a:	461a      	mov	r2, r3
  9c:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  a0:	f89d 3002 	ldrb.w	r3, [sp, #2]
  a4:	f248 001c 	movw	r0, #32796	; 0x801c
  a8:	f2c4 0000 	movt	r0, #16384	; 0x4000
  ac:	f04f 011d 	mov.w	r1, #29	; 0x1d
  b0:	461a      	mov	r2, r3
  b2:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  b6:	f89d 3001 	ldrb.w	r3, [sp, #1]
  ba:	f248 001c 	movw	r0, #32796	; 0x801c
  be:	f2c4 0000 	movt	r0, #16384	; 0x4000
  c2:	f04f 011c 	mov.w	r1, #28	; 0x1c
  c6:	461a      	mov	r2, r3
  c8:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  cc:	9b01      	ldr	r3, [sp, #4]
  ce:	f003 0308 	and.w	r3, r3, #8	; 0x8
  d2:	2b00      	cmp	r3, #0
  d4:	d020      	beq.n	118 <EBI_BankReadTimingConfig+0x118>
  d6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  da:	f248 002c 	movw	r0, #32812	; 0x802c
  de:	f2c4 0000 	movt	r0, #16384	; 0x4000
  e2:	f04f 011e 	mov.w	r1, #30	; 0x1e
  e6:	461a      	mov	r2, r3
  e8:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
  ec:	f89d 3002 	ldrb.w	r3, [sp, #2]
  f0:	f248 002c 	movw	r0, #32812	; 0x802c
  f4:	f2c4 0000 	movt	r0, #16384	; 0x4000
  f8:	f04f 011d 	mov.w	r1, #29	; 0x1d
  fc:	461a      	mov	r2, r3
  fe:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
 102:	f89d 3001 	ldrb.w	r3, [sp, #1]
 106:	f248 002c 	movw	r0, #32812	; 0x802c
 10a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 10e:	f04f 011c 	mov.w	r1, #28	; 0x1c
 112:	461a      	mov	r2, r3
 114:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
 118:	9b01      	ldr	r3, [sp, #4]
 11a:	f003 0310 	and.w	r3, r3, #16	; 0x10
 11e:	2b00      	cmp	r3, #0
 120:	d020      	beq.n	164 <EBI_BankReadTimingConfig+0x164>
 122:	f89d 3003 	ldrb.w	r3, [sp, #3]
 126:	f248 003c 	movw	r0, #32828	; 0x803c
 12a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 12e:	f04f 011e 	mov.w	r1, #30	; 0x1e
 132:	461a      	mov	r2, r3
 134:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
 138:	f89d 3002 	ldrb.w	r3, [sp, #2]
 13c:	f248 003c 	movw	r0, #32828	; 0x803c
 140:	f2c4 0000 	movt	r0, #16384	; 0x4000
 144:	f04f 011d 	mov.w	r1, #29	; 0x1d
 148:	461a      	mov	r2, r3
 14a:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
 14e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 152:	f248 003c 	movw	r0, #32828	; 0x803c
 156:	f2c4 0000 	movt	r0, #16384	; 0x4000
 15a:	f04f 011c 	mov.w	r1, #28	; 0x1c
 15e:	461a      	mov	r2, r3
 160:	f7ff fffe 	bl	0 <EBI_BankReadTimingConfig>
 164:	b003      	add	sp, #12
 166:	bd00      	pop	{pc}
Disassembly of section .text.EBI_BankReadTimingSet:

00000000 <EBI_BankReadTimingSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  12:	2b00      	cmp	r3, #0
  14:	d007      	beq.n	26 <EBI_BankReadTimingSet+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f240 310e 	movw	r1, #782	; 0x30e
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b02      	ldr	r3, [sp, #8]
  28:	2b03      	cmp	r3, #3
  2a:	dd07      	ble.n	3c <EBI_BankReadTimingSet+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f240 3111 	movw	r1, #785	; 0x311
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	2b3f      	cmp	r3, #63
  40:	dd07      	ble.n	52 <EBI_BankReadTimingSet+0x52>
  42:	f240 0000 	movw	r0, #0	; 0x0
  46:	f2c0 0000 	movt	r0, #0	; 0x0
  4a:	f240 3112 	movw	r1, #786	; 0x312
  4e:	f7ff fffe 	bl	0 <assertEFM>
  52:	9b00      	ldr	r3, [sp, #0]
  54:	2b03      	cmp	r3, #3
  56:	dd07      	ble.n	68 <EBI_BankReadTimingSet+0x68>
  58:	f240 0000 	movw	r0, #0	; 0x0
  5c:	f2c0 0000 	movt	r0, #0	; 0x0
  60:	f240 3113 	movw	r1, #787	; 0x313
  64:	f7ff fffe 	bl	0 <assertEFM>
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	ea4f 2203 	mov.w	r2, r3, lsl #8
  6e:	9b02      	ldr	r3, [sp, #8]
  70:	ea42 0203 	orr.w	r2, r2, r3
  74:	9b00      	ldr	r3, [sp, #0]
  76:	ea4f 4303 	mov.w	r3, r3, lsl #16
  7a:	ea42 0303 	orr.w	r3, r2, r3
  7e:	9305      	str	r3, [sp, #20]
  80:	9b03      	ldr	r3, [sp, #12]
  82:	f003 0302 	and.w	r3, r3, #2	; 0x2
  86:	2b00      	cmp	r3, #0
  88:	d012      	beq.n	b0 <assertEFM+0xb0>
  8a:	f248 0100 	movw	r1, #32768	; 0x8000
  8e:	f2c4 0100 	movt	r1, #16384	; 0x4000
  92:	f248 0300 	movw	r3, #32768	; 0x8000
  96:	f2c4 0300 	movt	r3, #16384	; 0x4000
  9a:	689a      	ldr	r2, [r3, #8]
  9c:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
  a0:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
  a4:	ea02 0303 	and.w	r3, r2, r3
  a8:	9a05      	ldr	r2, [sp, #20]
  aa:	ea43 0302 	orr.w	r3, r3, r2
  ae:	608b      	str	r3, [r1, #8]
  b0:	9b03      	ldr	r3, [sp, #12]
  b2:	f003 0304 	and.w	r3, r3, #4	; 0x4
  b6:	2b00      	cmp	r3, #0
  b8:	d012      	beq.n	e0 <assertEFM+0xe0>
  ba:	f248 0100 	movw	r1, #32768	; 0x8000
  be:	f2c4 0100 	movt	r1, #16384	; 0x4000
  c2:	f248 0300 	movw	r3, #32768	; 0x8000
  c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
  ca:	69da      	ldr	r2, [r3, #28]
  cc:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
  d0:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
  d4:	ea02 0303 	and.w	r3, r2, r3
  d8:	9a05      	ldr	r2, [sp, #20]
  da:	ea43 0302 	orr.w	r3, r3, r2
  de:	61cb      	str	r3, [r1, #28]
  e0:	9b03      	ldr	r3, [sp, #12]
  e2:	f003 0308 	and.w	r3, r3, #8	; 0x8
  e6:	2b00      	cmp	r3, #0
  e8:	d012      	beq.n	110 <assertEFM+0x110>
  ea:	f248 0100 	movw	r1, #32768	; 0x8000
  ee:	f2c4 0100 	movt	r1, #16384	; 0x4000
  f2:	f248 0300 	movw	r3, #32768	; 0x8000
  f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
  fa:	6ada      	ldr	r2, [r3, #44]
  fc:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
 100:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 104:	ea02 0303 	and.w	r3, r2, r3
 108:	9a05      	ldr	r2, [sp, #20]
 10a:	ea43 0302 	orr.w	r3, r3, r2
 10e:	62cb      	str	r3, [r1, #44]
 110:	9b03      	ldr	r3, [sp, #12]
 112:	f003 0310 	and.w	r3, r3, #16	; 0x10
 116:	2b00      	cmp	r3, #0
 118:	d012      	beq.n	140 <assertEFM+0x140>
 11a:	f248 0100 	movw	r1, #32768	; 0x8000
 11e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 122:	f248 0300 	movw	r3, #32768	; 0x8000
 126:	f2c4 0300 	movt	r3, #16384	; 0x4000
 12a:	6bda      	ldr	r2, [r3, #60]
 12c:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
 130:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 134:	ea02 0303 	and.w	r3, r2, r3
 138:	9a05      	ldr	r2, [sp, #20]
 13a:	ea43 0302 	orr.w	r3, r3, r2
 13e:	63cb      	str	r3, [r1, #60]
 140:	b007      	add	sp, #28
 142:	bd00      	pop	{pc}
Disassembly of section .text.EBI_BankWriteTimingConfig:

00000000 <EBI_BankWriteTimingConfig>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	4613      	mov	r3, r2
   e:	f88d 3002 	strb.w	r3, [sp, #2]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  18:	2b00      	cmp	r3, #0
  1a:	d007      	beq.n	2c <EBI_BankWriteTimingConfig+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f240 3149 	movw	r1, #841	; 0x349
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	f003 0302 	and.w	r3, r3, #2	; 0x2
  32:	2b00      	cmp	r3, #0
  34:	d015      	beq.n	62 <EBI_BankWriteTimingConfig+0x62>
  36:	f89d 3003 	ldrb.w	r3, [sp, #3]
  3a:	f248 000c 	movw	r0, #32780	; 0x800c
  3e:	f2c4 0000 	movt	r0, #16384	; 0x4000
  42:	f04f 011d 	mov.w	r1, #29	; 0x1d
  46:	461a      	mov	r2, r3
  48:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  4c:	f89d 3002 	ldrb.w	r3, [sp, #2]
  50:	f248 000c 	movw	r0, #32780	; 0x800c
  54:	f2c4 0000 	movt	r0, #16384	; 0x4000
  58:	f04f 011c 	mov.w	r1, #28	; 0x1c
  5c:	461a      	mov	r2, r3
  5e:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  62:	9b01      	ldr	r3, [sp, #4]
  64:	f003 0304 	and.w	r3, r3, #4	; 0x4
  68:	2b00      	cmp	r3, #0
  6a:	d015      	beq.n	98 <EBI_BankWriteTimingConfig+0x98>
  6c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  70:	f248 0020 	movw	r0, #32800	; 0x8020
  74:	f2c4 0000 	movt	r0, #16384	; 0x4000
  78:	f04f 011d 	mov.w	r1, #29	; 0x1d
  7c:	461a      	mov	r2, r3
  7e:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  82:	f89d 3002 	ldrb.w	r3, [sp, #2]
  86:	f248 0020 	movw	r0, #32800	; 0x8020
  8a:	f2c4 0000 	movt	r0, #16384	; 0x4000
  8e:	f04f 011c 	mov.w	r1, #28	; 0x1c
  92:	461a      	mov	r2, r3
  94:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  98:	9b01      	ldr	r3, [sp, #4]
  9a:	f003 0308 	and.w	r3, r3, #8	; 0x8
  9e:	2b00      	cmp	r3, #0
  a0:	d015      	beq.n	ce <EBI_BankWriteTimingConfig+0xce>
  a2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  a6:	f248 0030 	movw	r0, #32816	; 0x8030
  aa:	f2c4 0000 	movt	r0, #16384	; 0x4000
  ae:	f04f 011d 	mov.w	r1, #29	; 0x1d
  b2:	461a      	mov	r2, r3
  b4:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  b8:	f89d 3002 	ldrb.w	r3, [sp, #2]
  bc:	f248 0030 	movw	r0, #32816	; 0x8030
  c0:	f2c4 0000 	movt	r0, #16384	; 0x4000
  c4:	f04f 011c 	mov.w	r1, #28	; 0x1c
  c8:	461a      	mov	r2, r3
  ca:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  ce:	9b01      	ldr	r3, [sp, #4]
  d0:	f003 0310 	and.w	r3, r3, #16	; 0x10
  d4:	2b00      	cmp	r3, #0
  d6:	d015      	beq.n	104 <EBI_BankWriteTimingConfig+0x104>
  d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  dc:	f248 0040 	movw	r0, #32832	; 0x8040
  e0:	f2c4 0000 	movt	r0, #16384	; 0x4000
  e4:	f04f 011d 	mov.w	r1, #29	; 0x1d
  e8:	461a      	mov	r2, r3
  ea:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
  ee:	f89d 3002 	ldrb.w	r3, [sp, #2]
  f2:	f248 0040 	movw	r0, #32832	; 0x8040
  f6:	f2c4 0000 	movt	r0, #16384	; 0x4000
  fa:	f04f 011c 	mov.w	r1, #28	; 0x1c
  fe:	461a      	mov	r2, r3
 100:	f7ff fffe 	bl	0 <EBI_BankWriteTimingConfig>
 104:	b003      	add	sp, #12
 106:	bd00      	pop	{pc}
Disassembly of section .text.EBI_BankWriteTimingSet:

00000000 <EBI_BankWriteTimingSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  12:	2b00      	cmp	r3, #0
  14:	d007      	beq.n	26 <EBI_BankWriteTimingSet+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f44f 715e 	mov.w	r1, #888	; 0x378
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b02      	ldr	r3, [sp, #8]
  28:	2b03      	cmp	r3, #3
  2a:	dd07      	ble.n	3c <EBI_BankWriteTimingSet+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f240 317b 	movw	r1, #891	; 0x37b
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	2b3f      	cmp	r3, #63
  40:	dd07      	ble.n	52 <EBI_BankWriteTimingSet+0x52>
  42:	f240 0000 	movw	r0, #0	; 0x0
  46:	f2c0 0000 	movt	r0, #0	; 0x0
  4a:	f44f 715f 	mov.w	r1, #892	; 0x37c
  4e:	f7ff fffe 	bl	0 <assertEFM>
  52:	9b00      	ldr	r3, [sp, #0]
  54:	2b03      	cmp	r3, #3
  56:	dd07      	ble.n	68 <EBI_BankWriteTimingSet+0x68>
  58:	f240 0000 	movw	r0, #0	; 0x0
  5c:	f2c0 0000 	movt	r0, #0	; 0x0
  60:	f240 317d 	movw	r1, #893	; 0x37d
  64:	f7ff fffe 	bl	0 <assertEFM>
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	ea4f 2203 	mov.w	r2, r3, lsl #8
  6e:	9b02      	ldr	r3, [sp, #8]
  70:	ea42 0203 	orr.w	r2, r2, r3
  74:	9b00      	ldr	r3, [sp, #0]
  76:	ea4f 4303 	mov.w	r3, r3, lsl #16
  7a:	ea42 0303 	orr.w	r3, r2, r3
  7e:	9305      	str	r3, [sp, #20]
  80:	9b03      	ldr	r3, [sp, #12]
  82:	f003 0302 	and.w	r3, r3, #2	; 0x2
  86:	2b00      	cmp	r3, #0
  88:	d012      	beq.n	b0 <assertEFM+0xb0>
  8a:	f248 0100 	movw	r1, #32768	; 0x8000
  8e:	f2c4 0100 	movt	r1, #16384	; 0x4000
  92:	f248 0300 	movw	r3, #32768	; 0x8000
  96:	f2c4 0300 	movt	r3, #16384	; 0x4000
  9a:	68da      	ldr	r2, [r3, #12]
  9c:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
  a0:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
  a4:	ea02 0303 	and.w	r3, r2, r3
  a8:	9a05      	ldr	r2, [sp, #20]
  aa:	ea43 0302 	orr.w	r3, r3, r2
  ae:	60cb      	str	r3, [r1, #12]
  b0:	9b03      	ldr	r3, [sp, #12]
  b2:	f003 0304 	and.w	r3, r3, #4	; 0x4
  b6:	2b00      	cmp	r3, #0
  b8:	d012      	beq.n	e0 <assertEFM+0xe0>
  ba:	f248 0100 	movw	r1, #32768	; 0x8000
  be:	f2c4 0100 	movt	r1, #16384	; 0x4000
  c2:	f248 0300 	movw	r3, #32768	; 0x8000
  c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
  ca:	6a1a      	ldr	r2, [r3, #32]
  cc:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
  d0:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
  d4:	ea02 0303 	and.w	r3, r2, r3
  d8:	9a05      	ldr	r2, [sp, #20]
  da:	ea43 0302 	orr.w	r3, r3, r2
  de:	620b      	str	r3, [r1, #32]
  e0:	9b03      	ldr	r3, [sp, #12]
  e2:	f003 0308 	and.w	r3, r3, #8	; 0x8
  e6:	2b00      	cmp	r3, #0
  e8:	d012      	beq.n	110 <assertEFM+0x110>
  ea:	f248 0100 	movw	r1, #32768	; 0x8000
  ee:	f2c4 0100 	movt	r1, #16384	; 0x4000
  f2:	f248 0300 	movw	r3, #32768	; 0x8000
  f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
  fa:	6b1a      	ldr	r2, [r3, #48]
  fc:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
 100:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 104:	ea02 0303 	and.w	r3, r2, r3
 108:	9a05      	ldr	r2, [sp, #20]
 10a:	ea43 0302 	orr.w	r3, r3, r2
 10e:	630b      	str	r3, [r1, #48]
 110:	9b03      	ldr	r3, [sp, #12]
 112:	f003 0310 	and.w	r3, r3, #16	; 0x10
 116:	2b00      	cmp	r3, #0
 118:	d012      	beq.n	140 <assertEFM+0x140>
 11a:	f248 0100 	movw	r1, #32768	; 0x8000
 11e:	f2c4 0100 	movt	r1, #16384	; 0x4000
 122:	f248 0300 	movw	r3, #32768	; 0x8000
 126:	f2c4 0300 	movt	r3, #16384	; 0x4000
 12a:	6c1a      	ldr	r2, [r3, #64]
 12c:	f24c 03fc 	movw	r3, #49404	; 0xc0fc
 130:	f6cf 73fc 	movt	r3, #65532	; 0xfffc
 134:	ea02 0303 	and.w	r3, r2, r3
 138:	9a05      	ldr	r2, [sp, #20]
 13a:	ea43 0302 	orr.w	r3, r3, r2
 13e:	640b      	str	r3, [r1, #64]
 140:	b007      	add	sp, #28
 142:	bd00      	pop	{pc}
Disassembly of section .text.EBI_BankAddressTimingConfig:

00000000 <EBI_BankAddressTimingConfig>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  12:	2b00      	cmp	r3, #0
  14:	d007      	beq.n	26 <EBI_BankAddressTimingConfig+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f44f 716c 	mov.w	r1, #944	; 0x3b0
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b01      	ldr	r3, [sp, #4]
  28:	f003 0302 	and.w	r3, r3, #2	; 0x2
  2c:	2b00      	cmp	r3, #0
  2e:	d00a      	beq.n	46 <EBI_BankAddressTimingConfig+0x46>
  30:	f89d 3003 	ldrb.w	r3, [sp, #3]
  34:	f248 0004 	movw	r0, #32772	; 0x8004
  38:	f2c4 0000 	movt	r0, #16384	; 0x4000
  3c:	f04f 011c 	mov.w	r1, #28	; 0x1c
  40:	461a      	mov	r2, r3
  42:	f7ff fffe 	bl	0 <EBI_BankAddressTimingConfig>
  46:	9b01      	ldr	r3, [sp, #4]
  48:	f003 0304 	and.w	r3, r3, #4	; 0x4
  4c:	2b00      	cmp	r3, #0
  4e:	d00a      	beq.n	66 <EBI_BankAddressTimingConfig+0x66>
  50:	f89d 3003 	ldrb.w	r3, [sp, #3]
  54:	f248 0018 	movw	r0, #32792	; 0x8018
  58:	f2c4 0000 	movt	r0, #16384	; 0x4000
  5c:	f04f 011c 	mov.w	r1, #28	; 0x1c
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <EBI_BankAddressTimingConfig>
  66:	9b01      	ldr	r3, [sp, #4]
  68:	f003 0308 	and.w	r3, r3, #8	; 0x8
  6c:	2b00      	cmp	r3, #0
  6e:	d00a      	beq.n	86 <EBI_BankAddressTimingConfig+0x86>
  70:	f89d 3003 	ldrb.w	r3, [sp, #3]
  74:	f248 0028 	movw	r0, #32808	; 0x8028
  78:	f2c4 0000 	movt	r0, #16384	; 0x4000
  7c:	f04f 011c 	mov.w	r1, #28	; 0x1c
  80:	461a      	mov	r2, r3
  82:	f7ff fffe 	bl	0 <EBI_BankAddressTimingConfig>
  86:	9b01      	ldr	r3, [sp, #4]
  88:	f003 0310 	and.w	r3, r3, #16	; 0x10
  8c:	2b00      	cmp	r3, #0
  8e:	d00a      	beq.n	a6 <EBI_BankAddressTimingConfig+0xa6>
  90:	f89d 3003 	ldrb.w	r3, [sp, #3]
  94:	f248 0038 	movw	r0, #32824	; 0x8038
  98:	f2c4 0000 	movt	r0, #16384	; 0x4000
  9c:	f04f 011c 	mov.w	r1, #28	; 0x1c
  a0:	461a      	mov	r2, r3
  a2:	f7ff fffe 	bl	0 <EBI_BankAddressTimingConfig>
  a6:	b003      	add	sp, #12
  a8:	bd00      	pop	{pc}
  aa:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_BankAddressTimingSet:

00000000 <EBI_BankAddressTimingSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  10:	2b00      	cmp	r3, #0
  12:	d007      	beq.n	24 <EBI_BankAddressTimingSet+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f44f 7176 	mov.w	r1, #984	; 0x3d8
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b02      	ldr	r3, [sp, #8]
  26:	2b03      	cmp	r3, #3
  28:	dd07      	ble.n	3a <EBI_BankAddressTimingSet+0x3a>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f240 31db 	movw	r1, #987	; 0x3db
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	2b03      	cmp	r3, #3
  3e:	dd07      	ble.n	50 <EBI_BankAddressTimingSet+0x50>
  40:	f240 0000 	movw	r0, #0	; 0x0
  44:	f2c0 0000 	movt	r0, #0	; 0x0
  48:	f44f 7177 	mov.w	r1, #988	; 0x3dc
  4c:	f7ff fffe 	bl	0 <assertEFM>
  50:	9b01      	ldr	r3, [sp, #4]
  52:	ea4f 2203 	mov.w	r2, r3, lsl #8
  56:	9b02      	ldr	r3, [sp, #8]
  58:	ea42 0303 	orr.w	r3, r2, r3
  5c:	9305      	str	r3, [sp, #20]
  5e:	9b03      	ldr	r3, [sp, #12]
  60:	f003 0302 	and.w	r3, r3, #2	; 0x2
  64:	2b00      	cmp	r3, #0
  66:	d010      	beq.n	8a <assertEFM+0x8a>
  68:	f248 0100 	movw	r1, #32768	; 0x8000
  6c:	f2c4 0100 	movt	r1, #16384	; 0x4000
  70:	f248 0300 	movw	r3, #32768	; 0x8000
  74:	f2c4 0300 	movt	r3, #16384	; 0x4000
  78:	685b      	ldr	r3, [r3, #4]
  7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  7e:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  82:	9a05      	ldr	r2, [sp, #20]
  84:	ea43 0302 	orr.w	r3, r3, r2
  88:	604b      	str	r3, [r1, #4]
  8a:	9b03      	ldr	r3, [sp, #12]
  8c:	f003 0304 	and.w	r3, r3, #4	; 0x4
  90:	2b00      	cmp	r3, #0
  92:	d010      	beq.n	b6 <assertEFM+0xb6>
  94:	f248 0100 	movw	r1, #32768	; 0x8000
  98:	f2c4 0100 	movt	r1, #16384	; 0x4000
  9c:	f248 0300 	movw	r3, #32768	; 0x8000
  a0:	f2c4 0300 	movt	r3, #16384	; 0x4000
  a4:	699b      	ldr	r3, [r3, #24]
  a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  aa:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  ae:	9a05      	ldr	r2, [sp, #20]
  b0:	ea43 0302 	orr.w	r3, r3, r2
  b4:	618b      	str	r3, [r1, #24]
  b6:	9b03      	ldr	r3, [sp, #12]
  b8:	f003 0308 	and.w	r3, r3, #8	; 0x8
  bc:	2b00      	cmp	r3, #0
  be:	d010      	beq.n	e2 <assertEFM+0xe2>
  c0:	f248 0100 	movw	r1, #32768	; 0x8000
  c4:	f2c4 0100 	movt	r1, #16384	; 0x4000
  c8:	f248 0300 	movw	r3, #32768	; 0x8000
  cc:	f2c4 0300 	movt	r3, #16384	; 0x4000
  d0:	6a9b      	ldr	r3, [r3, #40]
  d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  d6:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  da:	9a05      	ldr	r2, [sp, #20]
  dc:	ea43 0302 	orr.w	r3, r3, r2
  e0:	628b      	str	r3, [r1, #40]
  e2:	9b03      	ldr	r3, [sp, #12]
  e4:	f003 0310 	and.w	r3, r3, #16	; 0x10
  e8:	2b00      	cmp	r3, #0
  ea:	d010      	beq.n	10e <assertEFM+0x10e>
  ec:	f248 0100 	movw	r1, #32768	; 0x8000
  f0:	f2c4 0100 	movt	r1, #16384	; 0x4000
  f4:	f248 0300 	movw	r3, #32768	; 0x8000
  f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
  fc:	6b9b      	ldr	r3, [r3, #56]
  fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 102:	f023 0303 	bic.w	r3, r3, #3	; 0x3
 106:	9a05      	ldr	r2, [sp, #20]
 108:	ea43 0302 	orr.w	r3, r3, r2
 10c:	638b      	str	r3, [r1, #56]
 10e:	b007      	add	sp, #28
 110:	bd00      	pop	{pc}
 112:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_BankPolaritySet:

00000000 <EBI_BankPolaritySet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	4613      	mov	r3, r2
   e:	f88d 3002 	strb.w	r3, [sp, #2]
  12:	f04f 0300 	mov.w	r3, #0	; 0x0
  16:	9302      	str	r3, [sp, #8]
  18:	f04f 0300 	mov.w	r3, #0	; 0x0
  1c:	9303      	str	r3, [sp, #12]
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  24:	2b00      	cmp	r3, #0
  26:	f000 80dc 	beq.w	1e2 <EBI_BankPolaritySet+0x1e2>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f240 4111 	movw	r1, #1041	; 0x411
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	e0d2      	b.n	1e2 <EBI_BankPolaritySet+0x1e2>
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	f003 0302 	and.w	r3, r3, #2	; 0x2
  42:	2b00      	cmp	r3, #0
  44:	d007      	beq.n	56 <EBI_BankPolaritySet+0x56>
  46:	f248 0310 	movw	r3, #32784	; 0x8010
  4a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  4e:	9303      	str	r3, [sp, #12]
  50:	f04f 0302 	mov.w	r3, #2	; 0x2
  54:	9302      	str	r3, [sp, #8]
  56:	9b01      	ldr	r3, [sp, #4]
  58:	f003 0304 	and.w	r3, r3, #4	; 0x4
  5c:	2b00      	cmp	r3, #0
  5e:	d007      	beq.n	70 <EBI_BankPolaritySet+0x70>
  60:	f248 0324 	movw	r3, #32804	; 0x8024
  64:	f2c4 0300 	movt	r3, #16384	; 0x4000
  68:	9303      	str	r3, [sp, #12]
  6a:	f04f 0304 	mov.w	r3, #4	; 0x4
  6e:	9302      	str	r3, [sp, #8]
  70:	9b01      	ldr	r3, [sp, #4]
  72:	f003 0308 	and.w	r3, r3, #8	; 0x8
  76:	2b00      	cmp	r3, #0
  78:	d007      	beq.n	8a <EBI_BankPolaritySet+0x8a>
  7a:	f248 0334 	movw	r3, #32820	; 0x8034
  7e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  82:	9303      	str	r3, [sp, #12]
  84:	f04f 0308 	mov.w	r3, #8	; 0x8
  88:	9302      	str	r3, [sp, #8]
  8a:	9b01      	ldr	r3, [sp, #4]
  8c:	f003 0310 	and.w	r3, r3, #16	; 0x10
  90:	2b00      	cmp	r3, #0
  92:	d007      	beq.n	a4 <EBI_BankPolaritySet+0xa4>
  94:	f248 0344 	movw	r3, #32836	; 0x8044
  98:	f2c4 0300 	movt	r3, #16384	; 0x4000
  9c:	9303      	str	r3, [sp, #12]
  9e:	f04f 0310 	mov.w	r3, #16	; 0x10
  a2:	9302      	str	r3, [sp, #8]
  a4:	f89d 3003 	ldrb.w	r3, [sp, #3]
  a8:	2b0a      	cmp	r3, #10
  aa:	f200 808b 	bhi.w	1c4 <EBI_BankPolaritySet+0x1c4>
  ae:	a201      	add	r2, pc, #4	(adr r2, b4 <EBI_BankPolaritySet+0xb4>)
  b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  b4:	000000e1 	.word	0x000000e1
  b8:	000000f3 	.word	0x000000f3
  bc:	00000105 	.word	0x00000105
  c0:	00000117 	.word	0x00000117
  c4:	00000129 	.word	0x00000129
  c8:	0000013b 	.word	0x0000013b
  cc:	0000014d 	.word	0x0000014d
  d0:	00000165 	.word	0x00000165
  d4:	0000017d 	.word	0x0000017d
  d8:	00000195 	.word	0x00000195
  dc:	000001ad 	.word	0x000001ad
  e0:	f89d 3002 	ldrb.w	r3, [sp, #2]
  e4:	9803      	ldr	r0, [sp, #12]
  e6:	f04f 0104 	mov.w	r1, #4	; 0x4
  ea:	461a      	mov	r2, r3
  ec:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
  f0:	e070      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
  f2:	f89d 3002 	ldrb.w	r3, [sp, #2]
  f6:	9803      	ldr	r0, [sp, #12]
  f8:	f04f 0103 	mov.w	r1, #3	; 0x3
  fc:	461a      	mov	r2, r3
  fe:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 102:	e067      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 104:	f89d 3002 	ldrb.w	r3, [sp, #2]
 108:	9803      	ldr	r0, [sp, #12]
 10a:	f04f 0102 	mov.w	r1, #2	; 0x2
 10e:	461a      	mov	r2, r3
 110:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 114:	e05e      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 116:	f89d 3002 	ldrb.w	r3, [sp, #2]
 11a:	9803      	ldr	r0, [sp, #12]
 11c:	f04f 0101 	mov.w	r1, #1	; 0x1
 120:	461a      	mov	r2, r3
 122:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 126:	e055      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 128:	f89d 3002 	ldrb.w	r3, [sp, #2]
 12c:	9803      	ldr	r0, [sp, #12]
 12e:	f04f 0100 	mov.w	r1, #0	; 0x0
 132:	461a      	mov	r2, r3
 134:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 138:	e04c      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 13a:	f89d 3002 	ldrb.w	r3, [sp, #2]
 13e:	9803      	ldr	r0, [sp, #12]
 140:	f04f 0105 	mov.w	r1, #5	; 0x5
 144:	461a      	mov	r2, r3
 146:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 14a:	e043      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 14c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 150:	f248 007c 	movw	r0, #32892	; 0x807c
 154:	f2c4 0000 	movt	r0, #16384	; 0x4000
 158:	f04f 0104 	mov.w	r1, #4	; 0x4
 15c:	461a      	mov	r2, r3
 15e:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 162:	e037      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 164:	f89d 3002 	ldrb.w	r3, [sp, #2]
 168:	f248 007c 	movw	r0, #32892	; 0x807c
 16c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 170:	f04f 0103 	mov.w	r1, #3	; 0x3
 174:	461a      	mov	r2, r3
 176:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 17a:	e02b      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 17c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 180:	f248 007c 	movw	r0, #32892	; 0x807c
 184:	f2c4 0000 	movt	r0, #16384	; 0x4000
 188:	f04f 0102 	mov.w	r1, #2	; 0x2
 18c:	461a      	mov	r2, r3
 18e:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 192:	e01f      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 194:	f89d 3002 	ldrb.w	r3, [sp, #2]
 198:	f248 007c 	movw	r0, #32892	; 0x807c
 19c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 1a0:	f04f 0101 	mov.w	r1, #1	; 0x1
 1a4:	461a      	mov	r2, r3
 1a6:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 1aa:	e013      	b.n	1d4 <EBI_BankPolaritySet+0x1d4>
 1ac:	f89d 3002 	ldrb.w	r3, [sp, #2]
 1b0:	f248 007c 	movw	r0, #32892	; 0x807c
 1b4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 1b8:	f04f 0100 	mov.w	r1, #0	; 0x0
 1bc:	461a      	mov	r2, r3
 1be:	f7ff fffe 	bl	0 <EBI_BankPolaritySet>
 1c2:	e007      	b.n	12 <EBI_BankPolaritySet+0x12>
 1c4:	f240 0000 	movw	r0, #0	; 0x0
 1c8:	f2c0 0000 	movt	r0, #0	; 0x0
 1cc:	f240 4156 	movw	r1, #1110	; 0x456
 1d0:	f7ff fffe 	bl	0 <assertEFM>
 1d4:	9b02      	ldr	r3, [sp, #8]
 1d6:	ea6f 0203 	mvn.w	r2, r3
 1da:	9b01      	ldr	r3, [sp, #4]
 1dc:	ea03 0302 	and.w	r3, r3, r2
 1e0:	9301      	str	r3, [sp, #4]
 1e2:	9b01      	ldr	r3, [sp, #4]
 1e4:	2b00      	cmp	r3, #0
 1e6:	f47f af29 	bne.w	3c <assertEFM+0x3c>
 1ea:	b005      	add	sp, #20
 1ec:	bd00      	pop	{pc}
 1ee:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_BankByteLaneEnable:

00000000 <EBI_BankByteLaneEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	f023 031e 	bic.w	r3, r3, #30	; 0x1e
  12:	2b00      	cmp	r3, #0
  14:	d007      	beq.n	26 <EBI_BankByteLaneEnable+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f240 416c 	movw	r1, #1132	; 0x46c
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b01      	ldr	r3, [sp, #4]
  28:	f003 0302 	and.w	r3, r3, #2	; 0x2
  2c:	2b00      	cmp	r3, #0
  2e:	d00a      	beq.n	46 <EBI_BankByteLaneEnable+0x46>
  30:	f89d 3003 	ldrb.w	r3, [sp, #3]
  34:	f248 0000 	movw	r0, #32768	; 0x8000
  38:	f2c4 0000 	movt	r0, #16384	; 0x4000
  3c:	f04f 0118 	mov.w	r1, #24	; 0x18
  40:	461a      	mov	r2, r3
  42:	f7ff fffe 	bl	0 <EBI_BankByteLaneEnable>
  46:	9b01      	ldr	r3, [sp, #4]
  48:	f003 0304 	and.w	r3, r3, #4	; 0x4
  4c:	2b00      	cmp	r3, #0
  4e:	d00a      	beq.n	66 <EBI_BankByteLaneEnable+0x66>
  50:	f89d 3003 	ldrb.w	r3, [sp, #3]
  54:	f248 0000 	movw	r0, #32768	; 0x8000
  58:	f2c4 0000 	movt	r0, #16384	; 0x4000
  5c:	f04f 0119 	mov.w	r1, #25	; 0x19
  60:	461a      	mov	r2, r3
  62:	f7ff fffe 	bl	0 <EBI_BankByteLaneEnable>
  66:	9b01      	ldr	r3, [sp, #4]
  68:	f003 0308 	and.w	r3, r3, #8	; 0x8
  6c:	2b00      	cmp	r3, #0
  6e:	d00a      	beq.n	86 <EBI_BankByteLaneEnable+0x86>
  70:	f89d 3003 	ldrb.w	r3, [sp, #3]
  74:	f248 0000 	movw	r0, #32768	; 0x8000
  78:	f2c4 0000 	movt	r0, #16384	; 0x4000
  7c:	f04f 011a 	mov.w	r1, #26	; 0x1a
  80:	461a      	mov	r2, r3
  82:	f7ff fffe 	bl	0 <EBI_BankByteLaneEnable>
  86:	9b01      	ldr	r3, [sp, #4]
  88:	f003 0310 	and.w	r3, r3, #16	; 0x10
  8c:	2b00      	cmp	r3, #0
  8e:	d00a      	beq.n	a6 <EBI_BankByteLaneEnable+0xa6>
  90:	f89d 3003 	ldrb.w	r3, [sp, #3]
  94:	f248 0000 	movw	r0, #32768	; 0x8000
  98:	f2c4 0000 	movt	r0, #16384	; 0x4000
  9c:	f04f 011b 	mov.w	r1, #27	; 0x1b
  a0:	461a      	mov	r2, r3
  a2:	f7ff fffe 	bl	0 <EBI_BankByteLaneEnable>
  a6:	b003      	add	sp, #12
  a8:	bd00      	pop	{pc}
  aa:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EBI_AltMapEnable:

00000000 <EBI_AltMapEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f248 0000 	movw	r0, #32768	; 0x8000
  12:	f2c4 0000 	movt	r0, #16384	; 0x4000
  16:	f04f 011f 	mov.w	r1, #31	; 0x1f
  1a:	461a      	mov	r2, r3
  1c:	f7ff fffe 	bl	0 <EBI_AltMapEnable>
  20:	b003      	add	sp, #12
  22:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_emu.o:     file format elf32-littlearm

Disassembly of section .text.EMU_Restore:

00000000 <EMU_Restore>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	f248 0300 	movw	r3, #32768	; 0x8000
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	f8d3 3084 	ldr.w	r3, [r3, #132]
  10:	f003 0301 	and.w	r3, r3, #1	; 0x1
  14:	9303      	str	r3, [sp, #12]
  16:	f7ff fffe 	bl	0 <EMU_Restore>
  1a:	f248 0200 	movw	r2, #32768	; 0x8000
  1e:	f2c4 020c 	movt	r2, #16396	; 0x400c
  22:	f240 0300 	movw	r3, #0	; 0x0
  26:	f2c0 0300 	movt	r3, #0	; 0x0
  2a:	881b      	ldrh	r3, [r3, #0]
  2c:	f403 73aa 	and.w	r3, r3, #340	; 0x154
  30:	6213      	str	r3, [r2, #32]
  32:	f240 0300 	movw	r3, #0	; 0x0
  36:	f2c0 0300 	movt	r3, #0	; 0x0
  3a:	881b      	ldrh	r3, [r3, #0]
  3c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
  40:	9301      	str	r3, [sp, #4]
  42:	9b01      	ldr	r3, [sp, #4]
  44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  48:	d008      	beq.n	5c <EMU_Restore+0x5c>
  4a:	9b01      	ldr	r3, [sp, #4]
  4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  50:	d015      	beq.n	7e <EMU_Restore+0x7e>
  52:	9b01      	ldr	r3, [sp, #4]
  54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
  58:	d022      	beq.n	a0 <EMU_Restore+0xa0>
  5a:	e031      	b.n	c0 <EMU_Restore+0xc0>
  5c:	f248 0300 	movw	r3, #32768	; 0x8000
  60:	f2c4 030c 	movt	r3, #16396	; 0x400c
  64:	6adb      	ldr	r3, [r3, #44]
  66:	f003 0380 	and.w	r3, r3, #128	; 0x80
  6a:	2b00      	cmp	r3, #0
  6c:	d0f6      	beq.n	5c <EMU_Restore+0x5c>
  6e:	f248 0300 	movw	r3, #32768	; 0x8000
  72:	f2c4 030c 	movt	r3, #16396	; 0x400c
  76:	f04f 0203 	mov.w	r2, #3	; 0x3
  7a:	625a      	str	r2, [r3, #36]
  7c:	e020      	b.n	c0 <EMU_Restore+0xc0>
  7e:	f248 0300 	movw	r3, #32768	; 0x8000
  82:	f2c4 030c 	movt	r3, #16396	; 0x400c
  86:	6adb      	ldr	r3, [r3, #44]
  88:	f403 7300 	and.w	r3, r3, #512	; 0x200
  8c:	2b00      	cmp	r3, #0
  8e:	d0f6      	beq.n	7e <EMU_Restore+0x7e>
  90:	f248 0300 	movw	r3, #32768	; 0x8000
  94:	f2c4 030c 	movt	r3, #16396	; 0x400c
  98:	f04f 0204 	mov.w	r2, #4	; 0x4
  9c:	625a      	str	r2, [r3, #36]
  9e:	e00f      	b.n	c0 <EMU_Restore+0xc0>
  a0:	f248 0300 	movw	r3, #32768	; 0x8000
  a4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  a8:	6adb      	ldr	r3, [r3, #44]
  aa:	f003 0308 	and.w	r3, r3, #8	; 0x8
  ae:	2b00      	cmp	r3, #0
  b0:	d0f6      	beq.n	a0 <EMU_Restore+0xa0>
  b2:	f248 0300 	movw	r3, #32768	; 0x8000
  b6:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ba:	f04f 0202 	mov.w	r2, #2	; 0x2
  be:	625a      	str	r2, [r3, #36]
  c0:	f240 0300 	movw	r3, #0	; 0x0
  c4:	f2c0 0300 	movt	r3, #0	; 0x0
  c8:	881b      	ldrh	r3, [r3, #0]
  ca:	f003 0301 	and.w	r3, r3, #1	; 0x1
  ce:	2b00      	cmp	r3, #0
  d0:	d106      	bne.n	e0 <EMU_Restore+0xe0>
  d2:	f248 0300 	movw	r3, #32768	; 0x8000
  d6:	f2c4 030c 	movt	r3, #16396	; 0x400c
  da:	f04f 0202 	mov.w	r2, #2	; 0x2
  de:	621a      	str	r2, [r3, #32]
  e0:	9b03      	ldr	r3, [sp, #12]
  e2:	2b00      	cmp	r3, #0
  e4:	d001      	beq.n	ea <EMU_Restore+0xea>
  e6:	f7ff fffe 	bl	0 <EMU_Restore>
  ea:	b005      	add	sp, #20
  ec:	bd00      	pop	{pc}
  ee:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_Unlock:

00000000 <CMU_Unlock>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	f645 020e 	movw	r2, #22542	; 0x580e
   c:	f8c3 2084 	str.w	r2, [r3, #132]
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.CMU_Lock:

00000000 <CMU_Lock>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	f04f 0200 	mov.w	r2, #0	; 0x0
   c:	f8c3 2084 	str.w	r2, [r3, #132]
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EMU_EnterEM2:

00000000 <EMU_EnterEM2>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f248 0300 	movw	r3, #32768	; 0x8000
   e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  12:	6adb      	ldr	r3, [r3, #44]
  14:	b29a      	uxth	r2, r3
  16:	f240 0300 	movw	r3, #0	; 0x0
  1a:	f2c0 0300 	movt	r3, #0	; 0x0
  1e:	801a      	strh	r2, [r3, #0]
  20:	f64e 5200 	movw	r2, #60672	; 0xed00
  24:	f2ce 0200 	movt	r2, #57344	; 0xe000
  28:	f64e 5300 	movw	r3, #60672	; 0xed00
  2c:	f2ce 0300 	movt	r3, #57344	; 0xe000
  30:	691b      	ldr	r3, [r3, #16]
  32:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  36:	6113      	str	r3, [r2, #16]
  38:	bf30      	wfi
  3a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  3e:	2b00      	cmp	r3, #0
  40:	d002      	beq.n	48 <EMU_EnterEM2+0x48>
  42:	f7ff fffe 	bl	0 <EMU_EnterEM2>
  46:	e00a      	b.n	18 <EMU_EnterEM2+0x18>
  48:	f240 0300 	movw	r3, #0	; 0x0
  4c:	f2c0 0300 	movt	r3, #0	; 0x0
  50:	881b      	ldrh	r3, [r3, #0]
  52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  56:	2b00      	cmp	r3, #0
  58:	d101      	bne.n	5e <EMU_EnterEM2+0x5e>
  5a:	f7ff fffe 	bl	0 <EMU_EnterEM2>
  5e:	b003      	add	sp, #12
  60:	bd00      	pop	{pc}
  62:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.SystemCoreClockUpdate:

00000000 <SystemCoreClockUpdate>:
   0:	b510      	push	{r4, lr}
   2:	f7ff fffe 	bl	0 <SystemCoreClockGet>
   6:	bd10      	pop	{r4, pc}
Disassembly of section .text.EMU_EnterEM3:

00000000 <EMU_EnterEM3>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f248 0300 	movw	r3, #32768	; 0x8000
   e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  12:	6adb      	ldr	r3, [r3, #44]
  14:	b29a      	uxth	r2, r3
  16:	f240 0300 	movw	r3, #0	; 0x0
  1a:	f2c0 0300 	movt	r3, #0	; 0x0
  1e:	801a      	strh	r2, [r3, #0]
  20:	f248 0300 	movw	r3, #32768	; 0x8000
  24:	f2c4 030c 	movt	r3, #16396	; 0x400c
  28:	f8d3 3084 	ldr.w	r3, [r3, #132]
  2c:	f003 0301 	and.w	r3, r3, #1	; 0x1
  30:	9303      	str	r3, [sp, #12]
  32:	f7ff fffe 	bl	0 <EMU_EnterEM3>
  36:	f248 0300 	movw	r3, #32768	; 0x8000
  3a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  3e:	f44f 7220 	mov.w	r2, #640	; 0x280
  42:	621a      	str	r2, [r3, #32]
  44:	9b03      	ldr	r3, [sp, #12]
  46:	2b00      	cmp	r3, #0
  48:	d001      	beq.n	4e <EMU_EnterEM3+0x4e>
  4a:	f7ff fffe 	bl	0 <EMU_EnterEM3>
  4e:	f64e 5200 	movw	r2, #60672	; 0xed00
  52:	f2ce 0200 	movt	r2, #57344	; 0xe000
  56:	f64e 5300 	movw	r3, #60672	; 0xed00
  5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
  5e:	691b      	ldr	r3, [r3, #16]
  60:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  64:	6113      	str	r3, [r2, #16]
  66:	bf30      	wfi
  68:	f89d 3007 	ldrb.w	r3, [sp, #7]
  6c:	2b00      	cmp	r3, #0
  6e:	d002      	beq.n	76 <EMU_EnterEM3+0x76>
  70:	f7ff fffe 	bl	0 <EMU_EnterEM3>
  74:	e00a      	b.n	18 <EMU_EnterEM3+0x18>
  76:	f240 0300 	movw	r3, #0	; 0x0
  7a:	f2c0 0300 	movt	r3, #0	; 0x0
  7e:	881b      	ldrh	r3, [r3, #0]
  80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  84:	2b00      	cmp	r3, #0
  86:	d101      	bne.n	8c <EMU_EnterEM3+0x8c>
  88:	f7ff fffe 	bl	0 <EMU_EnterEM3>
  8c:	b005      	add	sp, #20
  8e:	bd00      	pop	{pc}
Disassembly of section .text.EMU_EnterEM4:

00000000 <EMU_EnterEM4>:
   0:	b082      	sub	sp, #8
   2:	f246 0300 	movw	r3, #24576	; 0x6000
   6:	f2c4 030c 	movt	r3, #16396	; 0x400c
   a:	f64a 52e8 	movw	r2, #44520	; 0xade8
   e:	609a      	str	r2, [r3, #8]
  10:	f04f 0300 	mov.w	r3, #0	; 0x0
  14:	9301      	str	r3, [sp, #4]
  16:	e011      	b.n	3c <EMU_EnterEM4+0x3c>
  18:	f246 0300 	movw	r3, #24576	; 0x6000
  1c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  20:	f04f 0208 	mov.w	r2, #8	; 0x8
  24:	601a      	str	r2, [r3, #0]
  26:	f246 0300 	movw	r3, #24576	; 0x6000
  2a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  2e:	f04f 020c 	mov.w	r2, #12	; 0xc
  32:	601a      	str	r2, [r3, #0]
  34:	9b01      	ldr	r3, [sp, #4]
  36:	f103 0301 	add.w	r3, r3, #1	; 0x1
  3a:	9301      	str	r3, [sp, #4]
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	2b03      	cmp	r3, #3
  40:	ddea      	ble.n	18 <EMU_EnterEM4+0x18>
  42:	f246 0300 	movw	r3, #24576	; 0x6000
  46:	f2c4 030c 	movt	r3, #16396	; 0x400c
  4a:	f04f 0208 	mov.w	r2, #8	; 0x8
  4e:	601a      	str	r2, [r3, #0]
  50:	b002      	add	sp, #8
  52:	4770      	bx	lr
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6d65      	ldr	r5, [r4, #84]
  24:	2e75      	cmp	r6, #117
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.EMU_MemPwrDown:

00000000 <EMU_MemPwrDown>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b07      	cmp	r3, #7
   a:	d907      	bls.n	1c <EMU_MemPwrDown+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f44f 71b1 	mov.w	r1, #354	; 0x162
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f246 0300 	movw	r3, #24576	; 0x6000
  20:	f2c4 030c 	movt	r3, #16396	; 0x400c
  24:	9a01      	ldr	r2, [sp, #4]
  26:	605a      	str	r2, [r3, #4]
  28:	b003      	add	sp, #12
  2a:	bd00      	pop	{pc}
Disassembly of section .text.EMU_UpdateOscConfig:

00000000 <EMU_UpdateOscConfig>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	6adb      	ldr	r3, [r3, #44]
   a:	b29a      	uxth	r2, r3
   c:	f240 0300 	movw	r3, #0	; 0x0
  10:	f2c0 0300 	movt	r3, #0	; 0x0
  14:	801a      	strh	r2, [r3, #0]
  16:	4770      	bx	lr
Disassembly of section .text.EMU_EM4Init:

00000000 <EMU_EM4Init>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	f246 0300 	movw	r3, #24576	; 0x6000
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	6adb      	ldr	r3, [r3, #44]
   e:	9303      	str	r3, [sp, #12]
  10:	9b03      	ldr	r3, [sp, #12]
  12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  16:	f023 030f 	bic.w	r3, r3, #15	; 0xf
  1a:	9303      	str	r3, [sp, #12]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	781b      	ldrb	r3, [r3, #0]
  20:	ea4f 4203 	mov.w	r2, r3, lsl #16
  24:	9b01      	ldr	r3, [sp, #4]
  26:	785b      	ldrb	r3, [r3, #1]
  28:	ea42 0203 	orr.w	r2, r2, r3
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	789b      	ldrb	r3, [r3, #2]
  30:	ea4f 0343 	mov.w	r3, r3, lsl #1
  34:	ea42 0203 	orr.w	r2, r2, r3
  38:	9b01      	ldr	r3, [sp, #4]
  3a:	78db      	ldrb	r3, [r3, #3]
  3c:	ea42 0303 	orr.w	r3, r2, r3
  40:	461a      	mov	r2, r3
  42:	9b03      	ldr	r3, [sp, #12]
  44:	ea43 0302 	orr.w	r3, r3, r2
  48:	9303      	str	r3, [sp, #12]
  4a:	f246 0300 	movw	r3, #24576	; 0x6000
  4e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  52:	9a03      	ldr	r2, [sp, #12]
  54:	62da      	str	r2, [r3, #44]
  56:	b004      	add	sp, #16
  58:	4770      	bx	lr
  5a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EMU_BUPDInit:

00000000 <EMU_BUPDInit>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f246 0300 	movw	r3, #24576	; 0x6000
   a:	f2c4 030c 	movt	r3, #16396	; 0x400c
   e:	6b5b      	ldr	r3, [r3, #52]
  10:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  14:	9303      	str	r3, [sp, #12]
  16:	9b01      	ldr	r3, [sp, #4]
  18:	78db      	ldrb	r3, [r3, #3]
  1a:	461a      	mov	r2, r3
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	791b      	ldrb	r3, [r3, #4]
  20:	ea4f 0383 	mov.w	r3, r3, lsl #2
  24:	ea42 0203 	orr.w	r2, r2, r3
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	795b      	ldrb	r3, [r3, #5]
  2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  30:	ea42 0203 	orr.w	r2, r2, r3
  34:	9b01      	ldr	r3, [sp, #4]
  36:	799b      	ldrb	r3, [r3, #6]
  38:	ea42 0303 	orr.w	r3, r2, r3
  3c:	461a      	mov	r2, r3
  3e:	9b03      	ldr	r3, [sp, #12]
  40:	ea43 0302 	orr.w	r3, r3, r2
  44:	9303      	str	r3, [sp, #12]
  46:	f246 0300 	movw	r3, #24576	; 0x6000
  4a:	f2c4 030c 	movt	r3, #16396	; 0x400c
  4e:	9a03      	ldr	r2, [sp, #12]
  50:	635a      	str	r2, [r3, #52]
  52:	f246 0300 	movw	r3, #24576	; 0x6000
  56:	f2c4 030c 	movt	r3, #16396	; 0x400c
  5a:	6b9b      	ldr	r3, [r3, #56]
  5c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
  60:	9303      	str	r3, [sp, #12]
  62:	9b01      	ldr	r3, [sp, #4]
  64:	79db      	ldrb	r3, [r3, #7]
  66:	461a      	mov	r2, r3
  68:	9b03      	ldr	r3, [sp, #12]
  6a:	ea43 0302 	orr.w	r3, r3, r2
  6e:	9303      	str	r3, [sp, #12]
  70:	f246 0300 	movw	r3, #24576	; 0x6000
  74:	f2c4 030c 	movt	r3, #16396	; 0x400c
  78:	9a03      	ldr	r2, [sp, #12]
  7a:	639a      	str	r2, [r3, #56]
  7c:	f246 0300 	movw	r3, #24576	; 0x6000
  80:	f2c4 030c 	movt	r3, #16396	; 0x400c
  84:	6bdb      	ldr	r3, [r3, #60]
  86:	f023 0360 	bic.w	r3, r3, #96	; 0x60
  8a:	9303      	str	r3, [sp, #12]
  8c:	9b01      	ldr	r3, [sp, #4]
  8e:	7a1b      	ldrb	r3, [r3, #8]
  90:	461a      	mov	r2, r3
  92:	9b03      	ldr	r3, [sp, #12]
  94:	ea43 0302 	orr.w	r3, r3, r2
  98:	9303      	str	r3, [sp, #12]
  9a:	f246 0300 	movw	r3, #24576	; 0x6000
  9e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  a2:	9a03      	ldr	r2, [sp, #12]
  a4:	63da      	str	r2, [r3, #60]
  a6:	f246 0300 	movw	r3, #24576	; 0x6000
  aa:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ae:	6b1b      	ldr	r3, [r3, #48]
  b0:	f023 0367 	bic.w	r3, r3, #103	; 0x67
  b4:	9303      	str	r3, [sp, #12]
  b6:	9b01      	ldr	r3, [sp, #4]
  b8:	781b      	ldrb	r3, [r3, #0]
  ba:	461a      	mov	r2, r3
  bc:	9b01      	ldr	r3, [sp, #4]
  be:	785b      	ldrb	r3, [r3, #1]
  c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  c4:	ea42 0203 	orr.w	r2, r2, r3
  c8:	9b01      	ldr	r3, [sp, #4]
  ca:	789b      	ldrb	r3, [r3, #2]
  cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
  d0:	ea42 0203 	orr.w	r2, r2, r3
  d4:	9b01      	ldr	r3, [sp, #4]
  d6:	7a5b      	ldrb	r3, [r3, #9]
  d8:	ea42 0303 	orr.w	r3, r2, r3
  dc:	461a      	mov	r2, r3
  de:	9b03      	ldr	r3, [sp, #12]
  e0:	ea43 0302 	orr.w	r3, r3, r2
  e4:	9303      	str	r3, [sp, #12]
  e6:	f246 0300 	movw	r3, #24576	; 0x6000
  ea:	f2c4 030c 	movt	r3, #16396	; 0x400c
  ee:	9a03      	ldr	r2, [sp, #12]
  f0:	631a      	str	r2, [r3, #48]
  f2:	9b01      	ldr	r3, [sp, #4]
  f4:	7a5b      	ldrb	r3, [r3, #9]
  f6:	4618      	mov	r0, r3
  f8:	f7ff fffe 	bl	0 <EMU_BUPDInit>
  fc:	9b01      	ldr	r3, [sp, #4]
  fe:	7a5b      	ldrb	r3, [r3, #9]
 100:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 104:	b2db      	uxtb	r3, r3
 106:	f24a 0000 	movw	r0, #40960	; 0xa000
 10a:	f2c4 000c 	movt	r0, #16396	; 0x400c
 10e:	f04f 0101 	mov.w	r1, #1	; 0x1
 112:	461a      	mov	r2, r3
 114:	f7ff fffe 	bl	0 <EMU_BUPDInit>
 118:	b005      	add	sp, #20
 11a:	bd00      	pop	{pc}
Disassembly of section .text.EMU_BUPinEnable:

00000000 <EMU_BUPinEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f246 0044 	movw	r0, #24644	; 0x6044
  12:	f2c4 000c 	movt	r0, #16396	; 0x400c
  16:	f04f 0100 	mov.w	r1, #0	; 0x0
  1a:	461a      	mov	r2, r3
  1c:	f7ff fffe 	bl	0 <EMU_BUPinEnable>
  20:	b003      	add	sp, #12
  22:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EMU_BUThresholdSet:

00000000 <EMU_BUThresholdSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	9102      	str	r1, [sp, #8]
   8:	f88d 300f 	strb.w	r3, [sp, #15]
   c:	9b02      	ldr	r3, [sp, #8]
   e:	2b07      	cmp	r3, #7
  10:	d907      	bls.n	22 <EMU_BUThresholdSet+0x22>
  12:	f240 0000 	movw	r0, #0	; 0x0
  16:	f2c0 0000 	movt	r0, #0	; 0x0
  1a:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
  1e:	f7ff fffe 	bl	0 <assertEFM>
  22:	f89d 300f 	ldrb.w	r3, [sp, #15]
  26:	9301      	str	r3, [sp, #4]
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	2b00      	cmp	r3, #0
  2c:	d003      	beq.n	36 <assertEFM+0x36>
  2e:	9b01      	ldr	r3, [sp, #4]
  30:	2b01      	cmp	r3, #1
  32:	d010      	beq.n	56 <assertEFM+0x56>
  34:	e01e      	b.n	74 <assertEFM+0x74>
  36:	f246 0200 	movw	r2, #24576	; 0x6000
  3a:	f2c4 020c 	movt	r2, #16396	; 0x400c
  3e:	f246 0300 	movw	r3, #24576	; 0x6000
  42:	f2c4 030c 	movt	r3, #16396	; 0x400c
  46:	6bdb      	ldr	r3, [r3, #60]
  48:	f023 0107 	bic.w	r1, r3, #7	; 0x7
  4c:	9b02      	ldr	r3, [sp, #8]
  4e:	ea41 0303 	orr.w	r3, r1, r3
  52:	63d3      	str	r3, [r2, #60]
  54:	e00e      	b.n	74 <assertEFM+0x74>
  56:	f246 0200 	movw	r2, #24576	; 0x6000
  5a:	f2c4 020c 	movt	r2, #16396	; 0x400c
  5e:	f246 0300 	movw	r3, #24576	; 0x6000
  62:	f2c4 030c 	movt	r3, #16396	; 0x400c
  66:	6b9b      	ldr	r3, [r3, #56]
  68:	f023 0107 	bic.w	r1, r3, #7	; 0x7
  6c:	9b02      	ldr	r3, [sp, #8]
  6e:	ea41 0303 	orr.w	r3, r1, r3
  72:	6393      	str	r3, [r2, #56]
  74:	b005      	add	sp, #20
  76:	bd00      	pop	{pc}
Disassembly of section .text.EMU_BUThresRangeSet:

00000000 <EMU_BUThresRangeSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	9102      	str	r1, [sp, #8]
   8:	f88d 300f 	strb.w	r3, [sp, #15]
   c:	9b02      	ldr	r3, [sp, #8]
   e:	2b03      	cmp	r3, #3
  10:	d907      	bls.n	22 <EMU_BUThresRangeSet+0x22>
  12:	f240 0000 	movw	r0, #0	; 0x0
  16:	f2c0 0000 	movt	r0, #0	; 0x0
  1a:	f240 2102 	movw	r1, #514	; 0x202
  1e:	f7ff fffe 	bl	0 <assertEFM>
  22:	f89d 300f 	ldrb.w	r3, [sp, #15]
  26:	9301      	str	r3, [sp, #4]
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	2b00      	cmp	r3, #0
  2c:	d003      	beq.n	36 <assertEFM+0x36>
  2e:	9b01      	ldr	r3, [sp, #4]
  30:	2b01      	cmp	r3, #1
  32:	d012      	beq.n	5a <assertEFM+0x5a>
  34:	e022      	b.n	7c <assertEFM+0x7c>
  36:	f246 0200 	movw	r2, #24576	; 0x6000
  3a:	f2c4 020c 	movt	r2, #16396	; 0x400c
  3e:	f246 0300 	movw	r3, #24576	; 0x6000
  42:	f2c4 030c 	movt	r3, #16396	; 0x400c
  46:	6bdb      	ldr	r3, [r3, #60]
  48:	f023 0118 	bic.w	r1, r3, #24	; 0x18
  4c:	9b02      	ldr	r3, [sp, #8]
  4e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  52:	ea41 0303 	orr.w	r3, r1, r3
  56:	63d3      	str	r3, [r2, #60]
  58:	e010      	b.n	7c <assertEFM+0x7c>
  5a:	f246 0200 	movw	r2, #24576	; 0x6000
  5e:	f2c4 020c 	movt	r2, #16396	; 0x400c
  62:	f246 0300 	movw	r3, #24576	; 0x6000
  66:	f2c4 030c 	movt	r3, #16396	; 0x400c
  6a:	6b9b      	ldr	r3, [r3, #56]
  6c:	f023 0118 	bic.w	r1, r3, #24	; 0x18
  70:	9b02      	ldr	r3, [sp, #8]
  72:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  76:	ea41 0303 	orr.w	r3, r1, r3
  7a:	6393      	str	r3, [r2, #56]
  7c:	b005      	add	sp, #20
  7e:	bd00      	pop	{pc}
Disassembly of section .bss.cmuStatus:

00000000 <cmuStatus>:
	...
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_gpio.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	7067      	strb	r7, [r4, #1]
  24:	6f69      	ldr	r1, [r5, #116]
  26:	632e      	str	r6, [r5, #48]
  28:	0000      	lsls	r0, r0, #0
	...
Disassembly of section .text.GPIO_DbgLocationSet:

00000000 <GPIO_DbgLocationSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b06      	cmp	r3, #6
   a:	d907      	bls.n	1c <GPIO_DbgLocationSet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f04f 014d 	mov.w	r1, #77	; 0x4d
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f246 0200 	movw	r2, #24576	; 0x6000
  20:	f2c4 0200 	movt	r2, #16384	; 0x4000
  24:	f246 0300 	movw	r3, #24576	; 0x6000
  28:	f2c4 0300 	movt	r3, #16384	; 0x4000
  2c:	f8d3 3120 	ldr.w	r3, [r3, #288]
  30:	f423 7140 	bic.w	r1, r3, #768	; 0x300
  34:	9b01      	ldr	r3, [sp, #4]
  36:	ea4f 2303 	mov.w	r3, r3, lsl #8
  3a:	ea41 0303 	orr.w	r3, r1, r3
  3e:	f8c2 3120 	str.w	r3, [r2, #288]
  42:	b003      	add	sp, #12
  44:	bd00      	pop	{pc}
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.GPIO_DriveModeSet:

00000000 <GPIO_DriveModeSet>:
   0:	b510      	push	{r4, lr}
   2:	b082      	sub	sp, #8
   4:	4603      	mov	r3, r0
   6:	460a      	mov	r2, r1
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	4613      	mov	r3, r2
   e:	f88d 3006 	strb.w	r3, [sp, #6]
  12:	f89d 3007 	ldrb.w	r3, [sp, #7]
  16:	2b05      	cmp	r3, #5
  18:	d803      	bhi.n	22 <GPIO_DriveModeSet+0x22>
  1a:	f89d 3006 	ldrb.w	r3, [sp, #6]
  1e:	2b03      	cmp	r3, #3
  20:	d907      	bls.n	32 <GPIO_DriveModeSet+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f04f 0163 	mov.w	r1, #99	; 0x63
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	f246 0000 	movw	r0, #24576	; 0x6000
  36:	f2c4 0000 	movt	r0, #16384	; 0x4000
  3a:	f89d 4007 	ldrb.w	r4, [sp, #7]
  3e:	f246 0100 	movw	r1, #24576	; 0x6000
  42:	f2c4 0100 	movt	r1, #16384	; 0x4000
  46:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  4e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  52:	4413      	add	r3, r2
  54:	440b      	add	r3, r1
  56:	681b      	ldr	r3, [r3, #0]
  58:	f023 0203 	bic.w	r2, r3, #3	; 0x3
  5c:	f89d 3006 	ldrb.w	r3, [sp, #6]
  60:	ea42 0103 	orr.w	r1, r2, r3
  64:	4623      	mov	r3, r4
  66:	ea4f 0383 	mov.w	r3, r3, lsl #2
  6a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  6e:	4413      	add	r3, r2
  70:	4403      	add	r3, r0
  72:	6019      	str	r1, [r3, #0]
  74:	b002      	add	sp, #8
  76:	bd10      	pop	{r4, pc}
Disassembly of section .text.GPIO_IntConfig:

00000000 <GPIO_IntConfig>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9102      	str	r1, [sp, #8]
   6:	4619      	mov	r1, r3
   8:	4603      	mov	r3, r0
   a:	f88d 300f 	strb.w	r3, [sp, #15]
   e:	4613      	mov	r3, r2
  10:	f88d 3007 	strb.w	r3, [sp, #7]
  14:	460b      	mov	r3, r1
  16:	f88d 3006 	strb.w	r3, [sp, #6]
  1a:	f89d 300f 	ldrb.w	r3, [sp, #15]
  1e:	2b05      	cmp	r3, #5
  20:	d802      	bhi.n	28 <GPIO_IntConfig+0x28>
  22:	9b02      	ldr	r3, [sp, #8]
  24:	2b0f      	cmp	r3, #15
  26:	d907      	bls.n	38 <GPIO_IntConfig+0x38>
  28:	f240 0000 	movw	r0, #0	; 0x0
  2c:	f2c0 0000 	movt	r0, #0	; 0x0
  30:	f04f 0196 	mov.w	r1, #150	; 0x96
  34:	f7ff fffe 	bl	0 <assertEFM>
  38:	9b02      	ldr	r3, [sp, #8]
  3a:	2b07      	cmp	r3, #7
  3c:	d821      	bhi.n	82 <GPIO_IntConfig+0x82>
  3e:	f246 0100 	movw	r1, #24576	; 0x6000
  42:	f2c4 0100 	movt	r1, #16384	; 0x4000
  46:	f246 0300 	movw	r3, #24576	; 0x6000
  4a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  4e:	f8d3 0100 	ldr.w	r0, [r3, #256]
  52:	9b02      	ldr	r3, [sp, #8]
  54:	ea4f 0383 	mov.w	r3, r3, lsl #2
  58:	461a      	mov	r2, r3
  5a:	f04f 030f 	mov.w	r3, #15	; 0xf
  5e:	fa03 f302 	lsl.w	r3, r3, r2
  62:	ea6f 0303 	mvn.w	r3, r3
  66:	ea00 0003 	and.w	r0, r0, r3
  6a:	f89d 200f 	ldrb.w	r2, [sp, #15]
  6e:	9b02      	ldr	r3, [sp, #8]
  70:	ea4f 0383 	mov.w	r3, r3, lsl #2
  74:	fa02 f303 	lsl.w	r3, r2, r3
  78:	ea40 0303 	orr.w	r3, r0, r3
  7c:	f8c1 3100 	str.w	r3, [r1, #256]
  80:	e024      	b.n	cc <GPIO_IntConfig+0xcc>
  82:	9b02      	ldr	r3, [sp, #8]
  84:	f1a3 0308 	sub.w	r3, r3, #8	; 0x8
  88:	9305      	str	r3, [sp, #20]
  8a:	f246 0100 	movw	r1, #24576	; 0x6000
  8e:	f2c4 0100 	movt	r1, #16384	; 0x4000
  92:	f246 0300 	movw	r3, #24576	; 0x6000
  96:	f2c4 0300 	movt	r3, #16384	; 0x4000
  9a:	f8d3 0104 	ldr.w	r0, [r3, #260]
  9e:	9b05      	ldr	r3, [sp, #20]
  a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  a4:	461a      	mov	r2, r3
  a6:	f04f 030f 	mov.w	r3, #15	; 0xf
  aa:	fa03 f302 	lsl.w	r3, r3, r2
  ae:	ea6f 0303 	mvn.w	r3, r3
  b2:	ea00 0003 	and.w	r0, r0, r3
  b6:	f89d 200f 	ldrb.w	r2, [sp, #15]
  ba:	9b05      	ldr	r3, [sp, #20]
  bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
  c0:	fa02 f303 	lsl.w	r3, r2, r3
  c4:	ea40 0303 	orr.w	r3, r0, r3
  c8:	f8c1 3104 	str.w	r3, [r1, #260]
  cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
  d0:	f246 1008 	movw	r0, #24840	; 0x6108
  d4:	f2c4 0000 	movt	r0, #16384	; 0x4000
  d8:	9902      	ldr	r1, [sp, #8]
  da:	461a      	mov	r2, r3
  dc:	f7ff fffe 	bl	0 <GPIO_IntConfig>
  e0:	f89d 3006 	ldrb.w	r3, [sp, #6]
  e4:	f246 100c 	movw	r0, #24844	; 0x610c
  e8:	f2c4 0000 	movt	r0, #16384	; 0x4000
  ec:	9902      	ldr	r1, [sp, #8]
  ee:	461a      	mov	r2, r3
  f0:	f7ff fffe 	bl	0 <GPIO_IntConfig>
  f4:	f246 0200 	movw	r2, #24576	; 0x6000
  f8:	f2c4 0200 	movt	r2, #16384	; 0x4000
  fc:	9902      	ldr	r1, [sp, #8]
  fe:	f04f 0301 	mov.w	r3, #1	; 0x1
 102:	fa03 f301 	lsl.w	r3, r3, r1
 106:	f8c2 311c 	str.w	r3, [r2, #284]
 10a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 10e:	f246 1010 	movw	r0, #24848	; 0x6110
 112:	f2c4 0000 	movt	r0, #16384	; 0x4000
 116:	9902      	ldr	r1, [sp, #8]
 118:	461a      	mov	r2, r3
 11a:	f7ff fffe 	bl	0 <GPIO_IntConfig>
 11e:	b007      	add	sp, #28
 120:	bd00      	pop	{pc}
 122:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.GPIO_PinModeSet:

00000000 <GPIO_PinModeSet>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	9102      	str	r1, [sp, #8]
   6:	9300      	str	r3, [sp, #0]
   8:	4603      	mov	r3, r0
   a:	f88d 300f 	strb.w	r3, [sp, #15]
   e:	4613      	mov	r3, r2
  10:	f88d 3007 	strb.w	r3, [sp, #7]
  14:	f89d 300f 	ldrb.w	r3, [sp, #15]
  18:	2b05      	cmp	r3, #5
  1a:	d802      	bhi.n	22 <GPIO_PinModeSet+0x22>
  1c:	9b02      	ldr	r3, [sp, #8]
  1e:	2b0f      	cmp	r3, #15
  20:	d907      	bls.n	32 <GPIO_PinModeSet+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f04f 01cb 	mov.w	r1, #203	; 0xcb
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	f89d 3007 	ldrb.w	r3, [sp, #7]
  36:	2b00      	cmp	r3, #0
  38:	d02f      	beq.n	9a <assertEFM+0x9a>
  3a:	9b00      	ldr	r3, [sp, #0]
  3c:	2b00      	cmp	r3, #0
  3e:	d016      	beq.n	6e <assertEFM+0x6e>
  40:	f246 0100 	movw	r1, #24576	; 0x6000
  44:	f2c4 0100 	movt	r1, #16384	; 0x4000
  48:	f89d 000f 	ldrb.w	r0, [sp, #15]
  4c:	9a02      	ldr	r2, [sp, #8]
  4e:	f04f 0301 	mov.w	r3, #1	; 0x1
  52:	fa03 f302 	lsl.w	r3, r3, r2
  56:	461c      	mov	r4, r3
  58:	4603      	mov	r3, r0
  5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  5e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  62:	4413      	add	r3, r2
  64:	440b      	add	r3, r1
  66:	f103 0310 	add.w	r3, r3, #16	; 0x10
  6a:	601c      	str	r4, [r3, #0]
  6c:	e015      	b.n	9a <assertEFM+0x9a>
  6e:	f246 0100 	movw	r1, #24576	; 0x6000
  72:	f2c4 0100 	movt	r1, #16384	; 0x4000
  76:	f89d 000f 	ldrb.w	r0, [sp, #15]
  7a:	9a02      	ldr	r2, [sp, #8]
  7c:	f04f 0301 	mov.w	r3, #1	; 0x1
  80:	fa03 f302 	lsl.w	r3, r3, r2
  84:	461c      	mov	r4, r3
  86:	4603      	mov	r3, r0
  88:	ea4f 0383 	mov.w	r3, r3, lsl #2
  8c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  90:	4413      	add	r3, r2
  92:	440b      	add	r3, r1
  94:	f103 0314 	add.w	r3, r3, #20	; 0x14
  98:	601c      	str	r4, [r3, #0]
  9a:	9b02      	ldr	r3, [sp, #8]
  9c:	2b07      	cmp	r3, #7
  9e:	d834      	bhi.n	10a <assertEFM+0x10a>
  a0:	f246 0000 	movw	r0, #24576	; 0x6000
  a4:	f2c4 0000 	movt	r0, #16384	; 0x4000
  a8:	f89d 400f 	ldrb.w	r4, [sp, #15]
  ac:	f246 0100 	movw	r1, #24576	; 0x6000
  b0:	f2c4 0100 	movt	r1, #16384	; 0x4000
  b4:	f89d 300f 	ldrb.w	r3, [sp, #15]
  b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  bc:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  c0:	4413      	add	r3, r2
  c2:	440b      	add	r3, r1
  c4:	f103 0304 	add.w	r3, r3, #4	; 0x4
  c8:	6819      	ldr	r1, [r3, #0]
  ca:	9b02      	ldr	r3, [sp, #8]
  cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
  d0:	461a      	mov	r2, r3
  d2:	f04f 030f 	mov.w	r3, #15	; 0xf
  d6:	fa03 f302 	lsl.w	r3, r3, r2
  da:	ea6f 0303 	mvn.w	r3, r3
  de:	ea01 0103 	and.w	r1, r1, r3
  e2:	f89d 2007 	ldrb.w	r2, [sp, #7]
  e6:	9b02      	ldr	r3, [sp, #8]
  e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  ec:	fa02 f303 	lsl.w	r3, r2, r3
  f0:	ea41 0103 	orr.w	r1, r1, r3
  f4:	4623      	mov	r3, r4
  f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
  fa:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  fe:	4413      	add	r3, r2
 100:	4403      	add	r3, r0
 102:	f103 0304 	add.w	r3, r3, #4	; 0x4
 106:	6019      	str	r1, [r3, #0]
 108:	e03b      	b.n	182 <assertEFM+0x182>
 10a:	f246 0000 	movw	r0, #24576	; 0x6000
 10e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 112:	f89d 400f 	ldrb.w	r4, [sp, #15]
 116:	f246 0100 	movw	r1, #24576	; 0x6000
 11a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 11e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 122:	ea4f 0383 	mov.w	r3, r3, lsl #2
 126:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 12a:	4413      	add	r3, r2
 12c:	440b      	add	r3, r1
 12e:	f103 0308 	add.w	r3, r3, #8	; 0x8
 132:	6819      	ldr	r1, [r3, #0]
 134:	9b02      	ldr	r3, [sp, #8]
 136:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 13a:	f1a3 0308 	sub.w	r3, r3, #8	; 0x8
 13e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 142:	461a      	mov	r2, r3
 144:	f04f 030f 	mov.w	r3, #15	; 0xf
 148:	fa03 f302 	lsl.w	r3, r3, r2
 14c:	ea6f 0303 	mvn.w	r3, r3
 150:	ea01 0203 	and.w	r2, r1, r3
 154:	f89d 1007 	ldrb.w	r1, [sp, #7]
 158:	9b02      	ldr	r3, [sp, #8]
 15a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 15e:	f1a3 0308 	sub.w	r3, r3, #8	; 0x8
 162:	ea4f 0383 	mov.w	r3, r3, lsl #2
 166:	fa01 f303 	lsl.w	r3, r1, r3
 16a:	ea42 0103 	orr.w	r1, r2, r3
 16e:	4623      	mov	r3, r4
 170:	ea4f 0383 	mov.w	r3, r3, lsl #2
 174:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 178:	4413      	add	r3, r2
 17a:	4403      	add	r3, r0
 17c:	f103 0308 	add.w	r3, r3, #8	; 0x8
 180:	6019      	str	r1, [r3, #0]
 182:	f89d 3007 	ldrb.w	r3, [sp, #7]
 186:	2b00      	cmp	r3, #0
 188:	d12f      	bne.n	1ea <assertEFM+0x1ea>
 18a:	9b00      	ldr	r3, [sp, #0]
 18c:	2b00      	cmp	r3, #0
 18e:	d016      	beq.n	1be <assertEFM+0x1be>
 190:	f246 0100 	movw	r1, #24576	; 0x6000
 194:	f2c4 0100 	movt	r1, #16384	; 0x4000
 198:	f89d 000f 	ldrb.w	r0, [sp, #15]
 19c:	9a02      	ldr	r2, [sp, #8]
 19e:	f04f 0301 	mov.w	r3, #1	; 0x1
 1a2:	fa03 f302 	lsl.w	r3, r3, r2
 1a6:	461c      	mov	r4, r3
 1a8:	4603      	mov	r3, r0
 1aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 1ae:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 1b2:	4413      	add	r3, r2
 1b4:	440b      	add	r3, r1
 1b6:	f103 0310 	add.w	r3, r3, #16	; 0x10
 1ba:	601c      	str	r4, [r3, #0]
 1bc:	e015      	b.n	1ea <assertEFM+0x1ea>
 1be:	f246 0100 	movw	r1, #24576	; 0x6000
 1c2:	f2c4 0100 	movt	r1, #16384	; 0x4000
 1c6:	f89d 000f 	ldrb.w	r0, [sp, #15]
 1ca:	9a02      	ldr	r2, [sp, #8]
 1cc:	f04f 0301 	mov.w	r3, #1	; 0x1
 1d0:	fa03 f302 	lsl.w	r3, r3, r2
 1d4:	461c      	mov	r4, r3
 1d6:	4603      	mov	r3, r0
 1d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 1dc:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 1e0:	4413      	add	r3, r2
 1e2:	440b      	add	r3, r1
 1e4:	f103 0314 	add.w	r3, r3, #20	; 0x14
 1e8:	601c      	str	r4, [r3, #0]
 1ea:	b004      	add	sp, #16
 1ec:	bd10      	pop	{r4, pc}
 1ee:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_i2c.o:     file format elf32-littlearm

Disassembly of section .rodata.i2cNSum:

00000000 <i2cNSum>:
   0:	08110908 	.word	0x08110908
Disassembly of section .text.I2C_BusFreqGet:

00000000 <I2C_BusFreqGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f248 1010 	movw	r0, #33040	; 0x8110
   a:	f2c0 0002 	movt	r0, #2	; 0x2
   e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  12:	4603      	mov	r3, r0
  14:	9302      	str	r3, [sp, #8]
  16:	9b01      	ldr	r3, [sp, #4]
  18:	681b      	ldr	r3, [r3, #0]
  1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
  1e:	ea4f 2213 	mov.w	r2, r3, lsr #8
  22:	f240 0300 	movw	r3, #0	; 0x0
  26:	f2c0 0300 	movt	r3, #0	; 0x0
  2a:	5c9b      	ldrb	r3, [r3, r2]
  2c:	9303      	str	r3, [sp, #12]
  2e:	9b01      	ldr	r3, [sp, #4]
  30:	691b      	ldr	r3, [r3, #16]
  32:	f103 0201 	add.w	r2, r3, #1	; 0x1
  36:	9b03      	ldr	r3, [sp, #12]
  38:	fb03 f302 	mul.w	r3, r3, r2
  3c:	f103 0204 	add.w	r2, r3, #4	; 0x4
  40:	9b02      	ldr	r3, [sp, #8]
  42:	fbb3 f3f2 	udiv	r3, r3, r2
  46:	4618      	mov	r0, r3
  48:	b005      	add	sp, #20
  4a:	bd00      	pop	{pc}
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	3269      	adds	r2, #105
  24:	2e63      	cmp	r6, #99
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.I2C_BusFreqSet:

00000000 <I2C_BusFreqSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	f88d 3003 	strb.w	r3, [sp, #3]
   e:	9b01      	ldr	r3, [sp, #4]
  10:	2b00      	cmp	r3, #0
  12:	d107      	bne.n	24 <I2C_BusFreqSet+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 01db 	mov.w	r1, #219	; 0xdb
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	2b00      	cmp	r3, #0
  28:	d04b      	beq.n	c2 <I2C_BusFreqSet+0xc2>
  2a:	9b03      	ldr	r3, [sp, #12]
  2c:	681b      	ldr	r3, [r3, #0]
  2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  32:	9b03      	ldr	r3, [sp, #12]
  34:	601a      	str	r2, [r3, #0]
  36:	9b03      	ldr	r3, [sp, #12]
  38:	681a      	ldr	r2, [r3, #0]
  3a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  3e:	ea4f 2303 	mov.w	r3, r3, lsl #8
  42:	ea42 0203 	orr.w	r2, r2, r3
  46:	9b03      	ldr	r3, [sp, #12]
  48:	601a      	str	r2, [r3, #0]
  4a:	9b02      	ldr	r3, [sp, #8]
  4c:	2b00      	cmp	r3, #0
  4e:	d107      	bne.n	60 <I2C_BusFreqSet+0x60>
  50:	f248 1010 	movw	r0, #33040	; 0x8110
  54:	f2c0 0002 	movt	r0, #2	; 0x2
  58:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  5c:	4603      	mov	r3, r0
  5e:	9302      	str	r3, [sp, #8]
  60:	f89d 2003 	ldrb.w	r2, [sp, #3]
  64:	f240 0300 	movw	r3, #0	; 0x0
  68:	f2c0 0300 	movt	r3, #0	; 0x0
  6c:	5c9b      	ldrb	r3, [r3, r2]
  6e:	9304      	str	r3, [sp, #16]
  70:	9b01      	ldr	r3, [sp, #4]
  72:	ea4f 0283 	mov.w	r2, r3, lsl #2
  76:	9b02      	ldr	r3, [sp, #8]
  78:	ebc2 0103 	rsb	r1, r2, r3
  7c:	9a04      	ldr	r2, [sp, #16]
  7e:	9b01      	ldr	r3, [sp, #4]
  80:	fb03 f302 	mul.w	r3, r3, r2
  84:	fbb1 f3f3 	udiv	r3, r1, r3
  88:	9305      	str	r3, [sp, #20]
  8a:	9b03      	ldr	r3, [sp, #12]
  8c:	681b      	ldr	r3, [r3, #0]
  8e:	f003 0302 	and.w	r3, r3, #2	; 0x2
  92:	2b00      	cmp	r3, #0
  94:	d005      	beq.n	a2 <I2C_BusFreqSet+0xa2>
  96:	9b05      	ldr	r3, [sp, #20]
  98:	2b00      	cmp	r3, #0
  9a:	d102      	bne.n	a2 <I2C_BusFreqSet+0xa2>
  9c:	f04f 0301 	mov.w	r3, #1	; 0x1
  a0:	9305      	str	r3, [sp, #20]
  a2:	9a05      	ldr	r2, [sp, #20]
  a4:	f240 13ff 	movw	r3, #511	; 0x1ff
  a8:	429a      	cmp	r2, r3
  aa:	d907      	bls.n	bc <I2C_BusFreqSet+0xbc>
  ac:	f240 0000 	movw	r0, #0	; 0x0
  b0:	f2c0 0000 	movt	r0, #0	; 0x0
  b4:	f04f 01f7 	mov.w	r1, #247	; 0xf7
  b8:	f7ff fffe 	bl	0 <assertEFM>
  bc:	9a03      	ldr	r2, [sp, #12]
  be:	9b05      	ldr	r3, [sp, #20]
  c0:	6113      	str	r3, [r2, #16]
  c2:	b007      	add	sp, #28
  c4:	bd00      	pop	{pc}
  c6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.I2C_Enable:

00000000 <I2C_Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f24a 0300 	movw	r3, #40960	; 0xa000
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	429a      	cmp	r2, r3
  18:	d00e      	beq.n	38 <I2C_Enable+0x38>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f24a 4300 	movw	r3, #41984	; 0xa400
  20:	f2c4 0300 	movt	r3, #16384	; 0x4000
  24:	429a      	cmp	r2, r3
  26:	d007      	beq.n	38 <I2C_Enable+0x38>
  28:	f240 0000 	movw	r0, #0	; 0x0
  2c:	f2c0 0000 	movt	r0, #0	; 0x0
  30:	f240 110b 	movw	r1, #267	; 0x10b
  34:	f7ff fffe 	bl	0 <assertEFM>
  38:	9b01      	ldr	r3, [sp, #4]
  3a:	f89d 2003 	ldrb.w	r2, [sp, #3]
  3e:	4618      	mov	r0, r3
  40:	f04f 0100 	mov.w	r1, #0	; 0x0
  44:	f7ff fffe 	bl	0 <I2C_Enable>
  48:	b003      	add	sp, #12
  4a:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.I2C_Init:

00000000 <I2C_Init>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9a03      	ldr	r2, [sp, #12]
   a:	f24a 0300 	movw	r3, #40960	; 0xa000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d00e      	beq.n	34 <I2C_Init+0x34>
  16:	9a03      	ldr	r2, [sp, #12]
  18:	f24a 4300 	movw	r3, #41984	; 0xa400
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d007      	beq.n	34 <I2C_Init+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f240 111d 	movw	r1, #285	; 0x11d
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9a03      	ldr	r2, [sp, #12]
  36:	f04f 0300 	mov.w	r3, #0	; 0x0
  3a:	6353      	str	r3, [r2, #52]
  3c:	9a03      	ldr	r2, [sp, #12]
  3e:	f64f 73cf 	movw	r3, #65487	; 0xffcf
  42:	f2c0 0301 	movt	r3, #1	; 0x1
  46:	6313      	str	r3, [r2, #48]
  48:	9b03      	ldr	r3, [sp, #12]
  4a:	9300      	str	r3, [sp, #0]
  4c:	9b02      	ldr	r3, [sp, #8]
  4e:	785b      	ldrb	r3, [r3, #1]
  50:	2b00      	cmp	r3, #0
  52:	d003      	beq.n	5c <I2C_Init+0x5c>
  54:	f04f 0300 	mov.w	r3, #0	; 0x0
  58:	9301      	str	r3, [sp, #4]
  5a:	e002      	b.n	62 <I2C_Init+0x62>
  5c:	f04f 0301 	mov.w	r3, #1	; 0x1
  60:	9301      	str	r3, [sp, #4]
  62:	9800      	ldr	r0, [sp, #0]
  64:	f04f 0101 	mov.w	r1, #1	; 0x1
  68:	9a01      	ldr	r2, [sp, #4]
  6a:	f7ff fffe 	bl	0 <I2C_Init>
  6e:	9b02      	ldr	r3, [sp, #8]
  70:	6859      	ldr	r1, [r3, #4]
  72:	9b02      	ldr	r3, [sp, #8]
  74:	689a      	ldr	r2, [r3, #8]
  76:	9b02      	ldr	r3, [sp, #8]
  78:	7b1b      	ldrb	r3, [r3, #12]
  7a:	9803      	ldr	r0, [sp, #12]
  7c:	f7ff fffe 	bl	0 <I2C_Init>
  80:	9a03      	ldr	r2, [sp, #12]
  82:	9b02      	ldr	r3, [sp, #8]
  84:	781b      	ldrb	r3, [r3, #0]
  86:	4610      	mov	r0, r2
  88:	f04f 0100 	mov.w	r1, #0	; 0x0
  8c:	461a      	mov	r2, r3
  8e:	f7ff fffe 	bl	0 <I2C_Init>
  92:	b005      	add	sp, #20
  94:	bd00      	pop	{pc}
  96:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.I2C_Reset:

00000000 <I2C_Reset>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9a01      	ldr	r2, [sp, #4]
   6:	f04f 0300 	mov.w	r3, #0	; 0x0
   a:	6013      	str	r3, [r2, #0]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f04f 0300 	mov.w	r3, #0	; 0x0
  12:	6113      	str	r3, [r2, #16]
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f04f 0300 	mov.w	r3, #0	; 0x0
  1a:	6153      	str	r3, [r2, #20]
  1c:	9a01      	ldr	r2, [sp, #4]
  1e:	f04f 0300 	mov.w	r3, #0	; 0x0
  22:	6193      	str	r3, [r2, #24]
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f04f 0300 	mov.w	r3, #0	; 0x0
  2a:	6353      	str	r3, [r2, #52]
  2c:	9a01      	ldr	r2, [sp, #4]
  2e:	f64f 73cf 	movw	r3, #65487	; 0xffcf
  32:	f2c0 0301 	movt	r3, #1	; 0x1
  36:	6313      	str	r3, [r2, #48]
  38:	b002      	add	sp, #8
  3a:	4770      	bx	lr
Disassembly of section .text.I2C_Transfer:

00000000 <I2C_Transfer>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f24a 0300 	movw	r3, #40960	; 0xa000
   c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  10:	429a      	cmp	r2, r3
  12:	d00e      	beq.n	32 <I2C_Transfer+0x32>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f24a 4300 	movw	r3, #41984	; 0xa400
  1a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  1e:	429a      	cmp	r2, r3
  20:	d007      	beq.n	32 <I2C_Transfer+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f44f 71b8 	mov.w	r1, #368	; 0x170
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	9a01      	ldr	r2, [sp, #4]
  34:	f24a 0300 	movw	r3, #40960	; 0xa000
  38:	f2c4 0300 	movt	r3, #16384	; 0x4000
  3c:	429a      	cmp	r2, r3
  3e:	d105      	bne.n	4c <I2C_Transfer+0x4c>
  40:	f240 0300 	movw	r3, #0	; 0x0
  44:	f2c0 0300 	movt	r3, #0	; 0x0
  48:	9304      	str	r3, [sp, #16]
  4a:	e00d      	b.n	68 <I2C_Transfer+0x68>
  4c:	9a01      	ldr	r2, [sp, #4]
  4e:	f24a 4300 	movw	r3, #41984	; 0xa400
  52:	f2c4 0300 	movt	r3, #16384	; 0x4000
  56:	429a      	cmp	r2, r3
  58:	d102      	bne.n	60 <I2C_Transfer+0x60>
  5a:	4b8e      	ldr	r3, [pc, #568]	(294 <I2C_Transfer+0x294>)
  5c:	9304      	str	r3, [sp, #16]
  5e:	e003      	b.n	68 <I2C_Transfer+0x68>
  60:	f04f 02fc 	mov.w	r2, #252	; 0xfc
  64:	9200      	str	r2, [sp, #0]
  66:	e23c      	b.n	4e2 <I2C_Transfer+0x4e2>
  68:	9b04      	ldr	r3, [sp, #16]
  6a:	689b      	ldr	r3, [r3, #8]
  6c:	9305      	str	r3, [sp, #20]
  6e:	9b01      	ldr	r3, [sp, #4]
  70:	6a9b      	ldr	r3, [r3, #40]
  72:	9303      	str	r3, [sp, #12]
  74:	9b03      	ldr	r3, [sp, #12]
  76:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  7a:	2b00      	cmp	r3, #0
  7c:	d017      	beq.n	ae <I2C_Transfer+0xae>
  7e:	9b03      	ldr	r3, [sp, #12]
  80:	f403 7300 	and.w	r3, r3, #512	; 0x200
  84:	2b00      	cmp	r3, #0
  86:	d004      	beq.n	92 <I2C_Transfer+0x92>
  88:	9b04      	ldr	r3, [sp, #16]
  8a:	f06f 0202 	mvn.w	r2, #2	; 0x2
  8e:	705a      	strb	r2, [r3, #1]
  90:	e008      	b.n	a4 <I2C_Transfer+0xa4>
  92:	9b03      	ldr	r3, [sp, #12]
  94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  98:	2b00      	cmp	r3, #0
  9a:	d003      	beq.n	a4 <I2C_Transfer+0xa4>
  9c:	9b04      	ldr	r3, [sp, #16]
  9e:	f06f 0201 	mvn.w	r2, #1	; 0x1
  a2:	705a      	strb	r2, [r3, #1]
  a4:	9b04      	ldr	r3, [sp, #16]
  a6:	f04f 0209 	mov.w	r2, #9	; 0x9
  aa:	701a      	strb	r2, [r3, #0]
  ac:	e201      	b.n	4b2 <I2C_Transfer+0x4b2>
  ae:	9b04      	ldr	r3, [sp, #16]
  b0:	781b      	ldrb	r3, [r3, #0]
  b2:	2b08      	cmp	r3, #8
  b4:	f200 81f5 	bhi.w	4a2 <I2C_Transfer+0x4a2>
  b8:	a201      	add	r2, pc, #4	(adr r2, c0 <I2C_Transfer+0xc0>)
  ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  be:	46c0      	nop			(mov r8, r8)
  c0:	000000e5 	.word	0x000000e5
  c4:	0000013d 	.word	0x0000013d
  c8:	000001db 	.word	0x000001db
  cc:	0000023b 	.word	0x0000023b
  d0:	00000299 	.word	0x00000299
  d4:	000002f9 	.word	0x000002f9
  d8:	00000397 	.word	0x00000397
  dc:	000003df 	.word	0x000003df
  e0:	00000487 	.word	0x00000487
  e4:	9b05      	ldr	r3, [sp, #20]
  e6:	885b      	ldrh	r3, [r3, #2]
  e8:	f003 0310 	and.w	r3, r3, #16	; 0x10
  ec:	2b00      	cmp	r3, #0
  ee:	d00a      	beq.n	106 <I2C_Transfer+0x106>
  f0:	9b05      	ldr	r3, [sp, #20]
  f2:	881b      	ldrh	r3, [r3, #0]
  f4:	ea4f 2313 	mov.w	r3, r3, lsr #8
  f8:	b29b      	uxth	r3, r3
  fa:	f003 0306 	and.w	r3, r3, #6	; 0x6
  fe:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 102:	9302      	str	r3, [sp, #8]
 104:	e00e      	b.n	124 <I2C_Transfer+0x124>
 106:	9b05      	ldr	r3, [sp, #20]
 108:	881b      	ldrh	r3, [r3, #0]
 10a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 10e:	9302      	str	r3, [sp, #8]
 110:	9b05      	ldr	r3, [sp, #20]
 112:	885b      	ldrh	r3, [r3, #2]
 114:	f003 0302 	and.w	r3, r3, #2	; 0x2
 118:	2b00      	cmp	r3, #0
 11a:	d003      	beq.n	124 <I2C_Transfer+0x124>
 11c:	9b02      	ldr	r3, [sp, #8]
 11e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 122:	9302      	str	r3, [sp, #8]
 124:	9a04      	ldr	r2, [sp, #16]
 126:	f04f 0301 	mov.w	r3, #1	; 0x1
 12a:	7013      	strb	r3, [r2, #0]
 12c:	9a01      	ldr	r2, [sp, #4]
 12e:	9b02      	ldr	r3, [sp, #8]
 130:	6253      	str	r3, [r2, #36]
 132:	9a01      	ldr	r2, [sp, #4]
 134:	f04f 0301 	mov.w	r3, #1	; 0x1
 138:	6053      	str	r3, [r2, #4]
 13a:	e1ba      	b.n	4b2 <I2C_Transfer+0x4b2>
 13c:	9b03      	ldr	r3, [sp, #12]
 13e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 142:	2b00      	cmp	r3, #0
 144:	d010      	beq.n	168 <I2C_Transfer+0x168>
 146:	9a01      	ldr	r2, [sp, #4]
 148:	f04f 0380 	mov.w	r3, #128	; 0x80
 14c:	6313      	str	r3, [r2, #48]
 14e:	9a04      	ldr	r2, [sp, #16]
 150:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 154:	7053      	strb	r3, [r2, #1]
 156:	9a04      	ldr	r2, [sp, #16]
 158:	f04f 0308 	mov.w	r3, #8	; 0x8
 15c:	7013      	strb	r3, [r2, #0]
 15e:	9a01      	ldr	r2, [sp, #4]
 160:	f04f 0302 	mov.w	r3, #2	; 0x2
 164:	6053      	str	r3, [r2, #4]
 166:	e1a4      	b.n	4b2 <I2C_Transfer+0x4b2>
 168:	9b03      	ldr	r3, [sp, #12]
 16a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 16e:	2b00      	cmp	r3, #0
 170:	f000 819f 	beq.w	4b2 <I2C_Transfer+0x4b2>
 174:	9a01      	ldr	r2, [sp, #4]
 176:	f04f 0340 	mov.w	r3, #64	; 0x40
 17a:	6313      	str	r3, [r2, #48]
 17c:	9b05      	ldr	r3, [sp, #20]
 17e:	885b      	ldrh	r3, [r3, #2]
 180:	f003 0310 	and.w	r3, r3, #16	; 0x10
 184:	2b00      	cmp	r3, #0
 186:	d00a      	beq.n	19e <I2C_Transfer+0x19e>
 188:	9a04      	ldr	r2, [sp, #16]
 18a:	f04f 0302 	mov.w	r3, #2	; 0x2
 18e:	7013      	strb	r3, [r2, #0]
 190:	9b05      	ldr	r3, [sp, #20]
 192:	881b      	ldrh	r3, [r3, #0]
 194:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 198:	9b01      	ldr	r3, [sp, #4]
 19a:	625a      	str	r2, [r3, #36]
 19c:	e189      	b.n	4b2 <I2C_Transfer+0x4b2>
 19e:	9b05      	ldr	r3, [sp, #20]
 1a0:	885b      	ldrh	r3, [r3, #2]
 1a2:	f003 0302 	and.w	r3, r3, #2	; 0x2
 1a6:	2b00      	cmp	r3, #0
 1a8:	d012      	beq.n	1d0 <I2C_Transfer+0x1d0>
 1aa:	9a04      	ldr	r2, [sp, #16]
 1ac:	f04f 0307 	mov.w	r3, #7	; 0x7
 1b0:	7013      	strb	r3, [r2, #0]
 1b2:	9b04      	ldr	r3, [sp, #16]
 1b4:	791b      	ldrb	r3, [r3, #4]
 1b6:	9a05      	ldr	r2, [sp, #20]
 1b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 1bc:	4413      	add	r3, r2
 1be:	891b      	ldrh	r3, [r3, #8]
 1c0:	2b01      	cmp	r3, #1
 1c2:	f040 8176 	bne.w	4b2 <I2C_Transfer+0x4b2>
 1c6:	9a01      	ldr	r2, [sp, #4]
 1c8:	f04f 0308 	mov.w	r3, #8	; 0x8
 1cc:	6053      	str	r3, [r2, #4]
 1ce:	e170      	b.n	4b2 <I2C_Transfer+0x4b2>
 1d0:	9b04      	ldr	r3, [sp, #16]
 1d2:	f04f 0205 	mov.w	r2, #5	; 0x5
 1d6:	701a      	strb	r2, [r3, #0]
 1d8:	e749      	b.n	6e <I2C_Transfer+0x6e>
 1da:	9b03      	ldr	r3, [sp, #12]
 1dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 1e0:	2b00      	cmp	r3, #0
 1e2:	d010      	beq.n	206 <I2C_Transfer+0x206>
 1e4:	9a01      	ldr	r2, [sp, #4]
 1e6:	f04f 0380 	mov.w	r3, #128	; 0x80
 1ea:	6313      	str	r3, [r2, #48]
 1ec:	9a04      	ldr	r2, [sp, #16]
 1ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 1f2:	7053      	strb	r3, [r2, #1]
 1f4:	9a04      	ldr	r2, [sp, #16]
 1f6:	f04f 0308 	mov.w	r3, #8	; 0x8
 1fa:	7013      	strb	r3, [r2, #0]
 1fc:	9a01      	ldr	r2, [sp, #4]
 1fe:	f04f 0302 	mov.w	r3, #2	; 0x2
 202:	6053      	str	r3, [r2, #4]
 204:	e155      	b.n	4b2 <I2C_Transfer+0x4b2>
 206:	9b03      	ldr	r3, [sp, #12]
 208:	f003 0340 	and.w	r3, r3, #64	; 0x40
 20c:	2b00      	cmp	r3, #0
 20e:	f000 8150 	beq.w	4b2 <I2C_Transfer+0x4b2>
 212:	9a01      	ldr	r2, [sp, #4]
 214:	f04f 0340 	mov.w	r3, #64	; 0x40
 218:	6313      	str	r3, [r2, #48]
 21a:	9b05      	ldr	r3, [sp, #20]
 21c:	885b      	ldrh	r3, [r3, #2]
 21e:	f003 0302 	and.w	r3, r3, #2	; 0x2
 222:	2b00      	cmp	r3, #0
 224:	d004      	beq.n	230 <I2C_Transfer+0x230>
 226:	9b04      	ldr	r3, [sp, #16]
 228:	f04f 0203 	mov.w	r2, #3	; 0x3
 22c:	701a      	strb	r2, [r3, #0]
 22e:	e71e      	b.n	6e <I2C_Transfer+0x6e>
 230:	9b04      	ldr	r3, [sp, #16]
 232:	f04f 0205 	mov.w	r2, #5	; 0x5
 236:	701a      	strb	r2, [r3, #0]
 238:	e719      	b.n	6e <I2C_Transfer+0x6e>
 23a:	9b05      	ldr	r3, [sp, #20]
 23c:	885b      	ldrh	r3, [r3, #2]
 23e:	f003 0310 	and.w	r3, r3, #16	; 0x10
 242:	2b00      	cmp	r3, #0
 244:	d00a      	beq.n	25c <I2C_Transfer+0x25c>
 246:	9b05      	ldr	r3, [sp, #20]
 248:	881b      	ldrh	r3, [r3, #0]
 24a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 24e:	b29b      	uxth	r3, r3
 250:	f003 0306 	and.w	r3, r3, #6	; 0x6
 254:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 258:	9302      	str	r3, [sp, #8]
 25a:	e004      	b.n	266 <I2C_Transfer+0x266>
 25c:	9b05      	ldr	r3, [sp, #20]
 25e:	881b      	ldrh	r3, [r3, #0]
 260:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 264:	9302      	str	r3, [sp, #8]
 266:	9b05      	ldr	r3, [sp, #20]
 268:	885b      	ldrh	r3, [r3, #2]
 26a:	f003 0304 	and.w	r3, r3, #4	; 0x4
 26e:	2b00      	cmp	r3, #0
 270:	d003      	beq.n	27a <I2C_Transfer+0x27a>
 272:	9b02      	ldr	r3, [sp, #8]
 274:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 278:	9302      	str	r3, [sp, #8]
 27a:	9a04      	ldr	r2, [sp, #16]
 27c:	f04f 0304 	mov.w	r3, #4	; 0x4
 280:	7013      	strb	r3, [r2, #0]
 282:	9a01      	ldr	r2, [sp, #4]
 284:	f04f 0301 	mov.w	r3, #1	; 0x1
 288:	6053      	str	r3, [r2, #4]
 28a:	9a01      	ldr	r2, [sp, #4]
 28c:	9b02      	ldr	r3, [sp, #8]
 28e:	6253      	str	r3, [r2, #36]
 290:	e10f      	b.n	4b2 <I2C_Transfer+0x4b2>
 292:	46c0      	nop			(mov r8, r8)
 294:	0000000c 	.word	0x0000000c
 298:	9b03      	ldr	r3, [sp, #12]
 29a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 29e:	2b00      	cmp	r3, #0
 2a0:	d010      	beq.n	2c4 <I2C_Transfer+0x2c4>
 2a2:	9a01      	ldr	r2, [sp, #4]
 2a4:	f04f 0380 	mov.w	r3, #128	; 0x80
 2a8:	6313      	str	r3, [r2, #48]
 2aa:	9a04      	ldr	r2, [sp, #16]
 2ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 2b0:	7053      	strb	r3, [r2, #1]
 2b2:	9a04      	ldr	r2, [sp, #16]
 2b4:	f04f 0308 	mov.w	r3, #8	; 0x8
 2b8:	7013      	strb	r3, [r2, #0]
 2ba:	9a01      	ldr	r2, [sp, #4]
 2bc:	f04f 0302 	mov.w	r3, #2	; 0x2
 2c0:	6053      	str	r3, [r2, #4]
 2c2:	e0f6      	b.n	4b2 <I2C_Transfer+0x4b2>
 2c4:	9b03      	ldr	r3, [sp, #12]
 2c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 2ca:	2b00      	cmp	r3, #0
 2cc:	f000 80f1 	beq.w	4b2 <I2C_Transfer+0x4b2>
 2d0:	9a01      	ldr	r2, [sp, #4]
 2d2:	f04f 0340 	mov.w	r3, #64	; 0x40
 2d6:	6313      	str	r3, [r2, #48]
 2d8:	9b05      	ldr	r3, [sp, #20]
 2da:	885b      	ldrh	r3, [r3, #2]
 2dc:	f003 0304 	and.w	r3, r3, #4	; 0x4
 2e0:	2b00      	cmp	r3, #0
 2e2:	d004      	beq.n	2ee <I2C_Transfer+0x2ee>
 2e4:	9b04      	ldr	r3, [sp, #16]
 2e6:	f04f 0207 	mov.w	r2, #7	; 0x7
 2ea:	701a      	strb	r2, [r3, #0]
 2ec:	e0e1      	b.n	4b2 <I2C_Transfer+0x4b2>
 2ee:	9b04      	ldr	r3, [sp, #16]
 2f0:	f04f 0205 	mov.w	r2, #5	; 0x5
 2f4:	701a      	strb	r2, [r3, #0]
 2f6:	e6ba      	b.n	6e <I2C_Transfer+0x6e>
 2f8:	9b04      	ldr	r3, [sp, #16]
 2fa:	8859      	ldrh	r1, [r3, #2]
 2fc:	9b04      	ldr	r3, [sp, #16]
 2fe:	791b      	ldrb	r3, [r3, #4]
 300:	9a05      	ldr	r2, [sp, #20]
 302:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 306:	4413      	add	r3, r2
 308:	891b      	ldrh	r3, [r3, #8]
 30a:	4299      	cmp	r1, r3
 30c:	d32a      	bcc.n	364 <I2C_Transfer+0x364>
 30e:	9a04      	ldr	r2, [sp, #16]
 310:	f04f 0300 	mov.w	r3, #0	; 0x0
 314:	8053      	strh	r3, [r2, #2]
 316:	9b04      	ldr	r3, [sp, #16]
 318:	791b      	ldrb	r3, [r3, #4]
 31a:	f103 0301 	add.w	r3, r3, #1	; 0x1
 31e:	b2db      	uxtb	r3, r3
 320:	9a04      	ldr	r2, [sp, #16]
 322:	7113      	strb	r3, [r2, #4]
 324:	9b05      	ldr	r3, [sp, #20]
 326:	885b      	ldrh	r3, [r3, #2]
 328:	f003 0304 	and.w	r3, r3, #4	; 0x4
 32c:	2b00      	cmp	r3, #0
 32e:	d004      	beq.n	33a <I2C_Transfer+0x33a>
 330:	9b04      	ldr	r3, [sp, #16]
 332:	f04f 0203 	mov.w	r2, #3	; 0x3
 336:	701a      	strb	r2, [r3, #0]
 338:	e699      	b.n	6e <I2C_Transfer+0x6e>
 33a:	9b05      	ldr	r3, [sp, #20]
 33c:	885b      	ldrh	r3, [r3, #2]
 33e:	f003 0301 	and.w	r3, r3, #1	; 0x1
 342:	b2db      	uxtb	r3, r3
 344:	2b00      	cmp	r3, #0
 346:	d104      	bne.n	352 <I2C_Transfer+0x352>
 348:	9b04      	ldr	r3, [sp, #16]
 34a:	791b      	ldrb	r3, [r3, #4]
 34c:	2b01      	cmp	r3, #1
 34e:	f67f ae8e 	bls.w	6e <I2C_Transfer+0x6e>
 352:	9a04      	ldr	r2, [sp, #16]
 354:	f04f 0308 	mov.w	r3, #8	; 0x8
 358:	7013      	strb	r3, [r2, #0]
 35a:	9a01      	ldr	r2, [sp, #4]
 35c:	f04f 0302 	mov.w	r3, #2	; 0x2
 360:	6053      	str	r3, [r2, #4]
 362:	e0a6      	b.n	4b2 <I2C_Transfer+0x4b2>
 364:	9b04      	ldr	r3, [sp, #16]
 366:	791b      	ldrb	r3, [r3, #4]
 368:	9a05      	ldr	r2, [sp, #20]
 36a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 36e:	4413      	add	r3, r2
 370:	685a      	ldr	r2, [r3, #4]
 372:	9b04      	ldr	r3, [sp, #16]
 374:	8859      	ldrh	r1, [r3, #2]
 376:	460b      	mov	r3, r1
 378:	4413      	add	r3, r2
 37a:	781b      	ldrb	r3, [r3, #0]
 37c:	461a      	mov	r2, r3
 37e:	9b01      	ldr	r3, [sp, #4]
 380:	625a      	str	r2, [r3, #36]
 382:	f101 0301 	add.w	r3, r1, #1	; 0x1
 386:	b29b      	uxth	r3, r3
 388:	9a04      	ldr	r2, [sp, #16]
 38a:	8053      	strh	r3, [r2, #2]
 38c:	9a04      	ldr	r2, [sp, #16]
 38e:	f04f 0306 	mov.w	r3, #6	; 0x6
 392:	7013      	strb	r3, [r2, #0]
 394:	e08d      	b.n	4b2 <I2C_Transfer+0x4b2>
 396:	9b03      	ldr	r3, [sp, #12]
 398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 39c:	2b00      	cmp	r3, #0
 39e:	d010      	beq.n	3c2 <I2C_Transfer+0x3c2>
 3a0:	9a01      	ldr	r2, [sp, #4]
 3a2:	f04f 0380 	mov.w	r3, #128	; 0x80
 3a6:	6313      	str	r3, [r2, #48]
 3a8:	9a04      	ldr	r2, [sp, #16]
 3aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 3ae:	7053      	strb	r3, [r2, #1]
 3b0:	9a04      	ldr	r2, [sp, #16]
 3b2:	f04f 0308 	mov.w	r3, #8	; 0x8
 3b6:	7013      	strb	r3, [r2, #0]
 3b8:	9a01      	ldr	r2, [sp, #4]
 3ba:	f04f 0302 	mov.w	r3, #2	; 0x2
 3be:	6053      	str	r3, [r2, #4]
 3c0:	e077      	b.n	4b2 <I2C_Transfer+0x4b2>
 3c2:	9b03      	ldr	r3, [sp, #12]
 3c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 3c8:	2b00      	cmp	r3, #0
 3ca:	d072      	beq.n	4b2 <I2C_Transfer+0x4b2>
 3cc:	9a01      	ldr	r2, [sp, #4]
 3ce:	f04f 0340 	mov.w	r3, #64	; 0x40
 3d2:	6313      	str	r3, [r2, #48]
 3d4:	9a04      	ldr	r2, [sp, #16]
 3d6:	f04f 0305 	mov.w	r3, #5	; 0x5
 3da:	7013      	strb	r3, [r2, #0]
 3dc:	e647      	b.n	6e <I2C_Transfer+0x6e>
 3de:	9b03      	ldr	r3, [sp, #12]
 3e0:	f003 0320 	and.w	r3, r3, #32	; 0x20
 3e4:	2b00      	cmp	r3, #0
 3e6:	d064      	beq.n	4b2 <I2C_Transfer+0x4b2>
 3e8:	9b04      	ldr	r3, [sp, #16]
 3ea:	791b      	ldrb	r3, [r3, #4]
 3ec:	9a05      	ldr	r2, [sp, #20]
 3ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 3f2:	4413      	add	r3, r2
 3f4:	891b      	ldrh	r3, [r3, #8]
 3f6:	9307      	str	r3, [sp, #28]
 3f8:	9b01      	ldr	r3, [sp, #4]
 3fa:	69db      	ldr	r3, [r3, #28]
 3fc:	f88d 301b 	strb.w	r3, [sp, #27]
 400:	9b04      	ldr	r3, [sp, #16]
 402:	885b      	ldrh	r3, [r3, #2]
 404:	461a      	mov	r2, r3
 406:	9b07      	ldr	r3, [sp, #28]
 408:	429a      	cmp	r2, r3
 40a:	d212      	bcs.n	432 <I2C_Transfer+0x432>
 40c:	9b04      	ldr	r3, [sp, #16]
 40e:	791b      	ldrb	r3, [r3, #4]
 410:	9a05      	ldr	r2, [sp, #20]
 412:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 416:	4413      	add	r3, r2
 418:	685a      	ldr	r2, [r3, #4]
 41a:	9b04      	ldr	r3, [sp, #16]
 41c:	8859      	ldrh	r1, [r3, #2]
 41e:	460b      	mov	r3, r1
 420:	441a      	add	r2, r3
 422:	f89d 301b 	ldrb.w	r3, [sp, #27]
 426:	7013      	strb	r3, [r2, #0]
 428:	f101 0301 	add.w	r3, r1, #1	; 0x1
 42c:	b29b      	uxth	r3, r3
 42e:	9a04      	ldr	r2, [sp, #16]
 430:	8053      	strh	r3, [r2, #2]
 432:	9b04      	ldr	r3, [sp, #16]
 434:	885b      	ldrh	r3, [r3, #2]
 436:	461a      	mov	r2, r3
 438:	9b07      	ldr	r3, [sp, #28]
 43a:	429a      	cmp	r2, r3
 43c:	d30f      	bcc.n	45e <I2C_Transfer+0x45e>
 43e:	9b07      	ldr	r3, [sp, #28]
 440:	2b01      	cmp	r3, #1
 442:	d103      	bne.n	44c <I2C_Transfer+0x44c>
 444:	9a01      	ldr	r2, [sp, #4]
 446:	f04f 0308 	mov.w	r3, #8	; 0x8
 44a:	6053      	str	r3, [r2, #4]
 44c:	9a04      	ldr	r2, [sp, #16]
 44e:	f04f 0308 	mov.w	r3, #8	; 0x8
 452:	7013      	strb	r3, [r2, #0]
 454:	9a01      	ldr	r2, [sp, #4]
 456:	f04f 0302 	mov.w	r3, #2	; 0x2
 45a:	6053      	str	r3, [r2, #4]
 45c:	e029      	b.n	4b2 <I2C_Transfer+0x4b2>
 45e:	9b01      	ldr	r3, [sp, #4]
 460:	f04f 0204 	mov.w	r2, #4	; 0x4
 464:	605a      	str	r2, [r3, #4]
 466:	9b07      	ldr	r3, [sp, #28]
 468:	2b01      	cmp	r3, #1
 46a:	d922      	bls.n	4b2 <I2C_Transfer+0x4b2>
 46c:	9b04      	ldr	r3, [sp, #16]
 46e:	885b      	ldrh	r3, [r3, #2]
 470:	461a      	mov	r2, r3
 472:	9b07      	ldr	r3, [sp, #28]
 474:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 478:	429a      	cmp	r2, r3
 47a:	d11a      	bne.n	4b2 <I2C_Transfer+0x4b2>
 47c:	9a01      	ldr	r2, [sp, #4]
 47e:	f04f 0308 	mov.w	r3, #8	; 0x8
 482:	6053      	str	r3, [r2, #4]
 484:	e015      	b.n	4b2 <I2C_Transfer+0x4b2>
 486:	9b03      	ldr	r3, [sp, #12]
 488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 48c:	2b00      	cmp	r3, #0
 48e:	d010      	beq.n	4b2 <I2C_Transfer+0x4b2>
 490:	9a01      	ldr	r2, [sp, #4]
 492:	f44f 7380 	mov.w	r3, #256	; 0x100
 496:	6313      	str	r3, [r2, #48]
 498:	9a04      	ldr	r2, [sp, #16]
 49a:	f04f 0309 	mov.w	r3, #9	; 0x9
 49e:	7013      	strb	r3, [r2, #0]
 4a0:	e007      	b.n	4b2 <I2C_Transfer+0x4b2>
 4a2:	9a04      	ldr	r2, [sp, #16]
 4a4:	f06f 0304 	mvn.w	r3, #4	; 0x4
 4a8:	7053      	strb	r3, [r2, #1]
 4aa:	9a04      	ldr	r2, [sp, #16]
 4ac:	f04f 0309 	mov.w	r3, #9	; 0x9
 4b0:	7013      	strb	r3, [r2, #0]
 4b2:	9b04      	ldr	r3, [sp, #16]
 4b4:	781b      	ldrb	r3, [r3, #0]
 4b6:	2b09      	cmp	r3, #9
 4b8:	d110      	bne.n	4dc <I2C_Transfer+0x4dc>
 4ba:	9a01      	ldr	r2, [sp, #4]
 4bc:	f04f 0300 	mov.w	r3, #0	; 0x0
 4c0:	6353      	str	r3, [r2, #52]
 4c2:	9b04      	ldr	r3, [sp, #16]
 4c4:	785b      	ldrb	r3, [r3, #1]
 4c6:	b25b      	sxtb	r3, r3
 4c8:	2b01      	cmp	r3, #1
 4ca:	d103      	bne.n	4d4 <I2C_Transfer+0x4d4>
 4cc:	9b04      	ldr	r3, [sp, #16]
 4ce:	f04f 0200 	mov.w	r2, #0	; 0x0
 4d2:	705a      	strb	r2, [r3, #1]
 4d4:	9b04      	ldr	r3, [sp, #16]
 4d6:	785b      	ldrb	r3, [r3, #1]
 4d8:	9300      	str	r3, [sp, #0]
 4da:	e002      	b.n	4e2 <I2C_Transfer+0x4e2>
 4dc:	f04f 0301 	mov.w	r3, #1	; 0x1
 4e0:	9300      	str	r3, [sp, #0]
 4e2:	9a00      	ldr	r2, [sp, #0]
 4e4:	b253      	sxtb	r3, r2
 4e6:	4618      	mov	r0, r3
 4e8:	b009      	add	sp, #36
 4ea:	bd00      	pop	{pc}
Disassembly of section .text.I2C_TransferInit:

00000000 <I2C_TransferInit>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9a03      	ldr	r2, [sp, #12]
   a:	f24a 0300 	movw	r3, #40960	; 0xa000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d00e      	beq.n	34 <I2C_TransferInit+0x34>
  16:	9a03      	ldr	r2, [sp, #12]
  18:	f24a 4300 	movw	r3, #41984	; 0xa400
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d007      	beq.n	34 <I2C_TransferInit+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f240 21e9 	movw	r1, #745	; 0x2e9
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9b02      	ldr	r3, [sp, #8]
  36:	2b00      	cmp	r3, #0
  38:	d107      	bne.n	4a <I2C_TransferInit+0x4a>
  3a:	f240 0000 	movw	r0, #0	; 0x0
  3e:	f2c0 0000 	movt	r0, #0	; 0x0
  42:	f240 21ea 	movw	r1, #746	; 0x2ea
  46:	f7ff fffe 	bl	0 <assertEFM>
  4a:	9a03      	ldr	r2, [sp, #12]
  4c:	f24a 0300 	movw	r3, #40960	; 0xa000
  50:	f2c4 0300 	movt	r3, #16384	; 0x4000
  54:	429a      	cmp	r2, r3
  56:	d105      	bne.n	64 <I2C_TransferInit+0x64>
  58:	f240 0300 	movw	r3, #0	; 0x0
  5c:	f2c0 0300 	movt	r3, #0	; 0x0
  60:	9305      	str	r3, [sp, #20]
  62:	e00d      	b.n	80 <I2C_TransferInit+0x80>
  64:	9a03      	ldr	r2, [sp, #12]
  66:	f24a 4300 	movw	r3, #41984	; 0xa400
  6a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  6e:	429a      	cmp	r2, r3
  70:	d102      	bne.n	78 <I2C_TransferInit+0x78>
  72:	4b2f      	ldr	r3, [pc, #188]	(130 <I2C_TransferInit+0x130>)
  74:	9305      	str	r3, [sp, #20]
  76:	e003      	b.n	80 <I2C_TransferInit+0x80>
  78:	f04f 02fc 	mov.w	r2, #252	; 0xfc
  7c:	9200      	str	r2, [sp, #0]
  7e:	e052      	b.n	126 <I2C_TransferInit+0x126>
  80:	9b03      	ldr	r3, [sp, #12]
  82:	689b      	ldr	r3, [r3, #8]
  84:	f003 0301 	and.w	r3, r3, #1	; 0x1
  88:	b2db      	uxtb	r3, r3
  8a:	2b00      	cmp	r3, #0
  8c:	d003      	beq.n	96 <I2C_TransferInit+0x96>
  8e:	9a03      	ldr	r2, [sp, #12]
  90:	f04f 0320 	mov.w	r3, #32	; 0x20
  94:	6053      	str	r3, [r2, #4]
  96:	9b02      	ldr	r3, [sp, #8]
  98:	885b      	ldrh	r3, [r3, #2]
  9a:	f003 0302 	and.w	r3, r3, #2	; 0x2
  9e:	2b00      	cmp	r3, #0
  a0:	d003      	beq.n	aa <I2C_TransferInit+0xaa>
  a2:	9b02      	ldr	r3, [sp, #8]
  a4:	891b      	ldrh	r3, [r3, #8]
  a6:	2b00      	cmp	r3, #0
  a8:	d009      	beq.n	be <I2C_TransferInit+0xbe>
  aa:	9b02      	ldr	r3, [sp, #8]
  ac:	885b      	ldrh	r3, [r3, #2]
  ae:	f003 0304 	and.w	r3, r3, #4	; 0x4
  b2:	2b00      	cmp	r3, #0
  b4:	d007      	beq.n	c6 <I2C_TransferInit+0xc6>
  b6:	9b02      	ldr	r3, [sp, #8]
  b8:	8a1b      	ldrh	r3, [r3, #16]
  ba:	2b00      	cmp	r3, #0
  bc:	d103      	bne.n	c6 <I2C_TransferInit+0xc6>
  be:	f04f 03fc 	mov.w	r3, #252	; 0xfc
  c2:	9300      	str	r3, [sp, #0]
  c4:	e02f      	b.n	126 <I2C_TransferInit+0x126>
  c6:	9a05      	ldr	r2, [sp, #20]
  c8:	f04f 0300 	mov.w	r3, #0	; 0x0
  cc:	7013      	strb	r3, [r2, #0]
  ce:	9a05      	ldr	r2, [sp, #20]
  d0:	f04f 0301 	mov.w	r3, #1	; 0x1
  d4:	7053      	strb	r3, [r2, #1]
  d6:	9a05      	ldr	r2, [sp, #20]
  d8:	f04f 0300 	mov.w	r3, #0	; 0x0
  dc:	8053      	strh	r3, [r2, #2]
  de:	9a05      	ldr	r2, [sp, #20]
  e0:	f04f 0300 	mov.w	r3, #0	; 0x0
  e4:	7113      	strb	r3, [r2, #4]
  e6:	9a05      	ldr	r2, [sp, #20]
  e8:	9b02      	ldr	r3, [sp, #8]
  ea:	6093      	str	r3, [r2, #8]
  ec:	9a03      	ldr	r2, [sp, #12]
  ee:	f04f 03c0 	mov.w	r3, #192	; 0xc0
  f2:	6053      	str	r3, [r2, #4]
  f4:	9b03      	ldr	r3, [sp, #12]
  f6:	6a9b      	ldr	r3, [r3, #40]
  f8:	f003 0320 	and.w	r3, r3, #32	; 0x20
  fc:	2b00      	cmp	r3, #0
  fe:	d001      	beq.n	104 <I2C_TransferInit+0x104>
 100:	9b03      	ldr	r3, [sp, #12]
 102:	69db      	ldr	r3, [r3, #28]
 104:	9a03      	ldr	r2, [sp, #12]
 106:	f64f 73cf 	movw	r3, #65487	; 0xffcf
 10a:	f2c0 0301 	movt	r3, #1	; 0x1
 10e:	6313      	str	r3, [r2, #48]
 110:	9a03      	ldr	r2, [sp, #12]
 112:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 116:	6353      	str	r3, [r2, #52]
 118:	9803      	ldr	r0, [sp, #12]
 11a:	f7ff fffe 	bl	0 <I2C_TransferInit>
 11e:	4603      	mov	r3, r0
 120:	b2db      	uxtb	r3, r3
 122:	b2db      	uxtb	r3, r3
 124:	9300      	str	r3, [sp, #0]
 126:	9a00      	ldr	r2, [sp, #0]
 128:	b253      	sxtb	r3, r2
 12a:	4618      	mov	r0, r3
 12c:	b007      	add	sp, #28
 12e:	bd00      	pop	{pc}
 130:	0000000c 	.word	0x0000000c
Disassembly of section .bss.i2cTransfer:

00000000 <i2cTransfer>:
	...
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_idac.o:     file format elf32-littlearm

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	124d070a 	subne	r0, sp, #2621440	; 0x280000
  20:	15011404 	strne	r1, [r1, #-1028]
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1a011901 	bne	46434 <.ARM.attributes+0x46434>
  2c:	Address 0x0000002c is out of bounds.


em_int.o:     file format elf32-littlearm

Disassembly of section .bss.INT_LockCnt:

00000000 <INT_LockCnt>:
   0:	0000      	lsls	r0, r0, #0
	...
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	124d070a 	subne	r0, sp, #2621440	; 0x280000
  20:	15011404 	strne	r1, [r1, #-1028]
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1a011901 	bne	46434 <INT_LockCnt+0x46434>
  2c:	Address 0x0000002c is out of bounds.


em_lcd.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	636c      	str	r4, [r5, #52]
  24:	2e64      	cmp	r6, #100
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.LCD_Init:

00000000 <LCD_Init>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f24a 0300 	movw	r3, #40960	; 0xa000
   a:	f2c4 0308 	movt	r3, #16392	; 0x4008
   e:	685b      	ldr	r3, [r3, #4]
  10:	9303      	str	r3, [sp, #12]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	2b00      	cmp	r3, #0
  16:	d107      	bne.n	28 <LCD_Init+0x28>
  18:	f240 0000 	movw	r0, #0	; 0x0
  1c:	f2c0 0000 	movt	r0, #0	; 0x0
  20:	f04f 0142 	mov.w	r1, #66	; 0x42
  24:	f7ff fffe 	bl	0 <assertEFM>
  28:	f04f 0000 	mov.w	r0, #0	; 0x0
  2c:	f7ff fffe 	bl	0 <LCD_Init>
  30:	9a03      	ldr	r2, [sp, #12]
  32:	f647 73e0 	movw	r3, #32736	; 0x7fe0
  36:	f6cf 73be 	movt	r3, #65470	; 0xffbe
  3a:	ea02 0303 	and.w	r3, r2, r3
  3e:	9303      	str	r3, [sp, #12]
  40:	9b01      	ldr	r3, [sp, #4]
  42:	685a      	ldr	r2, [r3, #4]
  44:	9b03      	ldr	r3, [sp, #12]
  46:	ea43 0302 	orr.w	r3, r3, r2
  4a:	9303      	str	r3, [sp, #12]
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	7a1b      	ldrb	r3, [r3, #8]
  50:	461a      	mov	r2, r3
  52:	9b03      	ldr	r3, [sp, #12]
  54:	ea43 0302 	orr.w	r3, r3, r2
  58:	9303      	str	r3, [sp, #12]
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	7a5b      	ldrb	r3, [r3, #9]
  5e:	461a      	mov	r2, r3
  60:	9b03      	ldr	r3, [sp, #12]
  62:	ea43 0302 	orr.w	r3, r3, r2
  66:	9303      	str	r3, [sp, #12]
  68:	9b01      	ldr	r3, [sp, #4]
  6a:	68da      	ldr	r2, [r3, #12]
  6c:	9b03      	ldr	r3, [sp, #12]
  6e:	ea43 0302 	orr.w	r3, r3, r2
  72:	9303      	str	r3, [sp, #12]
  74:	9b01      	ldr	r3, [sp, #4]
  76:	8a1b      	ldrh	r3, [r3, #16]
  78:	461a      	mov	r2, r3
  7a:	9b03      	ldr	r3, [sp, #12]
  7c:	ea43 0302 	orr.w	r3, r3, r2
  80:	9303      	str	r3, [sp, #12]
  82:	f24a 0300 	movw	r3, #40960	; 0xa000
  86:	f2c4 0308 	movt	r3, #16392	; 0x4008
  8a:	9a03      	ldr	r2, [sp, #12]
  8c:	605a      	str	r2, [r3, #4]
  8e:	9b01      	ldr	r3, [sp, #4]
  90:	781b      	ldrb	r3, [r3, #0]
  92:	2b00      	cmp	r3, #0
  94:	d003      	beq.n	9e <LCD_Init+0x9e>
  96:	f04f 0001 	mov.w	r0, #1	; 0x1
  9a:	f7ff fffe 	bl	0 <LCD_Init>
  9e:	b005      	add	sp, #20
  a0:	bd00      	pop	{pc}
  a2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_Enable:

00000000 <LCD_Enable>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   c:	2b00      	cmp	r3, #0
   e:	d00c      	beq.n	2a <LCD_Enable+0x2a>
  10:	f24a 0200 	movw	r2, #40960	; 0xa000
  14:	f2c4 0208 	movt	r2, #16392	; 0x4008
  18:	f24a 0300 	movw	r3, #40960	; 0xa000
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	681b      	ldr	r3, [r3, #0]
  22:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  26:	6013      	str	r3, [r2, #0]
  28:	e00b      	b.n	42 <LCD_Enable+0x42>
  2a:	f24a 0200 	movw	r2, #40960	; 0xa000
  2e:	f2c4 0208 	movt	r2, #16392	; 0x4008
  32:	f24a 0300 	movw	r3, #40960	; 0xa000
  36:	f2c4 0308 	movt	r3, #16392	; 0x4008
  3a:	681b      	ldr	r3, [r3, #0]
  3c:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  40:	6013      	str	r3, [r2, #0]
  42:	b002      	add	sp, #8
  44:	4770      	bx	lr
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_VLCDSelect:

00000000 <LCD_VLCDSelect>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	f24a 0300 	movw	r3, #40960	; 0xa000
   8:	f2c4 0308 	movt	r3, #16392	; 0x4008
   c:	685b      	ldr	r3, [r3, #4]
   e:	9303      	str	r3, [sp, #12]
  10:	9b03      	ldr	r3, [sp, #12]
  12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  16:	9303      	str	r3, [sp, #12]
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	9300      	str	r3, [sp, #0]
  1c:	9b00      	ldr	r3, [sp, #0]
  1e:	2b00      	cmp	r3, #0
  20:	d007      	beq.n	32 <LCD_VLCDSelect+0x32>
  22:	9b00      	ldr	r3, [sp, #0]
  24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  28:	d103      	bne.n	32 <LCD_VLCDSelect+0x32>
  2a:	9b03      	ldr	r3, [sp, #12]
  2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  30:	9303      	str	r3, [sp, #12]
  32:	f24a 0300 	movw	r3, #40960	; 0xa000
  36:	f2c4 0308 	movt	r3, #16392	; 0x4008
  3a:	9a03      	ldr	r2, [sp, #12]
  3c:	605a      	str	r2, [r3, #4]
  3e:	b004      	add	sp, #16
  40:	4770      	bx	lr
  42:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_UpdateCtrl:

00000000 <LCD_UpdateCtrl>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f24a 0200 	movw	r2, #40960	; 0xa000
   c:	f2c4 0208 	movt	r2, #16392	; 0x4008
  10:	f24a 0300 	movw	r3, #40960	; 0xa000
  14:	f2c4 0308 	movt	r3, #16392	; 0x4008
  18:	681b      	ldr	r3, [r3, #0]
  1a:	f023 0106 	bic.w	r1, r3, #6	; 0x6
  1e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  22:	ea41 0303 	orr.w	r3, r1, r3
  26:	6013      	str	r3, [r2, #0]
  28:	b002      	add	sp, #8
  2a:	4770      	bx	lr
Disassembly of section .text.LCD_FrameCountInit:

00000000 <LCD_FrameCountInit>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f24a 0300 	movw	r3, #40960	; 0xa000
   a:	f2c4 0308 	movt	r3, #16392	; 0x4008
   e:	68db      	ldr	r3, [r3, #12]
  10:	9303      	str	r3, [sp, #12]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	2b00      	cmp	r3, #0
  16:	d107      	bne.n	28 <LCD_FrameCountInit+0x28>
  18:	f240 0000 	movw	r0, #0	; 0x0
  1c:	f2c0 0000 	movt	r0, #0	; 0x0
  20:	f04f 0199 	mov.w	r1, #153	; 0x99
  24:	f7ff fffe 	bl	0 <assertEFM>
  28:	9b01      	ldr	r3, [sp, #4]
  2a:	685b      	ldr	r3, [r3, #4]
  2c:	2b3f      	cmp	r3, #63
  2e:	d907      	bls.n	40 <LCD_FrameCountInit+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f04f 019c 	mov.w	r1, #156	; 0x9c
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	9b03      	ldr	r3, [sp, #12]
  42:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
  46:	9303      	str	r3, [sp, #12]
  48:	9b01      	ldr	r3, [sp, #4]
  4a:	685b      	ldr	r3, [r3, #4]
  4c:	ea4f 4283 	mov.w	r2, r3, lsl #18
  50:	9b03      	ldr	r3, [sp, #12]
  52:	ea43 0302 	orr.w	r3, r3, r2
  56:	9303      	str	r3, [sp, #12]
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	689a      	ldr	r2, [r3, #8]
  5c:	9b03      	ldr	r3, [sp, #12]
  5e:	ea43 0302 	orr.w	r3, r3, r2
  62:	9303      	str	r3, [sp, #12]
  64:	f24a 0300 	movw	r3, #40960	; 0xa000
  68:	f2c4 0308 	movt	r3, #16392	; 0x4008
  6c:	9a03      	ldr	r2, [sp, #12]
  6e:	60da      	str	r2, [r3, #12]
  70:	9b01      	ldr	r3, [sp, #4]
  72:	781b      	ldrb	r3, [r3, #0]
  74:	4618      	mov	r0, r3
  76:	f7ff fffe 	bl	0 <LCD_FrameCountInit>
  7a:	b005      	add	sp, #20
  7c:	bd00      	pop	{pc}
  7e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_FrameCountEnable:

00000000 <LCD_FrameCountEnable>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   c:	2b00      	cmp	r3, #0
   e:	d00c      	beq.n	2a <LCD_FrameCountEnable+0x2a>
  10:	f24a 0200 	movw	r2, #40960	; 0xa000
  14:	f2c4 0208 	movt	r2, #16392	; 0x4008
  18:	f24a 0300 	movw	r3, #40960	; 0xa000
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	68db      	ldr	r3, [r3, #12]
  22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  26:	60d3      	str	r3, [r2, #12]
  28:	e00b      	b.n	42 <LCD_FrameCountEnable+0x42>
  2a:	f24a 0200 	movw	r2, #40960	; 0xa000
  2e:	f2c4 0208 	movt	r2, #16392	; 0x4008
  32:	f24a 0300 	movw	r3, #40960	; 0xa000
  36:	f2c4 0308 	movt	r3, #16392	; 0x4008
  3a:	68db      	ldr	r3, [r3, #12]
  3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  40:	60d3      	str	r3, [r2, #12]
  42:	b002      	add	sp, #8
  44:	4770      	bx	lr
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_AnimInit:

00000000 <LCD_AnimInit>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f24a 0300 	movw	r3, #40960	; 0xa000
   a:	f2c4 0308 	movt	r3, #16392	; 0x4008
   e:	68db      	ldr	r3, [r3, #12]
  10:	9303      	str	r3, [sp, #12]
  12:	9b01      	ldr	r3, [sp, #4]
  14:	2b00      	cmp	r3, #0
  16:	d107      	bne.n	28 <LCD_AnimInit+0x28>
  18:	f240 0000 	movw	r0, #0	; 0x0
  1c:	f2c0 0000 	movt	r0, #0	; 0x0
  20:	f04f 01b6 	mov.w	r1, #182	; 0xb6
  24:	f7ff fffe 	bl	0 <assertEFM>
  28:	f24a 0300 	movw	r3, #40960	; 0xa000
  2c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  30:	9a01      	ldr	r2, [sp, #4]
  32:	6852      	ldr	r2, [r2, #4]
  34:	615a      	str	r2, [r3, #20]
  36:	f24a 0300 	movw	r3, #40960	; 0xa000
  3a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	68d2      	ldr	r2, [r2, #12]
  42:	619a      	str	r2, [r3, #24]
  44:	9b03      	ldr	r3, [sp, #12]
  46:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
  4a:	9303      	str	r3, [sp, #12]
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	7a1b      	ldrb	r3, [r3, #8]
  50:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  54:	461a      	mov	r2, r3
  56:	9b03      	ldr	r3, [sp, #12]
  58:	ea43 0302 	orr.w	r3, r3, r2
  5c:	9303      	str	r3, [sp, #12]
  5e:	9b01      	ldr	r3, [sp, #4]
  60:	7c1b      	ldrb	r3, [r3, #16]
  62:	ea4f 1343 	mov.w	r3, r3, lsl #5
  66:	461a      	mov	r2, r3
  68:	9b03      	ldr	r3, [sp, #12]
  6a:	ea43 0302 	orr.w	r3, r3, r2
  6e:	9303      	str	r3, [sp, #12]
  70:	9b01      	ldr	r3, [sp, #4]
  72:	7c5b      	ldrb	r3, [r3, #17]
  74:	461a      	mov	r2, r3
  76:	9b03      	ldr	r3, [sp, #12]
  78:	ea43 0302 	orr.w	r3, r3, r2
  7c:	9303      	str	r3, [sp, #12]
  7e:	9b03      	ldr	r3, [sp, #12]
  80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
  84:	9303      	str	r3, [sp, #12]
  86:	9b01      	ldr	r3, [sp, #4]
  88:	695b      	ldr	r3, [r3, #20]
  8a:	2b00      	cmp	r3, #0
  8c:	d007      	beq.n	9e <LCD_AnimInit+0x9e>
  8e:	9b01      	ldr	r3, [sp, #4]
  90:	695b      	ldr	r3, [r3, #20]
  92:	2b08      	cmp	r3, #8
  94:	d103      	bne.n	9e <LCD_AnimInit+0x9e>
  96:	9b03      	ldr	r3, [sp, #12]
  98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  9c:	9303      	str	r3, [sp, #12]
  9e:	f24a 0300 	movw	r3, #40960	; 0xa000
  a2:	f2c4 0308 	movt	r3, #16392	; 0x4008
  a6:	9a03      	ldr	r2, [sp, #12]
  a8:	60da      	str	r2, [r3, #12]
  aa:	9b01      	ldr	r3, [sp, #4]
  ac:	781b      	ldrb	r3, [r3, #0]
  ae:	4618      	mov	r0, r3
  b0:	f7ff fffe 	bl	0 <LCD_AnimInit>
  b4:	b005      	add	sp, #20
  b6:	bd00      	pop	{pc}
Disassembly of section .text.LCD_AnimEnable:

00000000 <LCD_AnimEnable>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   c:	2b00      	cmp	r3, #0
   e:	d00c      	beq.n	2a <LCD_AnimEnable+0x2a>
  10:	f24a 0200 	movw	r2, #40960	; 0xa000
  14:	f2c4 0208 	movt	r2, #16392	; 0x4008
  18:	f24a 0300 	movw	r3, #40960	; 0xa000
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	68db      	ldr	r3, [r3, #12]
  22:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  26:	60d3      	str	r3, [r2, #12]
  28:	e00b      	b.n	42 <LCD_AnimEnable+0x42>
  2a:	f24a 0200 	movw	r2, #40960	; 0xa000
  2e:	f2c4 0208 	movt	r2, #16392	; 0x4008
  32:	f24a 0300 	movw	r3, #40960	; 0xa000
  36:	f2c4 0308 	movt	r3, #16392	; 0x4008
  3a:	68db      	ldr	r3, [r3, #12]
  3c:	f023 0304 	bic.w	r3, r3, #4	; 0x4
  40:	60d3      	str	r3, [r2, #12]
  42:	b002      	add	sp, #8
  44:	4770      	bx	lr
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_SegmentRangeEnable:

00000000 <LCD_SegmentRangeEnable>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	460a      	mov	r2, r1
   6:	f8ad 3006 	strh.w	r3, [sp, #6]
   a:	4613      	mov	r3, r2
   c:	f88d 3005 	strb.w	r3, [sp, #5]
  10:	f89d 3005 	ldrb.w	r3, [sp, #5]
  14:	2b00      	cmp	r3, #0
  16:	d00e      	beq.n	36 <LCD_SegmentRangeEnable+0x36>
  18:	f24a 0200 	movw	r2, #40960	; 0xa000
  1c:	f2c4 0208 	movt	r2, #16392	; 0x4008
  20:	f24a 0300 	movw	r3, #40960	; 0xa000
  24:	f2c4 0308 	movt	r3, #16392	; 0x4008
  28:	6899      	ldr	r1, [r3, #8]
  2a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  2e:	ea41 0303 	orr.w	r3, r1, r3
  32:	6093      	str	r3, [r2, #8]
  34:	e00f      	b.n	56 <LCD_SegmentRangeEnable+0x56>
  36:	f24a 0200 	movw	r2, #40960	; 0xa000
  3a:	f2c4 0208 	movt	r2, #16392	; 0x4008
  3e:	f24a 0300 	movw	r3, #40960	; 0xa000
  42:	f2c4 0308 	movt	r3, #16392	; 0x4008
  46:	6899      	ldr	r1, [r3, #8]
  48:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4c:	ea6f 0303 	mvn.w	r3, r3
  50:	ea01 0303 	and.w	r3, r1, r3
  54:	6093      	str	r3, [r2, #8]
  56:	b002      	add	sp, #8
  58:	4770      	bx	lr
  5a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_SegmentSet:

00000000 <LCD_SegmentSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	4613      	mov	r3, r2
   a:	f88d 3007 	strb.w	r3, [sp, #7]
   e:	9b03      	ldr	r3, [sp, #12]
  10:	2b07      	cmp	r3, #7
  12:	dd07      	ble.n	24 <LCD_SegmentSet+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f44f 7184 	mov.w	r1, #264	; 0x108
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b02      	ldr	r3, [sp, #8]
  26:	2b27      	cmp	r3, #39
  28:	dd07      	ble.n	3a <LCD_SegmentSet+0x3a>
  2a:	f240 0000 	movw	r0, #0	; 0x0
  2e:	f2c0 0000 	movt	r0, #0	; 0x0
  32:	f240 110f 	movw	r1, #271	; 0x10f
  36:	f7ff fffe 	bl	0 <assertEFM>
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	2b07      	cmp	r3, #7
  3e:	f200 80fb 	bhi.w	238 <LCD_SegmentSet+0x238>
  42:	a201      	add	r2, pc, #4	(adr r2, 48 <LCD_SegmentSet+0x48>)
  44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  48:	00000069 	.word	0x00000069
  4c:	000000a3 	.word	0x000000a3
  50:	000000dd 	.word	0x000000dd
  54:	00000117 	.word	0x00000117
  58:	00000151 	.word	0x00000151
  5c:	0000018b 	.word	0x0000018b
  60:	000001c5 	.word	0x000001c5
  64:	000001ff 	.word	0x000001ff
  68:	9b02      	ldr	r3, [sp, #8]
  6a:	2b1f      	cmp	r3, #31
  6c:	dc0a      	bgt.n	84 <LCD_SegmentSet+0x84>
  6e:	9b02      	ldr	r3, [sp, #8]
  70:	f89d 2007 	ldrb.w	r2, [sp, #7]
  74:	f24a 0040 	movw	r0, #41024	; 0xa040
  78:	f2c4 0008 	movt	r0, #16392	; 0x4008
  7c:	4619      	mov	r1, r3
  7e:	f7ff fffe 	bl	0 <LCD_SegmentSet>
  82:	e0e1      	b.n	248 <LCD_SegmentSet+0x248>
  84:	9b02      	ldr	r3, [sp, #8]
  86:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  8a:	9302      	str	r3, [sp, #8]
  8c:	9b02      	ldr	r3, [sp, #8]
  8e:	f89d 2007 	ldrb.w	r2, [sp, #7]
  92:	f24a 0050 	movw	r0, #41040	; 0xa050
  96:	f2c4 0008 	movt	r0, #16392	; 0x4008
  9a:	4619      	mov	r1, r3
  9c:	f7ff fffe 	bl	0 <LCD_SegmentSet>
  a0:	e0d2      	b.n	248 <LCD_SegmentSet+0x248>
  a2:	9b02      	ldr	r3, [sp, #8]
  a4:	2b1f      	cmp	r3, #31
  a6:	dc0a      	bgt.n	be <LCD_SegmentSet+0xbe>
  a8:	9b02      	ldr	r3, [sp, #8]
  aa:	f89d 2007 	ldrb.w	r2, [sp, #7]
  ae:	f24a 0044 	movw	r0, #41028	; 0xa044
  b2:	f2c4 0008 	movt	r0, #16392	; 0x4008
  b6:	4619      	mov	r1, r3
  b8:	f7ff fffe 	bl	0 <LCD_SegmentSet>
  bc:	e0c4      	b.n	248 <LCD_SegmentSet+0x248>
  be:	9b02      	ldr	r3, [sp, #8]
  c0:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  c4:	9302      	str	r3, [sp, #8]
  c6:	9b02      	ldr	r3, [sp, #8]
  c8:	f89d 2007 	ldrb.w	r2, [sp, #7]
  cc:	f24a 0054 	movw	r0, #41044	; 0xa054
  d0:	f2c4 0008 	movt	r0, #16392	; 0x4008
  d4:	4619      	mov	r1, r3
  d6:	f7ff fffe 	bl	0 <LCD_SegmentSet>
  da:	e0b5      	b.n	248 <LCD_SegmentSet+0x248>
  dc:	9b02      	ldr	r3, [sp, #8]
  de:	2b1f      	cmp	r3, #31
  e0:	dc0a      	bgt.n	f8 <LCD_SegmentSet+0xf8>
  e2:	9b02      	ldr	r3, [sp, #8]
  e4:	f89d 2007 	ldrb.w	r2, [sp, #7]
  e8:	f24a 0048 	movw	r0, #41032	; 0xa048
  ec:	f2c4 0008 	movt	r0, #16392	; 0x4008
  f0:	4619      	mov	r1, r3
  f2:	f7ff fffe 	bl	0 <LCD_SegmentSet>
  f6:	e0a7      	b.n	248 <LCD_SegmentSet+0x248>
  f8:	9b02      	ldr	r3, [sp, #8]
  fa:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  fe:	9302      	str	r3, [sp, #8]
 100:	9b02      	ldr	r3, [sp, #8]
 102:	f89d 2007 	ldrb.w	r2, [sp, #7]
 106:	f24a 0058 	movw	r0, #41048	; 0xa058
 10a:	f2c4 0008 	movt	r0, #16392	; 0x4008
 10e:	4619      	mov	r1, r3
 110:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 114:	e098      	b.n	248 <LCD_SegmentSet+0x248>
 116:	9b02      	ldr	r3, [sp, #8]
 118:	2b1f      	cmp	r3, #31
 11a:	dc0a      	bgt.n	132 <LCD_SegmentSet+0x132>
 11c:	9b02      	ldr	r3, [sp, #8]
 11e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 122:	f24a 004c 	movw	r0, #41036	; 0xa04c
 126:	f2c4 0008 	movt	r0, #16392	; 0x4008
 12a:	4619      	mov	r1, r3
 12c:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 130:	e08a      	b.n	248 <LCD_SegmentSet+0x248>
 132:	9b02      	ldr	r3, [sp, #8]
 134:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
 138:	9302      	str	r3, [sp, #8]
 13a:	9b02      	ldr	r3, [sp, #8]
 13c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 140:	f24a 005c 	movw	r0, #41052	; 0xa05c
 144:	f2c4 0008 	movt	r0, #16392	; 0x4008
 148:	4619      	mov	r1, r3
 14a:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 14e:	e07b      	b.n	248 <LCD_SegmentSet+0x248>
 150:	9b02      	ldr	r3, [sp, #8]
 152:	2b1f      	cmp	r3, #31
 154:	dc0a      	bgt.n	16c <LCD_SegmentSet+0x16c>
 156:	9b02      	ldr	r3, [sp, #8]
 158:	f89d 2007 	ldrb.w	r2, [sp, #7]
 15c:	f24a 00cc 	movw	r0, #41164	; 0xa0cc
 160:	f2c4 0008 	movt	r0, #16392	; 0x4008
 164:	4619      	mov	r1, r3
 166:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 16a:	e06d      	b.n	248 <LCD_SegmentSet+0x248>
 16c:	9b02      	ldr	r3, [sp, #8]
 16e:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
 172:	9302      	str	r3, [sp, #8]
 174:	9b02      	ldr	r3, [sp, #8]
 176:	f89d 2007 	ldrb.w	r2, [sp, #7]
 17a:	f24a 00b4 	movw	r0, #41140	; 0xa0b4
 17e:	f2c4 0008 	movt	r0, #16392	; 0x4008
 182:	4619      	mov	r1, r3
 184:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 188:	e05e      	b.n	248 <LCD_SegmentSet+0x248>
 18a:	9b02      	ldr	r3, [sp, #8]
 18c:	2b1f      	cmp	r3, #31
 18e:	dc0a      	bgt.n	1a6 <LCD_SegmentSet+0x1a6>
 190:	9b02      	ldr	r3, [sp, #8]
 192:	f89d 2007 	ldrb.w	r2, [sp, #7]
 196:	f24a 00d0 	movw	r0, #41168	; 0xa0d0
 19a:	f2c4 0008 	movt	r0, #16392	; 0x4008
 19e:	4619      	mov	r1, r3
 1a0:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 1a4:	e050      	b.n	248 <LCD_SegmentSet+0x248>
 1a6:	9b02      	ldr	r3, [sp, #8]
 1a8:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
 1ac:	9302      	str	r3, [sp, #8]
 1ae:	9b02      	ldr	r3, [sp, #8]
 1b0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 1b4:	f24a 00b8 	movw	r0, #41144	; 0xa0b8
 1b8:	f2c4 0008 	movt	r0, #16392	; 0x4008
 1bc:	4619      	mov	r1, r3
 1be:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 1c2:	e041      	b.n	248 <LCD_SegmentSet+0x248>
 1c4:	9b02      	ldr	r3, [sp, #8]
 1c6:	2b1f      	cmp	r3, #31
 1c8:	dc0a      	bgt.n	1e0 <LCD_SegmentSet+0x1e0>
 1ca:	9b02      	ldr	r3, [sp, #8]
 1cc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 1d0:	f24a 00d4 	movw	r0, #41172	; 0xa0d4
 1d4:	f2c4 0008 	movt	r0, #16392	; 0x4008
 1d8:	4619      	mov	r1, r3
 1da:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 1de:	e033      	b.n	248 <LCD_SegmentSet+0x248>
 1e0:	9b02      	ldr	r3, [sp, #8]
 1e2:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
 1e6:	9302      	str	r3, [sp, #8]
 1e8:	9b02      	ldr	r3, [sp, #8]
 1ea:	f89d 2007 	ldrb.w	r2, [sp, #7]
 1ee:	f24a 00bc 	movw	r0, #41148	; 0xa0bc
 1f2:	f2c4 0008 	movt	r0, #16392	; 0x4008
 1f6:	4619      	mov	r1, r3
 1f8:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 1fc:	e024      	b.n	248 <LCD_SegmentSet+0x248>
 1fe:	9b02      	ldr	r3, [sp, #8]
 200:	2b1f      	cmp	r3, #31
 202:	dc0a      	bgt.n	21a <LCD_SegmentSet+0x21a>
 204:	9b02      	ldr	r3, [sp, #8]
 206:	f89d 2007 	ldrb.w	r2, [sp, #7]
 20a:	f24a 00d8 	movw	r0, #41176	; 0xa0d8
 20e:	f2c4 0008 	movt	r0, #16392	; 0x4008
 212:	4619      	mov	r1, r3
 214:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 218:	e016      	b.n	248 <LCD_SegmentSet+0x248>
 21a:	9b02      	ldr	r3, [sp, #8]
 21c:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
 220:	9302      	str	r3, [sp, #8]
 222:	9b02      	ldr	r3, [sp, #8]
 224:	f89d 2007 	ldrb.w	r2, [sp, #7]
 228:	f24a 00c0 	movw	r0, #41152	; 0xa0c0
 22c:	f2c4 0008 	movt	r0, #16392	; 0x4008
 230:	4619      	mov	r1, r3
 232:	f7ff fffe 	bl	0 <LCD_SegmentSet>
 236:	e007      	b.n	12 <LCD_SegmentSet+0x12>
 238:	f240 0000 	movw	r0, #0	; 0x0
 23c:	f2c0 0000 	movt	r0, #0	; 0x0
 240:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 244:	f7ff fffe 	bl	0 <assertEFM>
 248:	b005      	add	sp, #20
 24a:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_SegmentSetLow:

00000000 <LCD_SegmentSetLow>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2b07      	cmp	r3, #7
   e:	dd07      	ble.n	20 <LCD_SegmentSetLow+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b03      	ldr	r3, [sp, #12]
  22:	2b07      	cmp	r3, #7
  24:	f200 80fc 	bhi.w	220 <LCD_SegmentSetLow+0x220>
  28:	a201      	add	r2, pc, #4	(adr r2, 30 <LCD_SegmentSetLow+0x30>)
  2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  2e:	46c0      	nop			(mov r8, r8)
  30:	00000051 	.word	0x00000051
  34:	00000089 	.word	0x00000089
  38:	000000c1 	.word	0x000000c1
  3c:	000000f9 	.word	0x000000f9
  40:	00000131 	.word	0x00000131
  44:	0000016d 	.word	0x0000016d
  48:	000001a9 	.word	0x000001a9
  4c:	000001e5 	.word	0x000001e5
  50:	f24a 0300 	movw	r3, #40960	; 0xa000
  54:	f2c4 0308 	movt	r3, #16392	; 0x4008
  58:	6c1b      	ldr	r3, [r3, #64]
  5a:	9305      	str	r3, [sp, #20]
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	ea6f 0203 	mvn.w	r2, r3
  62:	9b05      	ldr	r3, [sp, #20]
  64:	ea03 0302 	and.w	r3, r3, r2
  68:	9305      	str	r3, [sp, #20]
  6a:	9a02      	ldr	r2, [sp, #8]
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	ea02 0203 	and.w	r2, r2, r3
  72:	9b05      	ldr	r3, [sp, #20]
  74:	ea43 0302 	orr.w	r3, r3, r2
  78:	9305      	str	r3, [sp, #20]
  7a:	f24a 0300 	movw	r3, #40960	; 0xa000
  7e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  82:	9a05      	ldr	r2, [sp, #20]
  84:	641a      	str	r2, [r3, #64]
  86:	e0d3      	b.n	230 <LCD_SegmentSetLow+0x230>
  88:	f24a 0300 	movw	r3, #40960	; 0xa000
  8c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  90:	6c5b      	ldr	r3, [r3, #68]
  92:	9305      	str	r3, [sp, #20]
  94:	9b02      	ldr	r3, [sp, #8]
  96:	ea6f 0203 	mvn.w	r2, r3
  9a:	9b05      	ldr	r3, [sp, #20]
  9c:	ea03 0302 	and.w	r3, r3, r2
  a0:	9305      	str	r3, [sp, #20]
  a2:	9a02      	ldr	r2, [sp, #8]
  a4:	9b01      	ldr	r3, [sp, #4]
  a6:	ea02 0203 	and.w	r2, r2, r3
  aa:	9b05      	ldr	r3, [sp, #20]
  ac:	ea43 0302 	orr.w	r3, r3, r2
  b0:	9305      	str	r3, [sp, #20]
  b2:	f24a 0300 	movw	r3, #40960	; 0xa000
  b6:	f2c4 0308 	movt	r3, #16392	; 0x4008
  ba:	9a05      	ldr	r2, [sp, #20]
  bc:	645a      	str	r2, [r3, #68]
  be:	e0b7      	b.n	230 <LCD_SegmentSetLow+0x230>
  c0:	f24a 0300 	movw	r3, #40960	; 0xa000
  c4:	f2c4 0308 	movt	r3, #16392	; 0x4008
  c8:	6c9b      	ldr	r3, [r3, #72]
  ca:	9305      	str	r3, [sp, #20]
  cc:	9b02      	ldr	r3, [sp, #8]
  ce:	ea6f 0203 	mvn.w	r2, r3
  d2:	9b05      	ldr	r3, [sp, #20]
  d4:	ea03 0302 	and.w	r3, r3, r2
  d8:	9305      	str	r3, [sp, #20]
  da:	9a02      	ldr	r2, [sp, #8]
  dc:	9b01      	ldr	r3, [sp, #4]
  de:	ea02 0203 	and.w	r2, r2, r3
  e2:	9b05      	ldr	r3, [sp, #20]
  e4:	ea43 0302 	orr.w	r3, r3, r2
  e8:	9305      	str	r3, [sp, #20]
  ea:	f24a 0300 	movw	r3, #40960	; 0xa000
  ee:	f2c4 0308 	movt	r3, #16392	; 0x4008
  f2:	9a05      	ldr	r2, [sp, #20]
  f4:	649a      	str	r2, [r3, #72]
  f6:	e09b      	b.n	230 <LCD_SegmentSetLow+0x230>
  f8:	f24a 0300 	movw	r3, #40960	; 0xa000
  fc:	f2c4 0308 	movt	r3, #16392	; 0x4008
 100:	6cdb      	ldr	r3, [r3, #76]
 102:	9305      	str	r3, [sp, #20]
 104:	9b02      	ldr	r3, [sp, #8]
 106:	ea6f 0203 	mvn.w	r2, r3
 10a:	9b05      	ldr	r3, [sp, #20]
 10c:	ea03 0302 	and.w	r3, r3, r2
 110:	9305      	str	r3, [sp, #20]
 112:	9a02      	ldr	r2, [sp, #8]
 114:	9b01      	ldr	r3, [sp, #4]
 116:	ea02 0203 	and.w	r2, r2, r3
 11a:	9b05      	ldr	r3, [sp, #20]
 11c:	ea43 0302 	orr.w	r3, r3, r2
 120:	9305      	str	r3, [sp, #20]
 122:	f24a 0300 	movw	r3, #40960	; 0xa000
 126:	f2c4 0308 	movt	r3, #16392	; 0x4008
 12a:	9a05      	ldr	r2, [sp, #20]
 12c:	64da      	str	r2, [r3, #76]
 12e:	e07f      	b.n	230 <LCD_SegmentSetLow+0x230>
 130:	f24a 0300 	movw	r3, #40960	; 0xa000
 134:	f2c4 0308 	movt	r3, #16392	; 0x4008
 138:	f8d3 30cc 	ldr.w	r3, [r3, #204]
 13c:	9305      	str	r3, [sp, #20]
 13e:	9b02      	ldr	r3, [sp, #8]
 140:	ea6f 0203 	mvn.w	r2, r3
 144:	9b05      	ldr	r3, [sp, #20]
 146:	ea03 0302 	and.w	r3, r3, r2
 14a:	9305      	str	r3, [sp, #20]
 14c:	9a02      	ldr	r2, [sp, #8]
 14e:	9b01      	ldr	r3, [sp, #4]
 150:	ea02 0203 	and.w	r2, r2, r3
 154:	9b05      	ldr	r3, [sp, #20]
 156:	ea43 0302 	orr.w	r3, r3, r2
 15a:	9305      	str	r3, [sp, #20]
 15c:	f24a 0300 	movw	r3, #40960	; 0xa000
 160:	f2c4 0308 	movt	r3, #16392	; 0x4008
 164:	9a05      	ldr	r2, [sp, #20]
 166:	f8c3 20cc 	str.w	r2, [r3, #204]
 16a:	e061      	b.n	230 <LCD_SegmentSetLow+0x230>
 16c:	f24a 0300 	movw	r3, #40960	; 0xa000
 170:	f2c4 0308 	movt	r3, #16392	; 0x4008
 174:	f8d3 30d0 	ldr.w	r3, [r3, #208]
 178:	9305      	str	r3, [sp, #20]
 17a:	9b02      	ldr	r3, [sp, #8]
 17c:	ea6f 0203 	mvn.w	r2, r3
 180:	9b05      	ldr	r3, [sp, #20]
 182:	ea03 0302 	and.w	r3, r3, r2
 186:	9305      	str	r3, [sp, #20]
 188:	9a02      	ldr	r2, [sp, #8]
 18a:	9b01      	ldr	r3, [sp, #4]
 18c:	ea02 0203 	and.w	r2, r2, r3
 190:	9b05      	ldr	r3, [sp, #20]
 192:	ea43 0302 	orr.w	r3, r3, r2
 196:	9305      	str	r3, [sp, #20]
 198:	f24a 0300 	movw	r3, #40960	; 0xa000
 19c:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1a0:	9a05      	ldr	r2, [sp, #20]
 1a2:	f8c3 20d0 	str.w	r2, [r3, #208]
 1a6:	e043      	b.n	230 <LCD_SegmentSetLow+0x230>
 1a8:	f24a 0300 	movw	r3, #40960	; 0xa000
 1ac:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1b0:	f8d3 30d4 	ldr.w	r3, [r3, #212]
 1b4:	9305      	str	r3, [sp, #20]
 1b6:	9b02      	ldr	r3, [sp, #8]
 1b8:	ea6f 0203 	mvn.w	r2, r3
 1bc:	9b05      	ldr	r3, [sp, #20]
 1be:	ea03 0302 	and.w	r3, r3, r2
 1c2:	9305      	str	r3, [sp, #20]
 1c4:	9a02      	ldr	r2, [sp, #8]
 1c6:	9b01      	ldr	r3, [sp, #4]
 1c8:	ea02 0203 	and.w	r2, r2, r3
 1cc:	9b05      	ldr	r3, [sp, #20]
 1ce:	ea43 0302 	orr.w	r3, r3, r2
 1d2:	9305      	str	r3, [sp, #20]
 1d4:	f24a 0300 	movw	r3, #40960	; 0xa000
 1d8:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1dc:	9a05      	ldr	r2, [sp, #20]
 1de:	f8c3 20d4 	str.w	r2, [r3, #212]
 1e2:	e025      	b.n	230 <LCD_SegmentSetLow+0x230>
 1e4:	f24a 0300 	movw	r3, #40960	; 0xa000
 1e8:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]
 1f0:	9305      	str	r3, [sp, #20]
 1f2:	9b02      	ldr	r3, [sp, #8]
 1f4:	ea6f 0203 	mvn.w	r2, r3
 1f8:	9b05      	ldr	r3, [sp, #20]
 1fa:	ea03 0302 	and.w	r3, r3, r2
 1fe:	9305      	str	r3, [sp, #20]
 200:	9a02      	ldr	r2, [sp, #8]
 202:	9b01      	ldr	r3, [sp, #4]
 204:	ea02 0203 	and.w	r2, r2, r3
 208:	9b05      	ldr	r3, [sp, #20]
 20a:	ea43 0302 	orr.w	r3, r3, r2
 20e:	9305      	str	r3, [sp, #20]
 210:	f24a 0300 	movw	r3, #40960	; 0xa000
 214:	f2c4 0308 	movt	r3, #16392	; 0x4008
 218:	9a05      	ldr	r2, [sp, #20]
 21a:	f8c3 20d8 	str.w	r2, [r3, #216]
 21e:	e007      	b.n	12 <LCD_SegmentSetLow+0x12>
 220:	f240 0000 	movw	r0, #0	; 0x0
 224:	f2c0 0000 	movt	r0, #0	; 0x0
 228:	f240 11e5 	movw	r1, #485	; 0x1e5
 22c:	f7ff fffe 	bl	0 <assertEFM>
 230:	b007      	add	sp, #28
 232:	bd00      	pop	{pc}
Disassembly of section .text.LCD_SegmentSetHigh:

00000000 <LCD_SegmentSetHigh>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2b07      	cmp	r3, #7
   e:	dd07      	ble.n	20 <LCD_SegmentSetHigh+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b03      	ldr	r3, [sp, #12]
  22:	2b07      	cmp	r3, #7
  24:	f200 80fb 	bhi.w	21e <LCD_SegmentSetHigh+0x21e>
  28:	a201      	add	r2, pc, #4	(adr r2, 30 <LCD_SegmentSetHigh+0x30>)
  2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  2e:	46c0      	nop			(mov r8, r8)
  30:	00000051 	.word	0x00000051
  34:	00000089 	.word	0x00000089
  38:	000000c1 	.word	0x000000c1
  3c:	000000f9 	.word	0x000000f9
  40:	00000131 	.word	0x00000131
  44:	0000016d 	.word	0x0000016d
  48:	000001a9 	.word	0x000001a9
  4c:	000001e5 	.word	0x000001e5
  50:	f24a 0300 	movw	r3, #40960	; 0xa000
  54:	f2c4 0308 	movt	r3, #16392	; 0x4008
  58:	6d1b      	ldr	r3, [r3, #80]
  5a:	9305      	str	r3, [sp, #20]
  5c:	9b02      	ldr	r3, [sp, #8]
  5e:	ea6f 0203 	mvn.w	r2, r3
  62:	9b05      	ldr	r3, [sp, #20]
  64:	ea03 0302 	and.w	r3, r3, r2
  68:	9305      	str	r3, [sp, #20]
  6a:	9a02      	ldr	r2, [sp, #8]
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	ea02 0203 	and.w	r2, r2, r3
  72:	9b05      	ldr	r3, [sp, #20]
  74:	ea43 0302 	orr.w	r3, r3, r2
  78:	9305      	str	r3, [sp, #20]
  7a:	f24a 0300 	movw	r3, #40960	; 0xa000
  7e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  82:	9a05      	ldr	r2, [sp, #20]
  84:	651a      	str	r2, [r3, #80]
  86:	e0ca      	b.n	21e <LCD_SegmentSetHigh+0x21e>
  88:	f24a 0300 	movw	r3, #40960	; 0xa000
  8c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  90:	6d5b      	ldr	r3, [r3, #84]
  92:	9305      	str	r3, [sp, #20]
  94:	9b02      	ldr	r3, [sp, #8]
  96:	ea6f 0203 	mvn.w	r2, r3
  9a:	9b05      	ldr	r3, [sp, #20]
  9c:	ea03 0302 	and.w	r3, r3, r2
  a0:	9305      	str	r3, [sp, #20]
  a2:	9a02      	ldr	r2, [sp, #8]
  a4:	9b01      	ldr	r3, [sp, #4]
  a6:	ea02 0203 	and.w	r2, r2, r3
  aa:	9b05      	ldr	r3, [sp, #20]
  ac:	ea43 0302 	orr.w	r3, r3, r2
  b0:	9305      	str	r3, [sp, #20]
  b2:	f24a 0300 	movw	r3, #40960	; 0xa000
  b6:	f2c4 0308 	movt	r3, #16392	; 0x4008
  ba:	9a05      	ldr	r2, [sp, #20]
  bc:	655a      	str	r2, [r3, #84]
  be:	e0ae      	b.n	21e <LCD_SegmentSetHigh+0x21e>
  c0:	f24a 0300 	movw	r3, #40960	; 0xa000
  c4:	f2c4 0308 	movt	r3, #16392	; 0x4008
  c8:	6d9b      	ldr	r3, [r3, #88]
  ca:	9305      	str	r3, [sp, #20]
  cc:	9b02      	ldr	r3, [sp, #8]
  ce:	ea6f 0203 	mvn.w	r2, r3
  d2:	9b05      	ldr	r3, [sp, #20]
  d4:	ea03 0302 	and.w	r3, r3, r2
  d8:	9305      	str	r3, [sp, #20]
  da:	9a02      	ldr	r2, [sp, #8]
  dc:	9b01      	ldr	r3, [sp, #4]
  de:	ea02 0203 	and.w	r2, r2, r3
  e2:	9b05      	ldr	r3, [sp, #20]
  e4:	ea43 0302 	orr.w	r3, r3, r2
  e8:	9305      	str	r3, [sp, #20]
  ea:	f24a 0300 	movw	r3, #40960	; 0xa000
  ee:	f2c4 0308 	movt	r3, #16392	; 0x4008
  f2:	9a05      	ldr	r2, [sp, #20]
  f4:	659a      	str	r2, [r3, #88]
  f6:	e092      	b.n	21e <LCD_SegmentSetHigh+0x21e>
  f8:	f24a 0300 	movw	r3, #40960	; 0xa000
  fc:	f2c4 0308 	movt	r3, #16392	; 0x4008
 100:	6ddb      	ldr	r3, [r3, #92]
 102:	9305      	str	r3, [sp, #20]
 104:	9b02      	ldr	r3, [sp, #8]
 106:	ea6f 0203 	mvn.w	r2, r3
 10a:	9b05      	ldr	r3, [sp, #20]
 10c:	ea03 0302 	and.w	r3, r3, r2
 110:	9305      	str	r3, [sp, #20]
 112:	9a02      	ldr	r2, [sp, #8]
 114:	9b01      	ldr	r3, [sp, #4]
 116:	ea02 0203 	and.w	r2, r2, r3
 11a:	9b05      	ldr	r3, [sp, #20]
 11c:	ea43 0302 	orr.w	r3, r3, r2
 120:	9305      	str	r3, [sp, #20]
 122:	f24a 0300 	movw	r3, #40960	; 0xa000
 126:	f2c4 0308 	movt	r3, #16392	; 0x4008
 12a:	9a05      	ldr	r2, [sp, #20]
 12c:	65da      	str	r2, [r3, #92]
 12e:	e076      	b.n	21e <LCD_SegmentSetHigh+0x21e>
 130:	f24a 0300 	movw	r3, #40960	; 0xa000
 134:	f2c4 0308 	movt	r3, #16392	; 0x4008
 138:	f8d3 30b4 	ldr.w	r3, [r3, #180]
 13c:	9305      	str	r3, [sp, #20]
 13e:	9b02      	ldr	r3, [sp, #8]
 140:	ea6f 0203 	mvn.w	r2, r3
 144:	9b05      	ldr	r3, [sp, #20]
 146:	ea03 0302 	and.w	r3, r3, r2
 14a:	9305      	str	r3, [sp, #20]
 14c:	9a02      	ldr	r2, [sp, #8]
 14e:	9b01      	ldr	r3, [sp, #4]
 150:	ea02 0203 	and.w	r2, r2, r3
 154:	9b05      	ldr	r3, [sp, #20]
 156:	ea43 0302 	orr.w	r3, r3, r2
 15a:	9305      	str	r3, [sp, #20]
 15c:	f24a 0300 	movw	r3, #40960	; 0xa000
 160:	f2c4 0308 	movt	r3, #16392	; 0x4008
 164:	9a05      	ldr	r2, [sp, #20]
 166:	f8c3 20b4 	str.w	r2, [r3, #180]
 16a:	e058      	b.n	21e <LCD_SegmentSetHigh+0x21e>
 16c:	f24a 0300 	movw	r3, #40960	; 0xa000
 170:	f2c4 0308 	movt	r3, #16392	; 0x4008
 174:	f8d3 30b8 	ldr.w	r3, [r3, #184]
 178:	9305      	str	r3, [sp, #20]
 17a:	9b02      	ldr	r3, [sp, #8]
 17c:	ea6f 0203 	mvn.w	r2, r3
 180:	9b05      	ldr	r3, [sp, #20]
 182:	ea03 0302 	and.w	r3, r3, r2
 186:	9305      	str	r3, [sp, #20]
 188:	9a02      	ldr	r2, [sp, #8]
 18a:	9b01      	ldr	r3, [sp, #4]
 18c:	ea02 0203 	and.w	r2, r2, r3
 190:	9b05      	ldr	r3, [sp, #20]
 192:	ea43 0302 	orr.w	r3, r3, r2
 196:	9305      	str	r3, [sp, #20]
 198:	f24a 0300 	movw	r3, #40960	; 0xa000
 19c:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1a0:	9a05      	ldr	r2, [sp, #20]
 1a2:	f8c3 20b8 	str.w	r2, [r3, #184]
 1a6:	e03a      	b.n	21e <LCD_SegmentSetHigh+0x21e>
 1a8:	f24a 0300 	movw	r3, #40960	; 0xa000
 1ac:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]
 1b4:	9305      	str	r3, [sp, #20]
 1b6:	9b02      	ldr	r3, [sp, #8]
 1b8:	ea6f 0203 	mvn.w	r2, r3
 1bc:	9b05      	ldr	r3, [sp, #20]
 1be:	ea03 0302 	and.w	r3, r3, r2
 1c2:	9305      	str	r3, [sp, #20]
 1c4:	9a02      	ldr	r2, [sp, #8]
 1c6:	9b01      	ldr	r3, [sp, #4]
 1c8:	ea02 0203 	and.w	r2, r2, r3
 1cc:	9b05      	ldr	r3, [sp, #20]
 1ce:	ea43 0302 	orr.w	r3, r3, r2
 1d2:	9305      	str	r3, [sp, #20]
 1d4:	f24a 0300 	movw	r3, #40960	; 0xa000
 1d8:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1dc:	9a05      	ldr	r2, [sp, #20]
 1de:	f8c3 20bc 	str.w	r2, [r3, #188]
 1e2:	e01c      	b.n	21e <LCD_SegmentSetHigh+0x21e>
 1e4:	f24a 0300 	movw	r3, #40960	; 0xa000
 1e8:	f2c4 0308 	movt	r3, #16392	; 0x4008
 1ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]
 1f0:	9305      	str	r3, [sp, #20]
 1f2:	9b02      	ldr	r3, [sp, #8]
 1f4:	ea6f 0203 	mvn.w	r2, r3
 1f8:	9b05      	ldr	r3, [sp, #20]
 1fa:	ea03 0302 	and.w	r3, r3, r2
 1fe:	9305      	str	r3, [sp, #20]
 200:	9a02      	ldr	r2, [sp, #8]
 202:	9b01      	ldr	r3, [sp, #4]
 204:	ea02 0203 	and.w	r2, r2, r3
 208:	9b05      	ldr	r3, [sp, #20]
 20a:	ea43 0302 	orr.w	r3, r3, r2
 20e:	9305      	str	r3, [sp, #20]
 210:	f24a 0300 	movw	r3, #40960	; 0xa000
 214:	f2c4 0308 	movt	r3, #16392	; 0x4008
 218:	9a05      	ldr	r2, [sp, #20]
 21a:	f8c3 20c0 	str.w	r2, [r3, #192]
 21e:	b007      	add	sp, #28
 220:	bd00      	pop	{pc}
 222:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_ContrastSet:

00000000 <LCD_ContrastSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b1f      	cmp	r3, #31
   a:	dd07      	ble.n	1c <LCD_ContrastSet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f240 214e 	movw	r1, #590	; 0x24e
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f24a 0200 	movw	r2, #40960	; 0xa000
  20:	f2c4 0208 	movt	r2, #16392	; 0x4008
  24:	f24a 0300 	movw	r3, #40960	; 0xa000
  28:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2c:	685b      	ldr	r3, [r3, #4]
  2e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
  32:	9b01      	ldr	r3, [sp, #4]
  34:	ea4f 2303 	mov.w	r3, r3, lsl #8
  38:	ea41 0303 	orr.w	r3, r1, r3
  3c:	6053      	str	r3, [r2, #4]
  3e:	b003      	add	sp, #12
  40:	bd00      	pop	{pc}
  42:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_VBoostSet:

00000000 <LCD_VBoostSet>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f24a 0200 	movw	r2, #40960	; 0xa000
   8:	f2c4 0208 	movt	r2, #16392	; 0x4008
   c:	f24a 0300 	movw	r3, #40960	; 0xa000
  10:	f2c4 0308 	movt	r3, #16392	; 0x4008
  14:	685b      	ldr	r3, [r3, #4]
  16:	f423 11e0 	bic.w	r1, r3, #1835008	; 0x1c0000
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	ea41 0303 	orr.w	r3, r1, r3
  20:	6053      	str	r3, [r2, #4]
  22:	b002      	add	sp, #8
  24:	4770      	bx	lr
  26:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LCD_BiasSegmentSet:

00000000 <LCD_BiasSegmentSet>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	2b27      	cmp	r3, #39
   c:	dd07      	ble.n	1e <LCD_BiasSegmentSet+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 2183 	movw	r1, #643	; 0x283
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9903      	ldr	r1, [sp, #12]
  20:	f246 6367 	movw	r3, #26215	; 0x6667
  24:	f2c6 6366 	movt	r3, #26214	; 0x6666
  28:	fb83 2301 	smull	r2, r3, r3, r1
  2c:	ea4f 02a3 	mov.w	r2, r3, asr #2
  30:	ea4f 73e1 	mov.w	r3, r1, asr #31
  34:	ebc3 0302 	rsb	r3, r3, r2
  38:	9305      	str	r3, [sp, #20]
  3a:	9903      	ldr	r1, [sp, #12]
  3c:	f246 6367 	movw	r3, #26215	; 0x6667
  40:	f2c6 6366 	movt	r3, #26214	; 0x6666
  44:	fb83 2301 	smull	r2, r3, r3, r1
  48:	ea4f 02a3 	mov.w	r2, r3, asr #2
  4c:	ea4f 73e1 	mov.w	r3, r1, asr #31
  50:	ebc3 0302 	rsb	r3, r3, r2
  54:	9301      	str	r3, [sp, #4]
  56:	9b01      	ldr	r3, [sp, #4]
  58:	ea4f 0343 	mov.w	r3, r3, lsl #1
  5c:	ea4f 0283 	mov.w	r2, r3, lsl #2
  60:	4413      	add	r3, r2
  62:	ebc3 0301 	rsb	r3, r3, r1
  66:	9301      	str	r3, [sp, #4]
  68:	9a01      	ldr	r2, [sp, #4]
  6a:	ea4f 0382 	mov.w	r3, r2, lsl #2
  6e:	9306      	str	r3, [sp, #24]
  70:	9b05      	ldr	r3, [sp, #20]
  72:	2b03      	cmp	r3, #3
  74:	d856      	bhi.n	124 <LCD_BiasSegmentSet+0x124>
  76:	a201      	add	r2, pc, #4	(adr r2, 7c <LCD_BiasSegmentSet+0x7c>)
  78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  7c:	0000008d 	.word	0x0000008d
  80:	000000b3 	.word	0x000000b3
  84:	000000d9 	.word	0x000000d9
  88:	000000ff 	.word	0x000000ff
  8c:	9b06      	ldr	r3, [sp, #24]
  8e:	2b1f      	cmp	r3, #31
  90:	dc05      	bgt.n	9e <LCD_BiasSegmentSet+0x9e>
  92:	f24a 0340 	movw	r3, #41024	; 0xa040
  96:	f2c4 0308 	movt	r3, #16392	; 0x4008
  9a:	9307      	str	r3, [sp, #28]
  9c:	e04d      	b.n	13a <LCD_BiasSegmentSet+0x13a>
  9e:	f24a 0350 	movw	r3, #41040	; 0xa050
  a2:	f2c4 0308 	movt	r3, #16392	; 0x4008
  a6:	9307      	str	r3, [sp, #28]
  a8:	9b06      	ldr	r3, [sp, #24]
  aa:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  ae:	9306      	str	r3, [sp, #24]
  b0:	e043      	b.n	13a <LCD_BiasSegmentSet+0x13a>
  b2:	9b06      	ldr	r3, [sp, #24]
  b4:	2b1f      	cmp	r3, #31
  b6:	dc05      	bgt.n	c4 <LCD_BiasSegmentSet+0xc4>
  b8:	f24a 0344 	movw	r3, #41028	; 0xa044
  bc:	f2c4 0308 	movt	r3, #16392	; 0x4008
  c0:	9307      	str	r3, [sp, #28]
  c2:	e03a      	b.n	13a <LCD_BiasSegmentSet+0x13a>
  c4:	f24a 0354 	movw	r3, #41044	; 0xa054
  c8:	f2c4 0308 	movt	r3, #16392	; 0x4008
  cc:	9307      	str	r3, [sp, #28]
  ce:	9b06      	ldr	r3, [sp, #24]
  d0:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  d4:	9306      	str	r3, [sp, #24]
  d6:	e030      	b.n	13a <LCD_BiasSegmentSet+0x13a>
  d8:	9b06      	ldr	r3, [sp, #24]
  da:	2b1f      	cmp	r3, #31
  dc:	dc05      	bgt.n	ea <LCD_BiasSegmentSet+0xea>
  de:	f24a 0348 	movw	r3, #41032	; 0xa048
  e2:	f2c4 0308 	movt	r3, #16392	; 0x4008
  e6:	9307      	str	r3, [sp, #28]
  e8:	e027      	b.n	13a <LCD_BiasSegmentSet+0x13a>
  ea:	f24a 0354 	movw	r3, #41044	; 0xa054
  ee:	f2c4 0308 	movt	r3, #16392	; 0x4008
  f2:	9307      	str	r3, [sp, #28]
  f4:	9b06      	ldr	r3, [sp, #24]
  f6:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  fa:	9306      	str	r3, [sp, #24]
  fc:	e01d      	b.n	13a <LCD_BiasSegmentSet+0x13a>
  fe:	9b06      	ldr	r3, [sp, #24]
 100:	2b1f      	cmp	r3, #31
 102:	dc05      	bgt.n	110 <LCD_BiasSegmentSet+0x110>
 104:	f24a 034c 	movw	r3, #41036	; 0xa04c
 108:	f2c4 0308 	movt	r3, #16392	; 0x4008
 10c:	9307      	str	r3, [sp, #28]
 10e:	e014      	b.n	13a <LCD_BiasSegmentSet+0x13a>
 110:	f24a 035c 	movw	r3, #41052	; 0xa05c
 114:	f2c4 0308 	movt	r3, #16392	; 0x4008
 118:	9307      	str	r3, [sp, #28]
 11a:	9b06      	ldr	r3, [sp, #24]
 11c:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
 120:	9306      	str	r3, [sp, #24]
 122:	e00a      	b.n	13a <LCD_BiasSegmentSet+0x13a>
 124:	f04f 0300 	mov.w	r3, #0	; 0x0
 128:	9307      	str	r3, [sp, #28]
 12a:	f240 0000 	movw	r0, #0	; 0x0
 12e:	f2c0 0000 	movt	r0, #0	; 0x0
 132:	f240 21d3 	movw	r1, #723	; 0x2d3
 136:	f7ff fffe 	bl	0 <assertEFM>
 13a:	9b07      	ldr	r3, [sp, #28]
 13c:	6819      	ldr	r1, [r3, #0]
 13e:	f04f 020f 	mov.w	r2, #15	; 0xf
 142:	9b06      	ldr	r3, [sp, #24]
 144:	fa02 f303 	lsl.w	r3, r2, r3
 148:	ea6f 0303 	mvn.w	r3, r3
 14c:	ea01 0103 	and.w	r1, r1, r3
 150:	9a02      	ldr	r2, [sp, #8]
 152:	9b06      	ldr	r3, [sp, #24]
 154:	fa02 f303 	lsl.w	r3, r2, r3
 158:	ea41 0203 	orr.w	r2, r1, r3
 15c:	9b07      	ldr	r3, [sp, #28]
 15e:	601a      	str	r2, [r3, #0]
 160:	b009      	add	sp, #36
 162:	bd00      	pop	{pc}
Disassembly of section .text.LCD_BiasComSet:

00000000 <LCD_BiasComSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b01      	ldr	r3, [sp, #4]
   a:	2b07      	cmp	r3, #7
   c:	dd07      	ble.n	1e <LCD_BiasComSet+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 21f3 	movw	r1, #755	; 0x2f3
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	ea4f 0383 	mov.w	r3, r3, lsl #2
  24:	9303      	str	r3, [sp, #12]
  26:	f24a 0100 	movw	r1, #40960	; 0xa000
  2a:	f2c4 0108 	movt	r1, #16392	; 0x4008
  2e:	f24a 0300 	movw	r3, #40960	; 0xa000
  32:	f2c4 0308 	movt	r3, #16392	; 0x4008
  36:	f8d3 00cc 	ldr.w	r0, [r3, #204]
  3a:	f04f 020f 	mov.w	r2, #15	; 0xf
  3e:	9b03      	ldr	r3, [sp, #12]
  40:	fa02 f303 	lsl.w	r3, r2, r3
  44:	ea6f 0303 	mvn.w	r3, r3
  48:	ea00 0003 	and.w	r0, r0, r3
  4c:	9a00      	ldr	r2, [sp, #0]
  4e:	9b03      	ldr	r3, [sp, #12]
  50:	fa02 f303 	lsl.w	r3, r2, r3
  54:	ea40 0303 	orr.w	r3, r0, r3
  58:	f8c1 30cc 	str.w	r3, [r1, #204]
  5c:	b005      	add	sp, #20
  5e:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_lesense.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	656c      	str	r4, [r5, #84]
  24:	6573      	str	r3, [r6, #84]
  26:	736e      	strb	r6, [r5, #13]
  28:	2e65      	cmp	r6, #101
  2a:	0063      	lsls	r3, r4, #1
Disassembly of section .text.LESENSE_Init:

00000000 <LESENSE_Init>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	7d1b      	ldrb	r3, [r3, #20]
  10:	2b03      	cmp	r3, #3
  12:	d907      	bls.n	24 <LESENSE_Init+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 015d 	mov.w	r1, #93	; 0x5d
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b01      	ldr	r3, [sp, #4]
  26:	7f9b      	ldrb	r3, [r3, #30]
  28:	2b1f      	cmp	r3, #31
  2a:	d907      	bls.n	3c <LESENSE_Init+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f04f 015e 	mov.w	r1, #94	; 0x5e
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40:	2b00      	cmp	r3, #0
  42:	d001      	beq.n	48 <LESENSE_Init+0x48>
  44:	f7ff fffe 	bl	0 <LESENSE_Init>
  48:	9b01      	ldr	r3, [sp, #4]
  4a:	7d1b      	ldrb	r3, [r3, #20]
  4c:	4618      	mov	r0, r3
  4e:	f7ff fffe 	bl	0 <LESENSE_Init>
  52:	f24c 0100 	movw	r1, #49152	; 0xc000
  56:	f2c4 0108 	movt	r1, #16392	; 0x4008
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	785b      	ldrb	r3, [r3, #1]
  5e:	ea4f 0283 	mov.w	r2, r3, lsl #2
  62:	9b01      	ldr	r3, [sp, #4]
  64:	789b      	ldrb	r3, [r3, #2]
  66:	ea42 0203 	orr.w	r2, r2, r3
  6a:	9b01      	ldr	r3, [sp, #4]
  6c:	689b      	ldr	r3, [r3, #8]
  6e:	ea42 0203 	orr.w	r2, r2, r3
  72:	9b01      	ldr	r3, [sp, #4]
  74:	68db      	ldr	r3, [r3, #12]
  76:	ea42 0203 	orr.w	r2, r2, r3
  7a:	9b01      	ldr	r3, [sp, #4]
  7c:	78db      	ldrb	r3, [r3, #3]
  7e:	ea4f 2343 	mov.w	r3, r3, lsl #9
  82:	ea42 0203 	orr.w	r2, r2, r3
  86:	9b01      	ldr	r3, [sp, #4]
  88:	791b      	ldrb	r3, [r3, #4]
  8a:	ea4f 2383 	mov.w	r3, r3, lsl #10
  8e:	ea42 0203 	orr.w	r2, r2, r3
  92:	9b01      	ldr	r3, [sp, #4]
  94:	795b      	ldrb	r3, [r3, #5]
  96:	ea4f 3343 	mov.w	r3, r3, lsl #13
  9a:	ea42 0203 	orr.w	r2, r2, r3
  9e:	9b01      	ldr	r3, [sp, #4]
  a0:	799b      	ldrb	r3, [r3, #6]
  a2:	ea4f 4343 	mov.w	r3, r3, lsl #17
  a6:	ea42 0203 	orr.w	r2, r2, r3
  aa:	9b01      	ldr	r3, [sp, #4]
  ac:	79db      	ldrb	r3, [r3, #7]
  ae:	ea4f 4303 	mov.w	r3, r3, lsl #16
  b2:	ea42 0203 	orr.w	r2, r2, r3
  b6:	9b01      	ldr	r3, [sp, #4]
  b8:	7c5b      	ldrb	r3, [r3, #17]
  ba:	ea4f 5383 	mov.w	r3, r3, lsl #22
  be:	ea42 0303 	orr.w	r3, r2, r3
  c2:	600b      	str	r3, [r1, #0]
  c4:	9b01      	ldr	r3, [sp, #4]
  c6:	781b      	ldrb	r3, [r3, #0]
  c8:	4618      	mov	r0, r3
  ca:	f04f 0100 	mov.w	r1, #0	; 0x0
  ce:	f7ff fffe 	bl	0 <LESENSE_Init>
  d2:	f24c 0100 	movw	r1, #49152	; 0xc000
  d6:	f2c4 0108 	movt	r1, #16392	; 0x4008
  da:	9b01      	ldr	r3, [sp, #4]
  dc:	7e1b      	ldrb	r3, [r3, #24]
  de:	461a      	mov	r2, r3
  e0:	9b01      	ldr	r3, [sp, #4]
  e2:	7e5b      	ldrb	r3, [r3, #25]
  e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  e8:	ea42 0203 	orr.w	r2, r2, r3
  ec:	9b01      	ldr	r3, [sp, #4]
  ee:	7e9b      	ldrb	r3, [r3, #26]
  f0:	ea4f 1383 	mov.w	r3, r3, lsl #6
  f4:	ea42 0203 	orr.w	r2, r2, r3
  f8:	9b01      	ldr	r3, [sp, #4]
  fa:	7edb      	ldrb	r3, [r3, #27]
  fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 100:	ea42 0203 	orr.w	r2, r2, r3
 104:	9b01      	ldr	r3, [sp, #4]
 106:	7f1b      	ldrb	r3, [r3, #28]
 108:	ea4f 1303 	mov.w	r3, r3, lsl #4
 10c:	ea42 0203 	orr.w	r2, r2, r3
 110:	9b01      	ldr	r3, [sp, #4]
 112:	7f5b      	ldrb	r3, [r3, #29]
 114:	ea4f 2303 	mov.w	r3, r3, lsl #8
 118:	ea42 0203 	orr.w	r2, r2, r3
 11c:	9b01      	ldr	r3, [sp, #4]
 11e:	7f9b      	ldrb	r3, [r3, #30]
 120:	ea4f 2383 	mov.w	r3, r3, lsl #10
 124:	ea42 0203 	orr.w	r2, r2, r3
 128:	9b01      	ldr	r3, [sp, #4]
 12a:	6a1b      	ldr	r3, [r3, #32]
 12c:	ea42 0203 	orr.w	r2, r2, r3
 130:	9b01      	ldr	r3, [sp, #4]
 132:	f893 3024 	ldrb.w	r3, [r3, #36]
 136:	ea4f 5303 	mov.w	r3, r3, lsl #20
 13a:	ea42 0203 	orr.w	r2, r2, r3
 13e:	9b01      	ldr	r3, [sp, #4]
 140:	f893 3025 	ldrb.w	r3, [r3, #37]
 144:	ea4f 5383 	mov.w	r3, r3, lsl #22
 148:	ea42 0203 	orr.w	r2, r2, r3
 14c:	9b01      	ldr	r3, [sp, #4]
 14e:	6a9b      	ldr	r3, [r3, #40]
 150:	ea42 0303 	orr.w	r3, r2, r3
 154:	608b      	str	r3, [r1, #8]
 156:	f24c 0100 	movw	r1, #49152	; 0xc000
 15a:	f2c4 0108 	movt	r1, #16392	; 0x4008
 15e:	9b01      	ldr	r3, [sp, #4]
 160:	8d9b      	ldrh	r3, [r3, #44]
 162:	461a      	mov	r2, r3
 164:	9b01      	ldr	r3, [sp, #4]
 166:	f893 303b 	ldrb.w	r3, [r3, #59]
 16a:	ea4f 2383 	mov.w	r3, r3, lsl #10
 16e:	ea42 0203 	orr.w	r2, r2, r3
 172:	9b01      	ldr	r3, [sp, #4]
 174:	f893 303c 	ldrb.w	r3, [r3, #60]
 178:	ea4f 3383 	mov.w	r3, r3, lsl #14
 17c:	ea42 0203 	orr.w	r2, r2, r3
 180:	9b01      	ldr	r3, [sp, #4]
 182:	f893 303d 	ldrb.w	r3, [r3, #61]
 186:	ea4f 4383 	mov.w	r3, r3, lsl #18
 18a:	ea42 0203 	orr.w	r2, r2, r3
 18e:	9b01      	ldr	r3, [sp, #4]
 190:	f893 303e 	ldrb.w	r3, [r3, #62]
 194:	ea4f 5383 	mov.w	r3, r3, lsl #22
 198:	ea42 0203 	orr.w	r2, r2, r3
 19c:	9b01      	ldr	r3, [sp, #4]
 19e:	f893 3034 	ldrb.w	r3, [r3, #52]
 1a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 1a6:	ea42 0203 	orr.w	r2, r2, r3
 1aa:	9b01      	ldr	r3, [sp, #4]
 1ac:	f893 3035 	ldrb.w	r3, [r3, #53]
 1b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 1b4:	ea42 0203 	orr.w	r2, r2, r3
 1b8:	9b01      	ldr	r3, [sp, #4]
 1ba:	f893 3036 	ldrb.w	r3, [r3, #54]
 1be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 1c2:	ea42 0203 	orr.w	r2, r2, r3
 1c6:	9b01      	ldr	r3, [sp, #4]
 1c8:	f893 3037 	ldrb.w	r3, [r3, #55]
 1cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 1d0:	ea42 0203 	orr.w	r2, r2, r3
 1d4:	9b01      	ldr	r3, [sp, #4]
 1d6:	f893 3038 	ldrb.w	r3, [r3, #56]
 1da:	ea4f 1343 	mov.w	r3, r3, lsl #5
 1de:	ea42 0203 	orr.w	r2, r2, r3
 1e2:	9b01      	ldr	r3, [sp, #4]
 1e4:	f893 3039 	ldrb.w	r3, [r3, #57]
 1e8:	ea4f 1383 	mov.w	r3, r3, lsl #6
 1ec:	ea42 0203 	orr.w	r2, r2, r3
 1f0:	9b01      	ldr	r3, [sp, #4]
 1f2:	f893 303a 	ldrb.w	r3, [r3, #58]
 1f6:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 1fa:	ea42 0303 	orr.w	r3, r2, r3
 1fe:	60cb      	str	r3, [r1, #12]
 200:	9b01      	ldr	r3, [sp, #4]
 202:	6b1b      	ldr	r3, [r3, #48]
 204:	4618      	mov	r0, r3
 206:	f7ff fffe 	bl	0 <LESENSE_Init>
 20a:	f24c 0200 	movw	r2, #49152	; 0xc000
 20e:	f2c4 0208 	movt	r2, #16392	; 0x4008
 212:	9b01      	ldr	r3, [sp, #4]
 214:	7c1b      	ldrb	r3, [r3, #16]
 216:	6113      	str	r3, [r2, #16]
 218:	b003      	add	sp, #12
 21a:	bd00      	pop	{pc}
Disassembly of section .text.LESENSE_ScanFreqSet:

00000000 <LESENSE_ScanFreqSet>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	f04f 0300 	mov.w	r3, #0	; 0x0
   c:	9304      	str	r3, [sp, #16]
   e:	f04f 0301 	mov.w	r3, #1	; 0x1
  12:	9305      	str	r3, [sp, #20]
  14:	f04f 033f 	mov.w	r3, #63	; 0x3f
  18:	9306      	str	r3, [sp, #24]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	2b00      	cmp	r3, #0
  1e:	d107      	bne.n	30 <LESENSE_ScanFreqSet+0x30>
  20:	f240 4030 	movw	r0, #1072	; 0x430
  24:	f2c0 0010 	movt	r0, #16	; 0x10
  28:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  2c:	4603      	mov	r3, r0
  2e:	9301      	str	r3, [sp, #4]
  30:	9a01      	ldr	r2, [sp, #4]
  32:	f64f 73fe 	movw	r3, #65534	; 0xfffe
  36:	f2c0 13ff 	movt	r3, #511	; 0x1ff
  3a:	429a      	cmp	r2, r3
  3c:	d907      	bls.n	4e <LESENSE_ScanFreqSet+0x4e>
  3e:	f240 0000 	movw	r0, #0	; 0x0
  42:	f2c0 0000 	movt	r0, #0	; 0x0
  46:	f04f 01f4 	mov.w	r1, #244	; 0xf4
  4a:	f7ff fffe 	bl	0 <assertEFM>
  4e:	9b00      	ldr	r3, [sp, #0]
  50:	2b00      	cmp	r3, #0
  52:	d003      	beq.n	5c <LESENSE_ScanFreqSet+0x5c>
  54:	9a00      	ldr	r2, [sp, #0]
  56:	9b01      	ldr	r3, [sp, #4]
  58:	429a      	cmp	r2, r3
  5a:	d912      	bls.n	82 <LESENSE_ScanFreqSet+0x82>
  5c:	f240 0000 	movw	r0, #0	; 0x0
  60:	f2c0 0000 	movt	r0, #0	; 0x0
  64:	f04f 01f7 	mov.w	r1, #247	; 0xf7
  68:	f7ff fffe 	bl	0 <assertEFM>
  6c:	e009      	b.n	82 <assertEFM+0x82>
  6e:	9b04      	ldr	r3, [sp, #16]
  70:	f103 0301 	add.w	r3, r3, #1	; 0x1
  74:	9304      	str	r3, [sp, #16]
  76:	9a04      	ldr	r2, [sp, #16]
  78:	f04f 0301 	mov.w	r3, #1	; 0x1
  7c:	fa03 f302 	lsl.w	r3, r3, r2
  80:	9305      	str	r3, [sp, #20]
  82:	9a00      	ldr	r2, [sp, #0]
  84:	9b05      	ldr	r3, [sp, #20]
  86:	fb03 f202 	mul.w	r2, r3, r2
  8a:	9b01      	ldr	r3, [sp, #4]
  8c:	fbb3 f2f2 	udiv	r2, r3, r2
  90:	9b06      	ldr	r3, [sp, #24]
  92:	f103 0301 	add.w	r3, r3, #1	; 0x1
  96:	429a      	cmp	r2, r3
  98:	d902      	bls.n	a0 <assertEFM+0xa0>
  9a:	9b04      	ldr	r3, [sp, #16]
  9c:	2b06      	cmp	r3, #6
  9e:	d9e6      	bls.n	6e <assertEFM+0x6e>
  a0:	9a00      	ldr	r2, [sp, #0]
  a2:	9b05      	ldr	r3, [sp, #20]
  a4:	fb03 f202 	mul.w	r2, r3, r2
  a8:	9b01      	ldr	r3, [sp, #4]
  aa:	fbb3 f3f2 	udiv	r3, r3, r2
  ae:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  b2:	9306      	str	r3, [sp, #24]
  b4:	f24c 0300 	movw	r3, #49152	; 0xc000
  b8:	f2c4 0308 	movt	r3, #16392	; 0x4008
  bc:	685b      	ldr	r3, [r3, #4]
  be:	f423 237e 	bic.w	r3, r3, #1040384	; 0xfe000
  c2:	f423 53b8 	bic.w	r3, r3, #5888	; 0x1700
  c6:	9303      	str	r3, [sp, #12]
  c8:	9b04      	ldr	r3, [sp, #16]
  ca:	ea4f 2203 	mov.w	r2, r3, lsl #8
  ce:	9b06      	ldr	r3, [sp, #24]
  d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  d4:	ea42 0203 	orr.w	r2, r2, r3
  d8:	9b03      	ldr	r3, [sp, #12]
  da:	ea43 0302 	orr.w	r3, r3, r2
  de:	9303      	str	r3, [sp, #12]
  e0:	f24c 0300 	movw	r3, #49152	; 0xc000
  e4:	f2c4 0308 	movt	r3, #16392	; 0x4008
  e8:	9a03      	ldr	r2, [sp, #12]
  ea:	605a      	str	r2, [r3, #4]
  ec:	9b06      	ldr	r3, [sp, #24]
  ee:	f103 0201 	add.w	r2, r3, #1	; 0x1
  f2:	9b05      	ldr	r3, [sp, #20]
  f4:	fb03 f202 	mul.w	r2, r3, r2
  f8:	9b01      	ldr	r3, [sp, #4]
  fa:	fbb3 f3f2 	udiv	r3, r3, r2
  fe:	9307      	str	r3, [sp, #28]
 100:	9b07      	ldr	r3, [sp, #28]
 102:	4618      	mov	r0, r3
 104:	b009      	add	sp, #36
 106:	bd00      	pop	{pc}
Disassembly of section .text.LESENSE_ScanModeSet:

00000000 <LESENSE_ScanModeSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	460a      	mov	r2, r1
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	4613      	mov	r3, r2
   e:	f88d 3006 	strb.w	r3, [sp, #6]
  12:	f24c 0300 	movw	r3, #49152	; 0xc000
  16:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  20:	9303      	str	r3, [sp, #12]
  22:	f89d 2007 	ldrb.w	r2, [sp, #7]
  26:	9b03      	ldr	r3, [sp, #12]
  28:	ea43 0302 	orr.w	r3, r3, r2
  2c:	9303      	str	r3, [sp, #12]
  2e:	f24c 0300 	movw	r3, #49152	; 0xc000
  32:	f2c4 0308 	movt	r3, #16392	; 0x4008
  36:	9a03      	ldr	r2, [sp, #12]
  38:	601a      	str	r2, [r3, #0]
  3a:	f89d 3006 	ldrb.w	r3, [sp, #6]
  3e:	2b00      	cmp	r3, #0
  40:	d001      	beq.n	46 <LESENSE_ScanModeSet+0x46>
  42:	f7ff fffe 	bl	0 <LESENSE_ScanModeSet>
  46:	b005      	add	sp, #20
  48:	bd00      	pop	{pc}
  4a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_ScanStart:

00000000 <LESENSE_ScanStart>:
   0:	f24c 0300 	movw	r3, #49152	; 0xc000
   4:	f2c4 0308 	movt	r3, #16392	; 0x4008
   8:	f04f 0201 	mov.w	r2, #1	; 0x1
   c:	615a      	str	r2, [r3, #20]
   e:	4770      	bx	lr
Disassembly of section .text.LESENSE_StartDelaySet:

00000000 <LESENSE_StartDelaySet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	2b03      	cmp	r3, #3
  10:	d907      	bls.n	22 <LESENSE_StartDelaySet+0x22>
  12:	f240 0000 	movw	r0, #0	; 0x0
  16:	f2c0 0000 	movt	r0, #0	; 0x0
  1a:	f240 1163 	movw	r1, #355	; 0x163
  1e:	f7ff fffe 	bl	0 <assertEFM>
  22:	f24c 0300 	movw	r3, #49152	; 0xc000
  26:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2a:	685b      	ldr	r3, [r3, #4]
  2c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
  30:	9303      	str	r3, [sp, #12]
  32:	f89d 3007 	ldrb.w	r3, [sp, #7]
  36:	ea4f 5283 	mov.w	r2, r3, lsl #22
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	ea43 0302 	orr.w	r3, r3, r2
  40:	9303      	str	r3, [sp, #12]
  42:	f24c 0300 	movw	r3, #49152	; 0xc000
  46:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4a:	9a03      	ldr	r2, [sp, #12]
  4c:	605a      	str	r2, [r3, #4]
  4e:	b005      	add	sp, #20
  50:	bd00      	pop	{pc}
  52:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_ClkDivSet:

00000000 <LESENSE_ClkDivSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	460a      	mov	r2, r1
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	4613      	mov	r3, r2
   e:	f88d 3006 	strb.w	r3, [sp, #6]
  12:	f89d 3007 	ldrb.w	r3, [sp, #7]
  16:	9300      	str	r3, [sp, #0]
  18:	9b00      	ldr	r3, [sp, #0]
  1a:	2b00      	cmp	r3, #0
  1c:	d023      	beq.n	66 <LESENSE_ClkDivSet+0x66>
  1e:	9b00      	ldr	r3, [sp, #0]
  20:	2b01      	cmp	r3, #1
  22:	d137      	bne.n	94 <LESENSE_ClkDivSet+0x94>
  24:	f89d 3006 	ldrb.w	r3, [sp, #6]
  28:	2b03      	cmp	r3, #3
  2a:	d907      	bls.n	3c <LESENSE_ClkDivSet+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f44f 71ca 	mov.w	r1, #404	; 0x194
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	f24c 0300 	movw	r3, #49152	; 0xc000
  40:	f2c4 0308 	movt	r3, #16392	; 0x4008
  44:	685b      	ldr	r3, [r3, #4]
  46:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  4a:	9303      	str	r3, [sp, #12]
  4c:	f89d 2006 	ldrb.w	r2, [sp, #6]
  50:	9b03      	ldr	r3, [sp, #12]
  52:	ea43 0302 	orr.w	r3, r3, r2
  56:	9303      	str	r3, [sp, #12]
  58:	f24c 0300 	movw	r3, #49152	; 0xc000
  5c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  60:	9a03      	ldr	r2, [sp, #12]
  62:	605a      	str	r2, [r3, #4]
  64:	e01e      	b.n	a4 <LESENSE_ClkDivSet+0xa4>
  66:	f24c 0300 	movw	r3, #49152	; 0xc000
  6a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  6e:	685b      	ldr	r3, [r3, #4]
  70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  74:	9303      	str	r3, [sp, #12]
  76:	f89d 3006 	ldrb.w	r3, [sp, #6]
  7a:	ea4f 1203 	mov.w	r2, r3, lsl #4
  7e:	9b03      	ldr	r3, [sp, #12]
  80:	ea43 0302 	orr.w	r3, r3, r2
  84:	9303      	str	r3, [sp, #12]
  86:	f24c 0300 	movw	r3, #49152	; 0xc000
  8a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  8e:	9a03      	ldr	r2, [sp, #12]
  90:	605a      	str	r2, [r3, #4]
  92:	e007      	b.n	a4 <LESENSE_ClkDivSet+0xa4>
  94:	f240 0000 	movw	r0, #0	; 0x0
  98:	f2c0 0000 	movt	r0, #0	; 0x0
  9c:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
  a0:	f7ff fffe 	bl	0 <assertEFM>
  a4:	b005      	add	sp, #20
  a6:	bd00      	pop	{pc}
Disassembly of section .text.LESENSE_ChannelAllConfig:

00000000 <LESENSE_ChannelAllConfig>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f04f 0300 	mov.w	r3, #0	; 0x0
   a:	9303      	str	r3, [sp, #12]
   c:	e00c      	b.n	28 <LESENSE_ChannelAllConfig+0x28>
   e:	9a01      	ldr	r2, [sp, #4]
  10:	9b03      	ldr	r3, [sp, #12]
  12:	ea4f 1343 	mov.w	r3, r3, lsl #5
  16:	4413      	add	r3, r2
  18:	4618      	mov	r0, r3
  1a:	9903      	ldr	r1, [sp, #12]
  1c:	f7ff fffe 	bl	0 <LESENSE_ChannelAllConfig>
  20:	9b03      	ldr	r3, [sp, #12]
  22:	f103 0301 	add.w	r3, r3, #1	; 0x1
  26:	9303      	str	r3, [sp, #12]
  28:	9b03      	ldr	r3, [sp, #12]
  2a:	2b0f      	cmp	r3, #15
  2c:	d9ef      	bls.n	e <LESENSE_ChannelAllConfig+0xe>
  2e:	b005      	add	sp, #20
  30:	bd00      	pop	{pc}
  32:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_ChannelConfig:

00000000 <LESENSE_ChannelConfig>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b00      	ldr	r3, [sp, #0]
   a:	2b0f      	cmp	r3, #15
   c:	d907      	bls.n	1e <LESENSE_ChannelConfig+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 11f7 	movw	r1, #503	; 0x1f7
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	7bdb      	ldrb	r3, [r3, #15]
  22:	2b3f      	cmp	r3, #63
  24:	d907      	bls.n	36 <LESENSE_ChannelConfig+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	7c1b      	ldrb	r3, [r3, #16]
  3a:	b25b      	sxtb	r3, r3
  3c:	2b00      	cmp	r3, #0
  3e:	da07      	bge.n	50 <LESENSE_ChannelConfig+0x50>
  40:	f240 0000 	movw	r0, #0	; 0x0
  44:	f2c0 0000 	movt	r0, #0	; 0x0
  48:	f240 11f9 	movw	r1, #505	; 0x1f9
  4c:	f7ff fffe 	bl	0 <assertEFM>
  50:	9b01      	ldr	r3, [sp, #4]
  52:	7c5b      	ldrb	r3, [r3, #17]
  54:	b25b      	sxtb	r3, r3
  56:	2b00      	cmp	r3, #0
  58:	da07      	bge.n	6a <LESENSE_ChannelConfig+0x6a>
  5a:	f240 0000 	movw	r0, #0	; 0x0
  5e:	f2c0 0000 	movt	r0, #0	; 0x0
  62:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
  66:	f7ff fffe 	bl	0 <assertEFM>
  6a:	9b01      	ldr	r3, [sp, #4]
  6c:	8a5a      	ldrh	r2, [r3, #18]
  6e:	f640 73ff 	movw	r3, #4095	; 0xfff
  72:	429a      	cmp	r2, r3
  74:	d907      	bls.n	86 <LESENSE_ChannelConfig+0x86>
  76:	f240 0000 	movw	r0, #0	; 0x0
  7a:	f2c0 0000 	movt	r0, #0	; 0x0
  7e:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
  82:	f7ff fffe 	bl	0 <assertEFM>
  86:	9b01      	ldr	r3, [sp, #4]
  88:	685b      	ldr	r3, [r3, #4]
  8a:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
  8e:	d113      	bne.n	b8 <LESENSE_ChannelConfig+0xb8>
  90:	9b00      	ldr	r3, [sp, #0]
  92:	2b02      	cmp	r3, #2
  94:	d010      	beq.n	b8 <LESENSE_ChannelConfig+0xb8>
  96:	9b00      	ldr	r3, [sp, #0]
  98:	2b03      	cmp	r3, #3
  9a:	d00d      	beq.n	b8 <LESENSE_ChannelConfig+0xb8>
  9c:	9b00      	ldr	r3, [sp, #0]
  9e:	2b04      	cmp	r3, #4
  a0:	d00a      	beq.n	b8 <LESENSE_ChannelConfig+0xb8>
  a2:	9b00      	ldr	r3, [sp, #0]
  a4:	2b05      	cmp	r3, #5
  a6:	d007      	beq.n	b8 <LESENSE_ChannelConfig+0xb8>
  a8:	f240 0000 	movw	r0, #0	; 0x0
  ac:	f2c0 0000 	movt	r0, #0	; 0x0
  b0:	f44f 7100 	mov.w	r1, #512	; 0x200
  b4:	f7ff fffe 	bl	0 <assertEFM>
  b8:	9b01      	ldr	r3, [sp, #4]
  ba:	7a1b      	ldrb	r3, [r3, #8]
  bc:	2b03      	cmp	r3, #3
  be:	d113      	bne.n	e8 <LESENSE_ChannelConfig+0xe8>
  c0:	9b00      	ldr	r3, [sp, #0]
  c2:	2b0c      	cmp	r3, #12
  c4:	d010      	beq.n	e8 <LESENSE_ChannelConfig+0xe8>
  c6:	9b00      	ldr	r3, [sp, #0]
  c8:	2b0d      	cmp	r3, #13
  ca:	d00d      	beq.n	e8 <LESENSE_ChannelConfig+0xe8>
  cc:	9b00      	ldr	r3, [sp, #0]
  ce:	2b0e      	cmp	r3, #14
  d0:	d00a      	beq.n	e8 <LESENSE_ChannelConfig+0xe8>
  d2:	9b00      	ldr	r3, [sp, #0]
  d4:	2b0f      	cmp	r3, #15
  d6:	d007      	beq.n	e8 <LESENSE_ChannelConfig+0xe8>
  d8:	f240 0000 	movw	r0, #0	; 0x0
  dc:	f2c0 0000 	movt	r0, #0	; 0x0
  e0:	f240 2102 	movw	r1, #514	; 0x202
  e4:	f7ff fffe 	bl	0 <assertEFM>
  e8:	9b01      	ldr	r3, [sp, #4]
  ea:	7a1b      	ldrb	r3, [r3, #8]
  ec:	2b03      	cmp	r3, #3
  ee:	d113      	bne.n	118 <LESENSE_ChannelConfig+0x118>
  f0:	9b00      	ldr	r3, [sp, #0]
  f2:	2b00      	cmp	r3, #0
  f4:	d010      	beq.n	118 <LESENSE_ChannelConfig+0x118>
  f6:	9b00      	ldr	r3, [sp, #0]
  f8:	2b01      	cmp	r3, #1
  fa:	d00d      	beq.n	118 <LESENSE_ChannelConfig+0x118>
  fc:	9b00      	ldr	r3, [sp, #0]
  fe:	2b02      	cmp	r3, #2
 100:	d00a      	beq.n	118 <LESENSE_ChannelConfig+0x118>
 102:	9b00      	ldr	r3, [sp, #0]
 104:	2b03      	cmp	r3, #3
 106:	d007      	beq.n	118 <LESENSE_ChannelConfig+0x118>
 108:	f240 0000 	movw	r0, #0	; 0x0
 10c:	f2c0 0000 	movt	r0, #0	; 0x0
 110:	f44f 7101 	mov.w	r1, #516	; 0x204
 114:	f7ff fffe 	bl	0 <assertEFM>
 118:	f24c 0300 	movw	r3, #49152	; 0xc000
 11c:	f2c4 0308 	movt	r3, #16392	; 0x4008
 120:	6b99      	ldr	r1, [r3, #56]
 122:	9b00      	ldr	r3, [sp, #0]
 124:	ea4f 0343 	mov.w	r3, r3, lsl #1
 128:	461a      	mov	r2, r3
 12a:	f04f 0303 	mov.w	r3, #3	; 0x3
 12e:	fa03 f302 	lsl.w	r3, r3, r2
 132:	ea6f 0303 	mvn.w	r3, r3
 136:	ea01 0303 	and.w	r3, r1, r3
 13a:	9303      	str	r3, [sp, #12]
 13c:	9b01      	ldr	r3, [sp, #4]
 13e:	7a1b      	ldrb	r3, [r3, #8]
 140:	461a      	mov	r2, r3
 142:	9b00      	ldr	r3, [sp, #0]
 144:	ea4f 0343 	mov.w	r3, r3, lsl #1
 148:	fa02 f203 	lsl.w	r2, r2, r3
 14c:	9b03      	ldr	r3, [sp, #12]
 14e:	ea43 0302 	orr.w	r3, r3, r2
 152:	9303      	str	r3, [sp, #12]
 154:	f24c 0300 	movw	r3, #49152	; 0xc000
 158:	f2c4 0308 	movt	r3, #16392	; 0x4008
 15c:	9a03      	ldr	r2, [sp, #12]
 15e:	639a      	str	r2, [r3, #56]
 160:	9b00      	ldr	r3, [sp, #0]
 162:	b2d9      	uxtb	r1, r3
 164:	9b01      	ldr	r3, [sp, #4]
 166:	7bdc      	ldrb	r4, [r3, #15]
 168:	9b01      	ldr	r3, [sp, #4]
 16a:	7c1a      	ldrb	r2, [r3, #16]
 16c:	9b01      	ldr	r3, [sp, #4]
 16e:	7c5b      	ldrb	r3, [r3, #17]
 170:	4608      	mov	r0, r1
 172:	4621      	mov	r1, r4
 174:	f7ff fffe 	bl	0 <LESENSE_ChannelConfig>
 178:	f24c 0100 	movw	r1, #49152	; 0xc000
 17c:	f2c4 0108 	movt	r1, #16392	; 0x4008
 180:	9800      	ldr	r0, [sp, #0]
 182:	9b01      	ldr	r3, [sp, #4]
 184:	7b5b      	ldrb	r3, [r3, #13]
 186:	ea4f 4243 	mov.w	r2, r3, lsl #17
 18a:	9b01      	ldr	r3, [sp, #4]
 18c:	7b9b      	ldrb	r3, [r3, #14]
 18e:	ea4f 4383 	mov.w	r3, r3, lsl #18
 192:	ea42 0203 	orr.w	r2, r2, r3
 196:	9b01      	ldr	r3, [sp, #4]
 198:	8a9b      	ldrh	r3, [r3, #20]
 19a:	ea42 0203 	orr.w	r2, r2, r3
 19e:	9b01      	ldr	r3, [sp, #4]
 1a0:	8adb      	ldrh	r3, [r3, #22]
 1a2:	ea42 0203 	orr.w	r2, r2, r3
 1a6:	9b01      	ldr	r3, [sp, #4]
 1a8:	685b      	ldr	r3, [r3, #4]
 1aa:	ea42 0203 	orr.w	r2, r2, r3
 1ae:	9b01      	ldr	r3, [sp, #4]
 1b0:	7a5b      	ldrb	r3, [r3, #9]
 1b2:	ea4f 43c3 	mov.w	r3, r3, lsl #19
 1b6:	ea42 0203 	orr.w	r2, r2, r3
 1ba:	f100 032c 	add.w	r3, r0, #44	; 0x2c
 1be:	ea4f 1303 	mov.w	r3, r3, lsl #4
 1c2:	440b      	add	r3, r1
 1c4:	f103 0304 	add.w	r3, r3, #4	; 0x4
 1c8:	601a      	str	r2, [r3, #0]
 1ca:	f24c 0100 	movw	r1, #49152	; 0xc000
 1ce:	f2c4 0108 	movt	r1, #16392	; 0x4008
 1d2:	9800      	ldr	r0, [sp, #0]
 1d4:	9b01      	ldr	r3, [sp, #4]
 1d6:	69da      	ldr	r2, [r3, #28]
 1d8:	9b01      	ldr	r3, [sp, #4]
 1da:	7a9b      	ldrb	r3, [r3, #10]
 1dc:	ea4f 4343 	mov.w	r3, r3, lsl #17
 1e0:	ea42 0203 	orr.w	r2, r2, r3
 1e4:	9b01      	ldr	r3, [sp, #4]
 1e6:	7b1b      	ldrb	r3, [r3, #12]
 1e8:	ea4f 4383 	mov.w	r3, r3, lsl #18
 1ec:	ea42 0203 	orr.w	r2, r2, r3
 1f0:	9b01      	ldr	r3, [sp, #4]
 1f2:	7adb      	ldrb	r3, [r3, #11]
 1f4:	ea4f 43c3 	mov.w	r3, r3, lsl #19
 1f8:	ea42 0203 	orr.w	r2, r2, r3
 1fc:	ea4f 1300 	mov.w	r3, r0, lsl #4
 200:	440b      	add	r3, r1
 202:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 206:	601a      	str	r2, [r3, #0]
 208:	9b00      	ldr	r3, [sp, #0]
 20a:	b2da      	uxtb	r2, r3
 20c:	9b01      	ldr	r3, [sp, #4]
 20e:	8a59      	ldrh	r1, [r3, #18]
 210:	9b01      	ldr	r3, [sp, #4]
 212:	8b1b      	ldrh	r3, [r3, #24]
 214:	4610      	mov	r0, r2
 216:	461a      	mov	r2, r3
 218:	f7ff fffe 	bl	0 <LESENSE_ChannelConfig>
 21c:	9b01      	ldr	r3, [sp, #4]
 21e:	789b      	ldrb	r3, [r3, #2]
 220:	f24c 004c 	movw	r0, #49228	; 0xc04c
 224:	f2c4 0008 	movt	r0, #16392	; 0x4008
 228:	9900      	ldr	r1, [sp, #0]
 22a:	461a      	mov	r2, r3
 22c:	f7ff fffe 	bl	0 <LESENSE_ChannelConfig>
 230:	9b01      	ldr	r3, [sp, #4]
 232:	785b      	ldrb	r3, [r3, #1]
 234:	f24c 0054 	movw	r0, #49236	; 0xc054
 238:	f2c4 0008 	movt	r0, #16392	; 0x4008
 23c:	9900      	ldr	r1, [sp, #0]
 23e:	461a      	mov	r2, r3
 240:	f7ff fffe 	bl	0 <LESENSE_ChannelConfig>
 244:	9b01      	ldr	r3, [sp, #4]
 246:	781b      	ldrb	r3, [r3, #0]
 248:	f24c 0018 	movw	r0, #49176	; 0xc018
 24c:	f2c4 0008 	movt	r0, #16392	; 0x4008
 250:	9900      	ldr	r1, [sp, #0]
 252:	461a      	mov	r2, r3
 254:	f7ff fffe 	bl	0 <LESENSE_ChannelConfig>
 258:	b004      	add	sp, #16
 25a:	bd10      	pop	{r4, pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_AltExConfig:

00000000 <LESENSE_AltExConfig>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	781b      	ldrb	r3, [r3, #0]
   a:	f24c 0000 	movw	r0, #49152	; 0xc000
   e:	f2c4 0008 	movt	r0, #16392	; 0x4008
  12:	f04f 010b 	mov.w	r1, #11	; 0xb
  16:	461a      	mov	r2, r3
  18:	f7ff fffe 	bl	0 <LESENSE_AltExConfig>
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	781b      	ldrb	r3, [r3, #0]
  20:	9300      	str	r3, [sp, #0]
  22:	9b00      	ldr	r3, [sp, #0]
  24:	2b00      	cmp	r3, #0
  26:	d003      	beq.n	30 <LESENSE_AltExConfig+0x30>
  28:	9b00      	ldr	r3, [sp, #0]
  2a:	2b01      	cmp	r3, #1
  2c:	d062      	beq.n	f4 <LESENSE_AltExConfig+0xf4>
  2e:	e07f      	b.n	130 <LESENSE_AltExConfig+0x130>
  30:	f04f 0300 	mov.w	r3, #0	; 0x0
  34:	9302      	str	r3, [sp, #8]
  36:	e059      	b.n	ec <LESENSE_AltExConfig+0xec>
  38:	9b02      	ldr	r3, [sp, #8]
  3a:	f103 0410 	add.w	r4, r3, #16	; 0x10
  3e:	9a02      	ldr	r2, [sp, #8]
  40:	9901      	ldr	r1, [sp, #4]
  42:	4613      	mov	r3, r2
  44:	ea4f 0343 	mov.w	r3, r3, lsl #1
  48:	4413      	add	r3, r2
  4a:	440b      	add	r3, r1
  4c:	f103 0301 	add.w	r3, r3, #1	; 0x1
  50:	781b      	ldrb	r3, [r3, #0]
  52:	f24c 0054 	movw	r0, #49236	; 0xc054
  56:	f2c4 0008 	movt	r0, #16392	; 0x4008
  5a:	4621      	mov	r1, r4
  5c:	461a      	mov	r2, r3
  5e:	f7ff fffe 	bl	0 <LESENSE_AltExConfig>
  62:	f24c 0300 	movw	r3, #49152	; 0xc000
  66:	f2c4 0308 	movt	r3, #16392	; 0x4008
  6a:	6bd9      	ldr	r1, [r3, #60]
  6c:	9b02      	ldr	r3, [sp, #8]
  6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
  72:	461a      	mov	r2, r3
  74:	f04f 0303 	mov.w	r3, #3	; 0x3
  78:	fa03 f302 	lsl.w	r3, r3, r2
  7c:	ea6f 0303 	mvn.w	r3, r3
  80:	ea01 0303 	and.w	r3, r1, r3
  84:	9303      	str	r3, [sp, #12]
  86:	9a02      	ldr	r2, [sp, #8]
  88:	9901      	ldr	r1, [sp, #4]
  8a:	4613      	mov	r3, r2
  8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  90:	4413      	add	r3, r2
  92:	440b      	add	r3, r1
  94:	f103 0302 	add.w	r3, r3, #2	; 0x2
  98:	781b      	ldrb	r3, [r3, #0]
  9a:	461a      	mov	r2, r3
  9c:	9b02      	ldr	r3, [sp, #8]
  9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
  a2:	fa02 f203 	lsl.w	r2, r2, r3
  a6:	9b03      	ldr	r3, [sp, #12]
  a8:	ea43 0302 	orr.w	r3, r3, r2
  ac:	9303      	str	r3, [sp, #12]
  ae:	f24c 0300 	movw	r3, #49152	; 0xc000
  b2:	f2c4 0308 	movt	r3, #16392	; 0x4008
  b6:	9a03      	ldr	r2, [sp, #12]
  b8:	63da      	str	r2, [r3, #60]
  ba:	9b02      	ldr	r3, [sp, #8]
  bc:	f103 0410 	add.w	r4, r3, #16	; 0x10
  c0:	9a02      	ldr	r2, [sp, #8]
  c2:	9901      	ldr	r1, [sp, #4]
  c4:	4613      	mov	r3, r2
  c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
  ca:	4413      	add	r3, r2
  cc:	440b      	add	r3, r1
  ce:	f103 0303 	add.w	r3, r3, #3	; 0x3
  d2:	781b      	ldrb	r3, [r3, #0]
  d4:	f24c 003c 	movw	r0, #49212	; 0xc03c
  d8:	f2c4 0008 	movt	r0, #16392	; 0x4008
  dc:	4621      	mov	r1, r4
  de:	461a      	mov	r2, r3
  e0:	f7ff fffe 	bl	0 <LESENSE_AltExConfig>
  e4:	9b02      	ldr	r3, [sp, #8]
  e6:	f103 0301 	add.w	r3, r3, #1	; 0x1
  ea:	9302      	str	r3, [sp, #8]
  ec:	9b02      	ldr	r3, [sp, #8]
  ee:	2b07      	cmp	r3, #7
  f0:	d9a2      	bls.n	38 <LESENSE_AltExConfig+0x38>
  f2:	e025      	b.n	140 <LESENSE_AltExConfig+0x140>
  f4:	f04f 0300 	mov.w	r3, #0	; 0x0
  f8:	9302      	str	r3, [sp, #8]
  fa:	e015      	b.n	128 <LESENSE_AltExConfig+0x128>
  fc:	9a02      	ldr	r2, [sp, #8]
  fe:	9901      	ldr	r1, [sp, #4]
 100:	4613      	mov	r3, r2
 102:	ea4f 0343 	mov.w	r3, r3, lsl #1
 106:	4413      	add	r3, r2
 108:	440b      	add	r3, r1
 10a:	f103 0301 	add.w	r3, r3, #1	; 0x1
 10e:	781b      	ldrb	r3, [r3, #0]
 110:	f24c 0054 	movw	r0, #49236	; 0xc054
 114:	f2c4 0008 	movt	r0, #16392	; 0x4008
 118:	9902      	ldr	r1, [sp, #8]
 11a:	461a      	mov	r2, r3
 11c:	f7ff fffe 	bl	0 <LESENSE_AltExConfig>
 120:	9b02      	ldr	r3, [sp, #8]
 122:	f103 0301 	add.w	r3, r3, #1	; 0x1
 126:	9302      	str	r3, [sp, #8]
 128:	9b02      	ldr	r3, [sp, #8]
 12a:	2b0f      	cmp	r3, #15
 12c:	d9e6      	bls.n	fc <LESENSE_AltExConfig+0xfc>
 12e:	e007      	b.n	140 <LESENSE_AltExConfig+0x140>
 130:	f240 0000 	movw	r0, #0	; 0x0
 134:	f2c0 0000 	movt	r0, #0	; 0x0
 138:	f240 218e 	movw	r1, #654	; 0x28e
 13c:	f7ff fffe 	bl	0 <assertEFM>
 140:	b004      	add	sp, #16
 142:	bd10      	pop	{r4, pc}
Disassembly of section .text.LESENSE_ChannelEnable:

00000000 <LESENSE_ChannelEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	460b      	mov	r3, r1
   c:	f88d 3006 	strb.w	r3, [sp, #6]
  10:	4613      	mov	r3, r2
  12:	f88d 3005 	strb.w	r3, [sp, #5]
  16:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1a:	f89d 2005 	ldrb.w	r2, [sp, #5]
  1e:	f24c 0054 	movw	r0, #49236	; 0xc054
  22:	f2c4 0008 	movt	r0, #16392	; 0x4008
  26:	4619      	mov	r1, r3
  28:	f7ff fffe 	bl	0 <LESENSE_ChannelEnable>
  2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  30:	f89d 2006 	ldrb.w	r2, [sp, #6]
  34:	f24c 0018 	movw	r0, #49176	; 0xc018
  38:	f2c4 0008 	movt	r0, #16392	; 0x4008
  3c:	4619      	mov	r1, r3
  3e:	f7ff fffe 	bl	0 <LESENSE_ChannelEnable>
  42:	b003      	add	sp, #12
  44:	bd00      	pop	{pc}
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_ChannelEnableMask:

00000000 <LESENSE_ChannelEnableMask>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	460a      	mov	r2, r1
   6:	f8ad 3006 	strh.w	r3, [sp, #6]
   a:	4613      	mov	r3, r2
   c:	f8ad 3004 	strh.w	r3, [sp, #4]
  10:	f24c 0300 	movw	r3, #49152	; 0xc000
  14:	f2c4 0308 	movt	r3, #16392	; 0x4008
  18:	f8bd 2006 	ldrh.w	r2, [sp, #6]
  1c:	619a      	str	r2, [r3, #24]
  1e:	f24c 0300 	movw	r3, #49152	; 0xc000
  22:	f2c4 0308 	movt	r3, #16392	; 0x4008
  26:	f8bd 2004 	ldrh.w	r2, [sp, #4]
  2a:	655a      	str	r2, [r3, #84]
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.LESENSE_ChannelTimingSet:

00000000 <LESENSE_ChannelTimingSet>:
   0:	b510      	push	{r4, lr}
   2:	b082      	sub	sp, #8
   4:	461c      	mov	r4, r3
   6:	4603      	mov	r3, r0
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	460b      	mov	r3, r1
   e:	f88d 3006 	strb.w	r3, [sp, #6]
  12:	4613      	mov	r3, r2
  14:	f88d 3005 	strb.w	r3, [sp, #5]
  18:	4623      	mov	r3, r4
  1a:	f88d 3004 	strb.w	r3, [sp, #4]
  1e:	f89d 3006 	ldrb.w	r3, [sp, #6]
  22:	2b3f      	cmp	r3, #63
  24:	d907      	bls.n	36 <LESENSE_ChannelTimingSet+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 21ff 	movw	r1, #767	; 0x2ff
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	f89d 3005 	ldrb.w	r3, [sp, #5]
  3a:	b25b      	sxtb	r3, r3
  3c:	2b00      	cmp	r3, #0
  3e:	da07      	bge.n	50 <LESENSE_ChannelTimingSet+0x50>
  40:	f240 0000 	movw	r0, #0	; 0x0
  44:	f2c0 0000 	movt	r0, #0	; 0x0
  48:	f44f 7140 	mov.w	r1, #768	; 0x300
  4c:	f7ff fffe 	bl	0 <assertEFM>
  50:	f89d 3004 	ldrb.w	r3, [sp, #4]
  54:	b25b      	sxtb	r3, r3
  56:	2b00      	cmp	r3, #0
  58:	da07      	bge.n	6a <LESENSE_ChannelTimingSet+0x6a>
  5a:	f240 0000 	movw	r0, #0	; 0x0
  5e:	f2c0 0000 	movt	r0, #0	; 0x0
  62:	f240 3101 	movw	r1, #769	; 0x301
  66:	f7ff fffe 	bl	0 <assertEFM>
  6a:	f24c 0200 	movw	r2, #49152	; 0xc000
  6e:	f2c4 0208 	movt	r2, #16392	; 0x4008
  72:	f89d 0007 	ldrb.w	r0, [sp, #7]
  76:	f89d 1006 	ldrb.w	r1, [sp, #6]
  7a:	f89d 3005 	ldrb.w	r3, [sp, #5]
  7e:	ea4f 1383 	mov.w	r3, r3, lsl #6
  82:	ea41 0103 	orr.w	r1, r1, r3
  86:	f89d 3004 	ldrb.w	r3, [sp, #4]
  8a:	ea4f 3343 	mov.w	r3, r3, lsl #13
  8e:	ea41 0103 	orr.w	r1, r1, r3
  92:	f100 032c 	add.w	r3, r0, #44	; 0x2c
  96:	ea4f 1303 	mov.w	r3, r3, lsl #4
  9a:	4413      	add	r3, r2
  9c:	6019      	str	r1, [r3, #0]
  9e:	b002      	add	sp, #8
  a0:	bd10      	pop	{r4, pc}
  a2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_ChannelThresSet:

00000000 <LESENSE_ChannelThresSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	460b      	mov	r3, r1
   c:	f8ad 3004 	strh.w	r3, [sp, #4]
  10:	4613      	mov	r3, r2
  12:	f8ad 3002 	strh.w	r3, [sp, #2]
  16:	f8bd 2004 	ldrh.w	r2, [sp, #4]
  1a:	f640 73ff 	movw	r3, #4095	; 0xfff
  1e:	429a      	cmp	r2, r3
  20:	d907      	bls.n	32 <LESENSE_ChannelThresSet+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f240 3137 	movw	r1, #823	; 0x337
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	f89d 3007 	ldrb.w	r3, [sp, #7]
  36:	2b0f      	cmp	r3, #15
  38:	d907      	bls.n	4a <LESENSE_ChannelThresSet+0x4a>
  3a:	f240 0000 	movw	r0, #0	; 0x0
  3e:	f2c0 0000 	movt	r0, #0	; 0x0
  42:	f240 3139 	movw	r1, #825	; 0x339
  46:	f7ff fffe 	bl	0 <assertEFM>
  4a:	f24c 0200 	movw	r2, #49152	; 0xc000
  4e:	f2c4 0208 	movt	r2, #16392	; 0x4008
  52:	f89d 3007 	ldrb.w	r3, [sp, #7]
  56:	f103 032c 	add.w	r3, r3, #44	; 0x2c
  5a:	ea4f 1303 	mov.w	r3, r3, lsl #4
  5e:	4413      	add	r3, r2
  60:	f103 0304 	add.w	r3, r3, #4	; 0x4
  64:	681b      	ldr	r3, [r3, #0]
  66:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
  6a:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  6e:	9303      	str	r3, [sp, #12]
  70:	f8bd 2004 	ldrh.w	r2, [sp, #4]
  74:	9b03      	ldr	r3, [sp, #12]
  76:	ea43 0302 	orr.w	r3, r3, r2
  7a:	9303      	str	r3, [sp, #12]
  7c:	f24c 0200 	movw	r2, #49152	; 0xc000
  80:	f2c4 0208 	movt	r2, #16392	; 0x4008
  84:	f89d 3007 	ldrb.w	r3, [sp, #7]
  88:	f103 032c 	add.w	r3, r3, #44	; 0x2c
  8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
  90:	4413      	add	r3, r2
  92:	f103 0204 	add.w	r2, r3, #4	; 0x4
  96:	9b03      	ldr	r3, [sp, #12]
  98:	6013      	str	r3, [r2, #0]
  9a:	f24c 0300 	movw	r3, #49152	; 0xc000
  9e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  a2:	f89d 2007 	ldrb.w	r2, [sp, #7]
  a6:	ea4f 1202 	mov.w	r2, r2, lsl #4
  aa:	4413      	add	r3, r2
  ac:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
  b0:	681b      	ldr	r3, [r3, #0]
  b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
  b6:	ea4f 4303 	mov.w	r3, r3, lsl #16
  ba:	9303      	str	r3, [sp, #12]
  bc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  c0:	9b03      	ldr	r3, [sp, #12]
  c2:	ea43 0302 	orr.w	r3, r3, r2
  c6:	9303      	str	r3, [sp, #12]
  c8:	f24c 0300 	movw	r3, #49152	; 0xc000
  cc:	f2c4 0308 	movt	r3, #16392	; 0x4008
  d0:	f89d 2007 	ldrb.w	r2, [sp, #7]
  d4:	ea4f 1202 	mov.w	r2, r2, lsl #4
  d8:	4413      	add	r3, r2
  da:	f503 7232 	add.w	r2, r3, #712	; 0x2c8
  de:	9b03      	ldr	r3, [sp, #12]
  e0:	6013      	str	r3, [r2, #0]
  e2:	b005      	add	sp, #20
  e4:	bd00      	pop	{pc}
  e6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_DecoderStateAllConfig:

00000000 <LESENSE_DecoderStateAllConfig>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f04f 0300 	mov.w	r3, #0	; 0x0
   a:	9303      	str	r3, [sp, #12]
   c:	e00f      	b.n	2e <LESENSE_DecoderStateAllConfig+0x2e>
   e:	9901      	ldr	r1, [sp, #4]
  10:	9b03      	ldr	r3, [sp, #12]
  12:	ea4f 0243 	mov.w	r2, r3, lsl #1
  16:	ea4f 03c2 	mov.w	r3, r2, lsl #3
  1a:	4413      	add	r3, r2
  1c:	440b      	add	r3, r1
  1e:	4618      	mov	r0, r3
  20:	9903      	ldr	r1, [sp, #12]
  22:	f7ff fffe 	bl	0 <LESENSE_DecoderStateAllConfig>
  26:	9b03      	ldr	r3, [sp, #12]
  28:	f103 0301 	add.w	r3, r3, #1	; 0x1
  2c:	9303      	str	r3, [sp, #12]
  2e:	9b03      	ldr	r3, [sp, #12]
  30:	2b0f      	cmp	r3, #15
  32:	d9ec      	bls.n	e <LESENSE_DecoderStateAllConfig+0xe>
  34:	b005      	add	sp, #20
  36:	bd00      	pop	{pc}
Disassembly of section .text.LESENSE_DecoderStateConfig:

00000000 <LESENSE_DecoderStateConfig>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9b00      	ldr	r3, [sp, #0]
   a:	2b0f      	cmp	r3, #15
   c:	d907      	bls.n	1e <LESENSE_DecoderStateConfig+0x1e>
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c0 0000 	movt	r0, #0	; 0x0
  16:	f240 317e 	movw	r1, #894	; 0x37e
  1a:	f7ff fffe 	bl	0 <assertEFM>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	78db      	ldrb	r3, [r3, #3]
  22:	2b0f      	cmp	r3, #15
  24:	d907      	bls.n	36 <LESENSE_DecoderStateConfig+0x36>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f240 317f 	movw	r1, #895	; 0x37f
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	789b      	ldrb	r3, [r3, #2]
  3a:	2b0f      	cmp	r3, #15
  3c:	d907      	bls.n	4e <LESENSE_DecoderStateConfig+0x4e>
  3e:	f240 0000 	movw	r0, #0	; 0x0
  42:	f2c0 0000 	movt	r0, #0	; 0x0
  46:	f44f 7160 	mov.w	r1, #896	; 0x380
  4a:	f7ff fffe 	bl	0 <assertEFM>
  4e:	9b01      	ldr	r3, [sp, #4]
  50:	791b      	ldrb	r3, [r3, #4]
  52:	2b0f      	cmp	r3, #15
  54:	d907      	bls.n	66 <LESENSE_DecoderStateConfig+0x66>
  56:	f240 0000 	movw	r0, #0	; 0x0
  5a:	f2c0 0000 	movt	r0, #0	; 0x0
  5e:	f240 3181 	movw	r1, #897	; 0x381
  62:	f7ff fffe 	bl	0 <assertEFM>
  66:	9b01      	ldr	r3, [sp, #4]
  68:	7adb      	ldrb	r3, [r3, #11]
  6a:	2b0f      	cmp	r3, #15
  6c:	d907      	bls.n	7e <LESENSE_DecoderStateConfig+0x7e>
  6e:	f240 0000 	movw	r0, #0	; 0x0
  72:	f2c0 0000 	movt	r0, #0	; 0x0
  76:	f240 3182 	movw	r1, #898	; 0x382
  7a:	f7ff fffe 	bl	0 <assertEFM>
  7e:	9b01      	ldr	r3, [sp, #4]
  80:	7a9b      	ldrb	r3, [r3, #10]
  82:	2b0f      	cmp	r3, #15
  84:	d907      	bls.n	96 <LESENSE_DecoderStateConfig+0x96>
  86:	f240 0000 	movw	r0, #0	; 0x0
  8a:	f2c0 0000 	movt	r0, #0	; 0x0
  8e:	f240 3183 	movw	r1, #899	; 0x383
  92:	f7ff fffe 	bl	0 <assertEFM>
  96:	9b01      	ldr	r3, [sp, #4]
  98:	7b1b      	ldrb	r3, [r3, #12]
  9a:	2b0f      	cmp	r3, #15
  9c:	d907      	bls.n	ae <LESENSE_DecoderStateConfig+0xae>
  9e:	f240 0000 	movw	r0, #0	; 0x0
  a2:	f2c0 0000 	movt	r0, #0	; 0x0
  a6:	f44f 7161 	mov.w	r1, #900	; 0x384
  aa:	f7ff fffe 	bl	0 <assertEFM>
  ae:	f24c 0100 	movw	r1, #49152	; 0xc000
  b2:	f2c4 0108 	movt	r1, #16392	; 0x4008
  b6:	9800      	ldr	r0, [sp, #0]
  b8:	9b01      	ldr	r3, [sp, #4]
  ba:	88db      	ldrh	r3, [r3, #6]
  bc:	461a      	mov	r2, r3
  be:	9b01      	ldr	r3, [sp, #4]
  c0:	78db      	ldrb	r3, [r3, #3]
  c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
  c6:	ea42 0203 	orr.w	r2, r2, r3
  ca:	9b01      	ldr	r3, [sp, #4]
  cc:	789b      	ldrb	r3, [r3, #2]
  ce:	ea42 0203 	orr.w	r2, r2, r3
  d2:	9b01      	ldr	r3, [sp, #4]
  d4:	791b      	ldrb	r3, [r3, #4]
  d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
  da:	ea42 0203 	orr.w	r2, r2, r3
  de:	9b01      	ldr	r3, [sp, #4]
  e0:	7a1b      	ldrb	r3, [r3, #8]
  e2:	ea4f 4303 	mov.w	r3, r3, lsl #16
  e6:	ea42 0203 	orr.w	r2, r2, r3
  ea:	9b01      	ldr	r3, [sp, #4]
  ec:	781b      	ldrb	r3, [r3, #0]
  ee:	ea4f 4383 	mov.w	r3, r3, lsl #18
  f2:	ea42 0203 	orr.w	r2, r2, r3
  f6:	f100 0340 	add.w	r3, r0, #64	; 0x40
  fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
  fe:	f24c 0100 	movw	r1, #49152	; 0xc000
 102:	f2c4 0108 	movt	r1, #16392	; 0x4008
 106:	9800      	ldr	r0, [sp, #0]
 108:	9b01      	ldr	r3, [sp, #4]
 10a:	89db      	ldrh	r3, [r3, #14]
 10c:	461a      	mov	r2, r3
 10e:	9b01      	ldr	r3, [sp, #4]
 110:	7adb      	ldrb	r3, [r3, #11]
 112:	ea4f 1303 	mov.w	r3, r3, lsl #4
 116:	ea42 0203 	orr.w	r2, r2, r3
 11a:	9b01      	ldr	r3, [sp, #4]
 11c:	7a9b      	ldrb	r3, [r3, #10]
 11e:	ea42 0203 	orr.w	r2, r2, r3
 122:	9b01      	ldr	r3, [sp, #4]
 124:	7b1b      	ldrb	r3, [r3, #12]
 126:	ea4f 2303 	mov.w	r3, r3, lsl #8
 12a:	ea42 0203 	orr.w	r2, r2, r3
 12e:	9b01      	ldr	r3, [sp, #4]
 130:	7c1b      	ldrb	r3, [r3, #16]
 132:	ea4f 4303 	mov.w	r3, r3, lsl #16
 136:	ea42 0203 	orr.w	r2, r2, r3
 13a:	f100 0340 	add.w	r3, r0, #64	; 0x40
 13e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 142:	440b      	add	r3, r1
 144:	605a      	str	r2, [r3, #4]
 146:	b003      	add	sp, #12
 148:	bd00      	pop	{pc}
 14a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_DecoderStateSet:

00000000 <LESENSE_DecoderStateSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b0f      	cmp	r3, #15
   a:	d907      	bls.n	1c <LESENSE_DecoderStateSet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f240 31b6 	movw	r1, #950	; 0x3b6
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f24c 0300 	movw	r3, #49152	; 0xc000
  20:	f2c4 0308 	movt	r3, #16392	; 0x4008
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f002 020f 	and.w	r2, r2, #15	; 0xf
  2a:	631a      	str	r2, [r3, #48]
  2c:	b003      	add	sp, #12
  2e:	bd00      	pop	{pc}
Disassembly of section .text.LESENSE_DecoderStateGet:

00000000 <LESENSE_DecoderStateGet>:
   0:	f24c 0300 	movw	r3, #49152	; 0xc000
   4:	f2c4 0308 	movt	r3, #16392	; 0x4008
   8:	6b1b      	ldr	r3, [r3, #48]
   a:	f003 030f 	and.w	r3, r3, #15	; 0xf
   e:	4618      	mov	r0, r3
  10:	4770      	bx	lr
  12:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LESENSE_Reset:

00000000 <LESENSE_Reset>:
   0:	b082      	sub	sp, #8
   2:	f24c 0300 	movw	r3, #49152	; 0xc000
   6:	f2c4 0308 	movt	r3, #16392	; 0x4008
   a:	f04f 0200 	mov.w	r2, #0	; 0x0
   e:	64da      	str	r2, [r3, #76]
  10:	f24c 0200 	movw	r2, #49152	; 0xc000
  14:	f2c4 0208 	movt	r2, #16392	; 0x4008
  18:	f64f 73ff 	movw	r3, #65535	; 0xffff
  1c:	f2c0 037f 	movt	r3, #127	; 0x7f
  20:	6453      	str	r3, [r2, #68]
  22:	f24c 0200 	movw	r2, #49152	; 0xc000
  26:	f2c4 0208 	movt	r2, #16392	; 0x4008
  2a:	f24c 0300 	movw	r3, #49152	; 0xc000
  2e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  32:	68db      	ldr	r3, [r3, #12]
  34:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  38:	60d3      	str	r3, [r2, #12]
  3a:	f24c 0300 	movw	r3, #49152	; 0xc000
  3e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  42:	f04f 020a 	mov.w	r2, #10	; 0xa
  46:	615a      	str	r2, [r3, #20]
  48:	f24c 0300 	movw	r3, #49152	; 0xc000
  4c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  50:	f04f 0200 	mov.w	r2, #0	; 0x0
  54:	601a      	str	r2, [r3, #0]
  56:	f24c 0300 	movw	r3, #49152	; 0xc000
  5a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  5e:	f04f 0200 	mov.w	r2, #0	; 0x0
  62:	609a      	str	r2, [r3, #8]
  64:	f24c 0300 	movw	r3, #49152	; 0xc000
  68:	f2c4 0308 	movt	r3, #16392	; 0x4008
  6c:	f04f 0200 	mov.w	r2, #0	; 0x0
  70:	60da      	str	r2, [r3, #12]
  72:	f24c 0300 	movw	r3, #49152	; 0xc000
  76:	f2c4 0308 	movt	r3, #16392	; 0x4008
  7a:	f04f 0200 	mov.w	r2, #0	; 0x0
  7e:	611a      	str	r2, [r3, #16]
  80:	f24c 0300 	movw	r3, #49152	; 0xc000
  84:	f2c4 0308 	movt	r3, #16392	; 0x4008
  88:	f04f 0200 	mov.w	r2, #0	; 0x0
  8c:	619a      	str	r2, [r3, #24]
  8e:	f24c 0300 	movw	r3, #49152	; 0xc000
  92:	f2c4 0308 	movt	r3, #16392	; 0x4008
  96:	f04f 0200 	mov.w	r2, #0	; 0x0
  9a:	639a      	str	r2, [r3, #56]
  9c:	f24c 0300 	movw	r3, #49152	; 0xc000
  a0:	f2c4 0308 	movt	r3, #16392	; 0x4008
  a4:	f04f 0200 	mov.w	r2, #0	; 0x0
  a8:	63da      	str	r2, [r3, #60]
  aa:	f24c 0300 	movw	r3, #49152	; 0xc000
  ae:	f2c4 0308 	movt	r3, #16392	; 0x4008
  b2:	f04f 0200 	mov.w	r2, #0	; 0x0
  b6:	655a      	str	r2, [r3, #84]
  b8:	f04f 0300 	mov.w	r3, #0	; 0x0
  bc:	9301      	str	r3, [sp, #4]
  be:	e02c      	b.n	11a <assertEFM+0x11a>
  c0:	f24c 0200 	movw	r2, #49152	; 0xc000
  c4:	f2c4 0208 	movt	r2, #16392	; 0x4008
  c8:	9b01      	ldr	r3, [sp, #4]
  ca:	f103 032c 	add.w	r3, r3, #44	; 0x2c
  ce:	ea4f 1303 	mov.w	r3, r3, lsl #4
  d2:	441a      	add	r2, r3
  d4:	f04f 0300 	mov.w	r3, #0	; 0x0
  d8:	6013      	str	r3, [r2, #0]
  da:	f24c 0200 	movw	r2, #49152	; 0xc000
  de:	f2c4 0208 	movt	r2, #16392	; 0x4008
  e2:	9b01      	ldr	r3, [sp, #4]
  e4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
  e8:	ea4f 1303 	mov.w	r3, r3, lsl #4
  ec:	4413      	add	r3, r2
  ee:	f103 0204 	add.w	r2, r3, #4	; 0x4
  f2:	f04f 0300 	mov.w	r3, #0	; 0x0
  f6:	6013      	str	r3, [r2, #0]
  f8:	f24c 0300 	movw	r3, #49152	; 0xc000
  fc:	f2c4 0308 	movt	r3, #16392	; 0x4008
 100:	9a01      	ldr	r2, [sp, #4]
 102:	ea4f 1202 	mov.w	r2, r2, lsl #4
 106:	4413      	add	r3, r2
 108:	f503 7232 	add.w	r2, r3, #712	; 0x2c8
 10c:	f04f 0300 	mov.w	r3, #0	; 0x0
 110:	6013      	str	r3, [r2, #0]
 112:	9b01      	ldr	r3, [sp, #4]
 114:	f103 0301 	add.w	r3, r3, #1	; 0x1
 118:	9301      	str	r3, [sp, #4]
 11a:	9b01      	ldr	r3, [sp, #4]
 11c:	2b0f      	cmp	r3, #15
 11e:	d9cf      	bls.n	c0 <assertEFM+0xc0>
 120:	f04f 0300 	mov.w	r3, #0	; 0x0
 124:	9301      	str	r3, [sp, #4]
 126:	e01b      	b.n	160 <assertEFM+0x160>
 128:	f24c 0200 	movw	r2, #49152	; 0xc000
 12c:	f2c4 0208 	movt	r2, #16392	; 0x4008
 130:	9b01      	ldr	r3, [sp, #4]
 132:	f103 0140 	add.w	r1, r3, #64	; 0x40
 136:	f04f 0300 	mov.w	r3, #0	; 0x0
 13a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
 13e:	f24c 0200 	movw	r2, #49152	; 0xc000
 142:	f2c4 0208 	movt	r2, #16392	; 0x4008
 146:	9b01      	ldr	r3, [sp, #4]
 148:	f103 0340 	add.w	r3, r3, #64	; 0x40
 14c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 150:	4413      	add	r3, r2
 152:	f04f 0200 	mov.w	r2, #0	; 0x0
 156:	605a      	str	r2, [r3, #4]
 158:	9b01      	ldr	r3, [sp, #4]
 15a:	f103 0301 	add.w	r3, r3, #1	; 0x1
 15e:	9301      	str	r3, [sp, #4]
 160:	9b01      	ldr	r3, [sp, #4]
 162:	2b0f      	cmp	r3, #15
 164:	d9e0      	bls.n	128 <assertEFM+0x128>
 166:	b002      	add	sp, #8
 168:	4770      	bx	lr
 16a:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_letimer.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	656c      	str	r4, [r5, #84]
  24:	6974      	ldr	r4, [r6, #20]
  26:	656d      	str	r5, [r5, #84]
  28:	2e72      	cmp	r6, #114
  2a:	0063      	lsls	r3, r4, #1
Disassembly of section .text.LETIMER_CompareGet:

00000000 <LETIMER_CompareGet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9a03      	ldr	r2, [sp, #12]
   a:	f242 0300 	movw	r3, #8192	; 0x2000
   e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  12:	429a      	cmp	r2, r3
  14:	d102      	bne.n	1c <LETIMER_CompareGet+0x1c>
  16:	9b02      	ldr	r3, [sp, #8]
  18:	2b01      	cmp	r3, #1
  1a:	d907      	bls.n	2c <LETIMER_CompareGet+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f04f 017f 	mov.w	r1, #127	; 0x7f
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	9b02      	ldr	r3, [sp, #8]
  2e:	9301      	str	r3, [sp, #4]
  30:	9b01      	ldr	r3, [sp, #4]
  32:	2b00      	cmp	r3, #0
  34:	d003      	beq.n	3e <assertEFM+0x3e>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	2b01      	cmp	r3, #1
  3a:	d004      	beq.n	46 <assertEFM+0x46>
  3c:	e007      	b.n	4e <assertEFM+0x4e>
  3e:	9b03      	ldr	r3, [sp, #12]
  40:	691b      	ldr	r3, [r3, #16]
  42:	9305      	str	r3, [sp, #20]
  44:	e006      	b.n	54 <assertEFM+0x54>
  46:	9b03      	ldr	r3, [sp, #12]
  48:	695b      	ldr	r3, [r3, #20]
  4a:	9305      	str	r3, [sp, #20]
  4c:	e002      	b.n	54 <assertEFM+0x54>
  4e:	f04f 0300 	mov.w	r3, #0	; 0x0
  52:	9305      	str	r3, [sp, #20]
  54:	9b05      	ldr	r3, [sp, #20]
  56:	4618      	mov	r0, r3
  58:	b007      	add	sp, #28
  5a:	bd00      	pop	{pc}
Disassembly of section .text.LETIMER_CompareSet:

00000000 <LETIMER_CompareSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9a03      	ldr	r2, [sp, #12]
   c:	f242 0300 	movw	r3, #8192	; 0x2000
  10:	f2c4 0308 	movt	r3, #16392	; 0x4008
  14:	429a      	cmp	r2, r3
  16:	d109      	bne.n	2c <LETIMER_CompareSet+0x2c>
  18:	9b02      	ldr	r3, [sp, #8]
  1a:	2b01      	cmp	r3, #1
  1c:	d806      	bhi.n	2c <LETIMER_CompareSet+0x2c>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	ea4f 4313 	mov.w	r3, r3, lsr #16
  24:	ea4f 4303 	mov.w	r3, r3, lsl #16
  28:	2b00      	cmp	r3, #0
  2a:	d007      	beq.n	3c <LETIMER_CompareSet+0x3c>
  2c:	f240 0000 	movw	r0, #0	; 0x0
  30:	f2c0 0000 	movt	r0, #0	; 0x0
  34:	f04f 01b2 	mov.w	r1, #178	; 0xb2
  38:	f7ff fffe 	bl	0 <assertEFM>
  3c:	9b02      	ldr	r3, [sp, #8]
  3e:	9300      	str	r3, [sp, #0]
  40:	9b00      	ldr	r3, [sp, #0]
  42:	2b00      	cmp	r3, #0
  44:	d003      	beq.n	4e <assertEFM+0x4e>
  46:	9b00      	ldr	r3, [sp, #0]
  48:	2b01      	cmp	r3, #1
  4a:	d005      	beq.n	58 <assertEFM+0x58>
  4c:	e00b      	b.n	66 <assertEFM+0x66>
  4e:	9b03      	ldr	r3, [sp, #12]
  50:	f103 0310 	add.w	r3, r3, #16	; 0x10
  54:	9305      	str	r3, [sp, #20]
  56:	e003      	b.n	60 <assertEFM+0x60>
  58:	9b03      	ldr	r3, [sp, #12]
  5a:	f103 0314 	add.w	r3, r3, #20	; 0x14
  5e:	9305      	str	r3, [sp, #20]
  60:	9a05      	ldr	r2, [sp, #20]
  62:	9b01      	ldr	r3, [sp, #4]
  64:	6013      	str	r3, [r2, #0]
  66:	b007      	add	sp, #28
  68:	bd00      	pop	{pc}
  6a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LETIMER_Enable:

00000000 <LETIMER_Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f242 0300 	movw	r3, #8192	; 0x2000
  12:	f2c4 0308 	movt	r3, #16392	; 0x4008
  16:	429a      	cmp	r2, r3
  18:	d007      	beq.n	2a <LETIMER_Enable+0x2a>
  1a:	f240 0000 	movw	r0, #0	; 0x0
  1e:	f2c0 0000 	movt	r0, #0	; 0x0
  22:	f04f 01e1 	mov.w	r1, #225	; 0xe1
  26:	f7ff fffe 	bl	0 <assertEFM>
  2a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  2e:	2b00      	cmp	r3, #0
  30:	d004      	beq.n	3c <assertEFM+0x3c>
  32:	9a01      	ldr	r2, [sp, #4]
  34:	f04f 0301 	mov.w	r3, #1	; 0x1
  38:	6053      	str	r3, [r2, #4]
  3a:	e003      	b.n	44 <assertEFM+0x44>
  3c:	9a01      	ldr	r2, [sp, #4]
  3e:	f04f 0302 	mov.w	r3, #2	; 0x2
  42:	6053      	str	r3, [r2, #4]
  44:	b003      	add	sp, #12
  46:	bd00      	pop	{pc}
Disassembly of section .text.LETIMER_FreezeEnable:

00000000 <LETIMER_FreezeEnable>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f88d 3003 	strb.w	r3, [sp, #3]
   a:	f89d 3003 	ldrb.w	r3, [sp, #3]
   e:	2b00      	cmp	r3, #0
  10:	d008      	beq.n	24 <assertEFM+0x24>
  12:	9b01      	ldr	r3, [sp, #4]
  14:	6b5b      	ldr	r3, [r3, #52]
  16:	2b00      	cmp	r3, #0
  18:	d1fb      	bne.n	12 <assertEFM+0x12>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f04f 0301 	mov.w	r3, #1	; 0x1
  20:	6313      	str	r3, [r2, #48]
  22:	e003      	b.n	2c <assertEFM+0x2c>
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f04f 0300 	mov.w	r3, #0	; 0x0
  2a:	6313      	str	r3, [r2, #48]
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.LETIMER_Init:

00000000 <LETIMER_Init>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	f04f 0300 	mov.w	r3, #0	; 0x0
   c:	9303      	str	r3, [sp, #12]
   e:	9a01      	ldr	r2, [sp, #4]
  10:	f242 0300 	movw	r3, #8192	; 0x2000
  14:	f2c4 0308 	movt	r3, #16392	; 0x4008
  18:	429a      	cmp	r2, r3
  1a:	d007      	beq.n	2c <LETIMER_Init+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f240 1143 	movw	r1, #323	; 0x143
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	9b00      	ldr	r3, [sp, #0]
  2e:	781b      	ldrb	r3, [r3, #0]
  30:	f083 0301 	eor.w	r3, r3, #1	; 0x1
  34:	b2db      	uxtb	r3, r3
  36:	2b00      	cmp	r3, #0
  38:	d00a      	beq.n	50 <assertEFM+0x50>
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	689b      	ldr	r3, [r3, #8]
  3e:	f003 0301 	and.w	r3, r3, #1	; 0x1
  42:	b2db      	uxtb	r3, r3
  44:	2b00      	cmp	r3, #0
  46:	d003      	beq.n	50 <assertEFM+0x50>
  48:	9a01      	ldr	r2, [sp, #4]
  4a:	f04f 0302 	mov.w	r3, #2	; 0x2
  4e:	6053      	str	r3, [r2, #4]
  50:	9b00      	ldr	r3, [sp, #0]
  52:	785b      	ldrb	r3, [r3, #1]
  54:	2b00      	cmp	r3, #0
  56:	d003      	beq.n	60 <assertEFM+0x60>
  58:	9b03      	ldr	r3, [sp, #12]
  5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  5e:	9303      	str	r3, [sp, #12]
  60:	9b00      	ldr	r3, [sp, #0]
  62:	789b      	ldrb	r3, [r3, #2]
  64:	2b00      	cmp	r3, #0
  66:	d003      	beq.n	70 <assertEFM+0x70>
  68:	9b03      	ldr	r3, [sp, #12]
  6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  6e:	9303      	str	r3, [sp, #12]
  70:	9b00      	ldr	r3, [sp, #0]
  72:	78db      	ldrb	r3, [r3, #3]
  74:	2b00      	cmp	r3, #0
  76:	d003      	beq.n	80 <assertEFM+0x80>
  78:	9b03      	ldr	r3, [sp, #12]
  7a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  7e:	9303      	str	r3, [sp, #12]
  80:	9b00      	ldr	r3, [sp, #0]
  82:	791b      	ldrb	r3, [r3, #4]
  84:	2b00      	cmp	r3, #0
  86:	d003      	beq.n	90 <assertEFM+0x90>
  88:	9b03      	ldr	r3, [sp, #12]
  8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  8e:	9303      	str	r3, [sp, #12]
  90:	9b00      	ldr	r3, [sp, #0]
  92:	795b      	ldrb	r3, [r3, #5]
  94:	2b00      	cmp	r3, #0
  96:	d003      	beq.n	a0 <assertEFM+0xa0>
  98:	9b03      	ldr	r3, [sp, #12]
  9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  9e:	9303      	str	r3, [sp, #12]
  a0:	9b00      	ldr	r3, [sp, #0]
  a2:	799b      	ldrb	r3, [r3, #6]
  a4:	2b00      	cmp	r3, #0
  a6:	d003      	beq.n	b0 <assertEFM+0xb0>
  a8:	9b03      	ldr	r3, [sp, #12]
  aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  ae:	9303      	str	r3, [sp, #12]
  b0:	9b00      	ldr	r3, [sp, #0]
  b2:	79db      	ldrb	r3, [r3, #7]
  b4:	2b00      	cmp	r3, #0
  b6:	d003      	beq.n	c0 <assertEFM+0xc0>
  b8:	9b03      	ldr	r3, [sp, #12]
  ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  be:	9303      	str	r3, [sp, #12]
  c0:	9b00      	ldr	r3, [sp, #0]
  c2:	7a1b      	ldrb	r3, [r3, #8]
  c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
  c8:	461a      	mov	r2, r3
  ca:	9b03      	ldr	r3, [sp, #12]
  cc:	ea43 0302 	orr.w	r3, r3, r2
  d0:	9303      	str	r3, [sp, #12]
  d2:	9b00      	ldr	r3, [sp, #0]
  d4:	7a5b      	ldrb	r3, [r3, #9]
  d6:	ea4f 1303 	mov.w	r3, r3, lsl #4
  da:	461a      	mov	r2, r3
  dc:	9b03      	ldr	r3, [sp, #12]
  de:	ea43 0302 	orr.w	r3, r3, r2
  e2:	9303      	str	r3, [sp, #12]
  e4:	9b00      	ldr	r3, [sp, #0]
  e6:	7a9b      	ldrb	r3, [r3, #10]
  e8:	461a      	mov	r2, r3
  ea:	9b03      	ldr	r3, [sp, #12]
  ec:	ea43 0302 	orr.w	r3, r3, r2
  f0:	9303      	str	r3, [sp, #12]
  f2:	9a01      	ldr	r2, [sp, #4]
  f4:	9b03      	ldr	r3, [sp, #12]
  f6:	6013      	str	r3, [r2, #0]
  f8:	9b00      	ldr	r3, [sp, #0]
  fa:	781b      	ldrb	r3, [r3, #0]
  fc:	2b00      	cmp	r3, #0
  fe:	d009      	beq.n	114 <assertEFM+0x114>
 100:	9b01      	ldr	r3, [sp, #4]
 102:	689b      	ldr	r3, [r3, #8]
 104:	f003 0301 	and.w	r3, r3, #1	; 0x1
 108:	2b00      	cmp	r3, #0
 10a:	d103      	bne.n	114 <assertEFM+0x114>
 10c:	9a01      	ldr	r2, [sp, #4]
 10e:	f04f 0301 	mov.w	r3, #1	; 0x1
 112:	6053      	str	r3, [r2, #4]
 114:	b005      	add	sp, #20
 116:	bd00      	pop	{pc}
Disassembly of section .text.LETIMER_RepeatGet:

00000000 <LETIMER_RepeatGet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9a03      	ldr	r2, [sp, #12]
   a:	f242 0300 	movw	r3, #8192	; 0x2000
   e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  12:	429a      	cmp	r2, r3
  14:	d102      	bne.n	1c <LETIMER_RepeatGet+0x1c>
  16:	9b02      	ldr	r3, [sp, #8]
  18:	2b01      	cmp	r3, #1
  1a:	d907      	bls.n	2c <LETIMER_RepeatGet+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f240 119b 	movw	r1, #411	; 0x19b
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	9b02      	ldr	r3, [sp, #8]
  2e:	9301      	str	r3, [sp, #4]
  30:	9b01      	ldr	r3, [sp, #4]
  32:	2b00      	cmp	r3, #0
  34:	d003      	beq.n	3e <assertEFM+0x3e>
  36:	9b01      	ldr	r3, [sp, #4]
  38:	2b01      	cmp	r3, #1
  3a:	d004      	beq.n	46 <assertEFM+0x46>
  3c:	e007      	b.n	4e <assertEFM+0x4e>
  3e:	9b03      	ldr	r3, [sp, #12]
  40:	699b      	ldr	r3, [r3, #24]
  42:	9305      	str	r3, [sp, #20]
  44:	e006      	b.n	54 <assertEFM+0x54>
  46:	9b03      	ldr	r3, [sp, #12]
  48:	69db      	ldr	r3, [r3, #28]
  4a:	9305      	str	r3, [sp, #20]
  4c:	e002      	b.n	54 <assertEFM+0x54>
  4e:	f04f 0300 	mov.w	r3, #0	; 0x0
  52:	9305      	str	r3, [sp, #20]
  54:	9b05      	ldr	r3, [sp, #20]
  56:	4618      	mov	r0, r3
  58:	b007      	add	sp, #28
  5a:	bd00      	pop	{pc}
Disassembly of section .text.LETIMER_RepeatSet:

00000000 <LETIMER_RepeatSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9a03      	ldr	r2, [sp, #12]
   c:	f242 0300 	movw	r3, #8192	; 0x2000
  10:	f2c4 0308 	movt	r3, #16392	; 0x4008
  14:	429a      	cmp	r2, r3
  16:	d107      	bne.n	28 <LETIMER_RepeatSet+0x28>
  18:	9b02      	ldr	r3, [sp, #8]
  1a:	2b01      	cmp	r3, #1
  1c:	d804      	bhi.n	28 <LETIMER_RepeatSet+0x28>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  24:	2b00      	cmp	r3, #0
  26:	d007      	beq.n	38 <LETIMER_RepeatSet+0x38>
  28:	f240 0000 	movw	r0, #0	; 0x0
  2c:	f2c0 0000 	movt	r0, #0	; 0x0
  30:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
  34:	f7ff fffe 	bl	0 <assertEFM>
  38:	9b02      	ldr	r3, [sp, #8]
  3a:	9300      	str	r3, [sp, #0]
  3c:	9b00      	ldr	r3, [sp, #0]
  3e:	2b00      	cmp	r3, #0
  40:	d003      	beq.n	4a <assertEFM+0x4a>
  42:	9b00      	ldr	r3, [sp, #0]
  44:	2b01      	cmp	r3, #1
  46:	d005      	beq.n	54 <assertEFM+0x54>
  48:	e00b      	b.n	62 <assertEFM+0x62>
  4a:	9b03      	ldr	r3, [sp, #12]
  4c:	f103 0318 	add.w	r3, r3, #24	; 0x18
  50:	9305      	str	r3, [sp, #20]
  52:	e003      	b.n	5c <assertEFM+0x5c>
  54:	9b03      	ldr	r3, [sp, #12]
  56:	f103 031c 	add.w	r3, r3, #28	; 0x1c
  5a:	9305      	str	r3, [sp, #20]
  5c:	9a05      	ldr	r2, [sp, #20]
  5e:	9b01      	ldr	r3, [sp, #4]
  60:	6013      	str	r3, [r2, #0]
  62:	b007      	add	sp, #28
  64:	bd00      	pop	{pc}
  66:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LETIMER_Reset:

00000000 <LETIMER_Reset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9801      	ldr	r0, [sp, #4]
   8:	f04f 0101 	mov.w	r1, #1	; 0x1
   c:	f7ff fffe 	bl	0 <LETIMER_Reset>
  10:	9a01      	ldr	r2, [sp, #4]
  12:	f04f 031e 	mov.w	r3, #30	; 0x1e
  16:	6053      	str	r3, [r2, #4]
  18:	9a01      	ldr	r2, [sp, #4]
  1a:	f04f 0300 	mov.w	r3, #0	; 0x0
  1e:	6013      	str	r3, [r2, #0]
  20:	9a01      	ldr	r2, [sp, #4]
  22:	f04f 0300 	mov.w	r3, #0	; 0x0
  26:	6113      	str	r3, [r2, #16]
  28:	9a01      	ldr	r2, [sp, #4]
  2a:	f04f 0300 	mov.w	r3, #0	; 0x0
  2e:	6153      	str	r3, [r2, #20]
  30:	9a01      	ldr	r2, [sp, #4]
  32:	f04f 0300 	mov.w	r3, #0	; 0x0
  36:	6193      	str	r3, [r2, #24]
  38:	9a01      	ldr	r2, [sp, #4]
  3a:	f04f 0300 	mov.w	r3, #0	; 0x0
  3e:	61d3      	str	r3, [r2, #28]
  40:	9a01      	ldr	r2, [sp, #4]
  42:	f04f 0300 	mov.w	r3, #0	; 0x0
  46:	62d3      	str	r3, [r2, #44]
  48:	9a01      	ldr	r2, [sp, #4]
  4a:	f04f 031f 	mov.w	r3, #31	; 0x1f
  4e:	6293      	str	r3, [r2, #40]
  50:	9801      	ldr	r0, [sp, #4]
  52:	f04f 0100 	mov.w	r1, #0	; 0x0
  56:	f7ff fffe 	bl	0 <LETIMER_Reset>
  5a:	b003      	add	sp, #12
  5c:	bd00      	pop	{pc}
  5e:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_leuart.o:     file format elf32-littlearm

Disassembly of section .text.LEUART_BaudrateCalc:

00000000 <LEUART_BaudrateCalc>:
   0:	b086      	sub	sp, #24
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	9a00      	ldr	r2, [sp, #0]
   8:	f647 73f8 	movw	r3, #32760	; 0x7ff8
   c:	f2c0 0300 	movt	r3, #0	; 0x0
  10:	ea02 0303 	and.w	r3, r2, r3
  14:	9300      	str	r3, [sp, #0]
  16:	9b00      	ldr	r3, [sp, #0]
  18:	f503 7380 	add.w	r3, r3, #256	; 0x100
  1c:	9302      	str	r3, [sp, #8]
  1e:	9a01      	ldr	r2, [sp, #4]
  20:	9b02      	ldr	r3, [sp, #8]
  22:	fbb2 f3f3 	udiv	r3, r2, r3
  26:	9304      	str	r3, [sp, #16]
  28:	9901      	ldr	r1, [sp, #4]
  2a:	9b02      	ldr	r3, [sp, #8]
  2c:	fbb1 f2f3 	udiv	r2, r1, r3
  30:	9b02      	ldr	r3, [sp, #8]
  32:	fb03 f302 	mul.w	r3, r3, r2
  36:	ebc3 0301 	rsb	r3, r3, r1
  3a:	9303      	str	r3, [sp, #12]
  3c:	9b04      	ldr	r3, [sp, #16]
  3e:	ea4f 2303 	mov.w	r3, r3, lsl #8
  42:	9305      	str	r3, [sp, #20]
  44:	9b03      	ldr	r3, [sp, #12]
  46:	ea4f 2203 	mov.w	r2, r3, lsl #8
  4a:	9b02      	ldr	r3, [sp, #8]
  4c:	fbb2 f2f3 	udiv	r2, r2, r3
  50:	9b05      	ldr	r3, [sp, #20]
  52:	4413      	add	r3, r2
  54:	9305      	str	r3, [sp, #20]
  56:	9b05      	ldr	r3, [sp, #20]
  58:	4618      	mov	r0, r3
  5a:	b006      	add	sp, #24
  5c:	4770      	bx	lr
  5e:	46c0      	nop			(mov r8, r8)
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	656c      	str	r4, [r5, #84]
  24:	6175      	str	r5, [r6, #20]
  26:	7472      	strb	r2, [r6, #17]
  28:	632e      	str	r6, [r5, #48]
	...
Disassembly of section .text.LEUART_BaudrateGet:

00000000 <LEUART_BaudrateGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f244 0300 	movw	r3, #16384	; 0x4000
   c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  10:	429a      	cmp	r2, r3
  12:	d105      	bne.n	20 <LEUART_BaudrateGet+0x20>
  14:	f240 5340 	movw	r3, #1344	; 0x540
  18:	f2c0 0314 	movt	r3, #20	; 0x14
  1c:	9303      	str	r3, [sp, #12]
  1e:	e018      	b.n	52 <LEUART_BaudrateGet+0x52>
  20:	9a01      	ldr	r2, [sp, #4]
  22:	f244 4300 	movw	r3, #17408	; 0x4400
  26:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2a:	429a      	cmp	r2, r3
  2c:	d105      	bne.n	3a <LEUART_BaudrateGet+0x3a>
  2e:	f241 5340 	movw	r3, #5440	; 0x1540
  32:	f2c0 0316 	movt	r3, #22	; 0x16
  36:	9303      	str	r3, [sp, #12]
  38:	e00b      	b.n	52 <LEUART_BaudrateGet+0x52>
  3a:	f240 0000 	movw	r0, #0	; 0x0
  3e:	f2c0 0000 	movt	r0, #0	; 0x0
  42:	f04f 01e2 	mov.w	r1, #226	; 0xe2
  46:	f7ff fffe 	bl	0 <assertEFM>
  4a:	f04f 0300 	mov.w	r3, #0	; 0x0
  4e:	9300      	str	r3, [sp, #0]
  50:	e00c      	b.n	6c <LEUART_BaudrateGet+0x6c>
  52:	9803      	ldr	r0, [sp, #12]
  54:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  58:	4603      	mov	r3, r0
  5a:	9302      	str	r3, [sp, #8]
  5c:	9b01      	ldr	r3, [sp, #4]
  5e:	68db      	ldr	r3, [r3, #12]
  60:	9802      	ldr	r0, [sp, #8]
  62:	4619      	mov	r1, r3
  64:	f7ff fffe 	bl	0 <LEUART_BaudrateGet>
  68:	4603      	mov	r3, r0
  6a:	9300      	str	r3, [sp, #0]
  6c:	9b00      	ldr	r3, [sp, #0]
  6e:	4618      	mov	r0, r3
  70:	b005      	add	sp, #20
  72:	bd00      	pop	{pc}
Disassembly of section .text.LEUART_BaudrateSet:

00000000 <LEUART_BaudrateSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b01      	ldr	r3, [sp, #4]
   c:	2b00      	cmp	r3, #0
   e:	d107      	bne.n	20 <LEUART_BaudrateSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f44f 7184 	mov.w	r1, #264	; 0x108
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b02      	ldr	r3, [sp, #8]
  22:	2b00      	cmp	r3, #0
  24:	d127      	bne.n	76 <LEUART_BaudrateSet+0x76>
  26:	9a03      	ldr	r2, [sp, #12]
  28:	f244 0300 	movw	r3, #16384	; 0x4000
  2c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  30:	429a      	cmp	r2, r3
  32:	d105      	bne.n	40 <LEUART_BaudrateSet+0x40>
  34:	f240 5340 	movw	r3, #1344	; 0x540
  38:	f2c0 0314 	movt	r3, #20	; 0x14
  3c:	9305      	str	r3, [sp, #20]
  3e:	e015      	b.n	6c <LEUART_BaudrateSet+0x6c>
  40:	9a03      	ldr	r2, [sp, #12]
  42:	f244 4300 	movw	r3, #17408	; 0x4400
  46:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4a:	429a      	cmp	r2, r3
  4c:	d105      	bne.n	5a <LEUART_BaudrateSet+0x5a>
  4e:	f241 5340 	movw	r3, #5440	; 0x1540
  52:	f2c0 0316 	movt	r3, #22	; 0x16
  56:	9305      	str	r3, [sp, #20]
  58:	e008      	b.n	6c <LEUART_BaudrateSet+0x6c>
  5a:	f240 0000 	movw	r0, #0	; 0x0
  5e:	f2c0 0000 	movt	r0, #0	; 0x0
  62:	f44f 719a 	mov.w	r1, #308	; 0x134
  66:	f7ff fffe 	bl	0 <assertEFM>
  6a:	e030      	b.n	ce <LEUART_BaudrateSet+0xce>
  6c:	9805      	ldr	r0, [sp, #20]
  6e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  72:	4603      	mov	r3, r0
  74:	9302      	str	r3, [sp, #8]
  76:	9b02      	ldr	r3, [sp, #8]
  78:	ea4f 1243 	mov.w	r2, r3, lsl #5
  7c:	9b01      	ldr	r3, [sp, #4]
  7e:	fbb2 f3f3 	udiv	r3, r2, r3
  82:	9304      	str	r3, [sp, #16]
  84:	9b04      	ldr	r3, [sp, #16]
  86:	f1a3 0320 	sub.w	r3, r3, #32	; 0x20
  8a:	9304      	str	r3, [sp, #16]
  8c:	9b04      	ldr	r3, [sp, #16]
  8e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  92:	9304      	str	r3, [sp, #16]
  94:	9a04      	ldr	r2, [sp, #16]
  96:	f647 73f8 	movw	r3, #32760	; 0x7ff8
  9a:	429a      	cmp	r2, r3
  9c:	d907      	bls.n	ae <LEUART_BaudrateSet+0xae>
  9e:	f240 0000 	movw	r0, #0	; 0x0
  a2:	f2c0 0000 	movt	r0, #0	; 0x0
  a6:	f240 1141 	movw	r1, #321	; 0x141
  aa:	f7ff fffe 	bl	0 <assertEFM>
  ae:	9a04      	ldr	r2, [sp, #16]
  b0:	f647 73f8 	movw	r3, #32760	; 0x7ff8
  b4:	f2c0 0300 	movt	r3, #0	; 0x0
  b8:	ea02 0303 	and.w	r3, r2, r3
  bc:	9304      	str	r3, [sp, #16]
  be:	9803      	ldr	r0, [sp, #12]
  c0:	f04f 0104 	mov.w	r1, #4	; 0x4
  c4:	f7ff fffe 	bl	0 <LEUART_BaudrateSet>
  c8:	9a03      	ldr	r2, [sp, #12]
  ca:	9b04      	ldr	r3, [sp, #16]
  cc:	60d3      	str	r3, [r2, #12]
  ce:	b007      	add	sp, #28
  d0:	bd00      	pop	{pc}
  d2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_Sync:

00000000 <LEUART_Sync>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	6c1b      	ldr	r3, [r3, #64]
   a:	f003 0301 	and.w	r3, r3, #1	; 0x1
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d106      	bne.n	22 <LEUART_Sync+0x22>
  14:	9b01      	ldr	r3, [sp, #4]
  16:	6c5a      	ldr	r2, [r3, #68]
  18:	9b00      	ldr	r3, [sp, #0]
  1a:	ea02 0303 	and.w	r3, r2, r3
  1e:	2b00      	cmp	r3, #0
  20:	d1f8      	bne.n	14 <LEUART_Sync+0x14>
  22:	b002      	add	sp, #8
  24:	4770      	bx	lr
  26:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_Enable:

00000000 <LEUART_Enable>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f244 0300 	movw	r3, #16384	; 0x4000
  12:	f2c4 0308 	movt	r3, #16392	; 0x4008
  16:	429a      	cmp	r2, r3
  18:	d00e      	beq.n	38 <LEUART_Enable+0x38>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f244 4300 	movw	r3, #17408	; 0x4400
  20:	f2c4 0308 	movt	r3, #16392	; 0x4008
  24:	429a      	cmp	r2, r3
  26:	d007      	beq.n	38 <LEUART_Enable+0x38>
  28:	f240 0000 	movw	r0, #0	; 0x0
  2c:	f2c0 0000 	movt	r0, #0	; 0x0
  30:	f44f 71b3 	mov.w	r1, #358	; 0x166
  34:	f7ff fffe 	bl	0 <assertEFM>
  38:	f89d 3003 	ldrb.w	r3, [sp, #3]
  3c:	ea6f 0303 	mvn.w	r3, r3
  40:	9303      	str	r3, [sp, #12]
  42:	9b03      	ldr	r3, [sp, #12]
  44:	f003 0305 	and.w	r3, r3, #5	; 0x5
  48:	9303      	str	r3, [sp, #12]
  4a:	9b03      	ldr	r3, [sp, #12]
  4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  50:	9303      	str	r3, [sp, #12]
  52:	f89d 2003 	ldrb.w	r2, [sp, #3]
  56:	9b03      	ldr	r3, [sp, #12]
  58:	ea43 0302 	orr.w	r3, r3, r2
  5c:	9303      	str	r3, [sp, #12]
  5e:	9801      	ldr	r0, [sp, #4]
  60:	f04f 0102 	mov.w	r1, #2	; 0x2
  64:	f7ff fffe 	bl	0 <LEUART_Enable>
  68:	9a01      	ldr	r2, [sp, #4]
  6a:	9b03      	ldr	r3, [sp, #12]
  6c:	6053      	str	r3, [r2, #4]
  6e:	b005      	add	sp, #20
  70:	bd00      	pop	{pc}
  72:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_FreezeEnable:

00000000 <LEUART_FreezeEnable>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f88d 3003 	strb.w	r3, [sp, #3]
   a:	f89d 3003 	ldrb.w	r3, [sp, #3]
   e:	2b00      	cmp	r3, #0
  10:	d008      	beq.n	24 <LEUART_FreezeEnable+0x24>
  12:	9b01      	ldr	r3, [sp, #4]
  14:	6c5b      	ldr	r3, [r3, #68]
  16:	2b00      	cmp	r3, #0
  18:	d1fb      	bne.n	12 <LEUART_FreezeEnable+0x12>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f04f 0301 	mov.w	r3, #1	; 0x1
  20:	6413      	str	r3, [r2, #64]
  22:	e003      	b.n	2c <LEUART_FreezeEnable+0x2c>
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f04f 0300 	mov.w	r3, #0	; 0x0
  2a:	6413      	str	r3, [r2, #64]
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.LEUART_Init:

00000000 <LEUART_Init>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f244 0300 	movw	r3, #16384	; 0x4000
   e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  12:	429a      	cmp	r2, r3
  14:	d00e      	beq.n	34 <LEUART_Init+0x34>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f244 4300 	movw	r3, #17408	; 0x4400
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	429a      	cmp	r2, r3
  22:	d007      	beq.n	34 <LEUART_Init+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9801      	ldr	r0, [sp, #4]
  36:	f04f 0102 	mov.w	r1, #2	; 0x2
  3a:	f7ff fffe 	bl	0 <LEUART_Init>
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	f04f 030a 	mov.w	r3, #10	; 0xa
  44:	6053      	str	r3, [r2, #4]
  46:	9801      	ldr	r0, [sp, #4]
  48:	f04f 0101 	mov.w	r1, #1	; 0x1
  4c:	f7ff fffe 	bl	0 <LEUART_Init>
  50:	9b01      	ldr	r3, [sp, #4]
  52:	681b      	ldr	r3, [r3, #0]
  54:	f023 021c 	bic.w	r2, r3, #28	; 0x1c
  58:	9b00      	ldr	r3, [sp, #0]
  5a:	7b1b      	ldrb	r3, [r3, #12]
  5c:	ea42 0203 	orr.w	r2, r2, r3
  60:	9b00      	ldr	r3, [sp, #0]
  62:	7b5b      	ldrb	r3, [r3, #13]
  64:	ea42 0203 	orr.w	r2, r2, r3
  68:	9b00      	ldr	r3, [sp, #0]
  6a:	7b9b      	ldrb	r3, [r3, #14]
  6c:	ea42 0203 	orr.w	r2, r2, r3
  70:	9b01      	ldr	r3, [sp, #4]
  72:	601a      	str	r2, [r3, #0]
  74:	9b00      	ldr	r3, [sp, #0]
  76:	685a      	ldr	r2, [r3, #4]
  78:	9b00      	ldr	r3, [sp, #0]
  7a:	689b      	ldr	r3, [r3, #8]
  7c:	9801      	ldr	r0, [sp, #4]
  7e:	4611      	mov	r1, r2
  80:	461a      	mov	r2, r3
  82:	f7ff fffe 	bl	0 <LEUART_Init>
  86:	9b00      	ldr	r3, [sp, #0]
  88:	781b      	ldrb	r3, [r3, #0]
  8a:	461a      	mov	r2, r3
  8c:	9b01      	ldr	r3, [sp, #4]
  8e:	605a      	str	r2, [r3, #4]
  90:	9801      	ldr	r0, [sp, #4]
  92:	f04f 0100 	mov.w	r1, #0	; 0x0
  96:	f7ff fffe 	bl	0 <LEUART_Init>
  9a:	b003      	add	sp, #12
  9c:	bd00      	pop	{pc}
  9e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_Reset:

00000000 <LEUART_Reset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f244 0300 	movw	r3, #16384	; 0x4000
   c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  10:	429a      	cmp	r2, r3
  12:	d00e      	beq.n	32 <LEUART_Reset+0x32>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f244 4300 	movw	r3, #17408	; 0x4400
  1a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1e:	429a      	cmp	r2, r3
  20:	d007      	beq.n	32 <LEUART_Reset+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f240 11f3 	movw	r1, #499	; 0x1f3
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	9801      	ldr	r0, [sp, #4]
  34:	f04f 0101 	mov.w	r1, #1	; 0x1
  38:	f7ff fffe 	bl	0 <LEUART_Reset>
  3c:	9a01      	ldr	r2, [sp, #4]
  3e:	f04f 03ea 	mov.w	r3, #234	; 0xea
  42:	6053      	str	r3, [r2, #4]
  44:	9a01      	ldr	r2, [sp, #4]
  46:	f04f 0300 	mov.w	r3, #0	; 0x0
  4a:	6013      	str	r3, [r2, #0]
  4c:	9a01      	ldr	r2, [sp, #4]
  4e:	f04f 0300 	mov.w	r3, #0	; 0x0
  52:	60d3      	str	r3, [r2, #12]
  54:	9a01      	ldr	r2, [sp, #4]
  56:	f04f 0300 	mov.w	r3, #0	; 0x0
  5a:	6113      	str	r3, [r2, #16]
  5c:	9a01      	ldr	r2, [sp, #4]
  5e:	f04f 0300 	mov.w	r3, #0	; 0x0
  62:	6153      	str	r3, [r2, #20]
  64:	9a01      	ldr	r2, [sp, #4]
  66:	f04f 0300 	mov.w	r3, #0	; 0x0
  6a:	6393      	str	r3, [r2, #56]
  6c:	9a01      	ldr	r2, [sp, #4]
  6e:	f240 73f9 	movw	r3, #2041	; 0x7f9
  72:	6353      	str	r3, [r2, #52]
  74:	9a01      	ldr	r2, [sp, #4]
  76:	f04f 0300 	mov.w	r3, #0	; 0x0
  7a:	63d3      	str	r3, [r2, #60]
  7c:	9a01      	ldr	r2, [sp, #4]
  7e:	f04f 0300 	mov.w	r3, #0	; 0x0
  82:	6553      	str	r3, [r2, #84]
  84:	9801      	ldr	r0, [sp, #4]
  86:	f04f 0100 	mov.w	r1, #0	; 0x0
  8a:	f7ff fffe 	bl	0 <LEUART_Reset>
  8e:	b003      	add	sp, #12
  90:	bd00      	pop	{pc}
  92:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_Rx:

00000000 <LEUART_Rx>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	689b      	ldr	r3, [r3, #8]
   8:	f003 0320 	and.w	r3, r3, #32	; 0x20
   c:	2b00      	cmp	r3, #0
   e:	d0f9      	beq.n	4 <LEUART_Rx+0x4>
  10:	9b01      	ldr	r3, [sp, #4]
  12:	69db      	ldr	r3, [r3, #28]
  14:	b2db      	uxtb	r3, r3
  16:	4618      	mov	r0, r3
  18:	b002      	add	sp, #8
  1a:	4770      	bx	lr
Disassembly of section .text.LEUART_RxExt:

00000000 <LEUART_RxExt>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	689b      	ldr	r3, [r3, #8]
   8:	f003 0320 	and.w	r3, r3, #32	; 0x20
   c:	2b00      	cmp	r3, #0
   e:	d0f9      	beq.n	4 <LEUART_RxExt+0x4>
  10:	9b01      	ldr	r3, [sp, #4]
  12:	699b      	ldr	r3, [r3, #24]
  14:	b29b      	uxth	r3, r3
  16:	4618      	mov	r0, r3
  18:	b002      	add	sp, #8
  1a:	4770      	bx	lr
Disassembly of section .text.LEUART_Tx:

00000000 <LEUART_Tx>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	689b      	ldr	r3, [r3, #8]
  10:	f003 0310 	and.w	r3, r3, #16	; 0x10
  14:	2b00      	cmp	r3, #0
  16:	d0f9      	beq.n	c <LEUART_Tx+0xc>
  18:	9801      	ldr	r0, [sp, #4]
  1a:	f04f 0140 	mov.w	r1, #64	; 0x40
  1e:	f7ff fffe 	bl	0 <LEUART_Tx>
  22:	f89d 2003 	ldrb.w	r2, [sp, #3]
  26:	9b01      	ldr	r3, [sp, #4]
  28:	629a      	str	r2, [r3, #40]
  2a:	b003      	add	sp, #12
  2c:	bd00      	pop	{pc}
  2e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_TxExt:

00000000 <LEUART_TxExt>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f8ad 3002 	strh.w	r3, [sp, #2]
   c:	9b01      	ldr	r3, [sp, #4]
   e:	689b      	ldr	r3, [r3, #8]
  10:	f003 0310 	and.w	r3, r3, #16	; 0x10
  14:	2b00      	cmp	r3, #0
  16:	d0f9      	beq.n	c <LEUART_TxExt+0xc>
  18:	9801      	ldr	r0, [sp, #4]
  1a:	f04f 0120 	mov.w	r1, #32	; 0x20
  1e:	f7ff fffe 	bl	0 <LEUART_TxExt>
  22:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  26:	9b01      	ldr	r3, [sp, #4]
  28:	625a      	str	r2, [r3, #36]
  2a:	b003      	add	sp, #12
  2c:	bd00      	pop	{pc}
  2e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.LEUART_TxDmaInEM2Enable:

00000000 <LEUART_TxDmaInEM2Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9801      	ldr	r0, [sp, #4]
   e:	f04f 0101 	mov.w	r1, #1	; 0x1
  12:	f7ff fffe 	bl	0 <LEUART_TxDmaInEM2Enable>
  16:	f89d 3003 	ldrb.w	r3, [sp, #3]
  1a:	2b00      	cmp	r3, #0
  1c:	d006      	beq.n	2c <LEUART_TxDmaInEM2Enable+0x2c>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	681b      	ldr	r3, [r3, #0]
  22:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
  26:	9b01      	ldr	r3, [sp, #4]
  28:	601a      	str	r2, [r3, #0]
  2a:	e005      	b.n	38 <LEUART_TxDmaInEM2Enable+0x38>
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	681b      	ldr	r3, [r3, #0]
  30:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
  34:	9b01      	ldr	r3, [sp, #4]
  36:	601a      	str	r2, [r3, #0]
  38:	b003      	add	sp, #12
  3a:	bd00      	pop	{pc}
Disassembly of section .text.LEUART_RxDmaInEM2Enable:

00000000 <LEUART_RxDmaInEM2Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9801      	ldr	r0, [sp, #4]
   e:	f04f 0101 	mov.w	r1, #1	; 0x1
  12:	f7ff fffe 	bl	0 <LEUART_RxDmaInEM2Enable>
  16:	f89d 3003 	ldrb.w	r3, [sp, #3]
  1a:	2b00      	cmp	r3, #0
  1c:	d006      	beq.n	2c <LEUART_RxDmaInEM2Enable+0x2c>
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	681b      	ldr	r3, [r3, #0]
  22:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  26:	9b01      	ldr	r3, [sp, #4]
  28:	601a      	str	r2, [r3, #0]
  2a:	e005      	b.n	38 <LEUART_RxDmaInEM2Enable+0x38>
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	681b      	ldr	r3, [r3, #0]
  30:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
  34:	9b01      	ldr	r3, [sp, #4]
  36:	601a      	str	r2, [r3, #0]
  38:	b003      	add	sp, #12
  3a:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_mpu.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	706d      	strb	r5, [r5, #1]
  24:	2e75      	cmp	r6, #117
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.MPU_ConfigureRegion:

00000000 <MPU_ConfigureRegion>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	785b      	ldrb	r3, [r3, #1]
   a:	461a      	mov	r2, r3
   c:	f64e 5390 	movw	r3, #60816	; 0xed90
  10:	f2ce 0300 	movt	r3, #57344	; 0xe000
  14:	681b      	ldr	r3, [r3, #0]
  16:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  1a:	ea4f 2313 	mov.w	r3, r3, lsr #8
  1e:	429a      	cmp	r2, r3
  20:	d307      	bcc.n	32 <MPU_ConfigureRegion+0x32>
  22:	f240 0000 	movw	r0, #0	; 0x0
  26:	f2c0 0000 	movt	r0, #0	; 0x0
  2a:	f04f 015e 	mov.w	r1, #94	; 0x5e
  2e:	f7ff fffe 	bl	0 <assertEFM>
  32:	f64e 5290 	movw	r2, #60816	; 0xed90
  36:	f2ce 0200 	movt	r2, #57344	; 0xe000
  3a:	9b01      	ldr	r3, [sp, #4]
  3c:	785b      	ldrb	r3, [r3, #1]
  3e:	6093      	str	r3, [r2, #8]
  40:	9b01      	ldr	r3, [sp, #4]
  42:	781b      	ldrb	r3, [r3, #0]
  44:	2b00      	cmp	r3, #0
  46:	d056      	beq.n	f6 <MPU_ConfigureRegion+0xf6>
  48:	9b01      	ldr	r3, [sp, #4]
  4a:	685b      	ldr	r3, [r3, #4]
  4c:	f003 031f 	and.w	r3, r3, #31	; 0x1f
  50:	2b00      	cmp	r3, #0
  52:	d007      	beq.n	64 <MPU_ConfigureRegion+0x64>
  54:	f240 0000 	movw	r0, #0	; 0x0
  58:	f2c0 0000 	movt	r0, #0	; 0x0
  5c:	f04f 0164 	mov.w	r1, #100	; 0x64
  60:	f7ff fffe 	bl	0 <assertEFM>
  64:	9b01      	ldr	r3, [sp, #4]
  66:	7bdb      	ldrb	r3, [r3, #15]
  68:	2b07      	cmp	r3, #7
  6a:	d907      	bls.n	7c <MPU_ConfigureRegion+0x7c>
  6c:	f240 0000 	movw	r0, #0	; 0x0
  70:	f2c0 0000 	movt	r0, #0	; 0x0
  74:	f04f 0165 	mov.w	r1, #101	; 0x65
  78:	f7ff fffe 	bl	0 <assertEFM>
  7c:	f64e 5390 	movw	r3, #60816	; 0xed90
  80:	f2ce 0300 	movt	r3, #57344	; 0xe000
  84:	9a01      	ldr	r2, [sp, #4]
  86:	6852      	ldr	r2, [r2, #4]
  88:	60da      	str	r2, [r3, #12]
  8a:	f64e 5190 	movw	r1, #60816	; 0xed90
  8e:	f2ce 0100 	movt	r1, #57344	; 0xe000
  92:	9b01      	ldr	r3, [sp, #4]
  94:	7a9b      	ldrb	r3, [r3, #10]
  96:	ea4f 7203 	mov.w	r2, r3, lsl #28
  9a:	9b01      	ldr	r3, [sp, #4]
  9c:	7a5b      	ldrb	r3, [r3, #9]
  9e:	ea4f 6303 	mov.w	r3, r3, lsl #24
  a2:	ea42 0203 	orr.w	r2, r2, r3
  a6:	9b01      	ldr	r3, [sp, #4]
  a8:	7bdb      	ldrb	r3, [r3, #15]
  aa:	ea4f 43c3 	mov.w	r3, r3, lsl #19
  ae:	ea42 0203 	orr.w	r2, r2, r3
  b2:	9b01      	ldr	r3, [sp, #4]
  b4:	7adb      	ldrb	r3, [r3, #11]
  b6:	ea4f 4383 	mov.w	r3, r3, lsl #18
  ba:	ea42 0203 	orr.w	r2, r2, r3
  be:	9b01      	ldr	r3, [sp, #4]
  c0:	7b1b      	ldrb	r3, [r3, #12]
  c2:	ea4f 4343 	mov.w	r3, r3, lsl #17
  c6:	ea42 0203 	orr.w	r2, r2, r3
  ca:	9b01      	ldr	r3, [sp, #4]
  cc:	7b5b      	ldrb	r3, [r3, #13]
  ce:	ea4f 4303 	mov.w	r3, r3, lsl #16
  d2:	ea42 0203 	orr.w	r2, r2, r3
  d6:	9b01      	ldr	r3, [sp, #4]
  d8:	7b9b      	ldrb	r3, [r3, #14]
  da:	ea4f 2303 	mov.w	r3, r3, lsl #8
  de:	ea42 0203 	orr.w	r2, r2, r3
  e2:	9b01      	ldr	r3, [sp, #4]
  e4:	7a1b      	ldrb	r3, [r3, #8]
  e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
  ea:	ea42 0303 	orr.w	r3, r2, r3
  ee:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  f2:	610b      	str	r3, [r1, #16]
  f4:	e00d      	b.n	112 <assertEFM+0x112>
  f6:	f64e 5390 	movw	r3, #60816	; 0xed90
  fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
  fe:	f04f 0200 	mov.w	r2, #0	; 0x0
 102:	60da      	str	r2, [r3, #12]
 104:	f64e 5390 	movw	r3, #60816	; 0xed90
 108:	f2ce 0300 	movt	r3, #57344	; 0xe000
 10c:	f04f 0200 	mov.w	r2, #0	; 0x0
 110:	611a      	str	r2, [r3, #16]
 112:	b003      	add	sp, #12
 114:	bd00      	pop	{pc}
 116:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_msc.o:     file format elf32-littlearm

Disassembly of section .text.MSC_Init:

00000000 <MSC_Init>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	f240 0300 	movw	r3, #0	; 0x0
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	f641 3271 	movw	r2, #7025	; 0x1b71
  10:	63da      	str	r2, [r3, #60]
  12:	f240 0200 	movw	r2, #0	; 0x0
  16:	f2c4 020c 	movt	r2, #16396	; 0x400c
  1a:	f240 0300 	movw	r3, #0	; 0x0
  1e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  22:	689b      	ldr	r3, [r3, #8]
  24:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  28:	6093      	str	r3, [r2, #8]
  2a:	f44f 10d0 	mov.w	r0, #1703936	; 0x1a0000
  2e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  32:	4603      	mov	r3, r0
  34:	9300      	str	r3, [sp, #0]
  36:	9a00      	ldr	r2, [sp, #0]
  38:	f64c 73c0 	movw	r3, #53184	; 0xcfc0
  3c:	f2c0 036a 	movt	r3, #106	; 0x6a
  40:	429a      	cmp	r2, r3
  42:	d930      	bls.n	a6 <CMU_ClockFreqGet+0xa6>
  44:	9900      	ldr	r1, [sp, #0]
  46:	460b      	mov	r3, r1
  48:	ea4f 0283 	mov.w	r2, r3, lsl #2
  4c:	ea4f 0382 	mov.w	r3, r2, lsl #2
  50:	ebc2 0303 	rsb	r3, r2, r3
  54:	ebc1 0203 	rsb	r2, r1, r3
  58:	f64c 43cd 	movw	r3, #52429	; 0xcccd
  5c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
  60:	fba3 1302 	umull	r1, r3, r3, r2
  64:	ea4f 03d3 	mov.w	r3, r3, lsr #3
  68:	9300      	str	r3, [sp, #0]
  6a:	9a00      	ldr	r2, [sp, #0]
  6c:	f64d 6383 	movw	r3, #56963	; 0xde83
  70:	f2c4 331b 	movt	r3, #17179	; 0x431b
  74:	fba3 1302 	umull	r1, r3, r3, r2
  78:	ea4f 4393 	mov.w	r3, r3, lsr #18
  7c:	f103 0301 	add.w	r3, r3, #1	; 0x1
  80:	9301      	str	r3, [sp, #4]
  82:	f240 0100 	movw	r1, #0	; 0x0
  86:	f2c4 010c 	movt	r1, #16396	; 0x400c
  8a:	f240 0300 	movw	r3, #0	; 0x0
  8e:	f2c4 030c 	movt	r3, #16396	; 0x400c
  92:	6d1b      	ldr	r3, [r3, #80]
  94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  9c:	9a01      	ldr	r2, [sp, #4]
  9e:	ea43 0302 	orr.w	r3, r3, r2
  a2:	650b      	str	r3, [r1, #80]
  a4:	e031      	b.n	10a <CMU_ClockFreqGet+0x10a>
  a6:	9900      	ldr	r1, [sp, #0]
  a8:	460b      	mov	r3, r1
  aa:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  ae:	ea4f 03c2 	mov.w	r3, r2, lsl #3
  b2:	ebc2 0303 	rsb	r3, r2, r3
  b6:	ebc1 0203 	rsb	r2, r1, r3
  ba:	f64c 43cd 	movw	r3, #52429	; 0xcccd
  be:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
  c2:	fba3 1302 	umull	r1, r3, r3, r2
  c6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
  ca:	9300      	str	r3, [sp, #0]
  cc:	9a00      	ldr	r2, [sp, #0]
  ce:	f64d 6383 	movw	r3, #56963	; 0xde83
  d2:	f2c4 331b 	movt	r3, #17179	; 0x431b
  d6:	fba3 1302 	umull	r1, r3, r3, r2
  da:	ea4f 4393 	mov.w	r3, r3, lsr #18
  de:	f103 0301 	add.w	r3, r3, #1	; 0x1
  e2:	9301      	str	r3, [sp, #4]
  e4:	f240 0100 	movw	r1, #0	; 0x0
  e8:	f2c4 010c 	movt	r1, #16396	; 0x400c
  ec:	f240 0300 	movw	r3, #0	; 0x0
  f0:	f2c4 030c 	movt	r3, #16396	; 0x400c
  f4:	6d1b      	ldr	r3, [r3, #80]
  f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  fe:	9a01      	ldr	r2, [sp, #4]
 100:	ea43 0302 	orr.w	r3, r3, r2
 104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 108:	650b      	str	r3, [r1, #80]
 10a:	b003      	add	sp, #12
 10c:	bd00      	pop	{pc}
 10e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.MSC_Deinit:

00000000 <MSC_Deinit>:
   0:	f240 0200 	movw	r2, #0	; 0x0
   4:	f2c4 020c 	movt	r2, #16396	; 0x400c
   8:	f240 0300 	movw	r3, #0	; 0x0
   c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  10:	689b      	ldr	r3, [r3, #8]
  12:	f023 0301 	bic.w	r3, r3, #1	; 0x1
  16:	6093      	str	r3, [r2, #8]
  18:	f240 0300 	movw	r3, #0	; 0x0
  1c:	f2c4 030c 	movt	r3, #16396	; 0x400c
  20:	f04f 0200 	mov.w	r2, #0	; 0x0
  24:	63da      	str	r2, [r3, #60]
  26:	4770      	bx	lr
Disassembly of section .ram:

00000000 <MscLoadAddress>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	f240 0300 	movw	r3, #0	; 0x0
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	9a01      	ldr	r2, [sp, #4]
   e:	611a      	str	r2, [r3, #16]
  10:	f240 0300 	movw	r3, #0	; 0x0
  14:	f2c4 030c 	movt	r3, #16396	; 0x400c
  18:	f04f 0201 	mov.w	r2, #1	; 0x1
  1c:	60da      	str	r2, [r3, #12]
  1e:	f240 0300 	movw	r3, #0	; 0x0
  22:	f2c4 030c 	movt	r3, #16396	; 0x400c
  26:	69db      	ldr	r3, [r3, #28]
  28:	9303      	str	r3, [sp, #12]
  2a:	9b03      	ldr	r3, [sp, #12]
  2c:	f003 0306 	and.w	r3, r3, #6	; 0x6
  30:	2b00      	cmp	r3, #0
  32:	d011      	beq.n	58 <MscLoadAddress+0x58>
  34:	9b03      	ldr	r3, [sp, #12]
  36:	f003 0304 	and.w	r3, r3, #4	; 0x4
  3a:	2b00      	cmp	r3, #0
  3c:	d003      	beq.n	46 <MscLoadAddress+0x46>
  3e:	f04f 02ff 	mov.w	r2, #255	; 0xff
  42:	9200      	str	r2, [sp, #0]
  44:	e00b      	b.n	5e <MscLoadAddress+0x5e>
  46:	9b03      	ldr	r3, [sp, #12]
  48:	f003 0302 	and.w	r3, r3, #2	; 0x2
  4c:	2b00      	cmp	r3, #0
  4e:	d003      	beq.n	58 <MscLoadAddress+0x58>
  50:	f04f 03fe 	mov.w	r3, #254	; 0xfe
  54:	9300      	str	r3, [sp, #0]
  56:	e002      	b.n	5e <MscLoadAddress+0x5e>
  58:	f04f 0200 	mov.w	r2, #0	; 0x0
  5c:	9200      	str	r2, [sp, #0]
  5e:	9a00      	ldr	r2, [sp, #0]
  60:	b253      	sxtb	r3, r2
  62:	4618      	mov	r0, r3
  64:	b004      	add	sp, #16
  66:	4770      	bx	lr

00000068 <MscLoadData>:
  68:	b086      	sub	sp, #24
  6a:	9003      	str	r0, [sp, #12]
  6c:	9102      	str	r1, [sp, #8]
  6e:	f249 6380 	movw	r3, #38528	; 0x9680
  72:	f2c0 0398 	movt	r3, #152	; 0x98
  76:	9304      	str	r3, [sp, #16]
  78:	f249 6380 	movw	r3, #38528	; 0x9680
  7c:	f2c0 0398 	movt	r3, #152	; 0x98
  80:	9304      	str	r3, [sp, #16]
  82:	e003      	b.n	8c <MscLoadData+0x24>
  84:	9b04      	ldr	r3, [sp, #16]
  86:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  8a:	9304      	str	r3, [sp, #16]
  8c:	f240 0300 	movw	r3, #0	; 0x0
  90:	f2c4 030c 	movt	r3, #16396	; 0x400c
  94:	69db      	ldr	r3, [r3, #28]
  96:	f003 0308 	and.w	r3, r3, #8	; 0x8
  9a:	2b00      	cmp	r3, #0
  9c:	d102      	bne.n	a4 <MscLoadData+0x3c>
  9e:	9b04      	ldr	r3, [sp, #16]
  a0:	2b00      	cmp	r3, #0
  a2:	d1ef      	bne.n	84 <MscLoadData+0x1c>
  a4:	9b04      	ldr	r3, [sp, #16]
  a6:	2b00      	cmp	r3, #0
  a8:	d103      	bne.n	b2 <MscLoadData+0x4a>
  aa:	f04f 02fd 	mov.w	r2, #253	; 0xfd
  ae:	9201      	str	r2, [sp, #4]
  b0:	e041      	b.n	136 <MscLoadData+0xce>
  b2:	f04f 0300 	mov.w	r3, #0	; 0x0
  b6:	9305      	str	r3, [sp, #20]
  b8:	e00e      	b.n	d8 <MscLoadData+0x70>
  ba:	f240 0300 	movw	r3, #0	; 0x0
  be:	f2c4 030c 	movt	r3, #16396	; 0x400c
  c2:	9a03      	ldr	r2, [sp, #12]
  c4:	6812      	ldr	r2, [r2, #0]
  c6:	619a      	str	r2, [r3, #24]
  c8:	9b05      	ldr	r3, [sp, #20]
  ca:	f103 0301 	add.w	r3, r3, #1	; 0x1
  ce:	9305      	str	r3, [sp, #20]
  d0:	9b03      	ldr	r3, [sp, #12]
  d2:	f103 0304 	add.w	r3, r3, #4	; 0x4
  d6:	9303      	str	r3, [sp, #12]
  d8:	9a05      	ldr	r2, [sp, #20]
  da:	9b02      	ldr	r3, [sp, #8]
  dc:	429a      	cmp	r2, r3
  de:	dbec      	blt.n	ba <MscLoadData+0x52>
  e0:	f240 0300 	movw	r3, #0	; 0x0
  e4:	f2c4 030c 	movt	r3, #16396	; 0x400c
  e8:	f04f 0208 	mov.w	r2, #8	; 0x8
  ec:	60da      	str	r2, [r3, #12]
  ee:	f249 6380 	movw	r3, #38528	; 0x9680
  f2:	f2c0 0398 	movt	r3, #152	; 0x98
  f6:	9304      	str	r3, [sp, #16]
  f8:	e003      	b.n	102 <MscLoadData+0x9a>
  fa:	9b04      	ldr	r3, [sp, #16]
  fc:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 100:	9304      	str	r3, [sp, #16]
 102:	f240 0300 	movw	r3, #0	; 0x0
 106:	f2c4 030c 	movt	r3, #16396	; 0x400c
 10a:	69db      	ldr	r3, [r3, #28]
 10c:	f003 0301 	and.w	r3, r3, #1	; 0x1
 110:	b2db      	uxtb	r3, r3
 112:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 116:	b2db      	uxtb	r3, r3
 118:	2b00      	cmp	r3, #0
 11a:	d102      	bne.n	122 <MscLoadData+0xba>
 11c:	9b04      	ldr	r3, [sp, #16]
 11e:	2b00      	cmp	r3, #0
 120:	d1eb      	bne.n	fa <MscLoadData+0x92>
 122:	9b04      	ldr	r3, [sp, #16]
 124:	2b00      	cmp	r3, #0
 126:	d103      	bne.n	130 <MscLoadData+0xc8>
 128:	f04f 03fd 	mov.w	r3, #253	; 0xfd
 12c:	9301      	str	r3, [sp, #4]
 12e:	e002      	b.n	136 <MscLoadData+0xce>
 130:	f04f 0200 	mov.w	r2, #0	; 0x0
 134:	9201      	str	r2, [sp, #4]
 136:	9a01      	ldr	r2, [sp, #4]
 138:	b253      	sxtb	r3, r2
 13a:	4618      	mov	r0, r3
 13c:	b006      	add	sp, #24
 13e:	4770      	bx	lr

00000140 <MSC_ErasePage>:
 140:	b500      	push	{lr}
 142:	b085      	sub	sp, #20
 144:	9001      	str	r0, [sp, #4]
 146:	f249 6380 	movw	r3, #38528	; 0x9680
 14a:	f2c0 0398 	movt	r3, #152	; 0x98
 14e:	9303      	str	r3, [sp, #12]
 150:	9b01      	ldr	r3, [sp, #4]
 152:	ea4f 5303 	mov.w	r3, r3, lsl #20
 156:	ea4f 5313 	mov.w	r3, r3, lsr #20
 15a:	2b00      	cmp	r3, #0
 15c:	d007      	beq.n	16e <MSC_ErasePage+0x2e>
 15e:	f240 0000 	movw	r0, #0	; 0x0
 162:	f2c0 0000 	movt	r0, #0	; 0x0
 166:	f44f 71a8 	mov.w	r1, #336	; 0x150
 16a:	f7ff fffe 	bl	0 <assertEFM>
 16e:	f240 0200 	movw	r2, #0	; 0x0
 172:	f2c4 020c 	movt	r2, #16396	; 0x400c
 176:	f240 0300 	movw	r3, #0	; 0x0
 17a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 17e:	689b      	ldr	r3, [r3, #8]
 180:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 184:	6093      	str	r3, [r2, #8]
 186:	f240 0300 	movw	r3, #0	; 0x0
 18a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 18e:	9a01      	ldr	r2, [sp, #4]
 190:	611a      	str	r2, [r3, #16]
 192:	f240 0300 	movw	r3, #0	; 0x0
 196:	f2c4 030c 	movt	r3, #16396	; 0x400c
 19a:	f04f 0201 	mov.w	r2, #1	; 0x1
 19e:	60da      	str	r2, [r3, #12]
 1a0:	f240 0300 	movw	r3, #0	; 0x0
 1a4:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1a8:	69db      	ldr	r3, [r3, #28]
 1aa:	f003 0304 	and.w	r3, r3, #4	; 0x4
 1ae:	2b00      	cmp	r3, #0
 1b0:	d00f      	beq.n	1d2 <MSC_ErasePage+0x92>
 1b2:	f240 0200 	movw	r2, #0	; 0x0
 1b6:	f2c4 020c 	movt	r2, #16396	; 0x400c
 1ba:	f240 0300 	movw	r3, #0	; 0x0
 1be:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1c2:	689b      	ldr	r3, [r3, #8]
 1c4:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 1c8:	6093      	str	r3, [r2, #8]
 1ca:	f04f 02ff 	mov.w	r2, #255	; 0xff
 1ce:	9200      	str	r2, [sp, #0]
 1d0:	e056      	b.n	280 <MSC_ErasePage+0x140>
 1d2:	f240 0300 	movw	r3, #0	; 0x0
 1d6:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1da:	69db      	ldr	r3, [r3, #28]
 1dc:	f003 0302 	and.w	r3, r3, #2	; 0x2
 1e0:	2b00      	cmp	r3, #0
 1e2:	d00f      	beq.n	204 <MSC_ErasePage+0xc4>
 1e4:	f240 0200 	movw	r2, #0	; 0x0
 1e8:	f2c4 020c 	movt	r2, #16396	; 0x400c
 1ec:	f240 0300 	movw	r3, #0	; 0x0
 1f0:	f2c4 030c 	movt	r3, #16396	; 0x400c
 1f4:	689b      	ldr	r3, [r3, #8]
 1f6:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 1fa:	6093      	str	r3, [r2, #8]
 1fc:	f04f 03fe 	mov.w	r3, #254	; 0xfe
 200:	9300      	str	r3, [sp, #0]
 202:	e03d      	b.n	280 <MSC_ErasePage+0x140>
 204:	f240 0300 	movw	r3, #0	; 0x0
 208:	f2c4 030c 	movt	r3, #16396	; 0x400c
 20c:	f04f 0202 	mov.w	r2, #2	; 0x2
 210:	60da      	str	r2, [r3, #12]
 212:	e003      	b.n	21c <MSC_ErasePage+0xdc>
 214:	9b03      	ldr	r3, [sp, #12]
 216:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 21a:	9303      	str	r3, [sp, #12]
 21c:	f240 0300 	movw	r3, #0	; 0x0
 220:	f2c4 030c 	movt	r3, #16396	; 0x400c
 224:	69db      	ldr	r3, [r3, #28]
 226:	f003 0301 	and.w	r3, r3, #1	; 0x1
 22a:	b2db      	uxtb	r3, r3
 22c:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 230:	b2db      	uxtb	r3, r3
 232:	2b00      	cmp	r3, #0
 234:	d102      	bne.n	23c <MSC_ErasePage+0xfc>
 236:	9b03      	ldr	r3, [sp, #12]
 238:	2b00      	cmp	r3, #0
 23a:	d1eb      	bne.n	214 <MSC_ErasePage+0xd4>
 23c:	9b03      	ldr	r3, [sp, #12]
 23e:	2b00      	cmp	r3, #0
 240:	d10f      	bne.n	262 <MSC_ErasePage+0x122>
 242:	f240 0200 	movw	r2, #0	; 0x0
 246:	f2c4 020c 	movt	r2, #16396	; 0x400c
 24a:	f240 0300 	movw	r3, #0	; 0x0
 24e:	f2c4 030c 	movt	r3, #16396	; 0x400c
 252:	689b      	ldr	r3, [r3, #8]
 254:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 258:	6093      	str	r3, [r2, #8]
 25a:	f04f 02fd 	mov.w	r2, #253	; 0xfd
 25e:	9200      	str	r2, [sp, #0]
 260:	e00e      	b.n	280 <MSC_ErasePage+0x140>
 262:	f240 0200 	movw	r2, #0	; 0x0
 266:	f2c4 020c 	movt	r2, #16396	; 0x400c
 26a:	f240 0300 	movw	r3, #0	; 0x0
 26e:	f2c4 030c 	movt	r3, #16396	; 0x400c
 272:	689b      	ldr	r3, [r3, #8]
 274:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 278:	6093      	str	r3, [r2, #8]
 27a:	f04f 0300 	mov.w	r3, #0	; 0x0
 27e:	9300      	str	r3, [sp, #0]
 280:	9a00      	ldr	r2, [sp, #0]
 282:	b253      	sxtb	r3, r2
 284:	4618      	mov	r0, r3
 286:	b005      	add	sp, #20
 288:	bd00      	pop	{pc}
 28a:	46c0      	nop			(mov r8, r8)

0000028c <MSC_WriteWord>:
 28c:	b500      	push	{lr}
 28e:	b08b      	sub	sp, #44
 290:	9003      	str	r0, [sp, #12]
 292:	9102      	str	r1, [sp, #8]
 294:	9201      	str	r2, [sp, #4]
 296:	f04f 0300 	mov.w	r3, #0	; 0x0
 29a:	f88d 3027 	strb.w	r3, [sp, #39]
 29e:	9b03      	ldr	r3, [sp, #12]
 2a0:	f003 0303 	and.w	r3, r3, #3	; 0x3
 2a4:	2b00      	cmp	r3, #0
 2a6:	d007      	beq.n	2b8 <MSC_WriteWord+0x2c>
 2a8:	f240 0000 	movw	r0, #0	; 0x0
 2ac:	f2c0 0000 	movt	r0, #0	; 0x0
 2b0:	f240 11b9 	movw	r1, #441	; 0x1b9
 2b4:	f7ff fffe 	bl	0 <assertEFM>
 2b8:	9b01      	ldr	r3, [sp, #4]
 2ba:	f003 0303 	and.w	r3, r3, #3	; 0x3
 2be:	2b00      	cmp	r3, #0
 2c0:	d007      	beq.n	2d2 <MSC_WriteWord+0x46>
 2c2:	f240 0000 	movw	r0, #0	; 0x0
 2c6:	f2c0 0000 	movt	r0, #0	; 0x0
 2ca:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 2ce:	f7ff fffe 	bl	0 <assertEFM>
 2d2:	f240 0200 	movw	r2, #0	; 0x0
 2d6:	f2c4 020c 	movt	r2, #16396	; 0x400c
 2da:	f240 0300 	movw	r3, #0	; 0x0
 2de:	f2c4 030c 	movt	r3, #16396	; 0x400c
 2e2:	689b      	ldr	r3, [r3, #8]
 2e4:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 2e8:	6093      	str	r3, [r2, #8]
 2ea:	9b01      	ldr	r3, [sp, #4]
 2ec:	ea4f 03a3 	mov.w	r3, r3, asr #2
 2f0:	9306      	str	r3, [sp, #24]
 2f2:	9b03      	ldr	r3, [sp, #12]
 2f4:	ea4f 5303 	mov.w	r3, r3, lsl #20
 2f8:	ea4f 5313 	mov.w	r3, r3, lsr #20
 2fc:	9a01      	ldr	r2, [sp, #4]
 2fe:	4413      	add	r3, r2
 300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 304:	d937      	bls.n	376 <MSC_WriteWord+0xea>
 306:	9b03      	ldr	r3, [sp, #12]
 308:	f003 0307 	and.w	r3, r3, #7	; 0x7
 30c:	2b00      	cmp	r3, #0
 30e:	d032      	beq.n	376 <MSC_WriteWord+0xea>
 310:	f240 0200 	movw	r2, #0	; 0x0
 314:	f2c4 020c 	movt	r2, #16396	; 0x400c
 318:	f240 0300 	movw	r3, #0	; 0x0
 31c:	f2c4 030c 	movt	r3, #16396	; 0x400c
 320:	689b      	ldr	r3, [r3, #8]
 322:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 326:	6093      	str	r3, [r2, #8]
 328:	9803      	ldr	r0, [sp, #12]
 32a:	f7ff fffe 	bl	0 <MscLoadAddress>
 32e:	4603      	mov	r3, r0
 330:	b2db      	uxtb	r3, r3
 332:	f88d 3027 	strb.w	r3, [sp, #39]
 336:	f99d 3027 	ldrsb.w	r3, [sp, #39]
 33a:	2b00      	cmp	r3, #0
 33c:	f040 80b8 	bne.w	4b0 <MSC_WriteWord+0x224>
 340:	9b02      	ldr	r3, [sp, #8]
 342:	4618      	mov	r0, r3
 344:	f04f 0101 	mov.w	r1, #1	; 0x1
 348:	f7ff fffe 	bl	68 <MscLoadData>
 34c:	4603      	mov	r3, r0
 34e:	b2db      	uxtb	r3, r3
 350:	f88d 3027 	strb.w	r3, [sp, #39]
 354:	f99d 3027 	ldrsb.w	r3, [sp, #39]
 358:	2b00      	cmp	r3, #0
 35a:	f040 80a9 	bne.w	4b0 <MSC_WriteWord+0x224>
 35e:	9b02      	ldr	r3, [sp, #8]
 360:	f103 0304 	add.w	r3, r3, #4	; 0x4
 364:	9302      	str	r3, [sp, #8]
 366:	9b03      	ldr	r3, [sp, #12]
 368:	f103 0304 	add.w	r3, r3, #4	; 0x4
 36c:	9303      	str	r3, [sp, #12]
 36e:	9b06      	ldr	r3, [sp, #24]
 370:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 374:	9306      	str	r3, [sp, #24]
 376:	9b06      	ldr	r3, [sp, #24]
 378:	f003 0301 	and.w	r3, r3, #1	; 0x1
 37c:	b2db      	uxtb	r3, r3
 37e:	2b00      	cmp	r3, #0
 380:	d039      	beq.n	3f6 <MSC_WriteWord+0x16a>
 382:	f240 0200 	movw	r2, #0	; 0x0
 386:	f2c4 020c 	movt	r2, #16396	; 0x400c
 38a:	f240 0300 	movw	r3, #0	; 0x0
 38e:	f2c4 030c 	movt	r3, #16396	; 0x400c
 392:	689b      	ldr	r3, [r3, #8]
 394:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 398:	6093      	str	r3, [r2, #8]
 39a:	9b06      	ldr	r3, [sp, #24]
 39c:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
 3a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 3a4:	f1c3 0200 	rsb	r2, r3, #0	; 0x0
 3a8:	9b03      	ldr	r3, [sp, #12]
 3aa:	4413      	add	r3, r2
 3ac:	4618      	mov	r0, r3
 3ae:	f7ff fffe 	bl	0 <MscLoadAddress>
 3b2:	4603      	mov	r3, r0
 3b4:	b2db      	uxtb	r3, r3
 3b6:	f88d 3027 	strb.w	r3, [sp, #39]
 3ba:	f99d 3027 	ldrsb.w	r3, [sp, #39]
 3be:	2b00      	cmp	r3, #0
 3c0:	d176      	bne.n	4b0 <MSC_WriteWord+0x224>
 3c2:	9a02      	ldr	r2, [sp, #8]
 3c4:	9b06      	ldr	r3, [sp, #24]
 3c6:	f1c3 0301 	rsb	r3, r3, #1	; 0x1
 3ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 3ce:	f1c3 0300 	rsb	r3, r3, #0	; 0x0
 3d2:	4413      	add	r3, r2
 3d4:	4618      	mov	r0, r3
 3d6:	f04f 0101 	mov.w	r1, #1	; 0x1
 3da:	f7ff fffe 	bl	68 <MscLoadData>
 3de:	4603      	mov	r3, r0
 3e0:	b2db      	uxtb	r3, r3
 3e2:	f88d 3027 	strb.w	r3, [sp, #39]
 3e6:	f99d 3027 	ldrsb.w	r3, [sp, #39]
 3ea:	2b00      	cmp	r3, #0
 3ec:	d160      	bne.n	4b0 <MSC_WriteWord+0x224>
 3ee:	9b06      	ldr	r3, [sp, #24]
 3f0:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 3f4:	9306      	str	r3, [sp, #24]
 3f6:	f240 0200 	movw	r2, #0	; 0x0
 3fa:	f2c4 020c 	movt	r2, #16396	; 0x400c
 3fe:	f240 0300 	movw	r3, #0	; 0x0
 402:	f2c4 030c 	movt	r3, #16396	; 0x400c
 406:	689b      	ldr	r3, [r3, #8]
 408:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 40c:	6093      	str	r3, [r2, #8]
 40e:	9b02      	ldr	r3, [sp, #8]
 410:	9308      	str	r3, [sp, #32]
 412:	f04f 0300 	mov.w	r3, #0	; 0x0
 416:	9305      	str	r3, [sp, #20]
 418:	e046      	b.n	4a8 <MSC_WriteWord+0x21c>
 41a:	9b05      	ldr	r3, [sp, #20]
 41c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 420:	9b03      	ldr	r3, [sp, #12]
 422:	4413      	add	r3, r2
 424:	4618      	mov	r0, r3
 426:	f7ff fffe 	bl	0 <MscLoadAddress>
 42a:	4603      	mov	r3, r0
 42c:	b2db      	uxtb	r3, r3
 42e:	f88d 3027 	strb.w	r3, [sp, #39]
 432:	f99d 3027 	ldrsb.w	r3, [sp, #39]
 436:	2b00      	cmp	r3, #0
 438:	d13a      	bne.n	4b0 <MSC_WriteWord+0x224>
 43a:	9b05      	ldr	r3, [sp, #20]
 43c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 440:	9b03      	ldr	r3, [sp, #12]
 442:	4413      	add	r3, r2
 444:	ea4f 5303 	mov.w	r3, r3, lsl #20
 448:	ea4f 5313 	mov.w	r3, r3, lsr #20
 44c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 450:	ea4f 0393 	mov.w	r3, r3, lsr #2
 454:	9307      	str	r3, [sp, #28]
 456:	9a06      	ldr	r2, [sp, #24]
 458:	9b05      	ldr	r3, [sp, #20]
 45a:	ebc3 0202 	rsb	r2, r3, r2
 45e:	9b07      	ldr	r3, [sp, #28]
 460:	429a      	cmp	r2, r3
 462:	da04      	bge.n	46e <MSC_WriteWord+0x1e2>
 464:	9b06      	ldr	r3, [sp, #24]
 466:	9a05      	ldr	r2, [sp, #20]
 468:	ebc2 0303 	rsb	r3, r2, r3
 46c:	9307      	str	r3, [sp, #28]
 46e:	9b05      	ldr	r3, [sp, #20]
 470:	9a07      	ldr	r2, [sp, #28]
 472:	4413      	add	r3, r2
 474:	9305      	str	r3, [sp, #20]
 476:	e014      	b.n	4a2 <MSC_WriteWord+0x216>
 478:	9808      	ldr	r0, [sp, #32]
 47a:	f04f 0102 	mov.w	r1, #2	; 0x2
 47e:	f7ff fffe 	bl	68 <MscLoadData>
 482:	4603      	mov	r3, r0
 484:	b2db      	uxtb	r3, r3
 486:	f88d 3027 	strb.w	r3, [sp, #39]
 48a:	f99d 3027 	ldrsb.w	r3, [sp, #39]
 48e:	2b00      	cmp	r3, #0
 490:	d10e      	bne.n	518 <MSC_MassErase+0x2c>
 492:	9b08      	ldr	r3, [sp, #32]
 494:	f103 0308 	add.w	r3, r3, #8	; 0x8
 498:	9308      	str	r3, [sp, #32]
 49a:	9b07      	ldr	r3, [sp, #28]
 49c:	f1a3 0302 	sub.w	r3, r3, #2	; 0x2
 4a0:	9307      	str	r3, [sp, #28]
 4a2:	9b07      	ldr	r3, [sp, #28]
 4a4:	2b00      	cmp	r3, #0
 4a6:	d1e7      	bne.n	4e0 <MSC_WriteWord+0x254>
 4a8:	9a05      	ldr	r2, [sp, #20]
 4aa:	9b06      	ldr	r3, [sp, #24]
 4ac:	429a      	cmp	r2, r3
 4ae:	dbb4      	blt.n	482 <MSC_WriteWord+0x1f6>
 4b0:	f240 0200 	movw	r2, #0	; 0x0
 4b4:	f2c4 020c 	movt	r2, #16396	; 0x400c
 4b8:	f240 0300 	movw	r3, #0	; 0x0
 4bc:	f2c4 030c 	movt	r3, #16396	; 0x400c
 4c0:	689b      	ldr	r3, [r3, #8]
 4c2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 4c6:	6093      	str	r3, [r2, #8]
 4c8:	f240 0200 	movw	r2, #0	; 0x0
 4cc:	f2c4 020c 	movt	r2, #16396	; 0x400c
 4d0:	f240 0300 	movw	r3, #0	; 0x0
 4d4:	f2c4 030c 	movt	r3, #16396	; 0x400c
 4d8:	689b      	ldr	r3, [r3, #8]
 4da:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 4de:	6093      	str	r3, [r2, #8]
 4e0:	f89d 3027 	ldrb.w	r3, [sp, #39]
 4e4:	b25b      	sxtb	r3, r3
 4e6:	4618      	mov	r0, r3
 4e8:	b00b      	add	sp, #44
 4ea:	bd00      	pop	{pc}

000004ec <MSC_MassErase>:
 4ec:	f240 0200 	movw	r2, #0	; 0x0
 4f0:	f2c4 020c 	movt	r2, #16396	; 0x400c
 4f4:	f240 0300 	movw	r3, #0	; 0x0
 4f8:	f2c4 030c 	movt	r3, #16396	; 0x400c
 4fc:	689b      	ldr	r3, [r3, #8]
 4fe:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 502:	6093      	str	r3, [r2, #8]
 504:	f240 0300 	movw	r3, #0	; 0x0
 508:	f2c4 030c 	movt	r3, #16396	; 0x400c
 50c:	f246 321a 	movw	r2, #25370	; 0x631a
 510:	655a      	str	r2, [r3, #84]
 512:	f240 0300 	movw	r3, #0	; 0x0
 516:	f2c4 030c 	movt	r3, #16396	; 0x400c
 51a:	f44f 7280 	mov.w	r2, #256	; 0x100
 51e:	60da      	str	r2, [r3, #12]
 520:	f240 0300 	movw	r3, #0	; 0x0
 524:	f2c4 030c 	movt	r3, #16396	; 0x400c
 528:	69db      	ldr	r3, [r3, #28]
 52a:	f003 0301 	and.w	r3, r3, #1	; 0x1
 52e:	b2db      	uxtb	r3, r3
 530:	2b00      	cmp	r3, #0
 532:	d1f5      	bne.n	588 <MSC_MassErase+0x9c>
 534:	f240 0300 	movw	r3, #0	; 0x0
 538:	f2c4 030c 	movt	r3, #16396	; 0x400c
 53c:	f44f 7200 	mov.w	r2, #512	; 0x200
 540:	60da      	str	r2, [r3, #12]
 542:	f240 0300 	movw	r3, #0	; 0x0
 546:	f2c4 030c 	movt	r3, #16396	; 0x400c
 54a:	69db      	ldr	r3, [r3, #28]
 54c:	f003 0301 	and.w	r3, r3, #1	; 0x1
 550:	b2db      	uxtb	r3, r3
 552:	2b00      	cmp	r3, #0
 554:	d1f5      	bne.n	5aa <MSC_MassErase+0xbe>
 556:	f240 0300 	movw	r3, #0	; 0x0
 55a:	f2c4 030c 	movt	r3, #16396	; 0x400c
 55e:	f04f 0200 	mov.w	r2, #0	; 0x0
 562:	655a      	str	r2, [r3, #84]
 564:	f04f 0300 	mov.w	r3, #0	; 0x0
 568:	b25b      	sxtb	r3, r3
 56a:	4618      	mov	r0, r3
 56c:	4770      	bx	lr
 56e:	46c0      	nop			(mov r8, r8)
Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	736d      	strb	r5, [r5, #13]
  24:	2e63      	cmp	r6, #99
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_opamp.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	706f      	strb	r7, [r5, #1]
  24:	6d61      	ldr	r1, [r4, #84]
  26:	2e70      	cmp	r6, #112
  28:	0063      	lsls	r3, r4, #1
	...
Disassembly of section .text.OPAMP_Disable:

00000000 <OPAMP_Disable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f244 0300 	movw	r3, #16384	; 0x4000
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	429a      	cmp	r2, r3
  18:	d007      	beq.n	2a <OPAMP_Disable+0x2a>
  1a:	f240 0000 	movw	r0, #0	; 0x0
  1e:	f2c0 0000 	movt	r0, #0	; 0x0
  22:	f04f 01d0 	mov.w	r1, #208	; 0xd0
  26:	f7ff fffe 	bl	0 <assertEFM>
  2a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  2e:	2b02      	cmp	r3, #2
  30:	d907      	bls.n	42 <OPAMP_Disable+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f04f 01d1 	mov.w	r1, #209	; 0xd1
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	f89d 3003 	ldrb.w	r3, [sp, #3]
  46:	2b00      	cmp	r3, #0
  48:	d10c      	bne.n	64 <assertEFM+0x64>
  4a:	9b01      	ldr	r3, [sp, #4]
  4c:	689b      	ldr	r3, [r3, #8]
  4e:	f023 0201 	bic.w	r2, r3, #1	; 0x1
  52:	9b01      	ldr	r3, [sp, #4]
  54:	609a      	str	r2, [r3, #8]
  56:	9b01      	ldr	r3, [sp, #4]
  58:	6d5b      	ldr	r3, [r3, #84]
  5a:	f023 0201 	bic.w	r2, r3, #1	; 0x1
  5e:	9b01      	ldr	r3, [sp, #4]
  60:	655a      	str	r2, [r3, #84]
  62:	e016      	b.n	92 <assertEFM+0x92>
  64:	f89d 3003 	ldrb.w	r3, [sp, #3]
  68:	2b01      	cmp	r3, #1
  6a:	d10c      	bne.n	86 <assertEFM+0x86>
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	68db      	ldr	r3, [r3, #12]
  70:	f023 0201 	bic.w	r2, r3, #1	; 0x1
  74:	9b01      	ldr	r3, [sp, #4]
  76:	60da      	str	r2, [r3, #12]
  78:	9b01      	ldr	r3, [sp, #4]
  7a:	6d5b      	ldr	r3, [r3, #84]
  7c:	f023 0202 	bic.w	r2, r3, #2	; 0x2
  80:	9b01      	ldr	r3, [sp, #4]
  82:	655a      	str	r2, [r3, #84]
  84:	e005      	b.n	92 <assertEFM+0x92>
  86:	9b01      	ldr	r3, [sp, #4]
  88:	6d5b      	ldr	r3, [r3, #84]
  8a:	f023 0204 	bic.w	r2, r3, #4	; 0x4
  8e:	9b01      	ldr	r3, [sp, #4]
  90:	655a      	str	r2, [r3, #84]
  92:	b003      	add	sp, #12
  94:	bd00      	pop	{pc}
  96:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.OPAMP_Enable:

00000000 <OPAMP_Enable>:
   0:	b500      	push	{lr}
   2:	b0b7      	sub	sp, #220
   4:	9033      	str	r0, [sp, #204]
   6:	460b      	mov	r3, r1
   8:	9231      	str	r2, [sp, #196]
   a:	f88d 30cb 	strb.w	r3, [sp, #203]
   e:	9a33      	ldr	r2, [sp, #204]
  10:	f244 0300 	movw	r3, #16384	; 0x4000
  14:	f2c4 0300 	movt	r3, #16384	; 0x4000
  18:	429a      	cmp	r2, r3
  1a:	d007      	beq.n	2c <OPAMP_Enable+0x2c>
  1c:	f240 0000 	movw	r0, #0	; 0x0
  20:	f2c0 0000 	movt	r0, #0	; 0x0
  24:	f04f 01f7 	mov.w	r1, #247	; 0xf7
  28:	f7ff fffe 	bl	0 <assertEFM>
  2c:	f89d 30cb 	ldrb.w	r3, [sp, #203]
  30:	2b02      	cmp	r3, #2
  32:	d907      	bls.n	44 <OPAMP_Enable+0x44>
  34:	f240 0000 	movw	r0, #0	; 0x0
  38:	f2c0 0000 	movt	r0, #0	; 0x0
  3c:	f04f 01f8 	mov.w	r1, #248	; 0xf8
  40:	f7ff fffe 	bl	0 <assertEFM>
  44:	9b31      	ldr	r3, [sp, #196]
  46:	695b      	ldr	r3, [r3, #20]
  48:	2b0f      	cmp	r3, #15
  4a:	d907      	bls.n	5c <OPAMP_Enable+0x5c>
  4c:	f240 0000 	movw	r0, #0	; 0x0
  50:	f2c0 0000 	movt	r0, #0	; 0x0
  54:	f04f 01fa 	mov.w	r1, #250	; 0xfa
  58:	f7ff fffe 	bl	0 <assertEFM>
  5c:	f89d 30cb 	ldrb.w	r3, [sp, #203]
  60:	2b00      	cmp	r3, #0
  62:	f040 80f6 	bne.w	252 <OPAMP_Enable+0x252>
  66:	9b31      	ldr	r3, [sp, #196]
  68:	691b      	ldr	r3, [r3, #16]
  6a:	f423 23f8 	bic.w	r3, r3, #507904	; 0x7c000
  6e:	2b00      	cmp	r3, #0
  70:	d007      	beq.n	82 <OPAMP_Enable+0x82>
  72:	f240 0000 	movw	r0, #0	; 0x0
  76:	f2c0 0000 	movt	r0, #0	; 0x0
  7a:	f04f 01fe 	mov.w	r1, #254	; 0xfe
  7e:	f7ff fffe 	bl	0 <assertEFM>
  82:	9b33      	ldr	r3, [sp, #204]
  84:	6b1b      	ldr	r3, [r3, #48]
  86:	f023 024f 	bic.w	r2, r3, #79	; 0x4f
  8a:	9b31      	ldr	r3, [sp, #196]
  8c:	695b      	ldr	r3, [r3, #20]
  8e:	ea42 0203 	orr.w	r2, r2, r3
  92:	9201      	str	r2, [sp, #4]
  94:	9b31      	ldr	r3, [sp, #196]
  96:	7e1b      	ldrb	r3, [r3, #24]
  98:	2b00      	cmp	r3, #0
  9a:	d003      	beq.n	a4 <OPAMP_Enable+0xa4>
  9c:	f04f 0140 	mov.w	r1, #64	; 0x40
  a0:	9102      	str	r1, [sp, #8]
  a2:	e002      	b.n	aa <OPAMP_Enable+0xaa>
  a4:	f04f 0200 	mov.w	r2, #0	; 0x0
  a8:	9202      	str	r2, [sp, #8]
  aa:	9b01      	ldr	r3, [sp, #4]
  ac:	9902      	ldr	r1, [sp, #8]
  ae:	ea43 0201 	orr.w	r2, r3, r1
  b2:	9b33      	ldr	r3, [sp, #204]
  b4:	631a      	str	r2, [r3, #48]
  b6:	9b31      	ldr	r3, [sp, #196]
  b8:	f893 3020 	ldrb.w	r3, [r3, #32]
  bc:	2b00      	cmp	r3, #0
  be:	d013      	beq.n	e8 <OPAMP_Enable+0xe8>
  c0:	9b33      	ldr	r3, [sp, #204]
  c2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
  c6:	4618      	mov	r0, r3
  c8:	f7ff fffe 	bl	0 <SYSTEM_GetCalibrationValue>
  cc:	4603      	mov	r3, r0
  ce:	9335      	str	r3, [sp, #212]
  d0:	9b33      	ldr	r3, [sp, #204]
  d2:	6adb      	ldr	r3, [r3, #44]
  d4:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
  d8:	9b35      	ldr	r3, [sp, #212]
  da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  de:	ea42 0203 	orr.w	r2, r2, r3
  e2:	9b33      	ldr	r3, [sp, #204]
  e4:	62da      	str	r2, [r3, #44]
  e6:	e015      	b.n	114 <OPAMP_Enable+0x114>
  e8:	9b31      	ldr	r3, [sp, #196]
  ea:	6a5b      	ldr	r3, [r3, #36]
  ec:	2b3f      	cmp	r3, #63
  ee:	d907      	bls.n	100 <OPAMP_Enable+0x100>
  f0:	f240 0000 	movw	r0, #0	; 0x0
  f4:	f2c0 0000 	movt	r0, #0	; 0x0
  f8:	f240 110f 	movw	r1, #271	; 0x10f
  fc:	f7ff fffe 	bl	0 <assertEFM>
 100:	9b33      	ldr	r3, [sp, #204]
 102:	6adb      	ldr	r3, [r3, #44]
 104:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 108:	9b31      	ldr	r3, [sp, #196]
 10a:	6a5b      	ldr	r3, [r3, #36]
 10c:	ea42 0203 	orr.w	r2, r2, r3
 110:	9b33      	ldr	r3, [sp, #204]
 112:	62da      	str	r2, [r3, #44]
 114:	9b31      	ldr	r3, [sp, #196]
 116:	689a      	ldr	r2, [r3, #8]
 118:	9b31      	ldr	r3, [sp, #196]
 11a:	685b      	ldr	r3, [r3, #4]
 11c:	ea42 0203 	orr.w	r2, r2, r3
 120:	9b31      	ldr	r3, [sp, #196]
 122:	691b      	ldr	r3, [r3, #16]
 124:	ea42 0203 	orr.w	r2, r2, r3
 128:	9b31      	ldr	r3, [sp, #196]
 12a:	899b      	ldrh	r3, [r3, #12]
 12c:	ea42 0203 	orr.w	r2, r2, r3
 130:	9b31      	ldr	r3, [sp, #196]
 132:	781b      	ldrb	r3, [r3, #0]
 134:	ea42 0203 	orr.w	r2, r2, r3
 138:	9b31      	ldr	r3, [sp, #196]
 13a:	785b      	ldrb	r3, [r3, #1]
 13c:	ea42 0203 	orr.w	r2, r2, r3
 140:	9203      	str	r2, [sp, #12]
 142:	9b31      	ldr	r3, [sp, #196]
 144:	7edb      	ldrb	r3, [r3, #27]
 146:	2b00      	cmp	r3, #0
 148:	d003      	beq.n	152 <OPAMP_Enable+0x152>
 14a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 14e:	9204      	str	r2, [sp, #16]
 150:	e002      	b.n	158 <OPAMP_Enable+0x158>
 152:	f04f 0300 	mov.w	r3, #0	; 0x0
 156:	9304      	str	r3, [sp, #16]
 158:	9903      	ldr	r1, [sp, #12]
 15a:	9a04      	ldr	r2, [sp, #16]
 15c:	ea41 0102 	orr.w	r1, r1, r2
 160:	9105      	str	r1, [sp, #20]
 162:	9b31      	ldr	r3, [sp, #196]
 164:	7f1b      	ldrb	r3, [r3, #28]
 166:	2b00      	cmp	r3, #0
 168:	d003      	beq.n	172 <OPAMP_Enable+0x172>
 16a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 16e:	9206      	str	r2, [sp, #24]
 170:	e002      	b.n	178 <OPAMP_Enable+0x178>
 172:	f04f 0300 	mov.w	r3, #0	; 0x0
 176:	9306      	str	r3, [sp, #24]
 178:	9905      	ldr	r1, [sp, #20]
 17a:	9a06      	ldr	r2, [sp, #24]
 17c:	ea41 0102 	orr.w	r1, r1, r2
 180:	9107      	str	r1, [sp, #28]
 182:	9b31      	ldr	r3, [sp, #196]
 184:	7f5b      	ldrb	r3, [r3, #29]
 186:	2b00      	cmp	r3, #0
 188:	d003      	beq.n	192 <OPAMP_Enable+0x192>
 18a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 18e:	9208      	str	r2, [sp, #32]
 190:	e002      	b.n	198 <OPAMP_Enable+0x198>
 192:	f04f 0300 	mov.w	r3, #0	; 0x0
 196:	9308      	str	r3, [sp, #32]
 198:	9907      	ldr	r1, [sp, #28]
 19a:	9b08      	ldr	r3, [sp, #32]
 19c:	ea41 0203 	orr.w	r2, r1, r3
 1a0:	9b33      	ldr	r3, [sp, #204]
 1a2:	65da      	str	r2, [r3, #92]
 1a4:	9b33      	ldr	r3, [sp, #204]
 1a6:	689b      	ldr	r3, [r3, #8]
 1a8:	f043 0201 	orr.w	r2, r3, #1	; 0x1
 1ac:	9b33      	ldr	r3, [sp, #204]
 1ae:	609a      	str	r2, [r3, #8]
 1b0:	9b33      	ldr	r3, [sp, #204]
 1b2:	6d5b      	ldr	r3, [r3, #84]
 1b4:	f64c 71bf 	movw	r1, #53183	; 0xcfbf
 1b8:	9109      	str	r1, [sp, #36]
 1ba:	9a09      	ldr	r2, [sp, #36]
 1bc:	f6cf 72bf 	movt	r2, #65471	; 0xffbf
 1c0:	9209      	str	r2, [sp, #36]
 1c2:	9909      	ldr	r1, [sp, #36]
 1c4:	ea03 0101 	and.w	r1, r3, r1
 1c8:	9109      	str	r1, [sp, #36]
 1ca:	9b31      	ldr	r3, [sp, #196]
 1cc:	7f9b      	ldrb	r3, [r3, #30]
 1ce:	2b00      	cmp	r3, #0
 1d0:	d003      	beq.n	1da <OPAMP_Enable+0x1da>
 1d2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 1d6:	920a      	str	r2, [sp, #40]
 1d8:	e002      	b.n	1e0 <OPAMP_Enable+0x1e0>
 1da:	f04f 0300 	mov.w	r3, #0	; 0x0
 1de:	930a      	str	r3, [sp, #40]
 1e0:	9909      	ldr	r1, [sp, #36]
 1e2:	9a0a      	ldr	r2, [sp, #40]
 1e4:	ea41 0102 	orr.w	r1, r1, r2
 1e8:	910b      	str	r1, [sp, #44]
 1ea:	9b31      	ldr	r3, [sp, #196]
 1ec:	7e5b      	ldrb	r3, [r3, #25]
 1ee:	2b00      	cmp	r3, #0
 1f0:	d003      	beq.n	1fa <OPAMP_Enable+0x1fa>
 1f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 1f6:	920c      	str	r2, [sp, #48]
 1f8:	e002      	b.n	200 <OPAMP_Enable+0x200>
 1fa:	f04f 0300 	mov.w	r3, #0	; 0x0
 1fe:	930c      	str	r3, [sp, #48]
 200:	990b      	ldr	r1, [sp, #44]
 202:	9a0c      	ldr	r2, [sp, #48]
 204:	ea41 0102 	orr.w	r1, r1, r2
 208:	910d      	str	r1, [sp, #52]
 20a:	9b31      	ldr	r3, [sp, #196]
 20c:	7e9b      	ldrb	r3, [r3, #26]
 20e:	2b00      	cmp	r3, #0
 210:	d003      	beq.n	21a <OPAMP_Enable+0x21a>
 212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 216:	920e      	str	r2, [sp, #56]
 218:	e002      	b.n	220 <OPAMP_Enable+0x220>
 21a:	f04f 0300 	mov.w	r3, #0	; 0x0
 21e:	930e      	str	r3, [sp, #56]
 220:	990d      	ldr	r1, [sp, #52]
 222:	9a0e      	ldr	r2, [sp, #56]
 224:	ea41 0102 	orr.w	r1, r1, r2
 228:	910f      	str	r1, [sp, #60]
 22a:	9b31      	ldr	r3, [sp, #196]
 22c:	7fdb      	ldrb	r3, [r3, #31]
 22e:	2b00      	cmp	r3, #0
 230:	d003      	beq.n	23a <OPAMP_Enable+0x23a>
 232:	f04f 0240 	mov.w	r2, #64	; 0x40
 236:	9210      	str	r2, [sp, #64]
 238:	e002      	b.n	240 <OPAMP_Enable+0x240>
 23a:	f04f 0300 	mov.w	r3, #0	; 0x0
 23e:	9310      	str	r3, [sp, #64]
 240:	990f      	ldr	r1, [sp, #60]
 242:	9a10      	ldr	r2, [sp, #64]
 244:	ea41 0302 	orr.w	r3, r1, r2
 248:	f043 0201 	orr.w	r2, r3, #1	; 0x1
 24c:	9b33      	ldr	r3, [sp, #204]
 24e:	655a      	str	r2, [r3, #84]
 250:	e213      	b.n	67a <OPAMP_Enable+0x67a>
 252:	f89d 30cb 	ldrb.w	r3, [sp, #203]
 256:	2b01      	cmp	r3, #1
 258:	f040 80f8 	bne.w	44c <OPAMP_Enable+0x44c>
 25c:	9b31      	ldr	r3, [sp, #196]
 25e:	691b      	ldr	r3, [r3, #16]
 260:	f423 23f8 	bic.w	r3, r3, #507904	; 0x7c000
 264:	2b00      	cmp	r3, #0
 266:	d007      	beq.n	278 <OPAMP_Enable+0x278>
 268:	f240 0000 	movw	r0, #0	; 0x0
 26c:	f2c0 0000 	movt	r0, #0	; 0x0
 270:	f44f 7197 	mov.w	r1, #302	; 0x12e
 274:	f7ff fffe 	bl	0 <assertEFM>
 278:	9b33      	ldr	r3, [sp, #204]
 27a:	6b1b      	ldr	r3, [r3, #48]
 27c:	f023 024f 	bic.w	r2, r3, #79	; 0x4f
 280:	9b31      	ldr	r3, [sp, #196]
 282:	695b      	ldr	r3, [r3, #20]
 284:	ea42 0203 	orr.w	r2, r2, r3
 288:	9211      	str	r2, [sp, #68]
 28a:	9b31      	ldr	r3, [sp, #196]
 28c:	7e1b      	ldrb	r3, [r3, #24]
 28e:	2b00      	cmp	r3, #0
 290:	d003      	beq.n	29a <OPAMP_Enable+0x29a>
 292:	f04f 0340 	mov.w	r3, #64	; 0x40
 296:	9312      	str	r3, [sp, #72]
 298:	e002      	b.n	2a0 <OPAMP_Enable+0x2a0>
 29a:	f04f 0100 	mov.w	r1, #0	; 0x0
 29e:	9112      	str	r1, [sp, #72]
 2a0:	9b11      	ldr	r3, [sp, #68]
 2a2:	9912      	ldr	r1, [sp, #72]
 2a4:	ea43 0201 	orr.w	r2, r3, r1
 2a8:	9b33      	ldr	r3, [sp, #204]
 2aa:	631a      	str	r2, [r3, #48]
 2ac:	9b31      	ldr	r3, [sp, #196]
 2ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 2b2:	2b00      	cmp	r3, #0
 2b4:	d013      	beq.n	2de <OPAMP_Enable+0x2de>
 2b6:	9b33      	ldr	r3, [sp, #204]
 2b8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 2bc:	4618      	mov	r0, r3
 2be:	f7ff fffe 	bl	0 <SYSTEM_GetCalibrationValue>
 2c2:	4603      	mov	r3, r0
 2c4:	9335      	str	r3, [sp, #212]
 2c6:	9b33      	ldr	r3, [sp, #204]
 2c8:	6adb      	ldr	r3, [r3, #44]
 2ca:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 2ce:	9b35      	ldr	r3, [sp, #212]
 2d0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 2d4:	ea42 0203 	orr.w	r2, r2, r3
 2d8:	9b33      	ldr	r3, [sp, #204]
 2da:	62da      	str	r2, [r3, #44]
 2dc:	e017      	b.n	30e <OPAMP_Enable+0x30e>
 2de:	9b31      	ldr	r3, [sp, #196]
 2e0:	6a5b      	ldr	r3, [r3, #36]
 2e2:	2b3f      	cmp	r3, #63
 2e4:	d907      	bls.n	2f6 <OPAMP_Enable+0x2f6>
 2e6:	f240 0000 	movw	r0, #0	; 0x0
 2ea:	f2c0 0000 	movt	r0, #0	; 0x0
 2ee:	f240 113f 	movw	r1, #319	; 0x13f
 2f2:	f7ff fffe 	bl	0 <assertEFM>
 2f6:	9b33      	ldr	r3, [sp, #204]
 2f8:	6adb      	ldr	r3, [r3, #44]
 2fa:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 2fe:	9b31      	ldr	r3, [sp, #196]
 300:	6a5b      	ldr	r3, [r3, #36]
 302:	ea4f 2303 	mov.w	r3, r3, lsl #8
 306:	ea42 0203 	orr.w	r2, r2, r3
 30a:	9b33      	ldr	r3, [sp, #204]
 30c:	62da      	str	r2, [r3, #44]
 30e:	9b31      	ldr	r3, [sp, #196]
 310:	689a      	ldr	r2, [r3, #8]
 312:	9b31      	ldr	r3, [sp, #196]
 314:	685b      	ldr	r3, [r3, #4]
 316:	ea42 0203 	orr.w	r2, r2, r3
 31a:	9b31      	ldr	r3, [sp, #196]
 31c:	691b      	ldr	r3, [r3, #16]
 31e:	ea42 0203 	orr.w	r2, r2, r3
 322:	9b31      	ldr	r3, [sp, #196]
 324:	899b      	ldrh	r3, [r3, #12]
 326:	ea42 0203 	orr.w	r2, r2, r3
 32a:	9b31      	ldr	r3, [sp, #196]
 32c:	781b      	ldrb	r3, [r3, #0]
 32e:	ea42 0203 	orr.w	r2, r2, r3
 332:	9b31      	ldr	r3, [sp, #196]
 334:	785b      	ldrb	r3, [r3, #1]
 336:	ea42 0203 	orr.w	r2, r2, r3
 33a:	9213      	str	r2, [sp, #76]
 33c:	9b31      	ldr	r3, [sp, #196]
 33e:	7edb      	ldrb	r3, [r3, #27]
 340:	2b00      	cmp	r3, #0
 342:	d003      	beq.n	34c <OPAMP_Enable+0x34c>
 344:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 348:	9214      	str	r2, [sp, #80]
 34a:	e002      	b.n	352 <OPAMP_Enable+0x352>
 34c:	f04f 0300 	mov.w	r3, #0	; 0x0
 350:	9314      	str	r3, [sp, #80]
 352:	9913      	ldr	r1, [sp, #76]
 354:	9a14      	ldr	r2, [sp, #80]
 356:	ea41 0102 	orr.w	r1, r1, r2
 35a:	9115      	str	r1, [sp, #84]
 35c:	9b31      	ldr	r3, [sp, #196]
 35e:	7f1b      	ldrb	r3, [r3, #28]
 360:	2b00      	cmp	r3, #0
 362:	d003      	beq.n	36c <OPAMP_Enable+0x36c>
 364:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 368:	9216      	str	r2, [sp, #88]
 36a:	e002      	b.n	372 <OPAMP_Enable+0x372>
 36c:	f04f 0300 	mov.w	r3, #0	; 0x0
 370:	9316      	str	r3, [sp, #88]
 372:	9915      	ldr	r1, [sp, #84]
 374:	9a16      	ldr	r2, [sp, #88]
 376:	ea41 0102 	orr.w	r1, r1, r2
 37a:	9117      	str	r1, [sp, #92]
 37c:	9b31      	ldr	r3, [sp, #196]
 37e:	7f5b      	ldrb	r3, [r3, #29]
 380:	2b00      	cmp	r3, #0
 382:	d003      	beq.n	38c <OPAMP_Enable+0x38c>
 384:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 388:	9218      	str	r2, [sp, #96]
 38a:	e002      	b.n	392 <OPAMP_Enable+0x392>
 38c:	f04f 0300 	mov.w	r3, #0	; 0x0
 390:	9318      	str	r3, [sp, #96]
 392:	9917      	ldr	r1, [sp, #92]
 394:	9b18      	ldr	r3, [sp, #96]
 396:	ea41 0203 	orr.w	r2, r1, r3
 39a:	9b33      	ldr	r3, [sp, #204]
 39c:	661a      	str	r2, [r3, #96]
 39e:	9b33      	ldr	r3, [sp, #204]
 3a0:	68db      	ldr	r3, [r3, #12]
 3a2:	f043 0201 	orr.w	r2, r3, #1	; 0x1
 3a6:	9b33      	ldr	r3, [sp, #204]
 3a8:	60da      	str	r2, [r3, #12]
 3aa:	9b33      	ldr	r3, [sp, #204]
 3ac:	6d5b      	ldr	r3, [r3, #84]
 3ae:	f643 717f 	movw	r1, #16255	; 0x3f7f
 3b2:	9119      	str	r1, [sp, #100]
 3b4:	9a19      	ldr	r2, [sp, #100]
 3b6:	f6cf 727f 	movt	r2, #65407	; 0xff7f
 3ba:	9219      	str	r2, [sp, #100]
 3bc:	9919      	ldr	r1, [sp, #100]
 3be:	ea03 0101 	and.w	r1, r3, r1
 3c2:	9119      	str	r1, [sp, #100]
 3c4:	9b31      	ldr	r3, [sp, #196]
 3c6:	7f9b      	ldrb	r3, [r3, #30]
 3c8:	2b00      	cmp	r3, #0
 3ca:	d003      	beq.n	3d4 <OPAMP_Enable+0x3d4>
 3cc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 3d0:	921a      	str	r2, [sp, #104]
 3d2:	e002      	b.n	3da <OPAMP_Enable+0x3da>
 3d4:	f04f 0300 	mov.w	r3, #0	; 0x0
 3d8:	931a      	str	r3, [sp, #104]
 3da:	9919      	ldr	r1, [sp, #100]
 3dc:	9a1a      	ldr	r2, [sp, #104]
 3de:	ea41 0102 	orr.w	r1, r1, r2
 3e2:	911b      	str	r1, [sp, #108]
 3e4:	9b31      	ldr	r3, [sp, #196]
 3e6:	7e5b      	ldrb	r3, [r3, #25]
 3e8:	2b00      	cmp	r3, #0
 3ea:	d003      	beq.n	3f4 <OPAMP_Enable+0x3f4>
 3ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 3f0:	921c      	str	r2, [sp, #112]
 3f2:	e002      	b.n	3fa <OPAMP_Enable+0x3fa>
 3f4:	f04f 0300 	mov.w	r3, #0	; 0x0
 3f8:	931c      	str	r3, [sp, #112]
 3fa:	991b      	ldr	r1, [sp, #108]
 3fc:	9a1c      	ldr	r2, [sp, #112]
 3fe:	ea41 0102 	orr.w	r1, r1, r2
 402:	911d      	str	r1, [sp, #116]
 404:	9b31      	ldr	r3, [sp, #196]
 406:	7e9b      	ldrb	r3, [r3, #26]
 408:	2b00      	cmp	r3, #0
 40a:	d003      	beq.n	414 <OPAMP_Enable+0x414>
 40c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 410:	921e      	str	r2, [sp, #120]
 412:	e002      	b.n	41a <OPAMP_Enable+0x41a>
 414:	f04f 0300 	mov.w	r3, #0	; 0x0
 418:	931e      	str	r3, [sp, #120]
 41a:	991d      	ldr	r1, [sp, #116]
 41c:	9a1e      	ldr	r2, [sp, #120]
 41e:	ea41 0102 	orr.w	r1, r1, r2
 422:	911f      	str	r1, [sp, #124]
 424:	9b31      	ldr	r3, [sp, #196]
 426:	7fdb      	ldrb	r3, [r3, #31]
 428:	2b00      	cmp	r3, #0
 42a:	d003      	beq.n	434 <OPAMP_Enable+0x434>
 42c:	f04f 0280 	mov.w	r2, #128	; 0x80
 430:	9220      	str	r2, [sp, #128]
 432:	e002      	b.n	43a <OPAMP_Enable+0x43a>
 434:	f04f 0300 	mov.w	r3, #0	; 0x0
 438:	9320      	str	r3, [sp, #128]
 43a:	991f      	ldr	r1, [sp, #124]
 43c:	9a20      	ldr	r2, [sp, #128]
 43e:	ea41 0302 	orr.w	r3, r1, r2
 442:	f043 0202 	orr.w	r2, r3, #2	; 0x2
 446:	9b33      	ldr	r3, [sp, #204]
 448:	655a      	str	r2, [r3, #84]
 44a:	e116      	b.n	67a <OPAMP_Enable+0x67a>
 44c:	9b31      	ldr	r3, [sp, #196]
 44e:	785b      	ldrb	r3, [r3, #1]
 450:	2b00      	cmp	r3, #0
 452:	d013      	beq.n	47c <OPAMP_Enable+0x47c>
 454:	9b31      	ldr	r3, [sp, #196]
 456:	785b      	ldrb	r3, [r3, #1]
 458:	2b02      	cmp	r3, #2
 45a:	d00f      	beq.n	47c <OPAMP_Enable+0x47c>
 45c:	9b31      	ldr	r3, [sp, #196]
 45e:	785b      	ldrb	r3, [r3, #1]
 460:	2b03      	cmp	r3, #3
 462:	d00b      	beq.n	47c <OPAMP_Enable+0x47c>
 464:	9b31      	ldr	r3, [sp, #196]
 466:	785b      	ldrb	r3, [r3, #1]
 468:	2b04      	cmp	r3, #4
 46a:	d007      	beq.n	47c <OPAMP_Enable+0x47c>
 46c:	f240 0000 	movw	r0, #0	; 0x0
 470:	f2c0 0000 	movt	r0, #0	; 0x0
 474:	f240 1161 	movw	r1, #353	; 0x161
 478:	f7ff fffe 	bl	0 <assertEFM>
 47c:	9b31      	ldr	r3, [sp, #196]
 47e:	685b      	ldr	r3, [r3, #4]
 480:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 484:	2b00      	cmp	r3, #0
 486:	d007      	beq.n	498 <OPAMP_Enable+0x498>
 488:	f240 0000 	movw	r0, #0	; 0x0
 48c:	f2c0 0000 	movt	r0, #0	; 0x0
 490:	f240 1163 	movw	r1, #355	; 0x163
 494:	f7ff fffe 	bl	0 <assertEFM>
 498:	9b31      	ldr	r3, [sp, #196]
 49a:	691b      	ldr	r3, [r3, #16]
 49c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 4a0:	2b00      	cmp	r3, #0
 4a2:	d007      	beq.n	4b4 <OPAMP_Enable+0x4b4>
 4a4:	f240 0000 	movw	r0, #0	; 0x0
 4a8:	f2c0 0000 	movt	r0, #0	; 0x0
 4ac:	f240 1165 	movw	r1, #357	; 0x165
 4b0:	f7ff fffe 	bl	0 <assertEFM>
 4b4:	9b33      	ldr	r3, [sp, #204]
 4b6:	6b1b      	ldr	r3, [r3, #48]
 4b8:	f423 429e 	bic.w	r2, r3, #20224	; 0x4f00
 4bc:	9b31      	ldr	r3, [sp, #196]
 4be:	695b      	ldr	r3, [r3, #20]
 4c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 4c4:	ea42 0203 	orr.w	r2, r2, r3
 4c8:	9221      	str	r2, [sp, #132]
 4ca:	9b31      	ldr	r3, [sp, #196]
 4cc:	7e1b      	ldrb	r3, [r3, #24]
 4ce:	2b00      	cmp	r3, #0
 4d0:	d003      	beq.n	4da <OPAMP_Enable+0x4da>
 4d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 4d6:	9322      	str	r3, [sp, #136]
 4d8:	e002      	b.n	4e0 <OPAMP_Enable+0x4e0>
 4da:	f04f 0100 	mov.w	r1, #0	; 0x0
 4de:	9122      	str	r1, [sp, #136]
 4e0:	9b21      	ldr	r3, [sp, #132]
 4e2:	9922      	ldr	r1, [sp, #136]
 4e4:	ea43 0201 	orr.w	r2, r3, r1
 4e8:	9b33      	ldr	r3, [sp, #204]
 4ea:	631a      	str	r2, [r3, #48]
 4ec:	9b31      	ldr	r3, [sp, #196]
 4ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 4f2:	2b00      	cmp	r3, #0
 4f4:	d013      	beq.n	51e <OPAMP_Enable+0x51e>
 4f6:	9b33      	ldr	r3, [sp, #204]
 4f8:	f103 0358 	add.w	r3, r3, #88	; 0x58
 4fc:	4618      	mov	r0, r3
 4fe:	f7ff fffe 	bl	0 <SYSTEM_GetCalibrationValue>
 502:	4603      	mov	r3, r0
 504:	9335      	str	r3, [sp, #212]
 506:	9b33      	ldr	r3, [sp, #204]
 508:	6d9b      	ldr	r3, [r3, #88]
 50a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 50e:	9b35      	ldr	r3, [sp, #212]
 510:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 514:	ea42 0203 	orr.w	r2, r2, r3
 518:	9b33      	ldr	r3, [sp, #204]
 51a:	659a      	str	r2, [r3, #88]
 51c:	e015      	b.n	54a <OPAMP_Enable+0x54a>
 51e:	9b31      	ldr	r3, [sp, #196]
 520:	6a5b      	ldr	r3, [r3, #36]
 522:	2b3f      	cmp	r3, #63
 524:	d907      	bls.n	536 <OPAMP_Enable+0x536>
 526:	f240 0000 	movw	r0, #0	; 0x0
 52a:	f2c0 0000 	movt	r0, #0	; 0x0
 52e:	f44f 71bb 	mov.w	r1, #374	; 0x176
 532:	f7ff fffe 	bl	0 <assertEFM>
 536:	9b33      	ldr	r3, [sp, #204]
 538:	6d9b      	ldr	r3, [r3, #88]
 53a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 53e:	9b31      	ldr	r3, [sp, #196]
 540:	6a5b      	ldr	r3, [r3, #36]
 542:	ea42 0203 	orr.w	r2, r2, r3
 546:	9b33      	ldr	r3, [sp, #204]
 548:	659a      	str	r2, [r3, #88]
 54a:	9b31      	ldr	r3, [sp, #196]
 54c:	689a      	ldr	r2, [r3, #8]
 54e:	9b31      	ldr	r3, [sp, #196]
 550:	685b      	ldr	r3, [r3, #4]
 552:	ea42 0203 	orr.w	r2, r2, r3
 556:	9b31      	ldr	r3, [sp, #196]
 558:	691b      	ldr	r3, [r3, #16]
 55a:	ea42 0203 	orr.w	r2, r2, r3
 55e:	9b31      	ldr	r3, [sp, #196]
 560:	899b      	ldrh	r3, [r3, #12]
 562:	ea42 0203 	orr.w	r2, r2, r3
 566:	9b31      	ldr	r3, [sp, #196]
 568:	781b      	ldrb	r3, [r3, #0]
 56a:	ea42 0203 	orr.w	r2, r2, r3
 56e:	9b31      	ldr	r3, [sp, #196]
 570:	785b      	ldrb	r3, [r3, #1]
 572:	ea42 0203 	orr.w	r2, r2, r3
 576:	9223      	str	r2, [sp, #140]
 578:	9b31      	ldr	r3, [sp, #196]
 57a:	7edb      	ldrb	r3, [r3, #27]
 57c:	2b00      	cmp	r3, #0
 57e:	d003      	beq.n	588 <assertEFM+0x588>
 580:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 584:	9224      	str	r2, [sp, #144]
 586:	e002      	b.n	58e <assertEFM+0x58e>
 588:	f04f 0300 	mov.w	r3, #0	; 0x0
 58c:	9324      	str	r3, [sp, #144]
 58e:	9923      	ldr	r1, [sp, #140]
 590:	9a24      	ldr	r2, [sp, #144]
 592:	ea41 0102 	orr.w	r1, r1, r2
 596:	9125      	str	r1, [sp, #148]
 598:	9b31      	ldr	r3, [sp, #196]
 59a:	7f1b      	ldrb	r3, [r3, #28]
 59c:	2b00      	cmp	r3, #0
 59e:	d003      	beq.n	5a8 <assertEFM+0x5a8>
 5a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 5a4:	9226      	str	r2, [sp, #152]
 5a6:	e002      	b.n	5ae <assertEFM+0x5ae>
 5a8:	f04f 0300 	mov.w	r3, #0	; 0x0
 5ac:	9326      	str	r3, [sp, #152]
 5ae:	9925      	ldr	r1, [sp, #148]
 5b0:	9a26      	ldr	r2, [sp, #152]
 5b2:	ea41 0102 	orr.w	r1, r1, r2
 5b6:	9127      	str	r1, [sp, #156]
 5b8:	9b31      	ldr	r3, [sp, #196]
 5ba:	7f5b      	ldrb	r3, [r3, #29]
 5bc:	2b00      	cmp	r3, #0
 5be:	d003      	beq.n	5c8 <assertEFM+0x5c8>
 5c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 5c4:	9228      	str	r2, [sp, #160]
 5c6:	e002      	b.n	5ce <assertEFM+0x5ce>
 5c8:	f04f 0300 	mov.w	r3, #0	; 0x0
 5cc:	9328      	str	r3, [sp, #160]
 5ce:	9927      	ldr	r1, [sp, #156]
 5d0:	9b28      	ldr	r3, [sp, #160]
 5d2:	ea41 0203 	orr.w	r2, r1, r3
 5d6:	9b33      	ldr	r3, [sp, #204]
 5d8:	665a      	str	r2, [r3, #100]
 5da:	9b33      	ldr	r3, [sp, #204]
 5dc:	6d5b      	ldr	r3, [r3, #84]
 5de:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 5e2:	9129      	str	r1, [sp, #164]
 5e4:	9a29      	ldr	r2, [sp, #164]
 5e6:	f6cf 62fc 	movt	r2, #65276	; 0xfefc
 5ea:	9229      	str	r2, [sp, #164]
 5ec:	9929      	ldr	r1, [sp, #164]
 5ee:	ea03 0101 	and.w	r1, r3, r1
 5f2:	9129      	str	r1, [sp, #164]
 5f4:	9b31      	ldr	r3, [sp, #196]
 5f6:	7f9b      	ldrb	r3, [r3, #30]
 5f8:	2b00      	cmp	r3, #0
 5fa:	d003      	beq.n	604 <assertEFM+0x604>
 5fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 600:	922a      	str	r2, [sp, #168]
 602:	e002      	b.n	60a <assertEFM+0x60a>
 604:	f04f 0300 	mov.w	r3, #0	; 0x0
 608:	932a      	str	r3, [sp, #168]
 60a:	9929      	ldr	r1, [sp, #164]
 60c:	9a2a      	ldr	r2, [sp, #168]
 60e:	ea41 0102 	orr.w	r1, r1, r2
 612:	912b      	str	r1, [sp, #172]
 614:	9b31      	ldr	r3, [sp, #196]
 616:	7e5b      	ldrb	r3, [r3, #25]
 618:	2b00      	cmp	r3, #0
 61a:	d003      	beq.n	624 <assertEFM+0x624>
 61c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 620:	922c      	str	r2, [sp, #176]
 622:	e002      	b.n	62a <assertEFM+0x62a>
 624:	f04f 0300 	mov.w	r3, #0	; 0x0
 628:	932c      	str	r3, [sp, #176]
 62a:	992b      	ldr	r1, [sp, #172]
 62c:	9a2c      	ldr	r2, [sp, #176]
 62e:	ea41 0102 	orr.w	r1, r1, r2
 632:	912d      	str	r1, [sp, #180]
 634:	9b31      	ldr	r3, [sp, #196]
 636:	7e9b      	ldrb	r3, [r3, #26]
 638:	2b00      	cmp	r3, #0
 63a:	d003      	beq.n	644 <assertEFM+0x644>
 63c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 640:	922e      	str	r2, [sp, #184]
 642:	e002      	b.n	64a <assertEFM+0x64a>
 644:	f04f 0300 	mov.w	r3, #0	; 0x0
 648:	932e      	str	r3, [sp, #184]
 64a:	992d      	ldr	r1, [sp, #180]
 64c:	9a2e      	ldr	r2, [sp, #184]
 64e:	ea41 0102 	orr.w	r1, r1, r2
 652:	912f      	str	r1, [sp, #188]
 654:	9b31      	ldr	r3, [sp, #196]
 656:	7fdb      	ldrb	r3, [r3, #31]
 658:	2b00      	cmp	r3, #0
 65a:	d003      	beq.n	664 <assertEFM+0x664>
 65c:	f44f 7280 	mov.w	r2, #256	; 0x100
 660:	9230      	str	r2, [sp, #192]
 662:	e002      	b.n	66a <assertEFM+0x66a>
 664:	f04f 0300 	mov.w	r3, #0	; 0x0
 668:	9330      	str	r3, [sp, #192]
 66a:	992f      	ldr	r1, [sp, #188]
 66c:	9a30      	ldr	r2, [sp, #192]
 66e:	ea41 0302 	orr.w	r3, r1, r2
 672:	f043 0204 	orr.w	r2, r3, #4	; 0x4
 676:	9b33      	ldr	r3, [sp, #204]
 678:	655a      	str	r2, [r3, #84]
 67a:	b037      	add	sp, #220
 67c:	bd00      	pop	{pc}
 67e:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_pcnt.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6370      	str	r0, [r6, #52]
  24:	746e      	strb	r6, [r5, #17]
  26:	632e      	str	r6, [r5, #48]
  28:	0000      	lsls	r0, r0, #0
	...
Disassembly of section .text.PCNT_CounterReset:

00000000 <PCNT_CounterReset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f246 0300 	movw	r3, #24576	; 0x6000
   c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  10:	429a      	cmp	r2, r3
  12:	d015      	beq.n	40 <PCNT_CounterReset+0x40>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f246 4300 	movw	r3, #25600	; 0x6400
  1a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1e:	429a      	cmp	r2, r3
  20:	d00e      	beq.n	40 <PCNT_CounterReset+0x40>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f646 0300 	movw	r3, #26624	; 0x6800
  28:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2c:	429a      	cmp	r2, r3
  2e:	d007      	beq.n	40 <PCNT_CounterReset+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f04f 018f 	mov.w	r1, #143	; 0x8f
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	9b01      	ldr	r3, [sp, #4]
  42:	4618      	mov	r0, r3
  44:	f04f 0105 	mov.w	r1, #5	; 0x5
  48:	f04f 0201 	mov.w	r2, #1	; 0x1
  4c:	f7ff fffe 	bl	0 <PCNT_CounterReset>
  50:	9b01      	ldr	r3, [sp, #4]
  52:	4618      	mov	r0, r3
  54:	f04f 0105 	mov.w	r1, #5	; 0x5
  58:	f04f 0200 	mov.w	r2, #0	; 0x0
  5c:	f7ff fffe 	bl	0 <PCNT_CounterReset>
  60:	b003      	add	sp, #12
  62:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.PCNT_CounterTopSet:

00000000 <PCNT_CounterTopSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9a03      	ldr	r2, [sp, #12]
   c:	f246 0300 	movw	r3, #24576	; 0x6000
  10:	f2c4 0308 	movt	r3, #16392	; 0x4008
  14:	429a      	cmp	r2, r3
  16:	d015      	beq.n	44 <PCNT_CounterTopSet+0x44>
  18:	9a03      	ldr	r2, [sp, #12]
  1a:	f246 4300 	movw	r3, #25600	; 0x6400
  1e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  22:	429a      	cmp	r2, r3
  24:	d00e      	beq.n	44 <PCNT_CounterTopSet+0x44>
  26:	9a03      	ldr	r2, [sp, #12]
  28:	f646 0300 	movw	r3, #26624	; 0x6800
  2c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  30:	429a      	cmp	r2, r3
  32:	d007      	beq.n	44 <PCNT_CounterTopSet+0x44>
  34:	f240 0000 	movw	r0, #0	; 0x0
  38:	f2c0 0000 	movt	r0, #0	; 0x0
  3c:	f04f 01b5 	mov.w	r1, #181	; 0xb5
  40:	f7ff fffe 	bl	0 <assertEFM>
  44:	9a03      	ldr	r2, [sp, #12]
  46:	f246 0300 	movw	r3, #24576	; 0x6000
  4a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4e:	429a      	cmp	r2, r3
  50:	d119      	bne.n	86 <PCNT_CounterTopSet+0x86>
  52:	9a02      	ldr	r2, [sp, #8]
  54:	f64f 73ff 	movw	r3, #65535	; 0xffff
  58:	429a      	cmp	r2, r3
  5a:	d907      	bls.n	6c <PCNT_CounterTopSet+0x6c>
  5c:	f240 0000 	movw	r0, #0	; 0x0
  60:	f2c0 0000 	movt	r0, #0	; 0x0
  64:	f04f 01ba 	mov.w	r1, #186	; 0xba
  68:	f7ff fffe 	bl	0 <assertEFM>
  6c:	9a01      	ldr	r2, [sp, #4]
  6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  72:	429a      	cmp	r2, r3
  74:	d907      	bls.n	86 <PCNT_CounterTopSet+0x86>
  76:	f240 0000 	movw	r0, #0	; 0x0
  7a:	f2c0 0000 	movt	r0, #0	; 0x0
  7e:	f04f 01bb 	mov.w	r1, #187	; 0xbb
  82:	f7ff fffe 	bl	0 <assertEFM>
  86:	9a03      	ldr	r2, [sp, #12]
  88:	f246 4300 	movw	r3, #25600	; 0x6400
  8c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  90:	429a      	cmp	r2, r3
  92:	d115      	bne.n	c0 <PCNT_CounterTopSet+0xc0>
  94:	9b02      	ldr	r3, [sp, #8]
  96:	2bff      	cmp	r3, #255
  98:	d907      	bls.n	aa <PCNT_CounterTopSet+0xaa>
  9a:	f240 0000 	movw	r0, #0	; 0x0
  9e:	f2c0 0000 	movt	r0, #0	; 0x0
  a2:	f04f 01c2 	mov.w	r1, #194	; 0xc2
  a6:	f7ff fffe 	bl	0 <assertEFM>
  aa:	9b01      	ldr	r3, [sp, #4]
  ac:	2bff      	cmp	r3, #255
  ae:	d907      	bls.n	c0 <PCNT_CounterTopSet+0xc0>
  b0:	f240 0000 	movw	r0, #0	; 0x0
  b4:	f2c0 0000 	movt	r0, #0	; 0x0
  b8:	f04f 01c3 	mov.w	r1, #195	; 0xc3
  bc:	f7ff fffe 	bl	0 <assertEFM>
  c0:	9a03      	ldr	r2, [sp, #12]
  c2:	f646 0300 	movw	r3, #26624	; 0x6800
  c6:	f2c4 0308 	movt	r3, #16392	; 0x4008
  ca:	429a      	cmp	r2, r3
  cc:	d115      	bne.n	fa <PCNT_CounterTopSet+0xfa>
  ce:	9b02      	ldr	r3, [sp, #8]
  d0:	2bff      	cmp	r3, #255
  d2:	d907      	bls.n	e4 <PCNT_CounterTopSet+0xe4>
  d4:	f240 0000 	movw	r0, #0	; 0x0
  d8:	f2c0 0000 	movt	r0, #0	; 0x0
  dc:	f04f 01ca 	mov.w	r1, #202	; 0xca
  e0:	f7ff fffe 	bl	0 <assertEFM>
  e4:	9b01      	ldr	r3, [sp, #4]
  e6:	2bff      	cmp	r3, #255
  e8:	d907      	bls.n	fa <PCNT_CounterTopSet+0xfa>
  ea:	f240 0000 	movw	r0, #0	; 0x0
  ee:	f2c0 0000 	movt	r0, #0	; 0x0
  f2:	f04f 01cb 	mov.w	r1, #203	; 0xcb
  f6:	f7ff fffe 	bl	0 <assertEFM>
  fa:	9b03      	ldr	r3, [sp, #12]
  fc:	681b      	ldr	r3, [r3, #0]
  fe:	9305      	str	r3, [sp, #20]
 100:	9b05      	ldr	r3, [sp, #20]
 102:	f003 0303 	and.w	r3, r3, #3	; 0x3
 106:	2b00      	cmp	r3, #0
 108:	d009      	beq.n	11e <PCNT_CounterTopSet+0x11e>
 10a:	9803      	ldr	r0, [sp, #12]
 10c:	f04f 0101 	mov.w	r1, #1	; 0x1
 110:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 114:	9b05      	ldr	r3, [sp, #20]
 116:	f023 0203 	bic.w	r2, r3, #3	; 0x3
 11a:	9b03      	ldr	r3, [sp, #12]
 11c:	601a      	str	r2, [r3, #0]
 11e:	9803      	ldr	r0, [sp, #12]
 120:	f04f 0104 	mov.w	r1, #4	; 0x4
 124:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 128:	9a03      	ldr	r2, [sp, #12]
 12a:	9b02      	ldr	r3, [sp, #8]
 12c:	6153      	str	r3, [r2, #20]
 12e:	9803      	ldr	r0, [sp, #12]
 130:	f04f 0106 	mov.w	r1, #6	; 0x6
 134:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 138:	9a03      	ldr	r2, [sp, #12]
 13a:	f04f 0302 	mov.w	r3, #2	; 0x2
 13e:	6053      	str	r3, [r2, #4]
 140:	9803      	ldr	r0, [sp, #12]
 142:	f04f 0102 	mov.w	r1, #2	; 0x2
 146:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 14a:	9a03      	ldr	r2, [sp, #12]
 14c:	f04f 0301 	mov.w	r3, #1	; 0x1
 150:	6053      	str	r3, [r2, #4]
 152:	9a01      	ldr	r2, [sp, #4]
 154:	9b02      	ldr	r3, [sp, #8]
 156:	429a      	cmp	r2, r3
 158:	d010      	beq.n	17c <PCNT_CounterTopSet+0x17c>
 15a:	9803      	ldr	r0, [sp, #12]
 15c:	f04f 0102 	mov.w	r1, #2	; 0x2
 160:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 164:	9a03      	ldr	r2, [sp, #12]
 166:	9b01      	ldr	r3, [sp, #4]
 168:	6153      	str	r3, [r2, #20]
 16a:	9803      	ldr	r0, [sp, #12]
 16c:	f04f 0106 	mov.w	r1, #6	; 0x6
 170:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 174:	9a03      	ldr	r2, [sp, #12]
 176:	f04f 0302 	mov.w	r3, #2	; 0x2
 17a:	6053      	str	r3, [r2, #4]
 17c:	9b05      	ldr	r3, [sp, #20]
 17e:	f003 0303 	and.w	r3, r3, #3	; 0x3
 182:	2b00      	cmp	r3, #0
 184:	d007      	beq.n	196 <PCNT_CounterTopSet+0x196>
 186:	9803      	ldr	r0, [sp, #12]
 188:	f04f 0103 	mov.w	r1, #3	; 0x3
 18c:	f7ff fffe 	bl	0 <PCNT_CounterTopSet>
 190:	9a03      	ldr	r2, [sp, #12]
 192:	9b05      	ldr	r3, [sp, #20]
 194:	6013      	str	r3, [r2, #0]
 196:	b007      	add	sp, #28
 198:	bd00      	pop	{pc}
 19a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.PCNT_Sync:

00000000 <PCNT_Sync>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	6adb      	ldr	r3, [r3, #44]
   a:	f003 0301 	and.w	r3, r3, #1	; 0x1
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d106      	bne.n	22 <PCNT_Sync+0x22>
  14:	9b01      	ldr	r3, [sp, #4]
  16:	6b1a      	ldr	r2, [r3, #48]
  18:	9b00      	ldr	r3, [sp, #0]
  1a:	ea02 0303 	and.w	r3, r2, r3
  1e:	2b00      	cmp	r3, #0
  20:	d1f8      	bne.n	14 <PCNT_Sync+0x14>
  22:	b002      	add	sp, #8
  24:	4770      	bx	lr
  26:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.PCNT_Enable:

00000000 <PCNT_Enable>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f246 0300 	movw	r3, #24576	; 0x6000
  12:	f2c4 0308 	movt	r3, #16392	; 0x4008
  16:	429a      	cmp	r2, r3
  18:	d015      	beq.n	46 <PCNT_Enable+0x46>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f246 4300 	movw	r3, #25600	; 0x6400
  20:	f2c4 0308 	movt	r3, #16392	; 0x4008
  24:	429a      	cmp	r2, r3
  26:	d00e      	beq.n	46 <PCNT_Enable+0x46>
  28:	9a01      	ldr	r2, [sp, #4]
  2a:	f646 0300 	movw	r3, #26624	; 0x6800
  2e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  32:	429a      	cmp	r2, r3
  34:	d007      	beq.n	46 <PCNT_Enable+0x46>
  36:	f240 0000 	movw	r0, #0	; 0x0
  3a:	f2c0 0000 	movt	r0, #0	; 0x0
  3e:	f240 111b 	movw	r1, #283	; 0x11b
  42:	f7ff fffe 	bl	0 <assertEFM>
  46:	9b01      	ldr	r3, [sp, #4]
  48:	681b      	ldr	r3, [r3, #0]
  4a:	f023 0303 	bic.w	r3, r3, #3	; 0x3
  4e:	9303      	str	r3, [sp, #12]
  50:	f89d 2003 	ldrb.w	r2, [sp, #3]
  54:	9b03      	ldr	r3, [sp, #12]
  56:	ea43 0302 	orr.w	r3, r3, r2
  5a:	9303      	str	r3, [sp, #12]
  5c:	9801      	ldr	r0, [sp, #4]
  5e:	f04f 0101 	mov.w	r1, #1	; 0x1
  62:	f7ff fffe 	bl	0 <PCNT_Enable>
  66:	9a01      	ldr	r2, [sp, #4]
  68:	9b03      	ldr	r3, [sp, #12]
  6a:	6013      	str	r3, [r2, #0]
  6c:	b005      	add	sp, #20
  6e:	bd00      	pop	{pc}
Disassembly of section .text.PCNT_PRSInputEnable:

00000000 <PCNT_PRSInputEnable>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	460b      	mov	r3, r1
   8:	f88d 300b 	strb.w	r3, [sp, #11]
   c:	4613      	mov	r3, r2
   e:	f88d 300a 	strb.w	r3, [sp, #10]
  12:	9a03      	ldr	r2, [sp, #12]
  14:	f246 0300 	movw	r3, #24576	; 0x6000
  18:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1c:	429a      	cmp	r2, r3
  1e:	d015      	beq.n	4c <PCNT_PRSInputEnable+0x4c>
  20:	9a03      	ldr	r2, [sp, #12]
  22:	f246 4300 	movw	r3, #25600	; 0x6400
  26:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2a:	429a      	cmp	r2, r3
  2c:	d00e      	beq.n	4c <PCNT_PRSInputEnable+0x4c>
  2e:	9a03      	ldr	r2, [sp, #12]
  30:	f646 0300 	movw	r3, #26624	; 0x6800
  34:	f2c4 0308 	movt	r3, #16392	; 0x4008
  38:	429a      	cmp	r2, r3
  3a:	d007      	beq.n	4c <PCNT_PRSInputEnable+0x4c>
  3c:	f240 0000 	movw	r0, #0	; 0x0
  40:	f2c0 0000 	movt	r0, #0	; 0x0
  44:	f240 113b 	movw	r1, #315	; 0x13b
  48:	f7ff fffe 	bl	0 <assertEFM>
  4c:	f89d 300b 	ldrb.w	r3, [sp, #11]
  50:	9301      	str	r3, [sp, #4]
  52:	9b01      	ldr	r3, [sp, #4]
  54:	2b00      	cmp	r3, #0
  56:	d003      	beq.n	60 <PCNT_PRSInputEnable+0x60>
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	2b01      	cmp	r3, #1
  5c:	d00b      	beq.n	76 <PCNT_PRSInputEnable+0x76>
  5e:	e015      	b.n	8c <PCNT_PRSInputEnable+0x8c>
  60:	9b03      	ldr	r3, [sp, #12]
  62:	f103 033c 	add.w	r3, r3, #60	; 0x3c
  66:	f89d 200a 	ldrb.w	r2, [sp, #10]
  6a:	4618      	mov	r0, r3
  6c:	f04f 0104 	mov.w	r1, #4	; 0x4
  70:	f7ff fffe 	bl	0 <PCNT_PRSInputEnable>
  74:	e012      	b.n	9c <PCNT_PRSInputEnable+0x9c>
  76:	9b03      	ldr	r3, [sp, #12]
  78:	f103 033c 	add.w	r3, r3, #60	; 0x3c
  7c:	f89d 200a 	ldrb.w	r2, [sp, #10]
  80:	4618      	mov	r0, r3
  82:	f04f 010a 	mov.w	r1, #10	; 0xa
  86:	f7ff fffe 	bl	0 <PCNT_PRSInputEnable>
  8a:	e007      	b.n	12 <PCNT_PRSInputEnable+0x12>
  8c:	f240 0000 	movw	r0, #0	; 0x0
  90:	f2c0 0000 	movt	r0, #0	; 0x0
  94:	f240 1151 	movw	r1, #337	; 0x151
  98:	f7ff fffe 	bl	0 <assertEFM>
  9c:	b005      	add	sp, #20
  9e:	bd00      	pop	{pc}
Disassembly of section .text.PCNT_FreezeEnable:

00000000 <PCNT_FreezeEnable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f246 0300 	movw	r3, #24576	; 0x6000
  12:	f2c4 0308 	movt	r3, #16392	; 0x4008
  16:	429a      	cmp	r2, r3
  18:	d015      	beq.n	46 <PCNT_FreezeEnable+0x46>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f246 4300 	movw	r3, #25600	; 0x6400
  20:	f2c4 0308 	movt	r3, #16392	; 0x4008
  24:	429a      	cmp	r2, r3
  26:	d00e      	beq.n	46 <PCNT_FreezeEnable+0x46>
  28:	9a01      	ldr	r2, [sp, #4]
  2a:	f646 0300 	movw	r3, #26624	; 0x6800
  2e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  32:	429a      	cmp	r2, r3
  34:	d007      	beq.n	46 <PCNT_FreezeEnable+0x46>
  36:	f240 0000 	movw	r0, #0	; 0x0
  3a:	f2c0 0000 	movt	r0, #0	; 0x0
  3e:	f44f 71bb 	mov.w	r1, #374	; 0x176
  42:	f7ff fffe 	bl	0 <assertEFM>
  46:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4a:	2b00      	cmp	r3, #0
  4c:	d008      	beq.n	60 <assertEFM+0x60>
  4e:	9b01      	ldr	r3, [sp, #4]
  50:	6b1b      	ldr	r3, [r3, #48]
  52:	2b00      	cmp	r3, #0
  54:	d1fb      	bne.n	4e <assertEFM+0x4e>
  56:	9a01      	ldr	r2, [sp, #4]
  58:	f04f 0301 	mov.w	r3, #1	; 0x1
  5c:	62d3      	str	r3, [r2, #44]
  5e:	e003      	b.n	68 <assertEFM+0x68>
  60:	9a01      	ldr	r2, [sp, #4]
  62:	f04f 0300 	mov.w	r3, #0	; 0x0
  66:	62d3      	str	r3, [r2, #44]
  68:	b003      	add	sp, #12
  6a:	bd00      	pop	{pc}
Disassembly of section .text.PCNT_Init:

00000000 <PCNT_Init>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f246 0300 	movw	r3, #24576	; 0x6000
   e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  12:	429a      	cmp	r2, r3
  14:	d015      	beq.n	42 <PCNT_Init+0x42>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f246 4300 	movw	r3, #25600	; 0x6400
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	429a      	cmp	r2, r3
  22:	d00e      	beq.n	42 <PCNT_Init+0x42>
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f646 0300 	movw	r3, #26624	; 0x6800
  2a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2e:	429a      	cmp	r2, r3
  30:	d007      	beq.n	42 <PCNT_Init+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f240 11b9 	movw	r1, #441	; 0x1b9
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	9a01      	ldr	r2, [sp, #4]
  44:	f246 0300 	movw	r3, #24576	; 0x6000
  48:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4c:	429a      	cmp	r2, r3
  4e:	d11b      	bne.n	88 <PCNT_Init+0x88>
  50:	9b00      	ldr	r3, [sp, #0]
  52:	685a      	ldr	r2, [r3, #4]
  54:	f64f 73ff 	movw	r3, #65535	; 0xffff
  58:	429a      	cmp	r2, r3
  5a:	d907      	bls.n	6c <PCNT_Init+0x6c>
  5c:	f240 0000 	movw	r0, #0	; 0x0
  60:	f2c0 0000 	movt	r0, #0	; 0x0
  64:	f44f 71df 	mov.w	r1, #446	; 0x1be
  68:	f7ff fffe 	bl	0 <assertEFM>
  6c:	9b00      	ldr	r3, [sp, #0]
  6e:	689a      	ldr	r2, [r3, #8]
  70:	f64f 73ff 	movw	r3, #65535	; 0xffff
  74:	429a      	cmp	r2, r3
  76:	d907      	bls.n	88 <PCNT_Init+0x88>
  78:	f240 0000 	movw	r0, #0	; 0x0
  7c:	f2c0 0000 	movt	r0, #0	; 0x0
  80:	f240 11bf 	movw	r1, #447	; 0x1bf
  84:	f7ff fffe 	bl	0 <assertEFM>
  88:	9a01      	ldr	r2, [sp, #4]
  8a:	f246 4300 	movw	r3, #25600	; 0x6400
  8e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  92:	429a      	cmp	r2, r3
  94:	d117      	bne.n	c6 <PCNT_Init+0xc6>
  96:	9b00      	ldr	r3, [sp, #0]
  98:	685b      	ldr	r3, [r3, #4]
  9a:	2bff      	cmp	r3, #255
  9c:	d907      	bls.n	ae <PCNT_Init+0xae>
  9e:	f240 0000 	movw	r0, #0	; 0x0
  a2:	f2c0 0000 	movt	r0, #0	; 0x0
  a6:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
  aa:	f7ff fffe 	bl	0 <assertEFM>
  ae:	9b00      	ldr	r3, [sp, #0]
  b0:	689b      	ldr	r3, [r3, #8]
  b2:	2bff      	cmp	r3, #255
  b4:	d907      	bls.n	c6 <PCNT_Init+0xc6>
  b6:	f240 0000 	movw	r0, #0	; 0x0
  ba:	f2c0 0000 	movt	r0, #0	; 0x0
  be:	f240 11c7 	movw	r1, #455	; 0x1c7
  c2:	f7ff fffe 	bl	0 <assertEFM>
  c6:	9a01      	ldr	r2, [sp, #4]
  c8:	f646 0300 	movw	r3, #26624	; 0x6800
  cc:	f2c4 0308 	movt	r3, #16392	; 0x4008
  d0:	429a      	cmp	r2, r3
  d2:	d117      	bne.n	104 <PCNT_Init+0x104>
  d4:	9b00      	ldr	r3, [sp, #0]
  d6:	685b      	ldr	r3, [r3, #4]
  d8:	2bff      	cmp	r3, #255
  da:	d907      	bls.n	ec <PCNT_Init+0xec>
  dc:	f240 0000 	movw	r0, #0	; 0x0
  e0:	f2c0 0000 	movt	r0, #0	; 0x0
  e4:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
  e8:	f7ff fffe 	bl	0 <assertEFM>
  ec:	9b00      	ldr	r3, [sp, #0]
  ee:	689b      	ldr	r3, [r3, #8]
  f0:	2bff      	cmp	r3, #255
  f2:	d907      	bls.n	104 <PCNT_Init+0x104>
  f4:	f240 0000 	movw	r0, #0	; 0x0
  f8:	f2c0 0000 	movt	r0, #0	; 0x0
  fc:	f240 11cf 	movw	r1, #463	; 0x1cf
 100:	f7ff fffe 	bl	0 <assertEFM>
 104:	9801      	ldr	r0, [sp, #4]
 106:	f7ff fffe 	bl	0 <PCNT_Init>
 10a:	4603      	mov	r3, r0
 10c:	9303      	str	r3, [sp, #12]
 10e:	9b01      	ldr	r3, [sp, #4]
 110:	6bdb      	ldr	r3, [r3, #60]
 112:	f423 7372 	bic.w	r3, r3, #968	; 0x3c8
 116:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 11a:	9304      	str	r3, [sp, #16]
 11c:	9b00      	ldr	r3, [sp, #0]
 11e:	7cdb      	ldrb	r3, [r3, #19]
 120:	461a      	mov	r2, r3
 122:	9b00      	ldr	r3, [sp, #0]
 124:	7d1b      	ldrb	r3, [r3, #20]
 126:	ea4f 1383 	mov.w	r3, r3, lsl #6
 12a:	ea42 0203 	orr.w	r2, r2, r3
 12e:	9b04      	ldr	r3, [sp, #16]
 130:	ea43 0302 	orr.w	r3, r3, r2
 134:	9304      	str	r3, [sp, #16]
 136:	9a01      	ldr	r2, [sp, #4]
 138:	9b04      	ldr	r3, [sp, #16]
 13a:	63d3      	str	r3, [r2, #60]
 13c:	f04f 0300 	mov.w	r3, #0	; 0x0
 140:	9304      	str	r3, [sp, #16]
 142:	9b00      	ldr	r3, [sp, #0]
 144:	7b1b      	ldrb	r3, [r3, #12]
 146:	2b00      	cmp	r3, #0
 148:	d003      	beq.n	152 <PCNT_Init+0x152>
 14a:	9b04      	ldr	r3, [sp, #16]
 14c:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 150:	9304      	str	r3, [sp, #16]
 152:	9b00      	ldr	r3, [sp, #0]
 154:	7b5b      	ldrb	r3, [r3, #13]
 156:	2b00      	cmp	r3, #0
 158:	d003      	beq.n	162 <PCNT_Init+0x162>
 15a:	9b04      	ldr	r3, [sp, #16]
 15c:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 160:	9304      	str	r3, [sp, #16]
 162:	9b00      	ldr	r3, [sp, #0]
 164:	7b9b      	ldrb	r3, [r3, #14]
 166:	2b00      	cmp	r3, #0
 168:	d003      	beq.n	172 <PCNT_Init+0x172>
 16a:	9b04      	ldr	r3, [sp, #16]
 16c:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 170:	9304      	str	r3, [sp, #16]
 172:	9b00      	ldr	r3, [sp, #0]
 174:	7bdb      	ldrb	r3, [r3, #15]
 176:	2b00      	cmp	r3, #0
 178:	d003      	beq.n	182 <PCNT_Init+0x182>
 17a:	9b04      	ldr	r3, [sp, #16]
 17c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 180:	9304      	str	r3, [sp, #16]
 182:	9b00      	ldr	r3, [sp, #0]
 184:	7c1b      	ldrb	r3, [r3, #16]
 186:	2b00      	cmp	r3, #0
 188:	d003      	beq.n	192 <PCNT_Init+0x192>
 18a:	9b04      	ldr	r3, [sp, #16]
 18c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 190:	9304      	str	r3, [sp, #16]
 192:	9b00      	ldr	r3, [sp, #0]
 194:	7c5b      	ldrb	r3, [r3, #17]
 196:	ea4f 2383 	mov.w	r3, r3, lsl #10
 19a:	461a      	mov	r2, r3
 19c:	9b04      	ldr	r3, [sp, #16]
 19e:	ea43 0302 	orr.w	r3, r3, r2
 1a2:	9304      	str	r3, [sp, #16]
 1a4:	f04f 0300 	mov.w	r3, #0	; 0x0
 1a8:	9305      	str	r3, [sp, #20]
 1aa:	9b00      	ldr	r3, [sp, #0]
 1ac:	7c9b      	ldrb	r3, [r3, #18]
 1ae:	2b03      	cmp	r3, #3
 1b0:	d816      	bhi.n	1e0 <PCNT_Init+0x1e0>
 1b2:	a201      	add	r2, pc, #4	(adr r2, 1b8 <PCNT_Init+0x1b8>)
 1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 1b8:	000001c9 	.word	0x000001c9
 1bc:	000001d9 	.word	0x000001d9
 1c0:	000001d9 	.word	0x000001d9
 1c4:	000001d1 	.word	0x000001d1
 1c8:	f04f 0303 	mov.w	r3, #3	; 0x3
 1cc:	9305      	str	r3, [sp, #20]
 1ce:	e00f      	b.n	1f0 <PCNT_Init+0x1f0>
 1d0:	f04f 0300 	mov.w	r3, #0	; 0x0
 1d4:	9305      	str	r3, [sp, #20]
 1d6:	e00b      	b.n	1f0 <PCNT_Init+0x1f0>
 1d8:	9b00      	ldr	r3, [sp, #0]
 1da:	7c9b      	ldrb	r3, [r3, #18]
 1dc:	9305      	str	r3, [sp, #20]
 1de:	e007      	b.n	1f0 <PCNT_Init+0x1f0>
 1e0:	f240 0000 	movw	r0, #0	; 0x0
 1e4:	f2c0 0000 	movt	r0, #0	; 0x0
 1e8:	f240 211a 	movw	r1, #538	; 0x21a
 1ec:	f7ff fffe 	bl	0 <assertEFM>
 1f0:	9b05      	ldr	r3, [sp, #20]
 1f2:	ea4f 3283 	mov.w	r2, r3, lsl #14
 1f6:	9b04      	ldr	r3, [sp, #16]
 1f8:	ea43 0302 	orr.w	r3, r3, r2
 1fc:	9304      	str	r3, [sp, #16]
 1fe:	9b01      	ldr	r3, [sp, #4]
 200:	4618      	mov	r0, r3
 202:	f04f 0105 	mov.w	r1, #5	; 0x5
 206:	f04f 0201 	mov.w	r2, #1	; 0x1
 20a:	f7ff fffe 	bl	0 <PCNT_Init>
 20e:	9803      	ldr	r0, [sp, #12]
 210:	f04f 0100 	mov.w	r1, #0	; 0x0
 214:	f7ff fffe 	bl	0 <CMU_PCNTClockExternalSet>
 218:	9b00      	ldr	r3, [sp, #0]
 21a:	781b      	ldrb	r3, [r3, #0]
 21c:	f1a3 0302 	sub.w	r3, r3, #2	; 0x2
 220:	2b01      	cmp	r3, #1
 222:	d825      	bhi.n	270 <PCNT_Init+0x270>
 224:	9b00      	ldr	r3, [sp, #0]
 226:	781b      	ldrb	r3, [r3, #0]
 228:	461a      	mov	r2, r3
 22a:	9b04      	ldr	r3, [sp, #16]
 22c:	ea43 0302 	orr.w	r3, r3, r2
 230:	9304      	str	r3, [sp, #16]
 232:	9801      	ldr	r0, [sp, #4]
 234:	f04f 0101 	mov.w	r1, #1	; 0x1
 238:	f7ff fffe 	bl	0 <PCNT_Init>
 23c:	9a01      	ldr	r2, [sp, #4]
 23e:	f04f 0320 	mov.w	r3, #32	; 0x20
 242:	6013      	str	r3, [r2, #0]
 244:	9801      	ldr	r0, [sp, #4]
 246:	f04f 0101 	mov.w	r1, #1	; 0x1
 24a:	f7ff fffe 	bl	0 <PCNT_Init>
 24e:	9803      	ldr	r0, [sp, #12]
 250:	f04f 0101 	mov.w	r1, #1	; 0x1
 254:	f7ff fffe 	bl	0 <CMU_PCNTClockExternalSet>
 258:	9b00      	ldr	r3, [sp, #0]
 25a:	689a      	ldr	r2, [r3, #8]
 25c:	9b01      	ldr	r3, [sp, #4]
 25e:	615a      	str	r2, [r3, #20]
 260:	9a01      	ldr	r2, [sp, #4]
 262:	f04f 0302 	mov.w	r3, #2	; 0x2
 266:	6053      	str	r3, [r2, #4]
 268:	9a01      	ldr	r2, [sp, #4]
 26a:	9b04      	ldr	r3, [sp, #16]
 26c:	6013      	str	r3, [r2, #0]
 26e:	e031      	b.n	2d4 <PCNT_Init+0x2d4>
 270:	9b01      	ldr	r3, [sp, #4]
 272:	681b      	ldr	r3, [r3, #0]
 274:	f003 0303 	and.w	r3, r3, #3	; 0x3
 278:	2b00      	cmp	r3, #0
 27a:	d009      	beq.n	290 <PCNT_Init+0x290>
 27c:	9b04      	ldr	r3, [sp, #16]
 27e:	f043 0220 	orr.w	r2, r3, #32	; 0x20
 282:	9b01      	ldr	r3, [sp, #4]
 284:	601a      	str	r2, [r3, #0]
 286:	9801      	ldr	r0, [sp, #4]
 288:	f04f 0101 	mov.w	r1, #1	; 0x1
 28c:	f7ff fffe 	bl	0 <PCNT_Init>
 290:	9b01      	ldr	r3, [sp, #4]
 292:	4618      	mov	r0, r3
 294:	f04f 0105 	mov.w	r1, #5	; 0x5
 298:	f04f 0200 	mov.w	r2, #0	; 0x0
 29c:	f7ff fffe 	bl	0 <PCNT_Init>
 2a0:	9b00      	ldr	r3, [sp, #0]
 2a2:	685a      	ldr	r2, [r3, #4]
 2a4:	9b00      	ldr	r3, [sp, #0]
 2a6:	689b      	ldr	r3, [r3, #8]
 2a8:	9801      	ldr	r0, [sp, #4]
 2aa:	4611      	mov	r1, r2
 2ac:	461a      	mov	r2, r3
 2ae:	f7ff fffe 	bl	0 <PCNT_Init>
 2b2:	9b00      	ldr	r3, [sp, #0]
 2b4:	781b      	ldrb	r3, [r3, #0]
 2b6:	2b01      	cmp	r3, #1
 2b8:	d10c      	bne.n	2d4 <PCNT_Init+0x2d4>
 2ba:	9801      	ldr	r0, [sp, #4]
 2bc:	f04f 0101 	mov.w	r1, #1	; 0x1
 2c0:	f7ff fffe 	bl	0 <PCNT_Init>
 2c4:	9b00      	ldr	r3, [sp, #0]
 2c6:	781b      	ldrb	r3, [r3, #0]
 2c8:	461a      	mov	r2, r3
 2ca:	9b04      	ldr	r3, [sp, #16]
 2cc:	ea42 0203 	orr.w	r2, r2, r3
 2d0:	9b01      	ldr	r3, [sp, #4]
 2d2:	601a      	str	r2, [r3, #0]
 2d4:	b007      	add	sp, #28
 2d6:	bd00      	pop	{pc}
Disassembly of section .text.PCNT_Map:

00000000 <PCNT_Map>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9a01      	ldr	r2, [sp, #4]
   6:	f24a 0300 	movw	r3, #40960	; 0xa000
   a:	f6cb 73f7 	movt	r3, #49143	; 0xbff7
   e:	4413      	add	r3, r2
  10:	ea4f 2393 	mov.w	r3, r3, lsr #10
  14:	4618      	mov	r0, r3
  16:	b002      	add	sp, #8
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.PCNT_Reset:

00000000 <PCNT_Reset>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f246 0300 	movw	r3, #24576	; 0x6000
   c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  10:	429a      	cmp	r2, r3
  12:	d015      	beq.n	40 <PCNT_Reset+0x40>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f246 4300 	movw	r3, #25600	; 0x6400
  1a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1e:	429a      	cmp	r2, r3
  20:	d00e      	beq.n	40 <PCNT_Reset+0x40>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f646 0300 	movw	r3, #26624	; 0x6800
  28:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2c:	429a      	cmp	r2, r3
  2e:	d007      	beq.n	40 <PCNT_Reset+0x40>
  30:	f240 0000 	movw	r0, #0	; 0x0
  34:	f2c0 0000 	movt	r0, #0	; 0x0
  38:	f44f 7122 	mov.w	r1, #648	; 0x288
  3c:	f7ff fffe 	bl	0 <assertEFM>
  40:	9801      	ldr	r0, [sp, #4]
  42:	f7ff fffe 	bl	0 <PCNT_Reset>
  46:	4603      	mov	r3, r0
  48:	9303      	str	r3, [sp, #12]
  4a:	9a01      	ldr	r2, [sp, #4]
  4c:	f04f 0300 	mov.w	r3, #0	; 0x0
  50:	6253      	str	r3, [r2, #36]
  52:	9b01      	ldr	r3, [sp, #4]
  54:	4618      	mov	r0, r3
  56:	f04f 0105 	mov.w	r1, #5	; 0x5
  5a:	f04f 0201 	mov.w	r2, #1	; 0x1
  5e:	f7ff fffe 	bl	0 <PCNT_Reset>
  62:	9803      	ldr	r0, [sp, #12]
  64:	f04f 0100 	mov.w	r1, #0	; 0x0
  68:	f7ff fffe 	bl	0 <CMU_PCNTClockExternalSet>
  6c:	9801      	ldr	r0, [sp, #4]
  6e:	f04f 01ff 	mov.w	r1, #255	; 0xff
  72:	f7ff fffe 	bl	0 <PCNT_Reset>
  76:	9a01      	ldr	r2, [sp, #4]
  78:	f04f 0320 	mov.w	r3, #32	; 0x20
  7c:	6013      	str	r3, [r2, #0]
  7e:	9801      	ldr	r0, [sp, #4]
  80:	f04f 0101 	mov.w	r1, #1	; 0x1
  84:	f7ff fffe 	bl	0 <PCNT_Reset>
  88:	9b01      	ldr	r3, [sp, #4]
  8a:	4618      	mov	r0, r3
  8c:	f04f 0105 	mov.w	r1, #5	; 0x5
  90:	f04f 0200 	mov.w	r2, #0	; 0x0
  94:	f7ff fffe 	bl	0 <PCNT_Reset>
  98:	9a01      	ldr	r2, [sp, #4]
  9a:	f04f 030f 	mov.w	r3, #15	; 0xf
  9e:	6213      	str	r3, [r2, #32]
  a0:	b005      	add	sp, #20
  a2:	bd00      	pop	{pc}
Disassembly of section .text.PCNT_TopBufferSet:

00000000 <PCNT_TopBufferSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f246 0300 	movw	r3, #24576	; 0x6000
   e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  12:	429a      	cmp	r2, r3
  14:	d015      	beq.n	42 <PCNT_TopBufferSet+0x42>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f246 4300 	movw	r3, #25600	; 0x6400
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	429a      	cmp	r2, r3
  22:	d00e      	beq.n	42 <PCNT_TopBufferSet+0x42>
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f646 0300 	movw	r3, #26624	; 0x6800
  2a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2e:	429a      	cmp	r2, r3
  30:	d007      	beq.n	42 <PCNT_TopBufferSet+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f240 21bb 	movw	r1, #699	; 0x2bb
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	9801      	ldr	r0, [sp, #4]
  44:	f04f 0104 	mov.w	r1, #4	; 0x4
  48:	f7ff fffe 	bl	0 <PCNT_TopBufferSet>
  4c:	9a01      	ldr	r2, [sp, #4]
  4e:	9b00      	ldr	r3, [sp, #0]
  50:	6153      	str	r3, [r2, #20]
  52:	b003      	add	sp, #12
  54:	bd00      	pop	{pc}
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.PCNT_TopSet:

00000000 <PCNT_TopSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f246 0300 	movw	r3, #24576	; 0x6000
   e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  12:	429a      	cmp	r2, r3
  14:	d015      	beq.n	42 <PCNT_TopSet+0x42>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f246 4300 	movw	r3, #25600	; 0x6400
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	429a      	cmp	r2, r3
  22:	d00e      	beq.n	42 <PCNT_TopSet+0x42>
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f646 0300 	movw	r3, #26624	; 0x6800
  2a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2e:	429a      	cmp	r2, r3
  30:	d007      	beq.n	42 <PCNT_TopSet+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f240 21d5 	movw	r1, #725	; 0x2d5
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	9a01      	ldr	r2, [sp, #4]
  44:	f246 0300 	movw	r3, #24576	; 0x6000
  48:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4c:	429a      	cmp	r2, r3
  4e:	d10c      	bne.n	6a <PCNT_TopSet+0x6a>
  50:	9a00      	ldr	r2, [sp, #0]
  52:	f64f 73ff 	movw	r3, #65535	; 0xffff
  56:	429a      	cmp	r2, r3
  58:	d907      	bls.n	6a <PCNT_TopSet+0x6a>
  5a:	f240 0000 	movw	r0, #0	; 0x0
  5e:	f2c0 0000 	movt	r0, #0	; 0x0
  62:	f240 21da 	movw	r1, #730	; 0x2da
  66:	f7ff fffe 	bl	0 <assertEFM>
  6a:	9a01      	ldr	r2, [sp, #4]
  6c:	f246 4300 	movw	r3, #25600	; 0x6400
  70:	f2c4 0308 	movt	r3, #16392	; 0x4008
  74:	429a      	cmp	r2, r3
  76:	d10a      	bne.n	8e <PCNT_TopSet+0x8e>
  78:	9b00      	ldr	r3, [sp, #0]
  7a:	2bff      	cmp	r3, #255
  7c:	d907      	bls.n	8e <PCNT_TopSet+0x8e>
  7e:	f240 0000 	movw	r0, #0	; 0x0
  82:	f2c0 0000 	movt	r0, #0	; 0x0
  86:	f240 21e1 	movw	r1, #737	; 0x2e1
  8a:	f7ff fffe 	bl	0 <assertEFM>
  8e:	9a01      	ldr	r2, [sp, #4]
  90:	f646 0300 	movw	r3, #26624	; 0x6800
  94:	f2c4 0308 	movt	r3, #16392	; 0x4008
  98:	429a      	cmp	r2, r3
  9a:	d10a      	bne.n	b2 <PCNT_TopSet+0xb2>
  9c:	9b00      	ldr	r3, [sp, #0]
  9e:	2bff      	cmp	r3, #255
  a0:	d907      	bls.n	b2 <PCNT_TopSet+0xb2>
  a2:	f240 0000 	movw	r0, #0	; 0x0
  a6:	f2c0 0000 	movt	r0, #0	; 0x0
  aa:	f44f 713a 	mov.w	r1, #744	; 0x2e8
  ae:	f7ff fffe 	bl	0 <assertEFM>
  b2:	9801      	ldr	r0, [sp, #4]
  b4:	f04f 0104 	mov.w	r1, #4	; 0x4
  b8:	f7ff fffe 	bl	0 <PCNT_TopSet>
  bc:	9a01      	ldr	r2, [sp, #4]
  be:	9b00      	ldr	r3, [sp, #0]
  c0:	6153      	str	r3, [r2, #20]
  c2:	9801      	ldr	r0, [sp, #4]
  c4:	f04f 0106 	mov.w	r1, #6	; 0x6
  c8:	f7ff fffe 	bl	0 <PCNT_TopSet>
  cc:	9a01      	ldr	r2, [sp, #4]
  ce:	f04f 0302 	mov.w	r3, #2	; 0x2
  d2:	6053      	str	r3, [r2, #4]
  d4:	b003      	add	sp, #12
  d6:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_prs.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	7270      	strb	r0, [r6, #9]
  24:	2e73      	cmp	r6, #115
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.PRS_SourceSignalSet:

00000000 <PRS_SourceSignalSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9300      	str	r3, [sp, #0]
   c:	9b03      	ldr	r3, [sp, #12]
   e:	2b0b      	cmp	r3, #11
  10:	d907      	bls.n	22 <PRS_SourceSignalSet+0x22>
  12:	f240 0000 	movw	r0, #0	; 0x0
  16:	f2c0 0000 	movt	r0, #0	; 0x0
  1a:	f04f 014c 	mov.w	r1, #76	; 0x4c
  1e:	f7ff fffe 	bl	0 <assertEFM>
  22:	f24c 0100 	movw	r1, #49152	; 0xc000
  26:	f2c4 010c 	movt	r1, #16396	; 0x400c
  2a:	9803      	ldr	r0, [sp, #12]
  2c:	9b02      	ldr	r3, [sp, #8]
  2e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
  32:	9b01      	ldr	r3, [sp, #4]
  34:	f003 0307 	and.w	r3, r3, #7	; 0x7
  38:	ea42 0203 	orr.w	r2, r2, r3
  3c:	9b00      	ldr	r3, [sp, #0]
  3e:	ea42 0203 	orr.w	r2, r2, r3
  42:	f100 0304 	add.w	r3, r0, #4	; 0x4
  46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  4a:	b005      	add	sp, #20
  4c:	bd00      	pop	{pc}
  4e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.PRS_SourceAsyncSignalSet:

00000000 <PRS_SourceAsyncSignalSet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b03      	ldr	r3, [sp, #12]
   c:	2b0b      	cmp	r3, #11
   e:	d907      	bls.n	20 <PRS_SourceAsyncSignalSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f04f 0179 	mov.w	r1, #121	; 0x79
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	f24c 0100 	movw	r1, #49152	; 0xc000
  24:	f2c4 010c 	movt	r1, #16396	; 0x400c
  28:	9803      	ldr	r0, [sp, #12]
  2a:	9b02      	ldr	r3, [sp, #8]
  2c:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
  30:	9b01      	ldr	r3, [sp, #4]
  32:	f003 0307 	and.w	r3, r3, #7	; 0x7
  36:	ea42 0303 	orr.w	r3, r2, r3
  3a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
  3e:	f100 0304 	add.w	r3, r0, #4	; 0x4
  42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  46:	b005      	add	sp, #20
  48:	bd00      	pop	{pc}
  4a:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_rmu.o:     file format elf32-littlearm

Disassembly of section .text.RMU_ResetControl:

00000000 <RMU_ResetControl>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	460a      	mov	r2, r1
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	4613      	mov	r3, r2
   e:	f88d 3006 	strb.w	r3, [sp, #6]
  12:	f89d 3007 	ldrb.w	r3, [sp, #7]
  16:	f89d 2006 	ldrb.w	r2, [sp, #6]
  1a:	f24a 0000 	movw	r0, #40960	; 0xa000
  1e:	f2c4 000c 	movt	r0, #16396	; 0x400c
  22:	4619      	mov	r1, r3
  24:	f7ff fffe 	bl	0 <RMU_ResetControl>
  28:	b003      	add	sp, #12
  2a:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.RMU_ResetCauseClear:

00000000 <RMU_ResetCauseClear>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	f24a 0300 	movw	r3, #40960	; 0xa000
   8:	f2c4 030c 	movt	r3, #16396	; 0x400c
   c:	f04f 0201 	mov.w	r2, #1	; 0x1
  10:	609a      	str	r2, [r3, #8]
  12:	f246 0300 	movw	r3, #24576	; 0x6000
  16:	f2c4 030c 	movt	r3, #16396	; 0x400c
  1a:	689b      	ldr	r3, [r3, #8]
  1c:	f003 0301 	and.w	r3, r3, #1	; 0x1
  20:	9301      	str	r3, [sp, #4]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	2b00      	cmp	r3, #0
  26:	d001      	beq.n	2c <RMU_ResetCauseClear+0x2c>
  28:	f7ff fffe 	bl	0 <RMU_ResetCauseClear>
  2c:	f246 0024 	movw	r0, #24612	; 0x6024
  30:	f2c4 000c 	movt	r0, #16396	; 0x400c
  34:	f04f 0100 	mov.w	r1, #0	; 0x0
  38:	f04f 0201 	mov.w	r2, #1	; 0x1
  3c:	f7ff fffe 	bl	0 <RMU_ResetCauseClear>
  40:	f246 0024 	movw	r0, #24612	; 0x6024
  44:	f2c4 000c 	movt	r0, #16396	; 0x400c
  48:	f04f 0100 	mov.w	r1, #0	; 0x0
  4c:	f04f 0200 	mov.w	r2, #0	; 0x0
  50:	f7ff fffe 	bl	0 <RMU_ResetCauseClear>
  54:	9b01      	ldr	r3, [sp, #4]
  56:	2b00      	cmp	r3, #0
  58:	d001      	beq.n	5e <RMU_ResetCauseClear+0x5e>
  5a:	f7ff fffe 	bl	0 <RMU_ResetCauseClear>
  5e:	b003      	add	sp, #12
  60:	bd00      	pop	{pc}
  62:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.EMU_Unlock:

00000000 <EMU_Unlock>:
   0:	f246 0300 	movw	r3, #24576	; 0x6000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	f64a 52e8 	movw	r2, #44520	; 0xade8
   c:	609a      	str	r2, [r3, #8]
   e:	4770      	bx	lr
Disassembly of section .text.EMU_Lock:

00000000 <EMU_Lock>:
   0:	f246 0300 	movw	r3, #24576	; 0x6000
   4:	f2c4 030c 	movt	r3, #16396	; 0x400c
   8:	f04f 0200 	mov.w	r2, #0	; 0x0
   c:	609a      	str	r2, [r3, #8]
   e:	4770      	bx	lr
Disassembly of section .text.RMU_ResetCauseGet:

00000000 <RMU_ResetCauseGet>:
   0:	b082      	sub	sp, #8
   2:	f24a 0300 	movw	r3, #40960	; 0xa000
   6:	f2c4 030c 	movt	r3, #16396	; 0x400c
   a:	685b      	ldr	r3, [r3, #4]
   c:	9301      	str	r3, [sp, #4]
   e:	9b01      	ldr	r3, [sp, #4]
  10:	f003 0380 	and.w	r3, r3, #128	; 0x80
  14:	2b00      	cmp	r3, #0
  16:	d003      	beq.n	20 <RMU_ResetCauseGet+0x20>
  18:	9b01      	ldr	r3, [sp, #4]
  1a:	f023 0366 	bic.w	r3, r3, #102	; 0x66
  1e:	9301      	str	r3, [sp, #4]
  20:	9b01      	ldr	r3, [sp, #4]
  22:	f003 0301 	and.w	r3, r3, #1	; 0x1
  26:	b2db      	uxtb	r3, r3
  28:	2b00      	cmp	r3, #0
  2a:	d003      	beq.n	34 <RMU_ResetCauseGet+0x34>
  2c:	f04f 0301 	mov.w	r3, #1	; 0x1
  30:	9301      	str	r3, [sp, #4]
  32:	e07a      	b.n	12a <RMU_ResetCauseGet+0x12a>
  34:	9b01      	ldr	r3, [sp, #4]
  36:	f003 0383 	and.w	r3, r3, #131	; 0x83
  3a:	2b02      	cmp	r3, #2
  3c:	d103      	bne.n	46 <RMU_ResetCauseGet+0x46>
  3e:	f04f 0302 	mov.w	r3, #2	; 0x2
  42:	9301      	str	r3, [sp, #4]
  44:	e071      	b.n	12a <RMU_ResetCauseGet+0x12a>
  46:	9b01      	ldr	r3, [sp, #4]
  48:	f003 031f 	and.w	r3, r3, #31	; 0x1f
  4c:	2b04      	cmp	r3, #4
  4e:	d103      	bne.n	58 <RMU_ResetCauseGet+0x58>
  50:	f04f 0304 	mov.w	r3, #4	; 0x4
  54:	9301      	str	r3, [sp, #4]
  56:	e068      	b.n	12a <RMU_ResetCauseGet+0x12a>
  58:	9b01      	ldr	r3, [sp, #4]
  5a:	f003 0318 	and.w	r3, r3, #24	; 0x18
  5e:	2b00      	cmp	r3, #0
  60:	d004      	beq.n	6c <RMU_ResetCauseGet+0x6c>
  62:	9b01      	ldr	r3, [sp, #4]
  64:	f003 0318 	and.w	r3, r3, #24	; 0x18
  68:	9301      	str	r3, [sp, #4]
  6a:	e05e      	b.n	12a <RMU_ResetCauseGet+0x12a>
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	f003 0360 	and.w	r3, r3, #96	; 0x60
  72:	2b00      	cmp	r3, #0
  74:	d004      	beq.n	80 <RMU_ResetCauseGet+0x80>
  76:	9b01      	ldr	r3, [sp, #4]
  78:	f003 0360 	and.w	r3, r3, #96	; 0x60
  7c:	9301      	str	r3, [sp, #4]
  7e:	e054      	b.n	12a <RMU_ResetCauseGet+0x12a>
  80:	9b01      	ldr	r3, [sp, #4]
  82:	f403 7300 	and.w	r3, r3, #512	; 0x200
  86:	2b00      	cmp	r3, #0
  88:	d003      	beq.n	92 <RMU_ResetCauseGet+0x92>
  8a:	f44f 7300 	mov.w	r3, #512	; 0x200
  8e:	9301      	str	r3, [sp, #4]
  90:	e04b      	b.n	12a <RMU_ResetCauseGet+0x12a>
  92:	9b01      	ldr	r3, [sp, #4]
  94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  98:	2b00      	cmp	r3, #0
  9a:	d003      	beq.n	a4 <RMU_ResetCauseGet+0xa4>
  9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  a0:	9301      	str	r3, [sp, #4]
  a2:	e042      	b.n	12a <RMU_ResetCauseGet+0x12a>
  a4:	9b01      	ldr	r3, [sp, #4]
  a6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
  aa:	2b00      	cmp	r3, #0
  ac:	d008      	beq.n	c0 <RMU_ResetCauseGet+0xc0>
  ae:	9a01      	ldr	r2, [sp, #4]
  b0:	f248 1380 	movw	r3, #33152	; 0x8180
  b4:	f2c0 0300 	movt	r3, #0	; 0x0
  b8:	ea02 0303 	and.w	r3, r2, r3
  bc:	9301      	str	r3, [sp, #4]
  be:	e034      	b.n	12a <RMU_ResetCauseGet+0x12a>
  c0:	9b01      	ldr	r3, [sp, #4]
  c2:	f003 0388 	and.w	r3, r3, #136	; 0x88
  c6:	2b00      	cmp	r3, #0
  c8:	d004      	beq.n	d4 <RMU_ResetCauseGet+0xd4>
  ca:	9b01      	ldr	r3, [sp, #4]
  cc:	f003 0388 	and.w	r3, r3, #136	; 0x88
  d0:	9301      	str	r3, [sp, #4]
  d2:	e02a      	b.n	12a <RMU_ResetCauseGet+0x12a>
  d4:	9b01      	ldr	r3, [sp, #4]
  d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  da:	2b00      	cmp	r3, #0
  dc:	d004      	beq.n	e8 <RMU_ResetCauseGet+0xe8>
  de:	9b01      	ldr	r3, [sp, #4]
  e0:	f403 4308 	and.w	r3, r3, #34816	; 0x8800
  e4:	9301      	str	r3, [sp, #4]
  e6:	e020      	b.n	12a <RMU_ResetCauseGet+0x12a>
  e8:	9b01      	ldr	r3, [sp, #4]
  ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  ee:	2b00      	cmp	r3, #0
  f0:	d004      	beq.n	fc <RMU_ResetCauseGet+0xfc>
  f2:	9b01      	ldr	r3, [sp, #4]
  f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  f8:	9301      	str	r3, [sp, #4]
  fa:	e016      	b.n	12a <RMU_ResetCauseGet+0x12a>
  fc:	9b01      	ldr	r3, [sp, #4]
  fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 102:	2b00      	cmp	r3, #0
 104:	d004      	beq.n	110 <RMU_ResetCauseGet+0x110>
 106:	9b01      	ldr	r3, [sp, #4]
 108:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 10c:	9301      	str	r3, [sp, #4]
 10e:	e00c      	b.n	12a <RMU_ResetCauseGet+0x12a>
 110:	9b01      	ldr	r3, [sp, #4]
 112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 116:	2b00      	cmp	r3, #0
 118:	d004      	beq.n	124 <RMU_ResetCauseGet+0x124>
 11a:	9b01      	ldr	r3, [sp, #4]
 11c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 120:	9301      	str	r3, [sp, #4]
 122:	e002      	b.n	12a <RMU_ResetCauseGet+0x12a>
 124:	f04f 0300 	mov.w	r3, #0	; 0x0
 128:	9301      	str	r3, [sp, #4]
 12a:	9b01      	ldr	r3, [sp, #4]
 12c:	4618      	mov	r0, r3
 12e:	b002      	add	sp, #8
 130:	4770      	bx	lr
 132:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_rtc.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	7472      	strb	r2, [r6, #17]
  24:	2e63      	cmp	r6, #99
  26:	0063      	lsls	r3, r4, #1
Disassembly of section .text.RTC_CompareGet:

00000000 <RTC_CompareGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b01      	cmp	r3, #1
   a:	d907      	bls.n	1c <RTC_CompareGet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f04f 0176 	mov.w	r1, #118	; 0x76
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	9300      	str	r3, [sp, #0]
  20:	9b00      	ldr	r3, [sp, #0]
  22:	2b00      	cmp	r3, #0
  24:	d003      	beq.n	2e <assertEFM+0x2e>
  26:	9b00      	ldr	r3, [sp, #0]
  28:	2b01      	cmp	r3, #1
  2a:	d007      	beq.n	3c <assertEFM+0x3c>
  2c:	e00d      	b.n	4a <assertEFM+0x4a>
  2e:	f240 0300 	movw	r3, #0	; 0x0
  32:	f2c4 0308 	movt	r3, #16392	; 0x4008
  36:	689b      	ldr	r3, [r3, #8]
  38:	9303      	str	r3, [sp, #12]
  3a:	e009      	b.n	50 <assertEFM+0x50>
  3c:	f240 0300 	movw	r3, #0	; 0x0
  40:	f2c4 0308 	movt	r3, #16392	; 0x4008
  44:	68db      	ldr	r3, [r3, #12]
  46:	9303      	str	r3, [sp, #12]
  48:	e002      	b.n	50 <assertEFM+0x50>
  4a:	f04f 0300 	mov.w	r3, #0	; 0x0
  4e:	9303      	str	r3, [sp, #12]
  50:	9b03      	ldr	r3, [sp, #12]
  52:	4618      	mov	r0, r3
  54:	b005      	add	sp, #20
  56:	bd00      	pop	{pc}
Disassembly of section .text.RTC_CompareSet:

00000000 <RTC_CompareSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	2b01      	cmp	r3, #1
   c:	d804      	bhi.n	18 <RTC_CompareSet+0x18>
   e:	9b02      	ldr	r3, [sp, #8]
  10:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
  14:	2b00      	cmp	r3, #0
  16:	d007      	beq.n	28 <RTC_CompareSet+0x28>
  18:	f240 0000 	movw	r0, #0	; 0x0
  1c:	f2c0 0000 	movt	r0, #0	; 0x0
  20:	f04f 01a6 	mov.w	r1, #166	; 0xa6
  24:	f7ff fffe 	bl	0 <assertEFM>
  28:	9b03      	ldr	r3, [sp, #12]
  2a:	9301      	str	r3, [sp, #4]
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	2b00      	cmp	r3, #0
  30:	d003      	beq.n	3a <assertEFM+0x3a>
  32:	9b01      	ldr	r3, [sp, #4]
  34:	2b01      	cmp	r3, #1
  36:	d006      	beq.n	46 <assertEFM+0x46>
  38:	e00d      	b.n	56 <assertEFM+0x56>
  3a:	f240 0308 	movw	r3, #8	; 0x8
  3e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  42:	9305      	str	r3, [sp, #20]
  44:	e004      	b.n	50 <assertEFM+0x50>
  46:	f240 030c 	movw	r3, #12	; 0xc
  4a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4e:	9305      	str	r3, [sp, #20]
  50:	9a05      	ldr	r2, [sp, #20]
  52:	9b02      	ldr	r3, [sp, #8]
  54:	6013      	str	r3, [r2, #0]
  56:	b007      	add	sp, #28
  58:	bd00      	pop	{pc}
  5a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.RTC_Enable:

00000000 <RTC_Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f240 0000 	movw	r0, #0	; 0x0
  12:	f2c4 0008 	movt	r0, #16392	; 0x4008
  16:	f04f 0100 	mov.w	r1, #0	; 0x0
  1a:	461a      	mov	r2, r3
  1c:	f7ff fffe 	bl	0 <RTC_Enable>
  20:	b003      	add	sp, #12
  22:	bd00      	pop	{pc}
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.RTC_FreezeEnable:

00000000 <RTC_FreezeEnable>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   c:	2b00      	cmp	r3, #0
   e:	d007      	beq.n	20 <RTC_FreezeEnable+0x20>
  10:	f240 0300 	movw	r3, #0	; 0x0
  14:	f2c4 0308 	movt	r3, #16392	; 0x4008
  18:	f04f 0201 	mov.w	r2, #1	; 0x1
  1c:	621a      	str	r2, [r3, #32]
  1e:	e006      	b.n	2e <RTC_FreezeEnable+0x2e>
  20:	f240 0300 	movw	r3, #0	; 0x0
  24:	f2c4 0308 	movt	r3, #16392	; 0x4008
  28:	f04f 0200 	mov.w	r2, #0	; 0x0
  2c:	621a      	str	r2, [r3, #32]
  2e:	b002      	add	sp, #8
  30:	4770      	bx	lr
  32:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.RTC_Init:

00000000 <RTC_Init>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	781b      	ldrb	r3, [r3, #0]
   8:	2b00      	cmp	r3, #0
   a:	d003      	beq.n	14 <RTC_Init+0x14>
   c:	f04f 0301 	mov.w	r3, #1	; 0x1
  10:	9303      	str	r3, [sp, #12]
  12:	e002      	b.n	1a <RTC_Init+0x1a>
  14:	f04f 0300 	mov.w	r3, #0	; 0x0
  18:	9303      	str	r3, [sp, #12]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	785b      	ldrb	r3, [r3, #1]
  1e:	2b00      	cmp	r3, #0
  20:	d003      	beq.n	2a <RTC_Init+0x2a>
  22:	9b03      	ldr	r3, [sp, #12]
  24:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  28:	9303      	str	r3, [sp, #12]
  2a:	9b01      	ldr	r3, [sp, #4]
  2c:	789b      	ldrb	r3, [r3, #2]
  2e:	2b00      	cmp	r3, #0
  30:	d003      	beq.n	3a <RTC_Init+0x3a>
  32:	9b03      	ldr	r3, [sp, #12]
  34:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  38:	9303      	str	r3, [sp, #12]
  3a:	f240 0300 	movw	r3, #0	; 0x0
  3e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  42:	9a03      	ldr	r2, [sp, #12]
  44:	601a      	str	r2, [r3, #0]
  46:	b004      	add	sp, #16
  48:	4770      	bx	lr
  4a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.RTC_Reset:

00000000 <RTC_Reset>:
   0:	f240 0300 	movw	r3, #0	; 0x0
   4:	f2c4 0308 	movt	r3, #16392	; 0x4008
   8:	f04f 0200 	mov.w	r2, #0	; 0x0
   c:	621a      	str	r2, [r3, #32]
   e:	f240 0300 	movw	r3, #0	; 0x0
  12:	f2c4 0308 	movt	r3, #16392	; 0x4008
  16:	f04f 0200 	mov.w	r2, #0	; 0x0
  1a:	601a      	str	r2, [r3, #0]
  1c:	f240 0300 	movw	r3, #0	; 0x0
  20:	f2c4 0308 	movt	r3, #16392	; 0x4008
  24:	f04f 0200 	mov.w	r2, #0	; 0x0
  28:	609a      	str	r2, [r3, #8]
  2a:	f240 0300 	movw	r3, #0	; 0x0
  2e:	f2c4 0308 	movt	r3, #16392	; 0x4008
  32:	f04f 0200 	mov.w	r2, #0	; 0x0
  36:	60da      	str	r2, [r3, #12]
  38:	f240 0300 	movw	r3, #0	; 0x0
  3c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  40:	f04f 0200 	mov.w	r2, #0	; 0x0
  44:	61da      	str	r2, [r3, #28]
  46:	f240 0300 	movw	r3, #0	; 0x0
  4a:	f2c4 0308 	movt	r3, #16392	; 0x4008
  4e:	f04f 0200 	mov.w	r2, #0	; 0x0
  52:	619a      	str	r2, [r3, #24]
  54:	4770      	bx	lr
  56:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.RTC_CounterReset:

00000000 <RTC_CounterReset>:
   0:	b510      	push	{r4, lr}
   2:	f04f 0000 	mov.w	r0, #0	; 0x0
   6:	f7ff fffe 	bl	0 <RTC_CounterReset>
   a:	f04f 0001 	mov.w	r0, #1	; 0x1
   e:	f7ff fffe 	bl	0 <RTC_CounterReset>
  12:	bd10      	pop	{r4, pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_system.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	7973      	ldrb	r3, [r6, #5]
  24:	7473      	strb	r3, [r6, #17]
  26:	6d65      	ldr	r5, [r4, #84]
  28:	632e      	str	r6, [r5, #48]
	...
Disassembly of section .text.SYSTEM_ChipRevisionGet:

00000000 <SYSTEM_ChipRevisionGet>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	d107      	bne.n	1c <SYSTEM_ChipRevisionGet+0x1c>
   c:	f240 0000 	movw	r0, #0	; 0x0
  10:	f2c0 0000 	movt	r0, #0	; 0x0
  14:	f04f 013e 	mov.w	r1, #62	; 0x3e
  18:	f7ff fffe 	bl	0 <assertEFM>
  1c:	f64f 73d0 	movw	r3, #65488	; 0xffd0
  20:	f2ce 030f 	movt	r3, #57359	; 0xe00f
  24:	691b      	ldr	r3, [r3, #16]
  26:	b2db      	uxtb	r3, r3
  28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  2c:	9a01      	ldr	r2, [sp, #4]
  2e:	7013      	strb	r3, [r2, #0]
  30:	f64f 73d0 	movw	r3, #65488	; 0xffd0
  34:	f2ce 030f 	movt	r3, #57359	; 0xe00f
  38:	699b      	ldr	r3, [r3, #24]
  3a:	b2db      	uxtb	r3, r3
  3c:	f023 030f 	bic.w	r3, r3, #15	; 0xf
  40:	f88d 300f 	strb.w	r3, [sp, #15]
  44:	f64f 73d0 	movw	r3, #65488	; 0xffd0
  48:	f2ce 030f 	movt	r3, #57359	; 0xe00f
  4c:	69db      	ldr	r3, [r3, #28]
  4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  52:	ea4f 1313 	mov.w	r3, r3, lsr #4
  56:	b2da      	uxtb	r2, r3
  58:	f89d 300f 	ldrb.w	r3, [sp, #15]
  5c:	ea42 0303 	orr.w	r3, r2, r3
  60:	f88d 300f 	strb.w	r3, [sp, #15]
  64:	9a01      	ldr	r2, [sp, #4]
  66:	f89d 300f 	ldrb.w	r3, [sp, #15]
  6a:	7053      	strb	r3, [r2, #1]
  6c:	b005      	add	sp, #20
  6e:	bd00      	pop	{pc}
Disassembly of section .text.SYSTEM_GetCalibrationValue:

00000000 <SYSTEM_GetCalibrationValue>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f04f 0301 	mov.w	r3, #1	; 0x1
   a:	9302      	str	r3, [sp, #8]
   c:	f248 0300 	movw	r3, #32768	; 0x8000
  10:	f6c0 73e0 	movt	r3, #4064	; 0xfe0
  14:	9303      	str	r3, [sp, #12]
  16:	9b02      	ldr	r3, [sp, #8]
  18:	2b32      	cmp	r3, #50
  1a:	dc04      	bgt.n	26 <SYSTEM_GetCalibrationValue+0x26>
  1c:	9b03      	ldr	r3, [sp, #12]
  1e:	685b      	ldr	r3, [r3, #4]
  20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
  24:	d10b      	bne.n	1a <SYSTEM_GetCalibrationValue+0x1a>
  26:	f240 0000 	movw	r0, #0	; 0x0
  2a:	f2c0 0000 	movt	r0, #0	; 0x0
  2e:	f04f 015e 	mov.w	r1, #94	; 0x5e
  32:	f7ff fffe 	bl	0 <assertEFM>
  36:	f04f 0300 	mov.w	r3, #0	; 0x0
  3a:	9300      	str	r3, [sp, #0]
  3c:	e011      	b.n	62 <assertEFM+0x62>
  3e:	9b03      	ldr	r3, [sp, #12]
  40:	681a      	ldr	r2, [r3, #0]
  42:	9b01      	ldr	r3, [sp, #4]
  44:	429a      	cmp	r2, r3
  46:	d103      	bne.n	50 <assertEFM+0x50>
  48:	9b03      	ldr	r3, [sp, #12]
  4a:	685b      	ldr	r3, [r3, #4]
  4c:	9300      	str	r3, [sp, #0]
  4e:	e008      	b.n	62 <assertEFM+0x62>
  50:	9b03      	ldr	r3, [sp, #12]
  52:	f103 0308 	add.w	r3, r3, #8	; 0x8
  56:	9303      	str	r3, [sp, #12]
  58:	9b02      	ldr	r3, [sp, #8]
  5a:	f103 0301 	add.w	r3, r3, #1	; 0x1
  5e:	9302      	str	r3, [sp, #8]
  60:	e7d9      	b.n	16 <assertEFM+0x16>
  62:	9b00      	ldr	r3, [sp, #0]
  64:	4618      	mov	r0, r3
  66:	b005      	add	sp, #20
  68:	bd00      	pop	{pc}
  6a:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_timer.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6974      	ldr	r4, [r6, #20]
  24:	656d      	str	r5, [r5, #84]
  26:	2e72      	cmp	r6, #114
  28:	0063      	lsls	r3, r4, #1
	...
Disassembly of section .text.TIMER_Enable:

00000000 <TIMER_Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f240 0300 	movw	r3, #0	; 0x0
  12:	f2c4 0301 	movt	r3, #16385	; 0x4001
  16:	429a      	cmp	r2, r3
  18:	d01c      	beq.n	54 <TIMER_Enable+0x54>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f240 4300 	movw	r3, #1024	; 0x400
  20:	f2c4 0301 	movt	r3, #16385	; 0x4001
  24:	429a      	cmp	r2, r3
  26:	d015      	beq.n	54 <TIMER_Enable+0x54>
  28:	9a01      	ldr	r2, [sp, #4]
  2a:	f640 0300 	movw	r3, #2048	; 0x800
  2e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  32:	429a      	cmp	r2, r3
  34:	d00e      	beq.n	54 <TIMER_Enable+0x54>
  36:	9a01      	ldr	r2, [sp, #4]
  38:	f640 4300 	movw	r3, #3072	; 0xc00
  3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  40:	429a      	cmp	r2, r3
  42:	d007      	beq.n	54 <TIMER_Enable+0x54>
  44:	f240 0000 	movw	r0, #0	; 0x0
  48:	f2c0 0000 	movt	r0, #0	; 0x0
  4c:	f04f 0165 	mov.w	r1, #101	; 0x65
  50:	f7ff fffe 	bl	0 <assertEFM>
  54:	f89d 3003 	ldrb.w	r3, [sp, #3]
  58:	2b00      	cmp	r3, #0
  5a:	d004      	beq.n	66 <assertEFM+0x66>
  5c:	9a01      	ldr	r2, [sp, #4]
  5e:	f04f 0301 	mov.w	r3, #1	; 0x1
  62:	6053      	str	r3, [r2, #4]
  64:	e003      	b.n	6e <assertEFM+0x6e>
  66:	9a01      	ldr	r2, [sp, #4]
  68:	f04f 0302 	mov.w	r3, #2	; 0x2
  6c:	6053      	str	r3, [r2, #4]
  6e:	b003      	add	sp, #12
  70:	bd00      	pop	{pc}
  72:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIMER_Init:

00000000 <TIMER_Init>:
   0:	b500      	push	{lr}
   2:	b091      	sub	sp, #68
   4:	900f      	str	r0, [sp, #60]
   6:	910e      	str	r1, [sp, #56]
   8:	9a0f      	ldr	r2, [sp, #60]
   a:	f240 0300 	movw	r3, #0	; 0x0
   e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  12:	429a      	cmp	r2, r3
  14:	d01c      	beq.n	50 <TIMER_Init+0x50>
  16:	9a0f      	ldr	r2, [sp, #60]
  18:	f240 4300 	movw	r3, #1024	; 0x400
  1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  20:	429a      	cmp	r2, r3
  22:	d015      	beq.n	50 <TIMER_Init+0x50>
  24:	9a0f      	ldr	r2, [sp, #60]
  26:	f640 0300 	movw	r3, #2048	; 0x800
  2a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  2e:	429a      	cmp	r2, r3
  30:	d00e      	beq.n	50 <TIMER_Init+0x50>
  32:	9a0f      	ldr	r2, [sp, #60]
  34:	f640 4300 	movw	r3, #3072	; 0xc00
  38:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3c:	429a      	cmp	r2, r3
  3e:	d007      	beq.n	50 <TIMER_Init+0x50>
  40:	f240 0000 	movw	r0, #0	; 0x0
  44:	f2c0 0000 	movt	r0, #0	; 0x0
  48:	f04f 0185 	mov.w	r1, #133	; 0x85
  4c:	f7ff fffe 	bl	0 <assertEFM>
  50:	9b0e      	ldr	r3, [sp, #56]
  52:	781b      	ldrb	r3, [r3, #0]
  54:	f083 0301 	eor.w	r3, r3, #1	; 0x1
  58:	b2db      	uxtb	r3, r3
  5a:	2b00      	cmp	r3, #0
  5c:	d003      	beq.n	66 <assertEFM+0x66>
  5e:	9a0f      	ldr	r2, [sp, #60]
  60:	f04f 0302 	mov.w	r3, #2	; 0x2
  64:	6053      	str	r3, [r2, #4]
  66:	9a0f      	ldr	r2, [sp, #60]
  68:	f04f 0300 	mov.w	r3, #0	; 0x0
  6c:	6253      	str	r3, [r2, #36]
  6e:	9b0e      	ldr	r3, [sp, #56]
  70:	789b      	ldrb	r3, [r3, #2]
  72:	ea4f 6203 	mov.w	r2, r3, lsl #24
  76:	9b0e      	ldr	r3, [sp, #56]
  78:	78db      	ldrb	r3, [r3, #3]
  7a:	ea4f 4303 	mov.w	r3, r3, lsl #16
  7e:	ea42 0203 	orr.w	r2, r2, r3
  82:	9b0e      	ldr	r3, [sp, #56]
  84:	799b      	ldrb	r3, [r3, #6]
  86:	ea4f 2383 	mov.w	r3, r3, lsl #10
  8a:	ea42 0203 	orr.w	r2, r2, r3
  8e:	9b0e      	ldr	r3, [sp, #56]
  90:	79db      	ldrb	r3, [r3, #7]
  92:	ea4f 2303 	mov.w	r3, r3, lsl #8
  96:	ea42 0203 	orr.w	r2, r2, r3
  9a:	9b0e      	ldr	r3, [sp, #56]
  9c:	7a1b      	ldrb	r3, [r3, #8]
  9e:	ea42 0203 	orr.w	r2, r2, r3
  a2:	9200      	str	r2, [sp, #0]
  a4:	9b0e      	ldr	r3, [sp, #56]
  a6:	785b      	ldrb	r3, [r3, #1]
  a8:	2b00      	cmp	r3, #0
  aa:	d003      	beq.n	b4 <assertEFM+0xb4>
  ac:	f04f 0140 	mov.w	r1, #64	; 0x40
  b0:	9101      	str	r1, [sp, #4]
  b2:	e002      	b.n	ba <assertEFM+0xba>
  b4:	f04f 0200 	mov.w	r2, #0	; 0x0
  b8:	9201      	str	r2, [sp, #4]
  ba:	9b00      	ldr	r3, [sp, #0]
  bc:	9901      	ldr	r1, [sp, #4]
  be:	ea43 0301 	orr.w	r3, r3, r1
  c2:	9302      	str	r3, [sp, #8]
  c4:	9b0e      	ldr	r3, [sp, #56]
  c6:	7a5b      	ldrb	r3, [r3, #9]
  c8:	2b00      	cmp	r3, #0
  ca:	d003      	beq.n	d4 <assertEFM+0xd4>
  cc:	f04f 0180 	mov.w	r1, #128	; 0x80
  d0:	9103      	str	r1, [sp, #12]
  d2:	e002      	b.n	da <assertEFM+0xda>
  d4:	f04f 0200 	mov.w	r2, #0	; 0x0
  d8:	9203      	str	r2, [sp, #12]
  da:	9b02      	ldr	r3, [sp, #8]
  dc:	9903      	ldr	r1, [sp, #12]
  de:	ea43 0301 	orr.w	r3, r3, r1
  e2:	9304      	str	r3, [sp, #16]
  e4:	9b0e      	ldr	r3, [sp, #56]
  e6:	7a9b      	ldrb	r3, [r3, #10]
  e8:	2b00      	cmp	r3, #0
  ea:	d003      	beq.n	f4 <assertEFM+0xf4>
  ec:	f04f 0120 	mov.w	r1, #32	; 0x20
  f0:	9105      	str	r1, [sp, #20]
  f2:	e002      	b.n	fa <assertEFM+0xfa>
  f4:	f04f 0200 	mov.w	r2, #0	; 0x0
  f8:	9205      	str	r2, [sp, #20]
  fa:	9b04      	ldr	r3, [sp, #16]
  fc:	9905      	ldr	r1, [sp, #20]
  fe:	ea43 0301 	orr.w	r3, r3, r1
 102:	9306      	str	r3, [sp, #24]
 104:	9b0e      	ldr	r3, [sp, #56]
 106:	7adb      	ldrb	r3, [r3, #11]
 108:	2b00      	cmp	r3, #0
 10a:	d003      	beq.n	114 <assertEFM+0x114>
 10c:	f04f 0110 	mov.w	r1, #16	; 0x10
 110:	9107      	str	r1, [sp, #28]
 112:	e002      	b.n	11a <assertEFM+0x11a>
 114:	f04f 0200 	mov.w	r2, #0	; 0x0
 118:	9207      	str	r2, [sp, #28]
 11a:	9b06      	ldr	r3, [sp, #24]
 11c:	9907      	ldr	r1, [sp, #28]
 11e:	ea43 0301 	orr.w	r3, r3, r1
 122:	9308      	str	r3, [sp, #32]
 124:	9b0e      	ldr	r3, [sp, #56]
 126:	791b      	ldrb	r3, [r3, #4]
 128:	2b00      	cmp	r3, #0
 12a:	d003      	beq.n	134 <assertEFM+0x134>
 12c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 130:	9109      	str	r1, [sp, #36]
 132:	e002      	b.n	13a <assertEFM+0x13a>
 134:	f04f 0200 	mov.w	r2, #0	; 0x0
 138:	9209      	str	r2, [sp, #36]
 13a:	9b08      	ldr	r3, [sp, #32]
 13c:	9909      	ldr	r1, [sp, #36]
 13e:	ea43 0301 	orr.w	r3, r3, r1
 142:	930a      	str	r3, [sp, #40]
 144:	9b0e      	ldr	r3, [sp, #56]
 146:	795b      	ldrb	r3, [r3, #5]
 148:	2b00      	cmp	r3, #0
 14a:	d003      	beq.n	154 <assertEFM+0x154>
 14c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 150:	910b      	str	r1, [sp, #44]
 152:	e002      	b.n	15a <assertEFM+0x15a>
 154:	f04f 0200 	mov.w	r2, #0	; 0x0
 158:	920b      	str	r2, [sp, #44]
 15a:	9b0a      	ldr	r3, [sp, #40]
 15c:	990b      	ldr	r1, [sp, #44]
 15e:	ea43 0301 	orr.w	r3, r3, r1
 162:	930c      	str	r3, [sp, #48]
 164:	9b0e      	ldr	r3, [sp, #56]
 166:	7b1b      	ldrb	r3, [r3, #12]
 168:	2b00      	cmp	r3, #0
 16a:	d003      	beq.n	174 <assertEFM+0x174>
 16c:	f04f 0108 	mov.w	r1, #8	; 0x8
 170:	910d      	str	r1, [sp, #52]
 172:	e002      	b.n	17a <assertEFM+0x17a>
 174:	f04f 0200 	mov.w	r2, #0	; 0x0
 178:	920d      	str	r2, [sp, #52]
 17a:	9b0c      	ldr	r3, [sp, #48]
 17c:	990d      	ldr	r1, [sp, #52]
 17e:	ea43 0201 	orr.w	r2, r3, r1
 182:	9b0f      	ldr	r3, [sp, #60]
 184:	601a      	str	r2, [r3, #0]
 186:	9b0e      	ldr	r3, [sp, #56]
 188:	781b      	ldrb	r3, [r3, #0]
 18a:	2b00      	cmp	r3, #0
 18c:	d003      	beq.n	196 <assertEFM+0x196>
 18e:	9a0f      	ldr	r2, [sp, #60]
 190:	f04f 0301 	mov.w	r3, #1	; 0x1
 194:	6053      	str	r3, [r2, #4]
 196:	b011      	add	sp, #68
 198:	bd00      	pop	{pc}
 19a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.TIMER_InitCC:

00000000 <TIMER_InitCC>:
   0:	b500      	push	{lr}
   2:	b08d      	sub	sp, #52
   4:	900b      	str	r0, [sp, #44]
   6:	910a      	str	r1, [sp, #40]
   8:	9209      	str	r2, [sp, #36]
   a:	9a0b      	ldr	r2, [sp, #44]
   c:	f240 0300 	movw	r3, #0	; 0x0
  10:	f2c4 0301 	movt	r3, #16385	; 0x4001
  14:	429a      	cmp	r2, r3
  16:	d01c      	beq.n	52 <TIMER_InitCC+0x52>
  18:	9a0b      	ldr	r2, [sp, #44]
  1a:	f240 4300 	movw	r3, #1024	; 0x400
  1e:	f2c4 0301 	movt	r3, #16385	; 0x4001
  22:	429a      	cmp	r2, r3
  24:	d015      	beq.n	52 <TIMER_InitCC+0x52>
  26:	9a0b      	ldr	r2, [sp, #44]
  28:	f640 0300 	movw	r3, #2048	; 0x800
  2c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  30:	429a      	cmp	r2, r3
  32:	d00e      	beq.n	52 <TIMER_InitCC+0x52>
  34:	9a0b      	ldr	r2, [sp, #44]
  36:	f640 4300 	movw	r3, #3072	; 0xc00
  3a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3e:	429a      	cmp	r2, r3
  40:	d007      	beq.n	52 <TIMER_InitCC+0x52>
  42:	f240 0000 	movw	r0, #0	; 0x0
  46:	f2c0 0000 	movt	r0, #0	; 0x0
  4a:	f04f 01be 	mov.w	r1, #190	; 0xbe
  4e:	f7ff fffe 	bl	0 <assertEFM>
  52:	9b0a      	ldr	r3, [sp, #40]
  54:	2b02      	cmp	r3, #2
  56:	d907      	bls.n	68 <TIMER_InitCC+0x68>
  58:	f240 0000 	movw	r0, #0	; 0x0
  5c:	f2c0 0000 	movt	r0, #0	; 0x0
  60:	f04f 01bf 	mov.w	r1, #191	; 0xbf
  64:	f7ff fffe 	bl	0 <assertEFM>
  68:	980a      	ldr	r0, [sp, #40]
  6a:	9000      	str	r0, [sp, #0]
  6c:	9b09      	ldr	r3, [sp, #36]
  6e:	781b      	ldrb	r3, [r3, #0]
  70:	ea4f 6283 	mov.w	r2, r3, lsl #26
  74:	9b09      	ldr	r3, [sp, #36]
  76:	785b      	ldrb	r3, [r3, #1]
  78:	ea4f 6303 	mov.w	r3, r3, lsl #24
  7c:	ea42 0203 	orr.w	r2, r2, r3
  80:	9b09      	ldr	r3, [sp, #36]
  82:	789b      	ldrb	r3, [r3, #2]
  84:	ea4f 4303 	mov.w	r3, r3, lsl #16
  88:	ea42 0203 	orr.w	r2, r2, r3
  8c:	9b09      	ldr	r3, [sp, #36]
  8e:	78db      	ldrb	r3, [r3, #3]
  90:	ea4f 3303 	mov.w	r3, r3, lsl #12
  94:	ea42 0203 	orr.w	r2, r2, r3
  98:	9b09      	ldr	r3, [sp, #36]
  9a:	791b      	ldrb	r3, [r3, #4]
  9c:	ea4f 2383 	mov.w	r3, r3, lsl #10
  a0:	ea42 0203 	orr.w	r2, r2, r3
  a4:	9b09      	ldr	r3, [sp, #36]
  a6:	795b      	ldrb	r3, [r3, #5]
  a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
  ac:	ea42 0203 	orr.w	r2, r2, r3
  b0:	9b09      	ldr	r3, [sp, #36]
  b2:	799b      	ldrb	r3, [r3, #6]
  b4:	ea42 0203 	orr.w	r2, r2, r3
  b8:	9201      	str	r2, [sp, #4]
  ba:	9b09      	ldr	r3, [sp, #36]
  bc:	79db      	ldrb	r3, [r3, #7]
  be:	2b00      	cmp	r3, #0
  c0:	d003      	beq.n	ca <assertEFM+0xca>
  c2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  c6:	9202      	str	r2, [sp, #8]
  c8:	e002      	b.n	d0 <assertEFM+0xd0>
  ca:	f04f 0300 	mov.w	r3, #0	; 0x0
  ce:	9302      	str	r3, [sp, #8]
  d0:	9801      	ldr	r0, [sp, #4]
  d2:	9a02      	ldr	r2, [sp, #8]
  d4:	ea40 0002 	orr.w	r0, r0, r2
  d8:	9003      	str	r0, [sp, #12]
  da:	9b09      	ldr	r3, [sp, #36]
  dc:	7a1b      	ldrb	r3, [r3, #8]
  de:	2b00      	cmp	r3, #0
  e0:	d003      	beq.n	ea <assertEFM+0xea>
  e2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  e6:	9204      	str	r2, [sp, #16]
  e8:	e002      	b.n	f0 <assertEFM+0xf0>
  ea:	f04f 0300 	mov.w	r3, #0	; 0x0
  ee:	9304      	str	r3, [sp, #16]
  f0:	9803      	ldr	r0, [sp, #12]
  f2:	9a04      	ldr	r2, [sp, #16]
  f4:	ea40 0002 	orr.w	r0, r0, r2
  f8:	9005      	str	r0, [sp, #20]
  fa:	9b09      	ldr	r3, [sp, #36]
  fc:	7a5b      	ldrb	r3, [r3, #9]
  fe:	2b00      	cmp	r3, #0
 100:	d003      	beq.n	10a <assertEFM+0x10a>
 102:	f04f 0210 	mov.w	r2, #16	; 0x10
 106:	9206      	str	r2, [sp, #24]
 108:	e002      	b.n	110 <assertEFM+0x110>
 10a:	f04f 0300 	mov.w	r3, #0	; 0x0
 10e:	9306      	str	r3, [sp, #24]
 110:	9805      	ldr	r0, [sp, #20]
 112:	9a06      	ldr	r2, [sp, #24]
 114:	ea40 0002 	orr.w	r0, r0, r2
 118:	9007      	str	r0, [sp, #28]
 11a:	9b09      	ldr	r3, [sp, #36]
 11c:	7a9b      	ldrb	r3, [r3, #10]
 11e:	2b00      	cmp	r3, #0
 120:	d003      	beq.n	12a <assertEFM+0x12a>
 122:	f04f 0204 	mov.w	r2, #4	; 0x4
 126:	9208      	str	r2, [sp, #32]
 128:	e002      	b.n	130 <assertEFM+0x130>
 12a:	f04f 0300 	mov.w	r3, #0	; 0x0
 12e:	9308      	str	r3, [sp, #32]
 130:	9807      	ldr	r0, [sp, #28]
 132:	9a08      	ldr	r2, [sp, #32]
 134:	ea40 0102 	orr.w	r1, r0, r2
 138:	9a0b      	ldr	r2, [sp, #44]
 13a:	9800      	ldr	r0, [sp, #0]
 13c:	f100 0303 	add.w	r3, r0, #3	; 0x3
 140:	ea4f 1303 	mov.w	r3, r3, lsl #4
 144:	4413      	add	r3, r2
 146:	6019      	str	r1, [r3, #0]
 148:	b00d      	add	sp, #52
 14a:	bd00      	pop	{pc}
Disassembly of section .text.TIMER_Lock:

00000000 <TIMER_Lock>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f240 0300 	movw	r3, #0	; 0x0
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	429a      	cmp	r2, r3
  12:	d01c      	beq.n	4e <TIMER_Lock+0x4e>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f240 4300 	movw	r3, #1024	; 0x400
  1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  1e:	429a      	cmp	r2, r3
  20:	d015      	beq.n	4e <TIMER_Lock+0x4e>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f640 0300 	movw	r3, #2048	; 0x800
  28:	f2c4 0301 	movt	r3, #16385	; 0x4001
  2c:	429a      	cmp	r2, r3
  2e:	d00e      	beq.n	4e <TIMER_Lock+0x4e>
  30:	9a01      	ldr	r2, [sp, #4]
  32:	f640 4300 	movw	r3, #3072	; 0xc00
  36:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3a:	429a      	cmp	r2, r3
  3c:	d007      	beq.n	4e <TIMER_Lock+0x4e>
  3e:	f240 0000 	movw	r0, #0	; 0x0
  42:	f2c0 0000 	movt	r0, #0	; 0x0
  46:	f04f 01e4 	mov.w	r1, #228	; 0xe4
  4a:	f7ff fffe 	bl	0 <assertEFM>
  4e:	9a01      	ldr	r2, [sp, #4]
  50:	f04f 0300 	mov.w	r3, #0	; 0x0
  54:	f8c2 3088 	str.w	r3, [r2, #136]
  58:	b003      	add	sp, #12
  5a:	bd00      	pop	{pc}
Disassembly of section .text.TIMER_Reset:

00000000 <TIMER_Reset>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f240 0300 	movw	r3, #0	; 0x0
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	429a      	cmp	r2, r3
  12:	d01c      	beq.n	4e <TIMER_Reset+0x4e>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f240 4300 	movw	r3, #1024	; 0x400
  1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  1e:	429a      	cmp	r2, r3
  20:	d015      	beq.n	4e <TIMER_Reset+0x4e>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f640 0300 	movw	r3, #2048	; 0x800
  28:	f2c4 0301 	movt	r3, #16385	; 0x4001
  2c:	429a      	cmp	r2, r3
  2e:	d00e      	beq.n	4e <TIMER_Reset+0x4e>
  30:	9a01      	ldr	r2, [sp, #4]
  32:	f640 4300 	movw	r3, #3072	; 0xc00
  36:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3a:	429a      	cmp	r2, r3
  3c:	d007      	beq.n	4e <TIMER_Reset+0x4e>
  3e:	f240 0000 	movw	r0, #0	; 0x0
  42:	f2c0 0000 	movt	r0, #0	; 0x0
  46:	f04f 01f9 	mov.w	r1, #249	; 0xf9
  4a:	f7ff fffe 	bl	0 <assertEFM>
  4e:	9a01      	ldr	r2, [sp, #4]
  50:	f04f 0302 	mov.w	r3, #2	; 0x2
  54:	6053      	str	r3, [r2, #4]
  56:	9a01      	ldr	r2, [sp, #4]
  58:	f04f 0300 	mov.w	r3, #0	; 0x0
  5c:	6013      	str	r3, [r2, #0]
  5e:	9a01      	ldr	r2, [sp, #4]
  60:	f04f 0300 	mov.w	r3, #0	; 0x0
  64:	60d3      	str	r3, [r2, #12]
  66:	9a01      	ldr	r2, [sp, #4]
  68:	f240 7373 	movw	r3, #1907	; 0x773
  6c:	6193      	str	r3, [r2, #24]
  6e:	9a01      	ldr	r2, [sp, #4]
  70:	f64f 73ff 	movw	r3, #65535	; 0xffff
  74:	61d3      	str	r3, [r2, #28]
  76:	9a01      	ldr	r2, [sp, #4]
  78:	f04f 0300 	mov.w	r3, #0	; 0x0
  7c:	6213      	str	r3, [r2, #32]
  7e:	9a01      	ldr	r2, [sp, #4]
  80:	f04f 0300 	mov.w	r3, #0	; 0x0
  84:	6253      	str	r3, [r2, #36]
  86:	f04f 0300 	mov.w	r3, #0	; 0x0
  8a:	9303      	str	r3, [sp, #12]
  8c:	e023      	b.n	d6 <assertEFM+0xd6>
  8e:	9b03      	ldr	r3, [sp, #12]
  90:	9a01      	ldr	r2, [sp, #4]
  92:	f103 0303 	add.w	r3, r3, #3	; 0x3
  96:	ea4f 1303 	mov.w	r3, r3, lsl #4
  9a:	441a      	add	r2, r3
  9c:	f04f 0300 	mov.w	r3, #0	; 0x0
  a0:	6013      	str	r3, [r2, #0]
  a2:	9b03      	ldr	r3, [sp, #12]
  a4:	9a01      	ldr	r2, [sp, #4]
  a6:	f103 0303 	add.w	r3, r3, #3	; 0x3
  aa:	ea4f 1303 	mov.w	r3, r3, lsl #4
  ae:	4413      	add	r3, r2
  b0:	f103 0204 	add.w	r2, r3, #4	; 0x4
  b4:	f04f 0300 	mov.w	r3, #0	; 0x0
  b8:	6013      	str	r3, [r2, #0]
  ba:	9b03      	ldr	r3, [sp, #12]
  bc:	9a01      	ldr	r2, [sp, #4]
  be:	ea4f 1303 	mov.w	r3, r3, lsl #4
  c2:	4413      	add	r3, r2
  c4:	f103 023c 	add.w	r2, r3, #60	; 0x3c
  c8:	f04f 0300 	mov.w	r3, #0	; 0x0
  cc:	6013      	str	r3, [r2, #0]
  ce:	9b03      	ldr	r3, [sp, #12]
  d0:	f103 0301 	add.w	r3, r3, #1	; 0x1
  d4:	9303      	str	r3, [sp, #12]
  d6:	9b03      	ldr	r3, [sp, #12]
  d8:	2b02      	cmp	r3, #2
  da:	ddd8      	ble.n	8e <assertEFM+0x8e>
  dc:	9a01      	ldr	r2, [sp, #4]
  de:	f64c 6380 	movw	r3, #52864	; 0xce80
  e2:	f8c2 3088 	str.w	r3, [r2, #136]
  e6:	9a01      	ldr	r2, [sp, #4]
  e8:	f04f 0300 	mov.w	r3, #0	; 0x0
  ec:	6713      	str	r3, [r2, #112]
  ee:	9a01      	ldr	r2, [sp, #4]
  f0:	f04f 0300 	mov.w	r3, #0	; 0x0
  f4:	6753      	str	r3, [r2, #116]
  f6:	9a01      	ldr	r2, [sp, #4]
  f8:	f04f 0300 	mov.w	r3, #0	; 0x0
  fc:	6793      	str	r3, [r2, #120]
  fe:	9a01      	ldr	r2, [sp, #4]
 100:	f04f 0300 	mov.w	r3, #0	; 0x0
 104:	67d3      	str	r3, [r2, #124]
 106:	9a01      	ldr	r2, [sp, #4]
 108:	f04f 030f 	mov.w	r3, #15	; 0xf
 10c:	f8c2 3084 	str.w	r3, [r2, #132]
 110:	b005      	add	sp, #20
 112:	bd00      	pop	{pc}
Disassembly of section .text.TIMER_Unlock:

00000000 <TIMER_Unlock>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f240 0300 	movw	r3, #0	; 0x0
   c:	f2c4 0301 	movt	r3, #16385	; 0x4001
  10:	429a      	cmp	r2, r3
  12:	d01c      	beq.n	4e <TIMER_Unlock+0x4e>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f240 4300 	movw	r3, #1024	; 0x400
  1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
  1e:	429a      	cmp	r2, r3
  20:	d015      	beq.n	4e <TIMER_Unlock+0x4e>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f640 0300 	movw	r3, #2048	; 0x800
  28:	f2c4 0301 	movt	r3, #16385	; 0x4001
  2c:	429a      	cmp	r2, r3
  2e:	d00e      	beq.n	4e <TIMER_Unlock+0x4e>
  30:	9a01      	ldr	r2, [sp, #4]
  32:	f640 4300 	movw	r3, #3072	; 0xc00
  36:	f2c4 0301 	movt	r3, #16385	; 0x4001
  3a:	429a      	cmp	r2, r3
  3c:	d007      	beq.n	4e <TIMER_Unlock+0x4e>
  3e:	f240 0000 	movw	r0, #0	; 0x0
  42:	f2c0 0000 	movt	r0, #0	; 0x0
  46:	f240 1127 	movw	r1, #295	; 0x127
  4a:	f7ff fffe 	bl	0 <assertEFM>
  4e:	9a01      	ldr	r2, [sp, #4]
  50:	f64c 6380 	movw	r3, #52864	; 0xce80
  54:	f8c2 3088 	str.w	r3, [r2, #136]
  58:	b003      	add	sp, #12
  5a:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_usart.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	7375      	strb	r5, [r6, #13]
  24:	7261      	strb	r1, [r4, #9]
  26:	2e74      	cmp	r6, #116
  28:	0063      	lsls	r3, r4, #1
	...
Disassembly of section .text.USART_BaudrateAsyncSet:

00000000 <USART_BaudrateAsyncSet>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9005      	str	r0, [sp, #20]
   6:	9104      	str	r1, [sp, #16]
   8:	9203      	str	r2, [sp, #12]
   a:	f88d 300b 	strb.w	r3, [sp, #11]
   e:	9b03      	ldr	r3, [sp, #12]
  10:	2b00      	cmp	r3, #0
  12:	d107      	bne.n	24 <USART_BaudrateAsyncSet+0x24>
  14:	f240 0000 	movw	r0, #0	; 0x0
  18:	f2c0 0000 	movt	r0, #0	; 0x0
  1c:	f04f 018c 	mov.w	r1, #140	; 0x8c
  20:	f7ff fffe 	bl	0 <assertEFM>
  24:	9b04      	ldr	r3, [sp, #16]
  26:	2b00      	cmp	r3, #0
  28:	d107      	bne.n	3a <USART_BaudrateAsyncSet+0x3a>
  2a:	f248 1010 	movw	r0, #33040	; 0x8110
  2e:	f2c0 0002 	movt	r0, #2	; 0x2
  32:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  36:	4603      	mov	r3, r0
  38:	9304      	str	r3, [sp, #16]
  3a:	f89d 100b 	ldrb.w	r1, [sp, #11]
  3e:	9101      	str	r1, [sp, #4]
  40:	9b01      	ldr	r3, [sp, #4]
  42:	2b20      	cmp	r3, #32
  44:	d01f      	beq.n	86 <USART_BaudrateAsyncSet+0x86>
  46:	9901      	ldr	r1, [sp, #4]
  48:	2920      	cmp	r1, #32
  4a:	dc03      	bgt.n	54 <USART_BaudrateAsyncSet+0x54>
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	2b00      	cmp	r3, #0
  50:	d007      	beq.n	62 <USART_BaudrateAsyncSet+0x62>
  52:	e054      	b.n	fe <USART_BaudrateAsyncSet+0xfe>
  54:	9901      	ldr	r1, [sp, #4]
  56:	2940      	cmp	r1, #64
  58:	d027      	beq.n	aa <USART_BaudrateAsyncSet+0xaa>
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	2b60      	cmp	r3, #96
  5e:	d03c      	beq.n	da <USART_BaudrateAsyncSet+0xda>
  60:	e04d      	b.n	fe <USART_BaudrateAsyncSet+0xfe>
  62:	9b04      	ldr	r3, [sp, #16]
  64:	ea4f 1213 	mov.w	r2, r3, lsr #4
  68:	9b03      	ldr	r3, [sp, #12]
  6a:	429a      	cmp	r2, r3
  6c:	d207      	bcs.n	7e <USART_BaudrateAsyncSet+0x7e>
  6e:	f240 0000 	movw	r0, #0	; 0x0
  72:	f2c0 0000 	movt	r0, #0	; 0x0
  76:	f04f 01b2 	mov.w	r1, #178	; 0xb2
  7a:	f7ff fffe 	bl	0 <assertEFM>
  7e:	f04f 0310 	mov.w	r3, #16	; 0x10
  82:	9307      	str	r3, [sp, #28]
  84:	e044      	b.n	110 <USART_BaudrateAsyncSet+0x110>
  86:	9b04      	ldr	r3, [sp, #16]
  88:	ea4f 02d3 	mov.w	r2, r3, lsr #3
  8c:	9b03      	ldr	r3, [sp, #12]
  8e:	429a      	cmp	r2, r3
  90:	d207      	bcs.n	a2 <USART_BaudrateAsyncSet+0xa2>
  92:	f240 0000 	movw	r0, #0	; 0x0
  96:	f2c0 0000 	movt	r0, #0	; 0x0
  9a:	f04f 01b7 	mov.w	r1, #183	; 0xb7
  9e:	f7ff fffe 	bl	0 <assertEFM>
  a2:	f04f 0308 	mov.w	r3, #8	; 0x8
  a6:	9307      	str	r3, [sp, #28]
  a8:	e032      	b.n	110 <USART_BaudrateAsyncSet+0x110>
  aa:	9a04      	ldr	r2, [sp, #16]
  ac:	f64a 23ab 	movw	r3, #43691	; 0xaaab
  b0:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
  b4:	fba3 1302 	umull	r1, r3, r3, r2
  b8:	ea4f 0293 	mov.w	r2, r3, lsr #2
  bc:	9b03      	ldr	r3, [sp, #12]
  be:	429a      	cmp	r2, r3
  c0:	d207      	bcs.n	d2 <USART_BaudrateAsyncSet+0xd2>
  c2:	f240 0000 	movw	r0, #0	; 0x0
  c6:	f2c0 0000 	movt	r0, #0	; 0x0
  ca:	f04f 01bc 	mov.w	r1, #188	; 0xbc
  ce:	f7ff fffe 	bl	0 <assertEFM>
  d2:	f04f 0306 	mov.w	r3, #6	; 0x6
  d6:	9307      	str	r3, [sp, #28]
  d8:	e01a      	b.n	110 <USART_BaudrateAsyncSet+0x110>
  da:	9b04      	ldr	r3, [sp, #16]
  dc:	ea4f 0293 	mov.w	r2, r3, lsr #2
  e0:	9b03      	ldr	r3, [sp, #12]
  e2:	429a      	cmp	r2, r3
  e4:	d207      	bcs.n	f6 <USART_BaudrateAsyncSet+0xf6>
  e6:	f240 0000 	movw	r0, #0	; 0x0
  ea:	f2c0 0000 	movt	r0, #0	; 0x0
  ee:	f04f 01c1 	mov.w	r1, #193	; 0xc1
  f2:	f7ff fffe 	bl	0 <assertEFM>
  f6:	f04f 0304 	mov.w	r3, #4	; 0x4
  fa:	9307      	str	r3, [sp, #28]
  fc:	e008      	b.n	110 <USART_BaudrateAsyncSet+0x110>
  fe:	f240 0000 	movw	r0, #0	; 0x0
 102:	f2c0 0000 	movt	r0, #0	; 0x0
 106:	f04f 01c7 	mov.w	r1, #199	; 0xc7
 10a:	f7ff fffe 	bl	0 <assertEFM>
 10e:	e042      	b.n	196 <USART_BaudrateAsyncSet+0x196>
 110:	9b04      	ldr	r3, [sp, #16]
 112:	ea4f 0183 	mov.w	r1, r3, lsl #2
 116:	9a07      	ldr	r2, [sp, #28]
 118:	9b03      	ldr	r3, [sp, #12]
 11a:	fb03 f302 	mul.w	r3, r3, r2
 11e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 122:	440b      	add	r3, r1
 124:	9306      	str	r3, [sp, #24]
 126:	9a07      	ldr	r2, [sp, #28]
 128:	9b03      	ldr	r3, [sp, #12]
 12a:	fb03 f202 	mul.w	r2, r3, r2
 12e:	9b06      	ldr	r3, [sp, #24]
 130:	fbb3 f3f2 	udiv	r3, r3, r2
 134:	9306      	str	r3, [sp, #24]
 136:	9b06      	ldr	r3, [sp, #24]
 138:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
 13c:	9306      	str	r3, [sp, #24]
 13e:	9b06      	ldr	r3, [sp, #24]
 140:	ea4f 1383 	mov.w	r3, r3, lsl #6
 144:	9306      	str	r3, [sp, #24]
 146:	9a06      	ldr	r2, [sp, #24]
 148:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 14c:	f2c0 031f 	movt	r3, #31	; 0x1f
 150:	429a      	cmp	r2, r3
 152:	d907      	bls.n	164 <USART_BaudrateAsyncSet+0x164>
 154:	f240 0000 	movw	r0, #0	; 0x0
 158:	f2c0 0000 	movt	r0, #0	; 0x0
 15c:	f04f 01d6 	mov.w	r1, #214	; 0xd6
 160:	f7ff fffe 	bl	0 <assertEFM>
 164:	9a06      	ldr	r2, [sp, #24]
 166:	f64f 73c0 	movw	r3, #65472	; 0xffc0
 16a:	f2c0 031f 	movt	r3, #31	; 0x1f
 16e:	ea02 0303 	and.w	r3, r2, r3
 172:	9306      	str	r3, [sp, #24]
 174:	9b05      	ldr	r3, [sp, #20]
 176:	681b      	ldr	r3, [r3, #0]
 178:	f023 0260 	bic.w	r2, r3, #96	; 0x60
 17c:	9b05      	ldr	r3, [sp, #20]
 17e:	601a      	str	r2, [r3, #0]
 180:	9b05      	ldr	r3, [sp, #20]
 182:	681a      	ldr	r2, [r3, #0]
 184:	f89d 300b 	ldrb.w	r3, [sp, #11]
 188:	ea42 0203 	orr.w	r2, r2, r3
 18c:	9b05      	ldr	r3, [sp, #20]
 18e:	601a      	str	r2, [r3, #0]
 190:	9a05      	ldr	r2, [sp, #20]
 192:	9b06      	ldr	r3, [sp, #24]
 194:	6153      	str	r3, [r2, #20]
 196:	b009      	add	sp, #36
 198:	bd00      	pop	{pc}
 19a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_BaudrateCalc:

00000000 <USART_BaudrateCalc>:
   0:	b08a      	sub	sp, #40
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	4619      	mov	r1, r3
   8:	4613      	mov	r3, r2
   a:	f88d 3007 	strb.w	r3, [sp, #7]
   e:	460b      	mov	r3, r1
  10:	f88d 3006 	strb.w	r3, [sp, #6]
  14:	9a02      	ldr	r2, [sp, #8]
  16:	f64f 73c0 	movw	r3, #65472	; 0xffc0
  1a:	f2c0 031f 	movt	r3, #31	; 0x1f
  1e:	ea02 0303 	and.w	r3, r2, r3
  22:	9302      	str	r3, [sp, #8]
  24:	f89d 3007 	ldrb.w	r3, [sp, #7]
  28:	2b00      	cmp	r3, #0
  2a:	d006      	beq.n	3a <assertEFM+0x3a>
  2c:	f04f 0301 	mov.w	r3, #1	; 0x1
  30:	9304      	str	r3, [sp, #16]
  32:	f04f 0380 	mov.w	r3, #128	; 0x80
  36:	9306      	str	r3, [sp, #24]
  38:	e026      	b.n	88 <assertEFM+0x88>
  3a:	f89d 3006 	ldrb.w	r3, [sp, #6]
  3e:	9300      	str	r3, [sp, #0]
  40:	9b00      	ldr	r3, [sp, #0]
  42:	2b20      	cmp	r3, #32
  44:	d00c      	beq.n	60 <assertEFM+0x60>
  46:	9b00      	ldr	r3, [sp, #0]
  48:	2b40      	cmp	r3, #64
  4a:	d010      	beq.n	6e <assertEFM+0x6e>
  4c:	9b00      	ldr	r3, [sp, #0]
  4e:	2b00      	cmp	r3, #0
  50:	d114      	bne.n	7c <assertEFM+0x7c>
  52:	f04f 0301 	mov.w	r3, #1	; 0x1
  56:	9304      	str	r3, [sp, #16]
  58:	f04f 0310 	mov.w	r3, #16	; 0x10
  5c:	9306      	str	r3, [sp, #24]
  5e:	e013      	b.n	88 <assertEFM+0x88>
  60:	f04f 0301 	mov.w	r3, #1	; 0x1
  64:	9304      	str	r3, [sp, #16]
  66:	f04f 0320 	mov.w	r3, #32	; 0x20
  6a:	9306      	str	r3, [sp, #24]
  6c:	e00c      	b.n	88 <assertEFM+0x88>
  6e:	f04f 0303 	mov.w	r3, #3	; 0x3
  72:	9304      	str	r3, [sp, #16]
  74:	f04f 0380 	mov.w	r3, #128	; 0x80
  78:	9306      	str	r3, [sp, #24]
  7a:	e005      	b.n	88 <assertEFM+0x88>
  7c:	f04f 0301 	mov.w	r3, #1	; 0x1
  80:	9304      	str	r3, [sp, #16]
  82:	f04f 0340 	mov.w	r3, #64	; 0x40
  86:	9306      	str	r3, [sp, #24]
  88:	9b02      	ldr	r3, [sp, #8]
  8a:	f503 7280 	add.w	r2, r3, #256	; 0x100
  8e:	9b04      	ldr	r3, [sp, #16]
  90:	fb03 f302 	mul.w	r3, r3, r2
  94:	9305      	str	r3, [sp, #20]
  96:	9a03      	ldr	r2, [sp, #12]
  98:	9b05      	ldr	r3, [sp, #20]
  9a:	fbb2 f3f3 	udiv	r3, r2, r3
  9e:	9308      	str	r3, [sp, #32]
  a0:	9903      	ldr	r1, [sp, #12]
  a2:	9b05      	ldr	r3, [sp, #20]
  a4:	fbb1 f2f3 	udiv	r2, r1, r3
  a8:	9b05      	ldr	r3, [sp, #20]
  aa:	fb03 f302 	mul.w	r3, r3, r2
  ae:	ebc3 0301 	rsb	r3, r3, r1
  b2:	9307      	str	r3, [sp, #28]
  b4:	9a06      	ldr	r2, [sp, #24]
  b6:	9b08      	ldr	r3, [sp, #32]
  b8:	fb03 f302 	mul.w	r3, r3, r2
  bc:	9309      	str	r3, [sp, #36]
  be:	9a06      	ldr	r2, [sp, #24]
  c0:	9b07      	ldr	r3, [sp, #28]
  c2:	fb03 f202 	mul.w	r2, r3, r2
  c6:	9b05      	ldr	r3, [sp, #20]
  c8:	fbb2 f2f3 	udiv	r2, r2, r3
  cc:	9b09      	ldr	r3, [sp, #36]
  ce:	4413      	add	r3, r2
  d0:	9309      	str	r3, [sp, #36]
  d2:	9b09      	ldr	r3, [sp, #36]
  d4:	4618      	mov	r0, r3
  d6:	b00a      	add	sp, #40
  d8:	4770      	bx	lr
  da:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_BaudrateGet:

00000000 <USART_BaudrateGet>:
   0:	b510      	push	{r4, lr}
   2:	b084      	sub	sp, #16
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	681b      	ldr	r3, [r3, #0]
   a:	f003 0301 	and.w	r3, r3, #1	; 0x1
   e:	b2db      	uxtb	r3, r3
  10:	2b00      	cmp	r3, #0
  12:	d004      	beq.n	1e <USART_BaudrateGet+0x1e>
  14:	f04f 0301 	mov.w	r3, #1	; 0x1
  18:	f88d 300f 	strb.w	r3, [sp, #15]
  1c:	e003      	b.n	26 <USART_BaudrateGet+0x26>
  1e:	f04f 0300 	mov.w	r3, #0	; 0x0
  22:	f88d 300f 	strb.w	r3, [sp, #15]
  26:	f248 1010 	movw	r0, #33040	; 0x8110
  2a:	f2c0 0002 	movt	r0, #2	; 0x2
  2e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  32:	4603      	mov	r3, r0
  34:	9302      	str	r3, [sp, #8]
  36:	9b01      	ldr	r3, [sp, #4]
  38:	681b      	ldr	r3, [r3, #0]
  3a:	b2db      	uxtb	r3, r3
  3c:	f003 0360 	and.w	r3, r3, #96	; 0x60
  40:	f88d 300e 	strb.w	r3, [sp, #14]
  44:	9b01      	ldr	r3, [sp, #4]
  46:	695b      	ldr	r3, [r3, #20]
  48:	f89d 200f 	ldrb.w	r2, [sp, #15]
  4c:	f89d 400e 	ldrb.w	r4, [sp, #14]
  50:	9802      	ldr	r0, [sp, #8]
  52:	4619      	mov	r1, r3
  54:	4623      	mov	r3, r4
  56:	f7ff fffe 	bl	0 <USART_BaudrateGet>
  5a:	4603      	mov	r3, r0
  5c:	4618      	mov	r0, r3
  5e:	b004      	add	sp, #16
  60:	bd10      	pop	{r4, pc}
  62:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_BaudrateSyncSet:

00000000 <USART_BaudrateSyncSet>:
   0:	b500      	push	{lr}
   2:	b087      	sub	sp, #28
   4:	9003      	str	r0, [sp, #12]
   6:	9102      	str	r1, [sp, #8]
   8:	9201      	str	r2, [sp, #4]
   a:	9b01      	ldr	r3, [sp, #4]
   c:	2b00      	cmp	r3, #0
   e:	d107      	bne.n	20 <USART_BaudrateSyncSet+0x20>
  10:	f240 0000 	movw	r0, #0	; 0x0
  14:	f2c0 0000 	movt	r0, #0	; 0x0
  18:	f44f 71da 	mov.w	r1, #436	; 0x1b4
  1c:	f7ff fffe 	bl	0 <assertEFM>
  20:	9b02      	ldr	r3, [sp, #8]
  22:	2b00      	cmp	r3, #0
  24:	d107      	bne.n	36 <USART_BaudrateSyncSet+0x36>
  26:	f248 1010 	movw	r0, #33040	; 0x8110
  2a:	f2c0 0002 	movt	r0, #2	; 0x2
  2e:	f7ff fffe 	bl	0 <CMU_ClockFreqGet>
  32:	4603      	mov	r3, r0
  34:	9302      	str	r3, [sp, #8]
  36:	9b02      	ldr	r3, [sp, #8]
  38:	ea4f 0343 	mov.w	r3, r3, lsl #1
  3c:	9305      	str	r3, [sp, #20]
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	9b05      	ldr	r3, [sp, #20]
  42:	4413      	add	r3, r2
  44:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  48:	9305      	str	r3, [sp, #20]
  4a:	9a05      	ldr	r2, [sp, #20]
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	fbb2 f3f3 	udiv	r3, r2, r3
  52:	9305      	str	r3, [sp, #20]
  54:	9b05      	ldr	r3, [sp, #20]
  56:	f1a3 0304 	sub.w	r3, r3, #4	; 0x4
  5a:	9305      	str	r3, [sp, #20]
  5c:	9b05      	ldr	r3, [sp, #20]
  5e:	ea4f 1383 	mov.w	r3, r3, lsl #6
  62:	9305      	str	r3, [sp, #20]
  64:	9b05      	ldr	r3, [sp, #20]
  66:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
  6a:	9305      	str	r3, [sp, #20]
  6c:	9b05      	ldr	r3, [sp, #20]
  6e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
  72:	9305      	str	r3, [sp, #20]
  74:	9a05      	ldr	r2, [sp, #20]
  76:	f64f 73c0 	movw	r3, #65472	; 0xffc0
  7a:	f2c0 031f 	movt	r3, #31	; 0x1f
  7e:	429a      	cmp	r2, r3
  80:	d907      	bls.n	92 <USART_BaudrateSyncSet+0x92>
  82:	f240 0000 	movw	r0, #0	; 0x0
  86:	f2c0 0000 	movt	r0, #0	; 0x0
  8a:	f240 11e3 	movw	r1, #483	; 0x1e3
  8e:	f7ff fffe 	bl	0 <assertEFM>
  92:	9a05      	ldr	r2, [sp, #20]
  94:	f64f 73c0 	movw	r3, #65472	; 0xffc0
  98:	f2c0 031f 	movt	r3, #31	; 0x1f
  9c:	ea02 0303 	and.w	r3, r2, r3
  a0:	9305      	str	r3, [sp, #20]
  a2:	9a03      	ldr	r2, [sp, #12]
  a4:	9b05      	ldr	r3, [sp, #20]
  a6:	6153      	str	r3, [r2, #20]
  a8:	b007      	add	sp, #28
  aa:	bd00      	pop	{pc}
Disassembly of section .text.USART_Enable:

00000000 <USART_Enable>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	460b      	mov	r3, r1
   8:	f88d 3003 	strb.w	r3, [sp, #3]
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f24c 0300 	movw	r3, #49152	; 0xc000
  12:	f2c4 0300 	movt	r3, #16384	; 0x4000
  16:	429a      	cmp	r2, r3
  18:	d023      	beq.n	62 <USART_Enable+0x62>
  1a:	9a01      	ldr	r2, [sp, #4]
  1c:	f24c 4300 	movw	r3, #50176	; 0xc400
  20:	f2c4 0300 	movt	r3, #16384	; 0x4000
  24:	429a      	cmp	r2, r3
  26:	d01c      	beq.n	62 <USART_Enable+0x62>
  28:	9a01      	ldr	r2, [sp, #4]
  2a:	f64c 0300 	movw	r3, #51200	; 0xc800
  2e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  32:	429a      	cmp	r2, r3
  34:	d015      	beq.n	62 <USART_Enable+0x62>
  36:	9a01      	ldr	r2, [sp, #4]
  38:	f24e 0300 	movw	r3, #57344	; 0xe000
  3c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  40:	429a      	cmp	r2, r3
  42:	d00e      	beq.n	62 <USART_Enable+0x62>
  44:	9a01      	ldr	r2, [sp, #4]
  46:	f24e 4300 	movw	r3, #58368	; 0xe400
  4a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  4e:	429a      	cmp	r2, r3
  50:	d007      	beq.n	62 <USART_Enable+0x62>
  52:	f240 0000 	movw	r0, #0	; 0x0
  56:	f2c0 0000 	movt	r0, #0	; 0x0
  5a:	f44f 7100 	mov.w	r1, #512	; 0x200
  5e:	f7ff fffe 	bl	0 <assertEFM>
  62:	f89d 3003 	ldrb.w	r3, [sp, #3]
  66:	ea6f 0303 	mvn.w	r3, r3
  6a:	9303      	str	r3, [sp, #12]
  6c:	9b03      	ldr	r3, [sp, #12]
  6e:	f003 0305 	and.w	r3, r3, #5	; 0x5
  72:	9303      	str	r3, [sp, #12]
  74:	9b03      	ldr	r3, [sp, #12]
  76:	ea4f 0243 	mov.w	r2, r3, lsl #1
  7a:	9b01      	ldr	r3, [sp, #4]
  7c:	60da      	str	r2, [r3, #12]
  7e:	f89d 2003 	ldrb.w	r2, [sp, #3]
  82:	9b01      	ldr	r3, [sp, #4]
  84:	60da      	str	r2, [r3, #12]
  86:	b005      	add	sp, #20
  88:	bd00      	pop	{pc}
  8a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_InitAsync:

00000000 <USART_InitAsync>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9100      	str	r1, [sp, #0]
   8:	9a01      	ldr	r2, [sp, #4]
   a:	f24c 0300 	movw	r3, #49152	; 0xc000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d023      	beq.n	5e <USART_InitAsync+0x5e>
  16:	9a01      	ldr	r2, [sp, #4]
  18:	f24c 4300 	movw	r3, #50176	; 0xc400
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d01c      	beq.n	5e <USART_InitAsync+0x5e>
  24:	9a01      	ldr	r2, [sp, #4]
  26:	f64c 0300 	movw	r3, #51200	; 0xc800
  2a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  2e:	429a      	cmp	r2, r3
  30:	d015      	beq.n	5e <USART_InitAsync+0x5e>
  32:	9a01      	ldr	r2, [sp, #4]
  34:	f24e 0300 	movw	r3, #57344	; 0xe000
  38:	f2c4 0300 	movt	r3, #16384	; 0x4000
  3c:	429a      	cmp	r2, r3
  3e:	d00e      	beq.n	5e <USART_InitAsync+0x5e>
  40:	9a01      	ldr	r2, [sp, #4]
  42:	f24e 4300 	movw	r3, #58368	; 0xe400
  46:	f2c4 0300 	movt	r3, #16384	; 0x4000
  4a:	429a      	cmp	r2, r3
  4c:	d007      	beq.n	5e <USART_InitAsync+0x5e>
  4e:	f240 0000 	movw	r0, #0	; 0x0
  52:	f2c0 0000 	movt	r0, #0	; 0x0
  56:	f240 2126 	movw	r1, #550	; 0x226
  5a:	f7ff fffe 	bl	0 <assertEFM>
  5e:	9801      	ldr	r0, [sp, #4]
  60:	f7ff fffe 	bl	0 <USART_InitAsync>
  64:	9b00      	ldr	r3, [sp, #0]
  66:	7c9b      	ldrb	r3, [r3, #18]
  68:	2b00      	cmp	r3, #0
  6a:	d005      	beq.n	78 <USART_InitAsync+0x78>
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	681b      	ldr	r3, [r3, #0]
  70:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
  74:	9b01      	ldr	r3, [sp, #4]
  76:	601a      	str	r2, [r3, #0]
  78:	9b00      	ldr	r3, [sp, #0]
  7a:	7cdb      	ldrb	r3, [r3, #19]
  7c:	2b00      	cmp	r3, #0
  7e:	d007      	beq.n	90 <USART_InitAsync+0x90>
  80:	9b00      	ldr	r3, [sp, #0]
  82:	7d1b      	ldrb	r3, [r3, #20]
  84:	f043 0310 	orr.w	r3, r3, #16	; 0x10
  88:	b2db      	uxtb	r3, r3
  8a:	461a      	mov	r2, r3
  8c:	9b01      	ldr	r3, [sp, #4]
  8e:	659a      	str	r2, [r3, #88]
  90:	9b00      	ldr	r3, [sp, #0]
  92:	7b5b      	ldrb	r3, [r3, #13]
  94:	461a      	mov	r2, r3
  96:	9b00      	ldr	r3, [sp, #0]
  98:	8a1b      	ldrh	r3, [r3, #16]
  9a:	ea42 0203 	orr.w	r2, r2, r3
  9e:	9b00      	ldr	r3, [sp, #0]
  a0:	89db      	ldrh	r3, [r3, #14]
  a2:	ea42 0203 	orr.w	r2, r2, r3
  a6:	9b01      	ldr	r3, [sp, #4]
  a8:	605a      	str	r2, [r3, #4]
  aa:	9b00      	ldr	r3, [sp, #0]
  ac:	6859      	ldr	r1, [r3, #4]
  ae:	9b00      	ldr	r3, [sp, #0]
  b0:	689a      	ldr	r2, [r3, #8]
  b2:	9b00      	ldr	r3, [sp, #0]
  b4:	7b1b      	ldrb	r3, [r3, #12]
  b6:	9801      	ldr	r0, [sp, #4]
  b8:	f7ff fffe 	bl	0 <USART_InitAsync>
  bc:	9b00      	ldr	r3, [sp, #0]
  be:	781b      	ldrb	r3, [r3, #0]
  c0:	461a      	mov	r2, r3
  c2:	9b01      	ldr	r3, [sp, #4]
  c4:	60da      	str	r2, [r3, #12]
  c6:	b003      	add	sp, #12
  c8:	bd00      	pop	{pc}
  ca:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_InitSync:

00000000 <USART_InitSync>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9007      	str	r0, [sp, #28]
   6:	9106      	str	r1, [sp, #24]
   8:	9a07      	ldr	r2, [sp, #28]
   a:	f24c 0300 	movw	r3, #49152	; 0xc000
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d015      	beq.n	42 <USART_InitSync+0x42>
  16:	9a07      	ldr	r2, [sp, #28]
  18:	f24c 4300 	movw	r3, #50176	; 0xc400
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d00e      	beq.n	42 <USART_InitSync+0x42>
  24:	9a07      	ldr	r2, [sp, #28]
  26:	f64c 0300 	movw	r3, #51200	; 0xc800
  2a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  2e:	429a      	cmp	r2, r3
  30:	d007      	beq.n	42 <USART_InitSync+0x42>
  32:	f240 0000 	movw	r0, #0	; 0x0
  36:	f2c0 0000 	movt	r0, #0	; 0x0
  3a:	f240 2161 	movw	r1, #609	; 0x261
  3e:	f7ff fffe 	bl	0 <assertEFM>
  42:	9807      	ldr	r0, [sp, #28]
  44:	f7ff fffe 	bl	0 <USART_InitSync>
  48:	9b07      	ldr	r3, [sp, #28]
  4a:	681b      	ldr	r3, [r3, #0]
  4c:	9300      	str	r3, [sp, #0]
  4e:	9b06      	ldr	r3, [sp, #24]
  50:	8a1b      	ldrh	r3, [r3, #16]
  52:	f043 0301 	orr.w	r3, r3, #1	; 0x1
  56:	b29b      	uxth	r3, r3
  58:	9301      	str	r3, [sp, #4]
  5a:	9b06      	ldr	r3, [sp, #24]
  5c:	7b9b      	ldrb	r3, [r3, #14]
  5e:	2b00      	cmp	r3, #0
  60:	d003      	beq.n	6a <USART_InitSync+0x6a>
  62:	f44f 6180 	mov.w	r1, #1024	; 0x400
  66:	9102      	str	r1, [sp, #8]
  68:	e002      	b.n	70 <USART_InitSync+0x70>
  6a:	f04f 0200 	mov.w	r2, #0	; 0x0
  6e:	9202      	str	r2, [sp, #8]
  70:	9901      	ldr	r1, [sp, #4]
  72:	9a02      	ldr	r2, [sp, #8]
  74:	ea41 0302 	orr.w	r3, r1, r2
  78:	9900      	ldr	r1, [sp, #0]
  7a:	ea41 0203 	orr.w	r2, r1, r3
  7e:	9b07      	ldr	r3, [sp, #28]
  80:	601a      	str	r2, [r3, #0]
  82:	9b07      	ldr	r3, [sp, #28]
  84:	681b      	ldr	r3, [r3, #0]
  86:	9303      	str	r3, [sp, #12]
  88:	9b06      	ldr	r3, [sp, #24]
  8a:	7c9b      	ldrb	r3, [r3, #18]
  8c:	2b00      	cmp	r3, #0
  8e:	d003      	beq.n	98 <USART_InitSync+0x98>
  90:	f04f 0210 	mov.w	r2, #16	; 0x10
  94:	9204      	str	r2, [sp, #16]
  96:	e002      	b.n	9e <USART_InitSync+0x9e>
  98:	f04f 0300 	mov.w	r3, #0	; 0x0
  9c:	9304      	str	r3, [sp, #16]
  9e:	9b06      	ldr	r3, [sp, #24]
  a0:	7d1b      	ldrb	r3, [r3, #20]
  a2:	2b00      	cmp	r3, #0
  a4:	d003      	beq.n	ae <USART_InitSync+0xae>
  a6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  aa:	9105      	str	r1, [sp, #20]
  ac:	e002      	b.n	b4 <USART_InitSync+0xb4>
  ae:	f04f 0200 	mov.w	r2, #0	; 0x0
  b2:	9205      	str	r2, [sp, #20]
  b4:	9904      	ldr	r1, [sp, #16]
  b6:	9a05      	ldr	r2, [sp, #20]
  b8:	ea41 0302 	orr.w	r3, r1, r2
  bc:	9903      	ldr	r1, [sp, #12]
  be:	ea41 0203 	orr.w	r2, r1, r3
  c2:	9b07      	ldr	r3, [sp, #28]
  c4:	601a      	str	r2, [r3, #0]
  c6:	9b06      	ldr	r3, [sp, #24]
  c8:	7b1b      	ldrb	r3, [r3, #12]
  ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  ce:	9b07      	ldr	r3, [sp, #28]
  d0:	605a      	str	r2, [r3, #4]
  d2:	9b06      	ldr	r3, [sp, #24]
  d4:	685a      	ldr	r2, [r3, #4]
  d6:	9b06      	ldr	r3, [sp, #24]
  d8:	689b      	ldr	r3, [r3, #8]
  da:	9807      	ldr	r0, [sp, #28]
  dc:	4611      	mov	r1, r2
  de:	461a      	mov	r2, r3
  e0:	f7ff fffe 	bl	0 <USART_InitSync>
  e4:	9b06      	ldr	r3, [sp, #24]
  e6:	7b5b      	ldrb	r3, [r3, #13]
  e8:	2b00      	cmp	r3, #0
  ea:	d003      	beq.n	f4 <USART_InitSync+0xf4>
  ec:	9a07      	ldr	r2, [sp, #28]
  ee:	f04f 0310 	mov.w	r3, #16	; 0x10
  f2:	60d3      	str	r3, [r2, #12]
  f4:	9b06      	ldr	r3, [sp, #24]
  f6:	781b      	ldrb	r3, [r3, #0]
  f8:	461a      	mov	r2, r3
  fa:	9b07      	ldr	r3, [sp, #28]
  fc:	60da      	str	r2, [r3, #12]
  fe:	b009      	add	sp, #36
 100:	bd00      	pop	{pc}
 102:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_InitIrDA:

00000000 <USART_InitIrDA>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	f24c 0300 	movw	r3, #49152	; 0xc000
   a:	f2c4 0300 	movt	r3, #16384	; 0x4000
   e:	9303      	str	r3, [sp, #12]
  10:	9b01      	ldr	r3, [sp, #4]
  12:	9803      	ldr	r0, [sp, #12]
  14:	4619      	mov	r1, r3
  16:	f7ff fffe 	bl	0 <USART_InitIrDA>
  1a:	9b03      	ldr	r3, [sp, #12]
  1c:	681b      	ldr	r3, [r3, #0]
  1e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
  22:	9b03      	ldr	r3, [sp, #12]
  24:	601a      	str	r2, [r3, #0]
  26:	9b01      	ldr	r3, [sp, #4]
  28:	7e1b      	ldrb	r3, [r3, #24]
  2a:	2b00      	cmp	r3, #0
  2c:	d005      	beq.n	3a <USART_InitIrDA+0x3a>
  2e:	9b03      	ldr	r3, [sp, #12]
  30:	681b      	ldr	r3, [r3, #0]
  32:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
  36:	9b03      	ldr	r3, [sp, #12]
  38:	601a      	str	r2, [r3, #0]
  3a:	9b03      	ldr	r3, [sp, #12]
  3c:	6d19      	ldr	r1, [r3, #80]
  3e:	9b01      	ldr	r3, [sp, #4]
  40:	7e9a      	ldrb	r2, [r3, #26]
  42:	9b01      	ldr	r3, [sp, #4]
  44:	7f1b      	ldrb	r3, [r3, #28]
  46:	ea42 0303 	orr.w	r3, r2, r3
  4a:	b2db      	uxtb	r3, r3
  4c:	461a      	mov	r2, r3
  4e:	9b01      	ldr	r3, [sp, #4]
  50:	7e5b      	ldrb	r3, [r3, #25]
  52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  56:	ea42 0203 	orr.w	r2, r2, r3
  5a:	9b01      	ldr	r3, [sp, #4]
  5c:	7edb      	ldrb	r3, [r3, #27]
  5e:	ea4f 13c3 	mov.w	r3, r3, lsl #7
  62:	ea42 0303 	orr.w	r3, r2, r3
  66:	ea41 0203 	orr.w	r2, r1, r3
  6a:	9b03      	ldr	r3, [sp, #12]
  6c:	651a      	str	r2, [r3, #80]
  6e:	9b03      	ldr	r3, [sp, #12]
  70:	6d1b      	ldr	r3, [r3, #80]
  72:	f043 0201 	orr.w	r2, r3, #1	; 0x1
  76:	9b03      	ldr	r3, [sp, #12]
  78:	651a      	str	r2, [r3, #80]
  7a:	b005      	add	sp, #20
  7c:	bd00      	pop	{pc}
  7e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_InitI2s:

00000000 <USART_InitI2s>:
   0:	b500      	push	{lr}
   2:	b08b      	sub	sp, #44
   4:	9007      	str	r0, [sp, #28]
   6:	9106      	str	r1, [sp, #24]
   8:	9a07      	ldr	r2, [sp, #28]
   a:	f24c 4300 	movw	r3, #50176	; 0xc400
   e:	f2c4 0300 	movt	r3, #16384	; 0x4000
  12:	429a      	cmp	r2, r3
  14:	d00e      	beq.n	34 <USART_InitI2s+0x34>
  16:	9a07      	ldr	r2, [sp, #28]
  18:	f64c 0300 	movw	r3, #51200	; 0xc800
  1c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  20:	429a      	cmp	r2, r3
  22:	d007      	beq.n	34 <USART_InitI2s+0x34>
  24:	f240 0000 	movw	r0, #0	; 0x0
  28:	f2c0 0000 	movt	r0, #0	; 0x0
  2c:	f44f 7138 	mov.w	r1, #736	; 0x2e0
  30:	f7ff fffe 	bl	0 <assertEFM>
  34:	9b06      	ldr	r3, [sp, #24]
  36:	781b      	ldrb	r3, [r3, #0]
  38:	f88d 3027 	strb.w	r3, [sp, #39]
  3c:	9a06      	ldr	r2, [sp, #24]
  3e:	f04f 0300 	mov.w	r3, #0	; 0x0
  42:	7013      	strb	r3, [r2, #0]
  44:	9b06      	ldr	r3, [sp, #24]
  46:	9807      	ldr	r0, [sp, #28]
  48:	4619      	mov	r1, r3
  4a:	f7ff fffe 	bl	0 <USART_InitI2s>
  4e:	9b06      	ldr	r3, [sp, #24]
  50:	8b1b      	ldrh	r3, [r3, #24]
  52:	461a      	mov	r2, r3
  54:	9b06      	ldr	r3, [sp, #24]
  56:	7f1b      	ldrb	r3, [r3, #28]
  58:	ea42 0203 	orr.w	r2, r2, r3
  5c:	9200      	str	r2, [sp, #0]
  5e:	9b06      	ldr	r3, [sp, #24]
  60:	7e9b      	ldrb	r3, [r3, #26]
  62:	2b00      	cmp	r3, #0
  64:	d003      	beq.n	6e <USART_InitI2s+0x6e>
  66:	f04f 0110 	mov.w	r1, #16	; 0x10
  6a:	9101      	str	r1, [sp, #4]
  6c:	e002      	b.n	74 <USART_InitI2s+0x74>
  6e:	f04f 0200 	mov.w	r2, #0	; 0x0
  72:	9201      	str	r2, [sp, #4]
  74:	9b00      	ldr	r3, [sp, #0]
  76:	9901      	ldr	r1, [sp, #4]
  78:	ea43 0301 	orr.w	r3, r3, r1
  7c:	9302      	str	r3, [sp, #8]
  7e:	9b06      	ldr	r3, [sp, #24]
  80:	7edb      	ldrb	r3, [r3, #27]
  82:	2b00      	cmp	r3, #0
  84:	d003      	beq.n	8e <USART_InitI2s+0x8e>
  86:	f04f 0108 	mov.w	r1, #8	; 0x8
  8a:	9103      	str	r1, [sp, #12]
  8c:	e002      	b.n	94 <USART_InitI2s+0x94>
  8e:	f04f 0200 	mov.w	r2, #0	; 0x0
  92:	9203      	str	r2, [sp, #12]
  94:	9b02      	ldr	r3, [sp, #8]
  96:	9903      	ldr	r1, [sp, #12]
  98:	ea43 0301 	orr.w	r3, r3, r1
  9c:	9304      	str	r3, [sp, #16]
  9e:	9b06      	ldr	r3, [sp, #24]
  a0:	7f5b      	ldrb	r3, [r3, #29]
  a2:	2b00      	cmp	r3, #0
  a4:	d003      	beq.n	ae <USART_InitI2s+0xae>
  a6:	f04f 0102 	mov.w	r1, #2	; 0x2
  aa:	9105      	str	r1, [sp, #20]
  ac:	e002      	b.n	b4 <USART_InitI2s+0xb4>
  ae:	f04f 0200 	mov.w	r2, #0	; 0x0
  b2:	9205      	str	r2, [sp, #20]
  b4:	9904      	ldr	r1, [sp, #16]
  b6:	9a05      	ldr	r2, [sp, #20]
  b8:	ea41 0302 	orr.w	r3, r1, r2
  bc:	f043 0201 	orr.w	r2, r3, #1	; 0x1
  c0:	9b07      	ldr	r3, [sp, #28]
  c2:	65da      	str	r2, [r3, #92]
  c4:	f89d 3027 	ldrb.w	r3, [sp, #39]
  c8:	2b00      	cmp	r3, #0
  ca:	d005      	beq.n	d8 <USART_InitI2s+0xd8>
  cc:	f89d 3027 	ldrb.w	r3, [sp, #39]
  d0:	9807      	ldr	r0, [sp, #28]
  d2:	4619      	mov	r1, r3
  d4:	f7ff fffe 	bl	0 <USART_InitI2s>
  d8:	b00b      	add	sp, #44
  da:	bd00      	pop	{pc}
Disassembly of section .text.USART_InitPrsTrigger:

00000000 <USART_InitPrsTrigger>:
   0:	b084      	sub	sp, #16
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	689b      	ldr	r3, [r3, #8]
   a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
   e:	9303      	str	r3, [sp, #12]
  10:	9b00      	ldr	r3, [sp, #0]
  12:	781b      	ldrb	r3, [r3, #0]
  14:	2b00      	cmp	r3, #0
  16:	d003      	beq.n	20 <USART_InitPrsTrigger+0x20>
  18:	9b03      	ldr	r3, [sp, #12]
  1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  1e:	9303      	str	r3, [sp, #12]
  20:	9b00      	ldr	r3, [sp, #0]
  22:	789b      	ldrb	r3, [r3, #2]
  24:	2b00      	cmp	r3, #0
  26:	d003      	beq.n	30 <USART_InitPrsTrigger+0x30>
  28:	9b03      	ldr	r3, [sp, #12]
  2a:	f043 0320 	orr.w	r3, r3, #32	; 0x20
  2e:	9303      	str	r3, [sp, #12]
  30:	9b00      	ldr	r3, [sp, #0]
  32:	785b      	ldrb	r3, [r3, #1]
  34:	2b00      	cmp	r3, #0
  36:	d003      	beq.n	40 <USART_InitPrsTrigger+0x40>
  38:	9b03      	ldr	r3, [sp, #12]
  3a:	f043 0310 	orr.w	r3, r3, #16	; 0x10
  3e:	9303      	str	r3, [sp, #12]
  40:	9b00      	ldr	r3, [sp, #0]
  42:	78db      	ldrb	r3, [r3, #3]
  44:	461a      	mov	r2, r3
  46:	9b03      	ldr	r3, [sp, #12]
  48:	ea43 0302 	orr.w	r3, r3, r2
  4c:	9303      	str	r3, [sp, #12]
  4e:	9a01      	ldr	r2, [sp, #4]
  50:	9b03      	ldr	r3, [sp, #12]
  52:	6093      	str	r3, [r2, #8]
  54:	b004      	add	sp, #16
  56:	4770      	bx	lr
Disassembly of section .text.USART_Reset:

00000000 <USART_Reset>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9a01      	ldr	r2, [sp, #4]
   8:	f24c 0300 	movw	r3, #49152	; 0xc000
   c:	f2c4 0300 	movt	r3, #16384	; 0x4000
  10:	429a      	cmp	r2, r3
  12:	d023      	beq.n	5c <USART_Reset+0x5c>
  14:	9a01      	ldr	r2, [sp, #4]
  16:	f24c 4300 	movw	r3, #50176	; 0xc400
  1a:	f2c4 0300 	movt	r3, #16384	; 0x4000
  1e:	429a      	cmp	r2, r3
  20:	d01c      	beq.n	5c <USART_Reset+0x5c>
  22:	9a01      	ldr	r2, [sp, #4]
  24:	f64c 0300 	movw	r3, #51200	; 0xc800
  28:	f2c4 0300 	movt	r3, #16384	; 0x4000
  2c:	429a      	cmp	r2, r3
  2e:	d015      	beq.n	5c <USART_Reset+0x5c>
  30:	9a01      	ldr	r2, [sp, #4]
  32:	f24e 0300 	movw	r3, #57344	; 0xe000
  36:	f2c4 0300 	movt	r3, #16384	; 0x4000
  3a:	429a      	cmp	r2, r3
  3c:	d00e      	beq.n	5c <USART_Reset+0x5c>
  3e:	9a01      	ldr	r2, [sp, #4]
  40:	f24e 4300 	movw	r3, #58368	; 0xe400
  44:	f2c4 0300 	movt	r3, #16384	; 0x4000
  48:	429a      	cmp	r2, r3
  4a:	d007      	beq.n	5c <USART_Reset+0x5c>
  4c:	f240 0000 	movw	r0, #0	; 0x0
  50:	f2c0 0000 	movt	r0, #0	; 0x0
  54:	f240 312d 	movw	r1, #813	; 0x32d
  58:	f7ff fffe 	bl	0 <assertEFM>
  5c:	9a01      	ldr	r2, [sp, #4]
  5e:	f640 63aa 	movw	r3, #3754	; 0xeaa
  62:	60d3      	str	r3, [r2, #12]
  64:	9a01      	ldr	r2, [sp, #4]
  66:	f04f 0300 	mov.w	r3, #0	; 0x0
  6a:	6013      	str	r3, [r2, #0]
  6c:	9a01      	ldr	r2, [sp, #4]
  6e:	f241 0305 	movw	r3, #4101	; 0x1005
  72:	6053      	str	r3, [r2, #4]
  74:	9a01      	ldr	r2, [sp, #4]
  76:	f04f 0300 	mov.w	r3, #0	; 0x0
  7a:	6093      	str	r3, [r2, #8]
  7c:	9a01      	ldr	r2, [sp, #4]
  7e:	f04f 0300 	mov.w	r3, #0	; 0x0
  82:	6153      	str	r3, [r2, #20]
  84:	9a01      	ldr	r2, [sp, #4]
  86:	f04f 0300 	mov.w	r3, #0	; 0x0
  8a:	64d3      	str	r3, [r2, #76]
  8c:	9a01      	ldr	r2, [sp, #4]
  8e:	f641 73f9 	movw	r3, #8185	; 0x1ff9
  92:	6493      	str	r3, [r2, #72]
  94:	9a01      	ldr	r2, [sp, #4]
  96:	f04f 0300 	mov.w	r3, #0	; 0x0
  9a:	6553      	str	r3, [r2, #84]
  9c:	9a01      	ldr	r2, [sp, #4]
  9e:	f24c 0300 	movw	r3, #49152	; 0xc000
  a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
  a6:	429a      	cmp	r2, r3
  a8:	d103      	bne.n	b2 <assertEFM+0xb2>
  aa:	9a01      	ldr	r2, [sp, #4]
  ac:	f04f 0300 	mov.w	r3, #0	; 0x0
  b0:	6513      	str	r3, [r2, #80]
  b2:	9a01      	ldr	r2, [sp, #4]
  b4:	f04f 0300 	mov.w	r3, #0	; 0x0
  b8:	6593      	str	r3, [r2, #88]
  ba:	9a01      	ldr	r2, [sp, #4]
  bc:	f24c 4300 	movw	r3, #50176	; 0xc400
  c0:	f2c4 0300 	movt	r3, #16384	; 0x4000
  c4:	429a      	cmp	r2, r3
  c6:	d006      	beq.n	d6 <assertEFM+0xd6>
  c8:	9a01      	ldr	r2, [sp, #4]
  ca:	f64c 0300 	movw	r3, #51200	; 0xc800
  ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
  d2:	429a      	cmp	r2, r3
  d4:	d103      	bne.n	de <assertEFM+0xde>
  d6:	9a01      	ldr	r2, [sp, #4]
  d8:	f04f 0300 	mov.w	r3, #0	; 0x0
  dc:	65d3      	str	r3, [r2, #92]
  de:	b003      	add	sp, #12
  e0:	bd00      	pop	{pc}
  e2:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_Rx:

00000000 <USART_Rx>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	691b      	ldr	r3, [r3, #16]
   8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   c:	2b00      	cmp	r3, #0
   e:	d0f9      	beq.n	4 <assertEFM+0x4>
  10:	9b01      	ldr	r3, [sp, #4]
  12:	69db      	ldr	r3, [r3, #28]
  14:	b2db      	uxtb	r3, r3
  16:	4618      	mov	r0, r3
  18:	b002      	add	sp, #8
  1a:	4770      	bx	lr
Disassembly of section .text.USART_RxDouble:

00000000 <USART_RxDouble>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	691b      	ldr	r3, [r3, #16]
   8:	f403 7380 	and.w	r3, r3, #256	; 0x100
   c:	2b00      	cmp	r3, #0
   e:	d0f9      	beq.n	4 <assertEFM+0x4>
  10:	9b01      	ldr	r3, [sp, #4]
  12:	6a5b      	ldr	r3, [r3, #36]
  14:	b29b      	uxth	r3, r3
  16:	4618      	mov	r0, r3
  18:	b002      	add	sp, #8
  1a:	4770      	bx	lr
Disassembly of section .text.USART_RxDoubleExt:

00000000 <USART_RxDoubleExt>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	691b      	ldr	r3, [r3, #16]
   8:	f403 7380 	and.w	r3, r3, #256	; 0x100
   c:	2b00      	cmp	r3, #0
   e:	d0f9      	beq.n	4 <assertEFM+0x4>
  10:	9b01      	ldr	r3, [sp, #4]
  12:	6a1b      	ldr	r3, [r3, #32]
  14:	4618      	mov	r0, r3
  16:	b002      	add	sp, #8
  18:	4770      	bx	lr
  1a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_RxExt:

00000000 <USART_RxExt>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9b01      	ldr	r3, [sp, #4]
   6:	691b      	ldr	r3, [r3, #16]
   8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   c:	2b00      	cmp	r3, #0
   e:	d0f9      	beq.n	4 <assertEFM+0x4>
  10:	9b01      	ldr	r3, [sp, #4]
  12:	699b      	ldr	r3, [r3, #24]
  14:	b29b      	uxth	r3, r3
  16:	4618      	mov	r0, r3
  18:	b002      	add	sp, #8
  1a:	4770      	bx	lr
Disassembly of section .text.USART_SpiTransfer:

00000000 <USART_SpiTransfer>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f88d 3003 	strb.w	r3, [sp, #3]
   a:	9b01      	ldr	r3, [sp, #4]
   c:	691b      	ldr	r3, [r3, #16]
   e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  12:	2b00      	cmp	r3, #0
  14:	d0f9      	beq.n	a <assertEFM+0xa>
  16:	f89d 2003 	ldrb.w	r2, [sp, #3]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	635a      	str	r2, [r3, #52]
  1e:	9b01      	ldr	r3, [sp, #4]
  20:	691b      	ldr	r3, [r3, #16]
  22:	f003 0320 	and.w	r3, r3, #32	; 0x20
  26:	2b00      	cmp	r3, #0
  28:	d0f9      	beq.n	1e <assertEFM+0x1e>
  2a:	9b01      	ldr	r3, [sp, #4]
  2c:	69db      	ldr	r3, [r3, #28]
  2e:	b2db      	uxtb	r3, r3
  30:	4618      	mov	r0, r3
  32:	b002      	add	sp, #8
  34:	4770      	bx	lr
  36:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_Tx:

00000000 <USART_Tx>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f88d 3003 	strb.w	r3, [sp, #3]
   a:	9b01      	ldr	r3, [sp, #4]
   c:	691b      	ldr	r3, [r3, #16]
   e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  12:	2b00      	cmp	r3, #0
  14:	d0f9      	beq.n	a <assertEFM+0xa>
  16:	f89d 2003 	ldrb.w	r2, [sp, #3]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	635a      	str	r2, [r3, #52]
  1e:	b002      	add	sp, #8
  20:	4770      	bx	lr
  22:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_TxDouble:

00000000 <USART_TxDouble>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f8ad 3002 	strh.w	r3, [sp, #2]
   a:	9b01      	ldr	r3, [sp, #4]
   c:	691b      	ldr	r3, [r3, #16]
   e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  12:	2b00      	cmp	r3, #0
  14:	d0f9      	beq.n	a <assertEFM+0xa>
  16:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	63da      	str	r2, [r3, #60]
  1e:	b002      	add	sp, #8
  20:	4770      	bx	lr
  22:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.USART_TxDoubleExt:

00000000 <USART_TxDoubleExt>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	9100      	str	r1, [sp, #0]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	691b      	ldr	r3, [r3, #16]
   a:	f003 0340 	and.w	r3, r3, #64	; 0x40
   e:	2b00      	cmp	r3, #0
  10:	d0f9      	beq.n	6 <assertEFM+0x6>
  12:	9a01      	ldr	r2, [sp, #4]
  14:	9b00      	ldr	r3, [sp, #0]
  16:	6393      	str	r3, [r2, #56]
  18:	b002      	add	sp, #8
  1a:	4770      	bx	lr
Disassembly of section .text.USART_TxExt:

00000000 <USART_TxExt>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	460b      	mov	r3, r1
   6:	f8ad 3002 	strh.w	r3, [sp, #2]
   a:	9b01      	ldr	r3, [sp, #4]
   c:	691b      	ldr	r3, [r3, #16]
   e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  12:	2b00      	cmp	r3, #0
  14:	d0f9      	beq.n	a <assertEFM+0xa>
  16:	f8bd 2002 	ldrh.w	r2, [sp, #2]
  1a:	9b01      	ldr	r3, [sp, #4]
  1c:	631a      	str	r2, [r3, #48]
  1e:	b002      	add	sp, #8
  20:	4770      	bx	lr
  22:	46c0      	nop			(mov r8, r8)
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_vcmp.o:     file format elf32-littlearm

Disassembly of section .rodata:

00000000 <.LC0>:
   0:	2e2e      	cmp	r6, #46
   2:	2e2f      	cmp	r6, #47
   4:	2f2e      	cmp	r7, #46
   6:	7063      	strb	r3, [r4, #1]
   8:	2f75      	cmp	r7, #117
   a:	7261      	strb	r1, [r4, #9]
   c:	2f6d      	cmp	r7, #109
   e:	652f      	str	r7, [r5, #80]
  10:	6d66      	ldr	r6, [r4, #84]
  12:	3233      	adds	r2, #51
  14:	652f      	str	r7, [r5, #80]
  16:	6c6d      	ldr	r5, [r5, #68]
  18:	6269      	str	r1, [r5, #36]
  1a:	732f      	strb	r7, [r5, #12]
  1c:	6372      	str	r2, [r6, #52]
  1e:	652f      	str	r7, [r5, #80]
  20:	5f6d      	ldrsh	r5, [r5, r5]
  22:	6376      	str	r6, [r6, #52]
  24:	706d      	strb	r5, [r5, #1]
  26:	632e      	str	r6, [r5, #48]
  28:	0000      	lsls	r0, r0, #0
	...
Disassembly of section .text.VCMP_Init:

00000000 <VCMP_Init>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	68db      	ldr	r3, [r3, #12]
   a:	2b00      	cmp	r3, #0
   c:	d00b      	beq.n	26 <VCMP_Init+0x26>
   e:	9b01      	ldr	r3, [sp, #4]
  10:	68db      	ldr	r3, [r3, #12]
  12:	2b01      	cmp	r3, #1
  14:	d007      	beq.n	26 <VCMP_Init+0x26>
  16:	f240 0000 	movw	r0, #0	; 0x0
  1a:	f2c0 0000 	movt	r0, #0	; 0x0
  1e:	f04f 013b 	mov.w	r1, #59	; 0x3b
  22:	f7ff fffe 	bl	0 <assertEFM>
  26:	9b01      	ldr	r3, [sp, #4]
  28:	685b      	ldr	r3, [r3, #4]
  2a:	2b00      	cmp	r3, #0
  2c:	db03      	blt.n	36 <VCMP_Init+0x36>
  2e:	9b01      	ldr	r3, [sp, #4]
  30:	685b      	ldr	r3, [r3, #4]
  32:	2b0f      	cmp	r3, #15
  34:	dd07      	ble.n	46 <VCMP_Init+0x46>
  36:	f240 0000 	movw	r0, #0	; 0x0
  3a:	f2c0 0000 	movt	r0, #0	; 0x0
  3e:	f04f 013c 	mov.w	r1, #60	; 0x3c
  42:	f7ff fffe 	bl	0 <assertEFM>
  46:	9b01      	ldr	r3, [sp, #4]
  48:	781b      	ldrb	r3, [r3, #0]
  4a:	2b00      	cmp	r3, #0
  4c:	d008      	beq.n	60 <VCMP_Init+0x60>
  4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  56:	681b      	ldr	r3, [r3, #0]
  58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  5c:	6013      	str	r3, [r2, #0]
  5e:	e007      	b.n	70 <VCMP_Init+0x70>
  60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  68:	681b      	ldr	r3, [r3, #0]
  6a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  6e:	6013      	str	r3, [r2, #0]
  70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  78:	681b      	ldr	r3, [r3, #0]
  7a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
  7e:	6013      	str	r3, [r2, #0]
  80:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  88:	681a      	ldr	r2, [r3, #0]
  8a:	9b01      	ldr	r3, [sp, #4]
  8c:	685b      	ldr	r3, [r3, #4]
  8e:	ea4f 6303 	mov.w	r3, r3, lsl #24
  92:	ea42 0303 	orr.w	r3, r2, r3
  96:	600b      	str	r3, [r1, #0]
  98:	9b01      	ldr	r3, [sp, #4]
  9a:	7a1b      	ldrb	r3, [r3, #8]
  9c:	2b00      	cmp	r3, #0
  9e:	d008      	beq.n	b2 <VCMP_Init+0xb2>
  a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  a8:	681b      	ldr	r3, [r3, #0]
  aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  ae:	6013      	str	r3, [r2, #0]
  b0:	e007      	b.n	c2 <VCMP_Init+0xc2>
  b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  ba:	681b      	ldr	r3, [r3, #0]
  bc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  c0:	6013      	str	r3, [r2, #0]
  c2:	9b01      	ldr	r3, [sp, #4]
  c4:	7a5b      	ldrb	r3, [r3, #9]
  c6:	2b00      	cmp	r3, #0
  c8:	d008      	beq.n	dc <VCMP_Init+0xdc>
  ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  d2:	681b      	ldr	r3, [r3, #0]
  d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  d8:	6013      	str	r3, [r2, #0]
  da:	e007      	b.n	ec <VCMP_Init+0xec>
  dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  e4:	681b      	ldr	r3, [r3, #0]
  e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  ea:	6013      	str	r3, [r2, #0]
  ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  f4:	681b      	ldr	r3, [r3, #0]
  f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  fa:	6013      	str	r3, [r2, #0]
  fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 100:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 104:	6819      	ldr	r1, [r3, #0]
 106:	9b01      	ldr	r3, [sp, #4]
 108:	7a9b      	ldrb	r3, [r3, #10]
 10a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 10e:	ea41 0303 	orr.w	r3, r1, r3
 112:	6013      	str	r3, [r2, #0]
 114:	9b01      	ldr	r3, [sp, #4]
 116:	7adb      	ldrb	r3, [r3, #11]
 118:	9300      	str	r3, [sp, #0]
 11a:	9b00      	ldr	r3, [sp, #0]
 11c:	2b00      	cmp	r3, #0
 11e:	d00b      	beq.n	138 <VCMP_Init+0x138>
 120:	9b00      	ldr	r3, [sp, #0]
 122:	2b01      	cmp	r3, #1
 124:	d110      	bne.n	148 <VCMP_Init+0x148>
 126:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 12a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 12e:	681b      	ldr	r3, [r3, #0]
 130:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 134:	6013      	str	r3, [r2, #0]
 136:	e007      	b.n	148 <VCMP_Init+0x148>
 138:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 13c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 140:	681b      	ldr	r3, [r3, #0]
 142:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 146:	6013      	str	r3, [r2, #0]
 148:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 14c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 150:	681a      	ldr	r2, [r3, #0]
 152:	9b01      	ldr	r3, [sp, #4]
 154:	68db      	ldr	r3, [r3, #12]
 156:	ea4f 0383 	mov.w	r3, r3, lsl #2
 15a:	ea42 0303 	orr.w	r3, r2, r3
 15e:	600b      	str	r3, [r1, #0]
 160:	9b01      	ldr	r3, [sp, #4]
 162:	695b      	ldr	r3, [r3, #20]
 164:	4618      	mov	r0, r3
 166:	f7ff fffe 	bl	0 <VCMP_Init>
 16a:	9b01      	ldr	r3, [sp, #4]
 16c:	7e1b      	ldrb	r3, [r3, #24]
 16e:	2b00      	cmp	r3, #0
 170:	d008      	beq.n	184 <VCMP_Init+0x184>
 172:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 176:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 17a:	681b      	ldr	r3, [r3, #0]
 17c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 180:	6013      	str	r3, [r2, #0]
 182:	e007      	b.n	194 <VCMP_Init+0x194>
 184:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 188:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 18c:	681b      	ldr	r3, [r3, #0]
 18e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 192:	6013      	str	r3, [r2, #0]
 194:	9b01      	ldr	r3, [sp, #4]
 196:	7c1b      	ldrb	r3, [r3, #16]
 198:	2b00      	cmp	r3, #0
 19a:	d010      	beq.n	1be <VCMP_Init+0x1be>
 19c:	9b01      	ldr	r3, [sp, #4]
 19e:	7e1b      	ldrb	r3, [r3, #24]
 1a0:	2b00      	cmp	r3, #0
 1a2:	d00c      	beq.n	1be <VCMP_Init+0x1be>
 1a4:	f7ff fffe 	bl	0 <VCMP_Init>
 1a8:	4603      	mov	r3, r0
 1aa:	f083 0301 	eor.w	r3, r3, #1	; 0x1
 1ae:	b2db      	uxtb	r3, r3
 1b0:	2b00      	cmp	r3, #0
 1b2:	d1f7      	bne.n	1a4 <VCMP_Init+0x1a4>
 1b4:	9b01      	ldr	r3, [sp, #4]
 1b6:	7c1b      	ldrb	r3, [r3, #16]
 1b8:	4618      	mov	r0, r3
 1ba:	f7ff fffe 	bl	0 <VCMP_Init>
 1be:	f04f 0001 	mov.w	r0, #1	; 0x1
 1c2:	f7ff fffe 	bl	0 <VCMP_Init>
 1c6:	b003      	add	sp, #12
 1c8:	bd00      	pop	{pc}
 1ca:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.VCMP_Ready:

00000000 <VCMP_Ready>:
   0:	b082      	sub	sp, #8
   2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   6:	689b      	ldr	r3, [r3, #8]
   8:	f003 0301 	and.w	r3, r3, #1	; 0x1
   c:	b2db      	uxtb	r3, r3
   e:	2b00      	cmp	r3, #0
  10:	d003      	beq.n	1a <VCMP_Ready+0x1a>
  12:	f04f 0301 	mov.w	r3, #1	; 0x1
  16:	9301      	str	r3, [sp, #4]
  18:	e002      	b.n	20 <VCMP_Ready+0x20>
  1a:	f04f 0300 	mov.w	r3, #0	; 0x0
  1e:	9301      	str	r3, [sp, #4]
  20:	9b01      	ldr	r3, [sp, #4]
  22:	4618      	mov	r0, r3
  24:	b002      	add	sp, #8
  26:	4770      	bx	lr
Disassembly of section .text.VCMP_IntClear:

00000000 <VCMP_IntClear>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   8:	9b01      	ldr	r3, [sp, #4]
   a:	6193      	str	r3, [r2, #24]
   c:	b002      	add	sp, #8
   e:	4770      	bx	lr
Disassembly of section .text.VCMP_LowPowerRefSet:

00000000 <VCMP_LowPowerRefSet>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f89d 3007 	ldrb.w	r3, [sp, #7]
   c:	2b00      	cmp	r3, #0
   e:	d008      	beq.n	22 <VCMP_LowPowerRefSet+0x22>
  10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  18:	685b      	ldr	r3, [r3, #4]
  1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  1e:	6053      	str	r3, [r2, #4]
  20:	e007      	b.n	32 <VCMP_LowPowerRefSet+0x32>
  22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  2a:	685b      	ldr	r3, [r3, #4]
  2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  30:	6053      	str	r3, [r2, #4]
  32:	b002      	add	sp, #8
  34:	4770      	bx	lr
  36:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.VCMP_TriggerSet:

00000000 <VCMP_TriggerSet>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	2b00      	cmp	r3, #0
   a:	dd02      	ble.n	12 <VCMP_TriggerSet+0x12>
   c:	9b01      	ldr	r3, [sp, #4]
   e:	2b3f      	cmp	r3, #63
  10:	dd07      	ble.n	22 <VCMP_TriggerSet+0x22>
  12:	f240 0000 	movw	r0, #0	; 0x0
  16:	f2c0 0000 	movt	r0, #0	; 0x0
  1a:	f04f 01ae 	mov.w	r1, #174	; 0xae
  1e:	f7ff fffe 	bl	0 <assertEFM>
  22:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  2a:	685b      	ldr	r3, [r3, #4]
  2c:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
  30:	9b01      	ldr	r3, [sp, #4]
  32:	ea42 0303 	orr.w	r3, r2, r3
  36:	604b      	str	r3, [r1, #4]
  38:	b003      	add	sp, #12
  3a:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


em_wdog.o:     file format elf32-littlearm

Disassembly of section .text.WDOG_Enable:

00000000 <WDOG_Enable>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	f88d 3007 	strb.w	r3, [sp, #7]
   a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   e:	f083 0301 	eor.w	r3, r3, #1	; 0x1
  12:	b2db      	uxtb	r3, r3
  14:	2b00      	cmp	r3, #0
  16:	d009      	beq.n	2c <WDOG_Enable+0x2c>
  18:	f248 0300 	movw	r3, #32768	; 0x8000
  1c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  20:	689b      	ldr	r3, [r3, #8]
  22:	f003 0301 	and.w	r3, r3, #1	; 0x1
  26:	b2db      	uxtb	r3, r3
  28:	2b00      	cmp	r3, #0
  2a:	d1f5      	bne.n	18 <WDOG_Enable+0x18>
  2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  30:	f248 0000 	movw	r0, #32768	; 0x8000
  34:	f2c4 0008 	movt	r0, #16392	; 0x4008
  38:	f04f 0100 	mov.w	r1, #0	; 0x0
  3c:	461a      	mov	r2, r3
  3e:	f7ff fffe 	bl	0 <WDOG_Enable>
  42:	b003      	add	sp, #12
  44:	bd00      	pop	{pc}
  46:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.BITBAND_Peripheral:

00000000 <BITBAND_Peripheral>:
   0:	b086      	sub	sp, #24
   2:	9003      	str	r0, [sp, #12]
   4:	9102      	str	r1, [sp, #8]
   6:	9201      	str	r2, [sp, #4]
   8:	9b03      	ldr	r3, [sp, #12]
   a:	f103 4342 	add.w	r3, r3, #3254779904	; 0xc2000000
   e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  12:	ea4f 02c3 	mov.w	r2, r3, lsl #3
  16:	9b02      	ldr	r3, [sp, #8]
  18:	4413      	add	r3, r2
  1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
  1e:	9305      	str	r3, [sp, #20]
  20:	9a05      	ldr	r2, [sp, #20]
  22:	9b01      	ldr	r3, [sp, #4]
  24:	6013      	str	r3, [r2, #0]
  26:	b006      	add	sp, #24
  28:	4770      	bx	lr
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.WDOG_Feed:

00000000 <WDOG_Feed>:
   0:	f248 0300 	movw	r3, #32768	; 0x8000
   4:	f2c4 0308 	movt	r3, #16392	; 0x4008
   8:	681b      	ldr	r3, [r3, #0]
   a:	f003 0301 	and.w	r3, r3, #1	; 0x1
   e:	2b00      	cmp	r3, #0
  10:	d019      	beq.n	46 <WDOG_Feed+0x46>
  12:	f248 0300 	movw	r3, #32768	; 0x8000
  16:	f2c4 0308 	movt	r3, #16392	; 0x4008
  1a:	689b      	ldr	r3, [r3, #8]
  1c:	f003 0302 	and.w	r3, r3, #2	; 0x2
  20:	2b00      	cmp	r3, #0
  22:	d110      	bne.n	46 <WDOG_Feed+0x46>
  24:	f248 0300 	movw	r3, #32768	; 0x8000
  28:	f2c4 0308 	movt	r3, #16392	; 0x4008
  2c:	689b      	ldr	r3, [r3, #8]
  2e:	f003 0301 	and.w	r3, r3, #1	; 0x1
  32:	b2db      	uxtb	r3, r3
  34:	2b00      	cmp	r3, #0
  36:	d1f5      	bne.n	24 <WDOG_Feed+0x24>
  38:	f248 0300 	movw	r3, #32768	; 0x8000
  3c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  40:	f04f 0201 	mov.w	r2, #1	; 0x1
  44:	605a      	str	r2, [r3, #4]
  46:	4770      	bx	lr
Disassembly of section .text.WDOG_Init:

00000000 <WDOG_Init>:
   0:	b500      	push	{lr}
   2:	b085      	sub	sp, #20
   4:	9001      	str	r0, [sp, #4]
   6:	9b01      	ldr	r3, [sp, #4]
   8:	781b      	ldrb	r3, [r3, #0]
   a:	2b00      	cmp	r3, #0
   c:	d003      	beq.n	16 <WDOG_Init+0x16>
   e:	f04f 0301 	mov.w	r3, #1	; 0x1
  12:	9303      	str	r3, [sp, #12]
  14:	e002      	b.n	1c <WDOG_Init+0x1c>
  16:	f04f 0300 	mov.w	r3, #0	; 0x0
  1a:	9303      	str	r3, [sp, #12]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	785b      	ldrb	r3, [r3, #1]
  20:	2b00      	cmp	r3, #0
  22:	d003      	beq.n	2c <WDOG_Init+0x2c>
  24:	9b03      	ldr	r3, [sp, #12]
  26:	f043 0302 	orr.w	r3, r3, #2	; 0x2
  2a:	9303      	str	r3, [sp, #12]
  2c:	9b01      	ldr	r3, [sp, #4]
  2e:	789b      	ldrb	r3, [r3, #2]
  30:	2b00      	cmp	r3, #0
  32:	d003      	beq.n	3c <WDOG_Init+0x3c>
  34:	9b03      	ldr	r3, [sp, #12]
  36:	f043 0304 	orr.w	r3, r3, #4	; 0x4
  3a:	9303      	str	r3, [sp, #12]
  3c:	9b01      	ldr	r3, [sp, #4]
  3e:	78db      	ldrb	r3, [r3, #3]
  40:	2b00      	cmp	r3, #0
  42:	d003      	beq.n	4c <WDOG_Init+0x4c>
  44:	9b03      	ldr	r3, [sp, #12]
  46:	f043 0308 	orr.w	r3, r3, #8	; 0x8
  4a:	9303      	str	r3, [sp, #12]
  4c:	9b01      	ldr	r3, [sp, #4]
  4e:	791b      	ldrb	r3, [r3, #4]
  50:	2b00      	cmp	r3, #0
  52:	d003      	beq.n	5c <WDOG_Init+0x5c>
  54:	9b03      	ldr	r3, [sp, #12]
  56:	f043 0320 	orr.w	r3, r3, #32	; 0x20
  5a:	9303      	str	r3, [sp, #12]
  5c:	9b01      	ldr	r3, [sp, #4]
  5e:	795b      	ldrb	r3, [r3, #5]
  60:	2b00      	cmp	r3, #0
  62:	d003      	beq.n	6c <WDOG_Init+0x6c>
  64:	9b03      	ldr	r3, [sp, #12]
  66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  6a:	9303      	str	r3, [sp, #12]
  6c:	9b01      	ldr	r3, [sp, #4]
  6e:	79db      	ldrb	r3, [r3, #7]
  70:	ea4f 3203 	mov.w	r2, r3, lsl #12
  74:	9b01      	ldr	r3, [sp, #4]
  76:	7a1b      	ldrb	r3, [r3, #8]
  78:	ea4f 2303 	mov.w	r3, r3, lsl #8
  7c:	ea42 0203 	orr.w	r2, r2, r3
  80:	9b03      	ldr	r3, [sp, #12]
  82:	ea43 0302 	orr.w	r3, r3, r2
  86:	9303      	str	r3, [sp, #12]
  88:	f248 0300 	movw	r3, #32768	; 0x8000
  8c:	f2c4 0308 	movt	r3, #16392	; 0x4008
  90:	689b      	ldr	r3, [r3, #8]
  92:	f003 0301 	and.w	r3, r3, #1	; 0x1
  96:	b2db      	uxtb	r3, r3
  98:	2b00      	cmp	r3, #0
  9a:	d1f5      	bne.n	88 <WDOG_Init+0x88>
  9c:	f248 0300 	movw	r3, #32768	; 0x8000
  a0:	f2c4 0308 	movt	r3, #16392	; 0x4008
  a4:	9a03      	ldr	r2, [sp, #12]
  a6:	601a      	str	r2, [r3, #0]
  a8:	9b01      	ldr	r3, [sp, #4]
  aa:	799b      	ldrb	r3, [r3, #6]
  ac:	2b00      	cmp	r3, #0
  ae:	d010      	beq.n	d2 <WDOG_Init+0xd2>
  b0:	9b01      	ldr	r3, [sp, #4]
  b2:	781b      	ldrb	r3, [r3, #0]
  b4:	2b00      	cmp	r3, #0
  b6:	d002      	beq.n	be <WDOG_Init+0xbe>
  b8:	f7ff fffe 	bl	0 <WDOG_Init>
  bc:	e009      	b.n	d2 <WDOG_Init+0xd2>
  be:	f248 0000 	movw	r0, #32768	; 0x8000
  c2:	f2c4 0008 	movt	r0, #16392	; 0x4008
  c6:	f04f 0104 	mov.w	r1, #4	; 0x4
  ca:	f04f 0201 	mov.w	r2, #1	; 0x1
  ce:	f7ff fffe 	bl	0 <WDOG_Init>
  d2:	b005      	add	sp, #20
  d4:	bd00      	pop	{pc}
  d6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.WDOG_Lock:

00000000 <WDOG_Lock>:
   0:	b510      	push	{r4, lr}
   2:	f248 0300 	movw	r3, #32768	; 0x8000
   6:	f2c4 0308 	movt	r3, #16392	; 0x4008
   a:	689b      	ldr	r3, [r3, #8]
   c:	f003 0301 	and.w	r3, r3, #1	; 0x1
  10:	b2db      	uxtb	r3, r3
  12:	2b00      	cmp	r3, #0
  14:	d1f5      	bne.n	2 <WDOG_Lock+0x2>
  16:	f248 0000 	movw	r0, #32768	; 0x8000
  1a:	f2c4 0008 	movt	r0, #16392	; 0x4008
  1e:	f04f 0104 	mov.w	r1, #4	; 0x4
  22:	f04f 0201 	mov.w	r2, #1	; 0x1
  26:	f7ff fffe 	bl	0 <WDOG_Lock>
  2a:	bd10      	pop	{r4, pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


gpiointerrupt.o:     file format elf32-littlearm

Disassembly of section .bss.gpioCallbacks:

00000000 <gpioCallbacks>:
	...
Disassembly of section .text.GPIOINT_Init:

00000000 <GPIOINT_Init>:
   0:	b510      	push	{r4, lr}
   2:	f04f 000b 	mov.w	r0, #11	; 0xb
   6:	f7ff fffe 	bl	0 <GPIOINT_Init>
   a:	f04f 000b 	mov.w	r0, #11	; 0xb
   e:	f7ff fffe 	bl	0 <GPIOINT_Init>
  12:	f04f 0001 	mov.w	r0, #1	; 0x1
  16:	f7ff fffe 	bl	0 <GPIOINT_Init>
  1a:	f04f 0001 	mov.w	r0, #1	; 0x1
  1e:	f7ff fffe 	bl	0 <GPIOINT_Init>
  22:	bd10      	pop	{r4, pc}
Disassembly of section .text.NVIC_ClearPendingIRQ:

00000000 <NVIC_ClearPendingIRQ>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f24e 1100 	movw	r1, #57600	; 0xe100
   c:	f2ce 0100 	movt	r1, #57344	; 0xe000
  10:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  14:	ea4f 1053 	mov.w	r0, r3, lsr #5
  18:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1c:	f003 021f 	and.w	r2, r3, #31	; 0x1f
  20:	f04f 0301 	mov.w	r3, #1	; 0x1
  24:	fa03 f302 	lsl.w	r3, r3, r2
  28:	461a      	mov	r2, r3
  2a:	f100 0360 	add.w	r3, r0, #96	; 0x60
  2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  32:	b002      	add	sp, #8
  34:	4770      	bx	lr
  36:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.NVIC_EnableIRQ:

00000000 <NVIC_EnableIRQ>:
   0:	b082      	sub	sp, #8
   2:	4603      	mov	r3, r0
   4:	f88d 3007 	strb.w	r3, [sp, #7]
   8:	f24e 1100 	movw	r1, #57600	; 0xe100
   c:	f2ce 0100 	movt	r1, #57344	; 0xe000
  10:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  14:	ea4f 1053 	mov.w	r0, r3, lsr #5
  18:	f89d 3007 	ldrb.w	r3, [sp, #7]
  1c:	f003 021f 	and.w	r2, r3, #31	; 0x1f
  20:	f04f 0301 	mov.w	r3, #1	; 0x1
  24:	fa03 f302 	lsl.w	r3, r3, r2
  28:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  2c:	b002      	add	sp, #8
  2e:	4770      	bx	lr
Disassembly of section .text.GPIOINT_CallbackRegister:

00000000 <GPIOINT_CallbackRegister>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	4603      	mov	r3, r0
   6:	9100      	str	r1, [sp, #0]
   8:	f88d 3007 	strb.w	r3, [sp, #7]
   c:	f7ff fffe 	bl	0 <GPIOINT_CallbackRegister>
  10:	f89d 1007 	ldrb.w	r1, [sp, #7]
  14:	f240 0300 	movw	r3, #0	; 0x0
  18:	f2c0 0300 	movt	r3, #0	; 0x0
  1c:	9a00      	ldr	r2, [sp, #0]
  1e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  22:	f7ff fffe 	bl	0 <GPIOINT_CallbackRegister>
  26:	b003      	add	sp, #12
  28:	bd00      	pop	{pc}
  2a:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.INT_Disable:

00000000 <INT_Disable>:
   0:	b672      	cpsid	i
   2:	f240 0300 	movw	r3, #0	; 0x0
   6:	f2c0 0300 	movt	r3, #0	; 0x0
   a:	681b      	ldr	r3, [r3, #0]
   c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
  10:	d00b      	beq.n	1a <INT_LockCnt+0x1a>
  12:	f240 0300 	movw	r3, #0	; 0x0
  16:	f2c0 0300 	movt	r3, #0	; 0x0
  1a:	681b      	ldr	r3, [r3, #0]
  1c:	f103 0201 	add.w	r2, r3, #1	; 0x1
  20:	f240 0300 	movw	r3, #0	; 0x0
  24:	f2c0 0300 	movt	r3, #0	; 0x0
  28:	601a      	str	r2, [r3, #0]
  2a:	f240 0300 	movw	r3, #0	; 0x0
  2e:	f2c0 0300 	movt	r3, #0	; 0x0
  32:	681b      	ldr	r3, [r3, #0]
  34:	4618      	mov	r0, r3
  36:	4770      	bx	lr
Disassembly of section .text.INT_Enable:

00000000 <INT_Enable>:
   0:	b084      	sub	sp, #16
   2:	f240 0300 	movw	r3, #0	; 0x0
   6:	f2c0 0300 	movt	r3, #0	; 0x0
   a:	681b      	ldr	r3, [r3, #0]
   c:	2b00      	cmp	r3, #0
   e:	d018      	beq.n	42 <INT_Enable+0x42>
  10:	f240 0300 	movw	r3, #0	; 0x0
  14:	f2c0 0300 	movt	r3, #0	; 0x0
  18:	681b      	ldr	r3, [r3, #0]
  1a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
  1e:	f240 0300 	movw	r3, #0	; 0x0
  22:	f2c0 0300 	movt	r3, #0	; 0x0
  26:	601a      	str	r2, [r3, #0]
  28:	f240 0300 	movw	r3, #0	; 0x0
  2c:	f2c0 0300 	movt	r3, #0	; 0x0
  30:	681b      	ldr	r3, [r3, #0]
  32:	9303      	str	r3, [sp, #12]
  34:	9b03      	ldr	r3, [sp, #12]
  36:	2b00      	cmp	r3, #0
  38:	d100      	bne.n	3c <INT_LockCnt+0x3c>
  3a:	b662      	cpsie	i
  3c:	9b03      	ldr	r3, [sp, #12]
  3e:	9301      	str	r3, [sp, #4]
  40:	e002      	b.n	48 <INT_LockCnt+0x48>
  42:	f04f 0300 	mov.w	r3, #0	; 0x0
  46:	9301      	str	r3, [sp, #4]
  48:	9b01      	ldr	r3, [sp, #4]
  4a:	4618      	mov	r0, r3
  4c:	b004      	add	sp, #16
  4e:	4770      	bx	lr
Disassembly of section .text.GPIOINT_IRQDispatcher:

00000000 <GPIOINT_IRQDispatcher>:
   0:	b500      	push	{lr}
   2:	b089      	sub	sp, #36
   4:	9001      	str	r0, [sp, #4]
   6:	e02e      	b.n	66 <GPIOINT_IRQDispatcher+0x66>
   8:	9b01      	ldr	r3, [sp, #4]
   a:	9304      	str	r3, [sp, #16]
   c:	9b04      	ldr	r3, [sp, #16]
   e:	fa93 f3a3 	rbit	r3, r3
  12:	9305      	str	r3, [sp, #20]
  14:	9b05      	ldr	r3, [sp, #20]
  16:	9306      	str	r3, [sp, #24]
  18:	9b06      	ldr	r3, [sp, #24]
  1a:	fab3 f383 	clz	r3, r3
  1e:	9307      	str	r3, [sp, #28]
  20:	9b07      	ldr	r3, [sp, #28]
  22:	b2db      	uxtb	r3, r3
  24:	9303      	str	r3, [sp, #12]
  26:	9a03      	ldr	r2, [sp, #12]
  28:	f04f 0301 	mov.w	r3, #1	; 0x1
  2c:	fa03 f302 	lsl.w	r3, r3, r2
  30:	ea6f 0303 	mvn.w	r3, r3
  34:	461a      	mov	r2, r3
  36:	9b01      	ldr	r3, [sp, #4]
  38:	ea03 0302 	and.w	r3, r3, r2
  3c:	9301      	str	r3, [sp, #4]
  3e:	9a03      	ldr	r2, [sp, #12]
  40:	f240 0300 	movw	r3, #0	; 0x0
  44:	f2c0 0300 	movt	r3, #0	; 0x0
  48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4c:	2b00      	cmp	r3, #0
  4e:	d00a      	beq.n	66 <GPIOINT_IRQDispatcher+0x66>
  50:	9a03      	ldr	r2, [sp, #12]
  52:	f240 0300 	movw	r3, #0	; 0x0
  56:	f2c0 0300 	movt	r3, #0	; 0x0
  5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  5e:	9b03      	ldr	r3, [sp, #12]
  60:	b2db      	uxtb	r3, r3
  62:	4618      	mov	r0, r3
  64:	4790      	blx	r2
  66:	9b01      	ldr	r3, [sp, #4]
  68:	2b00      	cmp	r3, #0
  6a:	d1cd      	bne.n	8 <GPIOINT_IRQDispatcher+0x8>
  6c:	b009      	add	sp, #36
  6e:	bd00      	pop	{pc}
Disassembly of section .text.GPIO_EVEN_IRQHandler:

00000000 <GPIO_EVEN_IRQHandler>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	f7ff fffe 	bl	0 <GPIO_EVEN_IRQHandler>
   8:	4602      	mov	r2, r0
   a:	f245 5355 	movw	r3, #21845	; 0x5555
   e:	f2c0 0300 	movt	r3, #0	; 0x0
  12:	ea02 0303 	and.w	r3, r2, r3
  16:	9301      	str	r3, [sp, #4]
  18:	9801      	ldr	r0, [sp, #4]
  1a:	f7ff fffe 	bl	0 <GPIO_EVEN_IRQHandler>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f7ff fffe 	bl	0 <GPIO_EVEN_IRQHandler>
  24:	b003      	add	sp, #12
  26:	bd00      	pop	{pc}
Disassembly of section .text.GPIO_IntGetEnabled:

00000000 <GPIO_IntGetEnabled>:
   0:	b082      	sub	sp, #8
   2:	f246 0300 	movw	r3, #24576	; 0x6000
   6:	f2c4 0300 	movt	r3, #16384	; 0x4000
   a:	f8d3 3110 	ldr.w	r3, [r3, #272]
   e:	9301      	str	r3, [sp, #4]
  10:	f246 0300 	movw	r3, #24576	; 0x6000
  14:	f2c4 0300 	movt	r3, #16384	; 0x4000
  18:	f8d3 2114 	ldr.w	r2, [r3, #276]
  1c:	9b01      	ldr	r3, [sp, #4]
  1e:	ea02 0303 	and.w	r3, r2, r3
  22:	4618      	mov	r0, r3
  24:	b002      	add	sp, #8
  26:	4770      	bx	lr
Disassembly of section .text.GPIO_IntClear:

00000000 <GPIO_IntClear>:
   0:	b082      	sub	sp, #8
   2:	9001      	str	r0, [sp, #4]
   4:	f246 0300 	movw	r3, #24576	; 0x6000
   8:	f2c4 0300 	movt	r3, #16384	; 0x4000
   c:	9a01      	ldr	r2, [sp, #4]
   e:	f8c3 211c 	str.w	r2, [r3, #284]
  12:	b002      	add	sp, #8
  14:	4770      	bx	lr
  16:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.GPIO_ODD_IRQHandler:

00000000 <GPIO_ODD_IRQHandler>:
   0:	b500      	push	{lr}
   2:	b083      	sub	sp, #12
   4:	f7ff fffe 	bl	0 <GPIO_ODD_IRQHandler>
   8:	4602      	mov	r2, r0
   a:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
   e:	f2c0 0300 	movt	r3, #0	; 0x0
  12:	ea02 0303 	and.w	r3, r2, r3
  16:	9301      	str	r3, [sp, #4]
  18:	9801      	ldr	r0, [sp, #4]
  1a:	f7ff fffe 	bl	0 <GPIO_ODD_IRQHandler>
  1e:	9801      	ldr	r0, [sp, #4]
  20:	f7ff fffe 	bl	0 <GPIO_ODD_IRQHandler>
  24:	b003      	add	sp, #12
  26:	bd00      	pop	{pc}
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293636 	eorcs	r3, r9, r6, lsr r6
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	fmacsne	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.

