Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 20:46:17 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            8 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             262 |           81 |
| Yes          | No                    | No                     |              64 |           25 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |             192 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal          |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK               |                                    |                                 |                1 |              1 |         1.00 |
|  num_time_1_vpos_reg[6]_i_1_n_0 |                                    | btn_db1/AR[0]                   |                1 |              2 |         2.00 |
|  clk_divider0/CLK               |                                    | vs0/reset0                      |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                  | btn_db2/coin_pointer_reg[0]        | item_pointer[1]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db2/item_pointer_reg_0_sn_1    | item_pointer[1]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db2/used_coin_one_reg[3]__0    | item_pointer[1]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db2/used_tea_num_reg[3]__0     | item_pointer[1]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db2/used_juice_num_reg[3]__0   | item_pointer[1]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db2/sel                        | item_pointer[1]_i_1_n_0         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  | btn_db2/used_water_num_reg[3]__0   | item_pointer[1]_i_1_n_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db2/CEB2                       | item_pointer[1]_i_1_n_0         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  | btn_db3/what_item_fall_reg[0][0]   | vs0/reset0                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  | btn_db3/what_item_fall_reg[0]_0[0] | vs0/reset0                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  | btn_db3/what_item_fall_reg[0]_1[0] | vs0/reset0                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db3/what_item_fall_reg[0]_2[0] | vs0/reset0                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  |                                    | item_pointer[1]_i_1_n_0         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                  | count_down[6]_i_1_n_0              | btn_db3/SR[0]                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                  | btn_db3/coke_drop_clock2           | vs0/reset0                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  |                                    | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                  | btn_db3/drop_juice_vpos_reg[7][0]  | vs0/reset0                      |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                  | btn_db3/tea_drop_clock2            | vs0/reset0                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  | used_total[7]_i_1_n_0              |                                 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                  |                                    | drop_coke_vpos[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  | btn_db3/drop_water_vpos_reg[7][0]  | vs0/reset0                      |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                  |                                    | drop_water_vpos[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                  |                                    | drop_tea_vpos[7]_i_1_n_0        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                  |                                    | drop_juice_vpos[7]_i_1_n_0      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                  | btn_db3/E[0]                       | vs0/reset0                      |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                  |                                    |                                 |                7 |              9 |         1.29 |
|  clk_IBUF_BUFG                  | vs0/reset_n_0[0]                   |                                 |                3 |              9 |         3.00 |
|  clk_divider0/CLK               | vs0/v_count_reg[9]_i_2_n_0         | vs0/v_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                  | vs0/reset_n[0]                     |                                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                  | vs0/reset_n_1[0]                   |                                 |                3 |             10 |         3.33 |
|  clk_divider0/CLK               | vs0/pixel_tick                     | vs0/h_count_reg[9]_i_1_n_0      |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                  | vs0/pixel_tick                     | vs0/SR[0]                       |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                  | vs0/h_count_reg_reg[4]_0[0]        |                                 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                  | ret_coin_hundred[2]_i_2_n_0        | ret_coin_hundred[2]_i_1_n_0     |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                  | vs0/E[0]                           |                                 |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG                  |                                    | vs0/reset0                      |               10 |             17 |         1.70 |
|  clk_IBUF_BUFG                  |                                    | init_counter[0]_i_1_n_0         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                  |                                    | btn_db1/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                  |                                    | btn_db3/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                  |                                    | btn_db0/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                  |                                    | btn_db2/clear                   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                  |                                    | tea_drop_clock[3]_i_1_n_0       |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                  |                                    | juice_drop_clock[3]_i_1_n_0     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                  |                                    | water_drop_clock[3]_i_1_n_0     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                  |                                    | coke_drop_clock[3]_i_1_n_0      |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                  | process_timer0                     | btn_db3/SR[0]                   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                  | coke_num                           | vs0/reset0                      |               14 |             48 |         3.43 |
+---------------------------------+------------------------------------+---------------------------------+------------------+----------------+--------------+


