

================================================================
== Vivado HLS Report for 'Mat2AXIM'
================================================================
* Date:           Tue Jun 23 00:54:51 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.348 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      231|      231| 2.310 us | 2.310 us |  231|  231|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |      230|      230|        23|          -|          -|    10|    no    |
        | + loop_pixel.1  |       20|       20|         2|          2|          1|    10|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    627|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|      71|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      71|    711|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln253_1_fu_188_p2     |     +    |      0|  0|   15|           7|           7|
    |add_ln253_2_fu_212_p2     |     +    |      0|  0|   10|           2|           2|
    |add_ln253_fu_179_p2       |     +    |      0|  0|   15|           6|           6|
    |col_V_fu_169_p2           |     +    |      0|  0|   13|           4|           1|
    |row_V_fu_125_p2           |     +    |      0|  0|   13|           4|           1|
    |and_ln253_1_fu_340_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln253_2_fu_346_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln253_fu_287_p2       |    and   |      0|  0|   32|          32|          32|
    |icmp_ln240_fu_119_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln241_fu_163_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln253_fu_231_p2      |   icmp   |      0|  0|   11|           5|           5|
    |lshr_ln253_fu_281_p2      |   lshr   |      0|  0|  101|           2|          32|
    |ap_block_state1           |    or    |      0|  0|    2|           1|           1|
    |empty_60_fu_225_p2        |    or    |      0|  0|    5|           5|           3|
    |fb_d0                     |    or    |      0|  0|   32|          32|          32|
    |select_ln253_1_fu_253_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln253_2_fu_302_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln253_3_fu_328_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln253_fu_245_p3    |  select  |      0|  0|    6|           1|           6|
    |shl_ln253_1_fu_275_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln253_fu_312_p2       |    shl   |      0|  0|  101|          32|          32|
    |xor_ln253_1_fu_261_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln253_2_fu_335_p2     |    xor   |      0|  0|   32|           2|          32|
    |xor_ln253_fu_297_p2       |    xor   |      0|  0|    6|           6|           5|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  627|         224|         350|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |fb_address0              |  15|          3|    5|         15|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_108            |   9|          2|    4|          8|
    |t_V_reg_97               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         17|   16|         41|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |and_ln253_reg_407      |  32|   0|   32|          0|
    |ap_CS_fsm              |   5|   0|    5|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |col_V_reg_385          |   4|   0|    4|          0|
    |fb_addr_reg_390        |   5|   0|    5|          0|
    |icmp_ln253_reg_395     |   1|   0|    1|          0|
    |row_V_reg_362          |   4|   0|    4|          0|
    |shl_ln_reg_367         |   4|   0|    7|          3|
    |t_V_1_reg_108          |   4|   0|    4|          0|
    |t_V_reg_97             |   4|   0|    4|          0|
    |trunc_ln253_1_reg_377  |   1|   0|    2|          1|
    |zext_ln241_reg_372     |   4|   0|    6|          2|
    |zext_ln253_3_reg_401   |   2|   0|    6|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  71|   0|   81|         10|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      Mat2AXIM     | return value |
|img_data_stream_V_dout     |  in |    8|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|img_data_stream_V_read     | out |    1|   ap_fifo  | img_data_stream_V |    pointer   |
|fb_address0                | out |    5|  ap_memory |         fb        |     array    |
|fb_ce0                     | out |    1|  ap_memory |         fb        |     array    |
|fb_we0                     | out |    1|  ap_memory |         fb        |     array    |
|fb_d0                      | out |   32|  ap_memory |         fb        |     array    |
|fb_q0                      |  in |   32|  ap_memory |         fb        |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %fb, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i32]* %fb, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.24ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %0 ], [ %row_V, %loop_pixel_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.07ns)   --->   "%icmp_ln240 = icmp eq i4 %t_V, -6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 11 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 12 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.45ns)   --->   "%row_V = add i4 %t_V, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 13 'add' 'row_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %"Mat2Array<10, unsigned char, 10, 10, 0>.exit", label %loop_pixel_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 16 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %t_V, i3 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 18 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i5 %shl_ln1352_1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 19 'zext' 'zext_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i4 %t_V to i1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 20 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln253, i1 false)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 21 'bitconcatenate' 'trunc_ln253_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.24ns)   --->   "br label %2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 22 'br' <Predicate = (!icmp_ln240)> <Delay = 1.24>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_1 = phi i4 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_5_begin ]"   --->   Operation 24 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.07ns)   --->   "%icmp_ln241 = icmp eq i4 %t_V_1, -6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 25 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 26 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.45ns)   --->   "%col_V = add i4 %t_V_1, 1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 27 'add' 'col_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %loop_pixel_end, label %hls_label_5_begin" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i4 %t_V_1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 29 'zext' 'zext_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.52ns)   --->   "%add_ln253 = add i6 %zext_ln241, %zext_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 30 'add' 'add_ln253' <Predicate = (!icmp_ln241)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i6 %add_ln253 to i7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 31 'zext' 'zext_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.68ns)   --->   "%add_ln253_1 = add i7 %zext_ln253_2, %shl_ln" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 32 'add' 'add_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %add_ln253_1, i32 2, i32 6)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 33 'partselect' 'lshr_ln' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i5 %lshr_ln to i64" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 34 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [25 x i32]* %fb, i64 0, i64 %zext_ln253_1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 35 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.41ns)   --->   "%fb_load = load i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 36 'load' 'fb_load' <Predicate = (!icmp_ln241)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln253_2 = trunc i4 %t_V_1 to i2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 37 'trunc' 'trunc_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.09ns)   --->   "%add_ln253_2 = add i2 %trunc_ln253_1, %trunc_ln253_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 38 'add' 'add_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %add_ln253_2, i3 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 39 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_60 = or i5 %shl_ln1, 7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 40 'or' 'empty_60' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.07ns)   --->   "%icmp_ln253 = icmp ugt i5 %shl_ln1, %empty_60" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 41 'icmp' 'icmp_ln253' <Predicate = (!icmp_ln241)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln253_3 = zext i5 %shl_ln1 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 42 'zext' 'zext_ln253_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln253_4 = zext i5 %empty_60 to i6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 43 'zext' 'zext_ln253_4' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%select_ln253 = select i1 %icmp_ln253, i6 %zext_ln253_3, i6 %zext_ln253_4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 44 'select' 'select_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%select_ln253_1 = select i1 %icmp_ln253, i6 %zext_ln253_4, i6 %zext_ln253_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 45 'select' 'select_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%xor_ln253_1 = xor i6 %select_ln253, 31" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 46 'xor' 'xor_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%zext_ln253_7 = zext i6 %select_ln253_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 47 'zext' 'zext_ln253_7' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%zext_ln253_8 = zext i6 %xor_ln253_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 48 'zext' 'zext_ln253_8' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%shl_ln253_1 = shl i32 -1, %zext_ln253_7" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 49 'shl' 'shl_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln253)   --->   "%lshr_ln253 = lshr i32 -1, %zext_ln253_8" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 50 'lshr' 'lshr_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.01ns) (out node of the LUT)   --->   "%and_ln253 = and i32 %shl_ln253_1, %lshr_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 51 'and' 'and_ln253' <Predicate = (!icmp_ln241)> <Delay = 2.01> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.34>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 52 'specregionbegin' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:243]   --->   Operation 53 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 54 'specregionbegin' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 55 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.07ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 56 'read' 'tmp_1' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_3_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 57 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (2.41ns)   --->   "%fb_load = load i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 58 'load' 'fb_load' <Predicate = true> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%zext_ln253_5 = zext i8 %tmp_1 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 59 'zext' 'zext_ln253_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%xor_ln253 = xor i6 %zext_ln253_3, 31" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 60 'xor' 'xor_ln253' <Predicate = (icmp_ln253)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%select_ln253_2 = select i1 %icmp_ln253, i6 %xor_ln253, i6 %zext_ln253_3" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 61 'select' 'select_ln253_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node shl_ln253)   --->   "%zext_ln253_6 = zext i6 %select_ln253_2 to i32" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 62 'zext' 'zext_ln253_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.13ns) (out node of the LUT)   --->   "%shl_ln253 = shl i32 %zext_ln253_5, %zext_ln253_6" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 63 'shl' 'shl_ln253' <Predicate = true> <Delay = 2.13> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%tmp = call i32 @llvm.part.select.i32(i32 %shl_ln253, i32 31, i32 0)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 64 'partselect' 'tmp' <Predicate = (icmp_ln253)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%select_ln253_3 = select i1 %icmp_ln253, i32 %tmp, i32 %shl_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 65 'select' 'select_ln253_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%xor_ln253_2 = xor i32 %and_ln253, -1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 66 'xor' 'xor_ln253_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%and_ln253_1 = and i32 %fb_load, %xor_ln253_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 67 'and' 'and_ln253_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln253)   --->   "%and_ln253_2 = and i32 %select_ln253_3, %and_ln253" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 68 'and' 'and_ln253_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.72ns) (out node of the LUT)   --->   "%or_ln253 = or i32 %and_ln253_1, %and_ln253_2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 69 'or' 'or_ln253' <Predicate = true> <Delay = 0.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.41ns)   --->   "store i32 %or_ln253, i32* %fb_addr, align 4" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:254]   --->   Operation 71 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_1_i)" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:255]   --->   Operation 73 'specregionend' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (specinterface    ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
br_ln240           (br               ) [ 011111]
t_V                (phi              ) [ 001000]
icmp_ln240         (icmp             ) [ 001111]
empty_57           (speclooptripcount) [ 000000]
row_V              (add              ) [ 011111]
br_ln240           (br               ) [ 000000]
specloopname_ln240 (specloopname     ) [ 000000]
tmp_1_i            (specregionbegin  ) [ 000111]
shl_ln             (bitconcatenate   ) [ 000110]
shl_ln1352_1       (bitconcatenate   ) [ 000000]
zext_ln241         (zext             ) [ 000110]
trunc_ln253        (trunc            ) [ 000000]
trunc_ln253_1      (bitconcatenate   ) [ 000110]
br_ln241           (br               ) [ 001111]
ret_ln0            (ret              ) [ 000000]
t_V_1              (phi              ) [ 000100]
icmp_ln241         (icmp             ) [ 001111]
empty_58           (speclooptripcount) [ 000000]
col_V              (add              ) [ 001111]
br_ln241           (br               ) [ 000000]
zext_ln253         (zext             ) [ 000000]
add_ln253          (add              ) [ 000000]
zext_ln253_2       (zext             ) [ 000000]
add_ln253_1        (add              ) [ 000000]
lshr_ln            (partselect       ) [ 000000]
zext_ln253_1       (zext             ) [ 000000]
fb_addr            (getelementptr    ) [ 000010]
trunc_ln253_2      (trunc            ) [ 000000]
add_ln253_2        (add              ) [ 000000]
shl_ln1            (bitconcatenate   ) [ 000000]
empty_60           (or               ) [ 000000]
icmp_ln253         (icmp             ) [ 000010]
zext_ln253_3       (zext             ) [ 000010]
zext_ln253_4       (zext             ) [ 000000]
select_ln253       (select           ) [ 000000]
select_ln253_1     (select           ) [ 000000]
xor_ln253_1        (xor              ) [ 000000]
zext_ln253_7       (zext             ) [ 000000]
zext_ln253_8       (zext             ) [ 000000]
shl_ln253_1        (shl              ) [ 000000]
lshr_ln253         (lshr             ) [ 000000]
and_ln253          (and              ) [ 000010]
tmp_2_i            (specregionbegin  ) [ 000000]
specpipeline_ln243 (specpipeline     ) [ 000000]
tmp_3_i            (specregionbegin  ) [ 000000]
specprotocol_ln676 (specprotocol     ) [ 000000]
tmp_1              (read             ) [ 000000]
empty_59           (specregionend    ) [ 000000]
fb_load            (load             ) [ 000000]
zext_ln253_5       (zext             ) [ 000000]
xor_ln253          (xor              ) [ 000000]
select_ln253_2     (select           ) [ 000000]
zext_ln253_6       (zext             ) [ 000000]
shl_ln253          (shl              ) [ 000000]
tmp                (partselect       ) [ 000000]
select_ln253_3     (select           ) [ 000000]
xor_ln253_2        (xor              ) [ 000000]
and_ln253_1        (and              ) [ 000000]
and_ln253_2        (and              ) [ 000000]
or_ln253           (or               ) [ 000000]
store_ln253        (store            ) [ 000000]
empty_61           (specregionend    ) [ 000000]
br_ln241           (br               ) [ 001111]
empty_62           (specregionend    ) [ 000000]
br_ln240           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fb">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fb"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="fb_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fb_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fb_load/3 store_ln253/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="t_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="t_V_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="t_V_1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="t_V_1_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln240_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="row_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln1352_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1352_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln241_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln253_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln253_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln253_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln241_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="col_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln253_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln253_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln253_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_2/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln253_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="1"/>
<pin id="191" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lshr_ln_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="0" index="3" bw="4" slack="0"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln253_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln253_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_2/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln253_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_60_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_60/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln253_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln253_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_3/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln253_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_4/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln253_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln253_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln253_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln253_7_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_7/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln253_8_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_8/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="shl_ln253_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln253_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="lshr_ln253_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln253/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln253_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln253_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln253_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="1"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln253_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="1"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_2/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln253_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_6/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln253_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln253/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="0" index="3" bw="1" slack="0"/>
<pin id="323" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln253_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_3/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln253_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_2/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln253_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln253_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln253_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln240_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="362" class="1005" name="row_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="shl_ln_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="1"/>
<pin id="369" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln241_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln241 "/>
</bind>
</comp>

<comp id="377" class="1005" name="trunc_ln253_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="1"/>
<pin id="379" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln253_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="col_V_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="390" class="1005" name="fb_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="1"/>
<pin id="392" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="fb_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln253_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln253 "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln253_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln253_3 "/>
</bind>
</comp>

<comp id="407" class="1005" name="and_ln253_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="and_ln253 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="101" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="101" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="101" pin="4"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="101" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="101" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="112" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="112" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="112" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="188" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="211"><net_src comp="112" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="212" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="217" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="217" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="225" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="231" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="237" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="231" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="241" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="237" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="245" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="253" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="261" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="275" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="78" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="293" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="318" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="312" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="91" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="328" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="340" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="361"><net_src comp="119" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="125" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="370"><net_src comp="131" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="375"><net_src comp="147" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="380"><net_src comp="155" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="388"><net_src comp="169" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="393"><net_src comp="84" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="398"><net_src comp="231" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="404"><net_src comp="237" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="410"><net_src comp="287" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="346" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fb | {4 }
 - Input state : 
	Port: Mat2AXIM : img_data_stream_V | {4 }
	Port: Mat2AXIM : fb | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln240 : 1
		row_V : 1
		br_ln240 : 2
		shl_ln : 1
		shl_ln1352_1 : 1
		zext_ln241 : 2
		trunc_ln253 : 1
		trunc_ln253_1 : 2
	State 3
		icmp_ln241 : 1
		col_V : 1
		br_ln241 : 2
		zext_ln253 : 1
		add_ln253 : 2
		zext_ln253_2 : 3
		add_ln253_1 : 4
		lshr_ln : 5
		zext_ln253_1 : 6
		fb_addr : 7
		fb_load : 8
		trunc_ln253_2 : 1
		add_ln253_2 : 2
		shl_ln1 : 3
		empty_60 : 4
		icmp_ln253 : 4
		zext_ln253_3 : 4
		zext_ln253_4 : 4
		select_ln253 : 5
		select_ln253_1 : 5
		xor_ln253_1 : 6
		zext_ln253_7 : 6
		zext_ln253_8 : 6
		shl_ln253_1 : 7
		lshr_ln253 : 7
		and_ln253 : 8
	State 4
		empty_59 : 1
		zext_ln253_6 : 1
		shl_ln253 : 2
		tmp : 3
		select_ln253_3 : 4
		and_ln253_2 : 5
		or_ln253 : 5
		store_ln253 : 5
		empty_61 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    and_ln253_fu_287   |    0    |    32   |
|    and   |   and_ln253_1_fu_340  |    0    |    32   |
|          |   and_ln253_2_fu_346  |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |      row_V_fu_125     |    0    |    13   |
|          |      col_V_fu_169     |    0    |    13   |
|    add   |    add_ln253_fu_179   |    0    |    15   |
|          |   add_ln253_1_fu_188  |    0    |    15   |
|          |   add_ln253_2_fu_212  |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |  select_ln253_fu_245  |    0    |    6    |
|  select  | select_ln253_1_fu_253 |    0    |    6    |
|          | select_ln253_2_fu_302 |    0    |    6    |
|          | select_ln253_3_fu_328 |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |   xor_ln253_1_fu_261  |    0    |    6    |
|    xor   |    xor_ln253_fu_297   |    0    |    6    |
|          |   xor_ln253_2_fu_335  |    0    |    32   |
|----------|-----------------------|---------|---------|
|    or    |    empty_60_fu_225    |    0    |    0    |
|          |    or_ln253_fu_351    |    0    |    32   |
|----------|-----------------------|---------|---------|
|    shl   |   shl_ln253_1_fu_275  |    0    |    12   |
|          |    shl_ln253_fu_312   |    0    |    19   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln240_fu_119   |    0    |    9    |
|   icmp   |   icmp_ln241_fu_163   |    0    |    9    |
|          |   icmp_ln253_fu_231   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln253_fu_281   |    0    |    13   |
|----------|-----------------------|---------|---------|
|   read   |    tmp_1_read_fu_78   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     shl_ln_fu_131     |    0    |    0    |
|bitconcatenate|  shl_ln1352_1_fu_139  |    0    |    0    |
|          |  trunc_ln253_1_fu_155 |    0    |    0    |
|          |     shl_ln1_fu_217    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln241_fu_147   |    0    |    0    |
|          |   zext_ln253_fu_175   |    0    |    0    |
|          |  zext_ln253_2_fu_184  |    0    |    0    |
|          |  zext_ln253_1_fu_203  |    0    |    0    |
|   zext   |  zext_ln253_3_fu_237  |    0    |    0    |
|          |  zext_ln253_4_fu_241  |    0    |    0    |
|          |  zext_ln253_7_fu_267  |    0    |    0    |
|          |  zext_ln253_8_fu_271  |    0    |    0    |
|          |  zext_ln253_5_fu_293  |    0    |    0    |
|          |  zext_ln253_6_fu_308  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln253_fu_151  |    0    |    0    |
|          |  trunc_ln253_2_fu_208 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_193    |    0    |    0    |
|          |       tmp_fu_318      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   361   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  and_ln253_reg_407  |   32   |
|    col_V_reg_385    |    4   |
|   fb_addr_reg_390   |    5   |
|  icmp_ln240_reg_358 |    1   |
|  icmp_ln253_reg_395 |    1   |
|    row_V_reg_362    |    4   |
|    shl_ln_reg_367   |    7   |
|    t_V_1_reg_108    |    4   |
|      t_V_reg_97     |    4   |
|trunc_ln253_1_reg_377|    2   |
|  zext_ln241_reg_372 |    6   |
| zext_ln253_3_reg_401|    6   |
+---------------------+--------+
|        Total        |   76   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.248  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   361  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   76   |   370  |
+-----------+--------+--------+--------+
