/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [53:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [8:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  reg [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_0z[3] ? celloutsig_1_3z[0] : celloutsig_1_3z[1];
  assign celloutsig_1_7z = celloutsig_1_0z[3] ? celloutsig_1_2z : in_data[150];
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_6z[1];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } & in_data[154:149];
  assign celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_3z } & { in_data[26:24], celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_20z[3:1] & celloutsig_0_11z[2:0];
  assign celloutsig_1_10z = { in_data[142:139], celloutsig_1_7z } >= celloutsig_1_5z[5:1];
  assign celloutsig_1_12z = celloutsig_1_9z[8:2] >= { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >= in_data[22:6];
  assign celloutsig_0_18z = in_data[54:52] >= { celloutsig_0_16z[4:3], celloutsig_0_3z };
  assign celloutsig_1_1z = ! in_data[176:160];
  assign celloutsig_1_16z = ! celloutsig_1_5z[6:3];
  assign celloutsig_1_0z = in_data[161:158] * in_data[138:135];
  assign celloutsig_0_20z = { celloutsig_0_0z[2:0], celloutsig_0_7z } * celloutsig_0_2z[11:5];
  assign celloutsig_0_2z = { in_data[65:13], celloutsig_0_1z } * { in_data[81:29], celloutsig_0_1z };
  assign celloutsig_0_28z = celloutsig_0_20z[5:0] * { celloutsig_0_8z[6], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_1_14z = { 5'h1f, celloutsig_1_6z[0], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z } != in_data[140:123];
  assign celloutsig_0_14z = { celloutsig_0_2z[19:11], celloutsig_0_1z, celloutsig_0_3z } != { celloutsig_0_4z[3:2], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_5z != { celloutsig_0_16z[2:0], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_26z = celloutsig_0_11z[6:4] != celloutsig_0_5z[4:2];
  assign celloutsig_1_8z = celloutsig_1_3z[3:0] | celloutsig_1_3z[5:2];
  assign celloutsig_0_6z = celloutsig_0_2z[15:11] | celloutsig_0_5z[8:4];
  assign celloutsig_0_22z = { celloutsig_0_11z[5:0], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_18z } | { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_35z = celloutsig_0_8z[12] & celloutsig_0_5z[4];
  assign celloutsig_0_15z = celloutsig_0_1z & celloutsig_0_11z[1];
  assign celloutsig_0_0z = in_data[13:10] >>> in_data[48:45];
  assign celloutsig_0_4z = celloutsig_0_2z[31:24] >>> { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[9:0] >>> { in_data[50:49], celloutsig_0_4z };
  assign celloutsig_0_33z = celloutsig_0_16z[4:0] - celloutsig_0_4z[7:3];
  assign celloutsig_0_8z = { celloutsig_0_6z[3], celloutsig_0_4z, celloutsig_0_4z } - { celloutsig_0_2z[48:43], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_6z[2:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } - { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_12z } ~^ { celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_25z = celloutsig_0_22z[2:0] ~^ celloutsig_0_24z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z[20] & celloutsig_0_2z[33]) | celloutsig_0_0z[2]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_11z = ~((celloutsig_1_7z & celloutsig_1_0z[3]) | celloutsig_1_7z);
  assign celloutsig_1_13z = ~((celloutsig_1_7z & in_data[98]) | celloutsig_1_0z[3]);
  assign celloutsig_1_17z = ~((celloutsig_1_8z[3] & celloutsig_1_7z) | in_data[158]);
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_4z[1]) | celloutsig_0_3z);
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_3z[5:1], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_6z[13:7], 5'h1f, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 7'h00;
    else if (!out_data[128]) celloutsig_0_11z = celloutsig_0_8z[14:8];
  assign out_data[149] = ~ in_data[109];
  assign out_data[150] = ~ in_data[110];
  assign out_data[145] = ~ celloutsig_1_9z[11];
  assign out_data[146] = ~ celloutsig_1_9z[12];
  assign out_data[148] = ~ celloutsig_1_11z;
  assign out_data[147] = ~ celloutsig_1_13z;
  assign { celloutsig_0_21z[0], celloutsig_0_21z[12:6] } = { celloutsig_0_15z, celloutsig_0_2z[47:41] } ^ { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_13z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[14:7] } = { celloutsig_1_4z, in_data[138:131] } ~^ { celloutsig_1_2z, celloutsig_1_3z[5:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign out_data[110:97] = { out_data[148:136], celloutsig_1_14z } ^ { celloutsig_1_16z, celloutsig_1_9z };
  assign { out_data[32], out_data[33], out_data[34], out_data[44:40] } = { celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_21z[0], celloutsig_0_21z[10:6] } | { celloutsig_0_33z[0], celloutsig_0_33z[1], celloutsig_0_33z[2], celloutsig_0_25z[2:1], celloutsig_0_28z[5:3] };
  assign { out_data[144:134], out_data[131:128], out_data[132], out_data[133] } = { celloutsig_1_9z[10:0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z } ^ { celloutsig_1_6z[0], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_21z[5:1] = 5'h00;
  assign celloutsig_1_6z[6:1] = 6'h3f;
  assign { out_data[96], out_data[39:35], out_data[0] } = { 1'h0, celloutsig_0_28z[2:0], celloutsig_0_33z[4:3], celloutsig_0_35z };
endmodule
