

================================================================
== Vitis HLS Report for 'convolution_1_1'
================================================================
* Date:           Wed May 14 20:37:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_8_2  |        ?|        ?|    8 ~ 62|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 25 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 35 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 45 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 55 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 65 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pos_y = alloca i32 1" [HLSEindoefening/hls_process_images.c:13]   --->   Operation 67 'alloca' 'pos_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 69 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 70 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 71 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 72 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns)   --->   "%sub = add i32 %img_height_read, i32 4294967295" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 73 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.55ns)   --->   "%sub2 = add i32 %img_width_read, i32 4294967295" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 74 'add' 'sub2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %img_width_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 75 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %img_width_read, i1 0" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 76 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i33 %tmp" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 77 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln13 = store i31 1, i31 %pos_y" [HLSEindoefening/hls_process_images.c:13]   --->   Operation 78 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln7 = br void %VITIS_LOOP_8_2" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 79 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%y = load i31 %pos_y" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 80 'load' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i31 %y" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 81 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln7 = icmp_slt  i32 %zext_ln7, i32 %sub" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 82 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.end50.loopexit, void %VITIS_LOOP_8_2.split" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 83 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i31 %y" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 84 'zext' 'zext_ln7_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (8.51ns)   --->   "%empty = mul i63 %sext_ln7, i63 %zext_ln7_1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 85 'mul' 'empty' <Predicate = (icmp_ln7)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i63 %empty" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 86 'trunc' 'trunc_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.52ns)   --->   "%add_ln7 = add i31 %y, i31 1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 87 'add' 'add_ln7' <Predicate = (icmp_ln7)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln7_cast = zext i31 %add_ln7" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 88 'zext' 'add_ln7_cast' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%cmp20 = icmp_sgt  i32 %zext_ln7, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 89 'icmp' 'cmp20' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %zext_ln7, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 90 'icmp' 'slt' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "%rev = xor i1 %slt, i1 1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 91 'xor' 'rev' <Predicate = (icmp_ln7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (2.55ns)   --->   "%slt46 = icmp_slt  i32 %add_ln7_cast, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 92 'icmp' 'slt46' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.97ns)   --->   "%rev47 = xor i1 %slt46, i1 1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 93 'xor' 'rev47' <Predicate = (icmp_ln7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [HLSEindoefening/hls_process_images.c:24]   --->   Operation 94 'ret' 'ret_ln24' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 95 [1/1] (3.49ns)   --->   "%empty_55 = sub i63 %empty, i63 %sext_ln7" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 95 'sub' 'empty_55' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 96 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln7_2 = sext i63 %empty" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 97 'sext' 'sext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast7 = sext i63 %empty_55" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 98 'sext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_6 = add i64 %p_cast7, i64 %sext_ln7_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 99 'add' 'add_ln15_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln15 = add i64 %add_ln15_6, i64 %input_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 100 'add' 'add_ln15' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln15_1 = add i64 %sext_ln7_2, i64 %input_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 101 'add' 'add_ln15_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (3.52ns)   --->   "%add_ln15_2 = add i64 %p_cast7, i64 %input_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 102 'add' 'add_ln15_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 103 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%x = phi i31 1, void %VITIS_LOOP_8_2.split, i31 %add_ln12_1, void %for.inc.2.2" [HLSEindoefening/hls_process_images.c:12]   --->   Operation 104 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i31 %x" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 105 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln8 = icmp_slt  i32 %zext_ln8, i32 %sub2" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 106 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc48.loopexit, void %VITIS_LOOP_10_3.split" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 107 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i31 %x" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 108 'trunc' 'trunc_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 109 'specloopname' 'specloopname_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.52ns)   --->   "%add_ln12 = add i31 %x, i31 2147483647" [HLSEindoefening/hls_process_images.c:12]   --->   Operation 110 'add' 'add_ln12' <Predicate = (icmp_ln8)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i31 %add_ln12" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 111 'zext' 'zext_ln14' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (2.55ns)   --->   "%icmp_ln14 = icmp_sgt  i32 %zext_ln8, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 112 'icmp' 'icmp_ln14' <Predicate = (icmp_ln8)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln14 = or i1 %icmp_ln14, i1 %cmp20" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 113 'or' 'or_ln14' <Predicate = (icmp_ln8)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14, void %if.then, void %for.inc.126" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 114 'br' 'br_ln14' <Predicate = (icmp_ln8)> <Delay = 1.58>
ST_5 : Operation 115 [1/1] (3.52ns)   --->   "%add_ln15_3 = add i64 %add_ln15_2, i64 %zext_ln14" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 115 'add' 'add_ln15_3' <Predicate = (icmp_ln8 & !or_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln15_3" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 116 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln8 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln13 = store i31 %add_ln7, i31 %pos_y" [HLSEindoefening/hls_process_images.c:13]   --->   Operation 117 'store' 'store_ln13' <Predicate = (!icmp_ln8)> <Delay = 1.58>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln7 = br void %VITIS_LOOP_8_2" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 118 'br' 'br_ln7' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.76>
ST_6 : Operation 119 [8/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 119 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.76>
ST_7 : Operation 120 [7/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 120 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.76>
ST_8 : Operation 121 [6/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 121 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.76>
ST_9 : Operation 122 [5/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 122 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.76>
ST_10 : Operation 123 [4/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 123 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.76>
ST_11 : Operation 124 [3/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 124 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.76>
ST_12 : Operation 125 [2/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 125 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.76>
ST_13 : Operation 126 [1/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 126 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.76>
ST_14 : Operation 127 [1/1] (8.76ns)   --->   "%sum = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 127 'read' 'sum' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.61>
ST_15 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.126" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 128 'br' 'br_ln16' <Predicate = (!or_ln14)> <Delay = 1.58>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%sum_1 = phi i8 %sum, void %if.then, i8 0, void %VITIS_LOOP_10_3.split"   --->   Operation 129 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i8 %sum_1" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 130 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (2.52ns)   --->   "%add_ln12_1 = add i31 %x, i31 1" [HLSEindoefening/hls_process_images.c:12]   --->   Operation 131 'add' 'add_ln12_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i31 %add_ln12_1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 132 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i31 %add_ln12_1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 133 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (2.55ns)   --->   "%icmp_ln14_1 = icmp_slt  i32 %zext_ln14_2, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 134 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.97ns)   --->   "%xor_ln14 = xor i1 %icmp_ln14_1, i1 1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 135 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln14_1 = or i1 %xor_ln14, i1 %cmp20" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 136 'or' 'or_ln14_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_1, void %if.then.239, void %for.inc.241" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 137 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 138 [1/1] (3.52ns)   --->   "%add_ln15_4 = add i64 %add_ln15_2, i64 %zext_ln14_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 138 'add' 'add_ln15_4' <Predicate = (!or_ln14_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln15_4" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 139 'getelementptr' 'gmem_addr_4' <Predicate = (!or_ln14_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.76>
ST_16 : Operation 140 [8/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.76>
ST_17 : Operation 141 [7/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.76>
ST_18 : Operation 142 [6/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.76>
ST_19 : Operation 143 [5/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.76>
ST_20 : Operation 144 [4/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.76>
ST_21 : Operation 145 [3/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.76>
ST_22 : Operation 146 [2/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.76>
ST_23 : Operation 147 [1/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.76>
ST_24 : Operation 148 [1/1] (8.76ns)   --->   "%gmem_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_4" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 148 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.52>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %gmem_addr_4_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 149 'zext' 'zext_ln15' <Predicate = (!or_ln14_1)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (1.91ns)   --->   "%sum_2 = sub i9 %zext_ln9, i9 %zext_ln15" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 150 'sub' 'sum_2' <Predicate = (!or_ln14_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.241" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 151 'br' 'br_ln16' <Predicate = (!or_ln14_1)> <Delay = 1.58>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%sum_3 = phi i9 %sum_2, void %if.then.239, i9 %zext_ln9, void %for.inc.126"   --->   Operation 152 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i9 %sum_3" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 153 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln14_2 = or i1 %icmp_ln14, i1 %rev" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 154 'or' 'or_ln14_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_2, void %if.then.1, void %for.inc.1.1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 155 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 156 [1/1] (3.52ns)   --->   "%add_ln15_5 = add i64 %add_ln15_1, i64 %zext_ln14" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 156 'add' 'add_ln15_5' <Predicate = (!or_ln14_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i8 %gmem, i64 %add_ln15_5" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 157 'getelementptr' 'gmem_addr_5' <Predicate = (!or_ln14_2)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.76>
ST_26 : Operation 158 [8/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.76>
ST_27 : Operation 159 [7/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.76>
ST_28 : Operation 160 [6/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.76>
ST_29 : Operation 161 [5/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 161 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.76>
ST_30 : Operation 162 [4/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 162 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.76>
ST_31 : Operation 163 [3/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.76>
ST_32 : Operation 164 [2/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.76>
ST_33 : Operation 165 [1/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.76>
ST_34 : Operation 166 [1/1] (8.76ns)   --->   "%gmem_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_5" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 166 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.52>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %gmem_addr_5_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 167 'zext' 'zext_ln15_1' <Predicate = (!or_ln14_2)> <Delay = 0.00>
ST_35 : Operation 168 [1/1] (1.82ns)   --->   "%sum_4 = add i10 %sext_ln9, i10 %zext_ln15_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 168 'add' 'sum_4' <Predicate = (!or_ln14_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.1.1" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 169 'br' 'br_ln16' <Predicate = (!or_ln14_2)> <Delay = 1.58>
ST_35 : Operation 170 [1/1] (0.00ns)   --->   "%sum_5 = phi i10 %sum_4, void %if.then.1, i10 %sext_ln9, void %for.inc.241"   --->   Operation 170 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 171 [1/1] (0.97ns)   --->   "%or_ln14_3 = or i1 %xor_ln14, i1 %rev" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 171 'or' 'or_ln14_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_3, void %if.then.1.2, void %for.inc.1.2" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 172 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_35 : Operation 173 [1/1] (3.52ns)   --->   "%add_ln15_7 = add i64 %add_ln15_1, i64 %zext_ln14_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 173 'add' 'add_ln15_7' <Predicate = (!or_ln14_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln15_7" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 174 'getelementptr' 'gmem_addr_6' <Predicate = (!or_ln14_3)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 8.76>
ST_36 : Operation 175 [8/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 175 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.76>
ST_37 : Operation 176 [7/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 176 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.76>
ST_38 : Operation 177 [6/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 177 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.76>
ST_39 : Operation 178 [5/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 178 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.76>
ST_40 : Operation 179 [4/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 179 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.76>
ST_41 : Operation 180 [3/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.76>
ST_42 : Operation 181 [2/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 181 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.76>
ST_43 : Operation 182 [1/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 182 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 8.76>
ST_44 : Operation 183 [1/1] (8.76ns)   --->   "%gmem_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_6" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 183 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.52>
ST_45 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i8 %gmem_addr_6_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 184 'zext' 'zext_ln15_2' <Predicate = (!or_ln14_3)> <Delay = 0.00>
ST_45 : Operation 185 [1/1] (1.73ns)   --->   "%sum_6 = sub i10 %sum_5, i10 %zext_ln15_2" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 185 'sub' 'sum_6' <Predicate = (!or_ln14_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.1.2" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 186 'br' 'br_ln16' <Predicate = (!or_ln14_3)> <Delay = 1.58>
ST_45 : Operation 187 [1/1] (0.00ns)   --->   "%sum_7 = phi i10 %sum_6, void %if.then.1.2, i10 %sum_5, void %for.inc.1.1"   --->   Operation 187 'phi' 'sum_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i10 %sum_7" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 188 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 189 [1/1] (0.97ns)   --->   "%or_ln14_4 = or i1 %icmp_ln14, i1 %rev47" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 189 'or' 'or_ln14_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_4, void %if.then.2, void %for.inc.2.1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 190 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 191 [1/1] (3.52ns)   --->   "%add_ln15_8 = add i64 %add_ln15, i64 %zext_ln14" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 191 'add' 'add_ln15_8' <Predicate = (!or_ln14_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i8 %gmem, i64 %add_ln15_8" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 192 'getelementptr' 'gmem_addr_7' <Predicate = (!or_ln14_4)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 8.76>
ST_46 : Operation 193 [8/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 193 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.76>
ST_47 : Operation 194 [7/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 194 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 8.76>
ST_48 : Operation 195 [6/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 195 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 8.76>
ST_49 : Operation 196 [5/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 196 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 8.76>
ST_50 : Operation 197 [4/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 197 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 8.76>
ST_51 : Operation 198 [3/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 198 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 8.76>
ST_52 : Operation 199 [2/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 199 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 8.76>
ST_53 : Operation 200 [1/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 200 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 8.76>
ST_54 : Operation 201 [1/1] (8.76ns)   --->   "%gmem_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_7" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 201 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.52>
ST_55 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i8 %gmem_addr_7_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 202 'zext' 'zext_ln15_3' <Predicate = (!or_ln14_4)> <Delay = 0.00>
ST_55 : Operation 203 [1/1] (1.73ns)   --->   "%sum_8 = add i11 %sext_ln9_1, i11 %zext_ln15_3" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 203 'add' 'sum_8' <Predicate = (!or_ln14_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.2.1" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 204 'br' 'br_ln16' <Predicate = (!or_ln14_4)> <Delay = 1.58>
ST_55 : Operation 205 [1/1] (0.00ns)   --->   "%sum_9 = phi i11 %sum_8, void %if.then.2, i11 %sext_ln9_1, void %for.inc.1.2"   --->   Operation 205 'phi' 'sum_9' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 206 [1/1] (0.97ns)   --->   "%or_ln14_5 = or i1 %xor_ln14, i1 %rev47" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 206 'or' 'or_ln14_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_5, void %if.then.2.2, void %for.inc.2.2" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 207 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_55 : Operation 208 [1/1] (3.52ns)   --->   "%add_ln15_10 = add i64 %add_ln15, i64 %zext_ln14_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 208 'add' 'add_ln15_10' <Predicate = (!or_ln14_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 209 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i8 %gmem, i64 %add_ln15_10" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 209 'getelementptr' 'gmem_addr_8' <Predicate = (!or_ln14_5)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 8.76>
ST_56 : Operation 210 [8/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 210 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 8.76>
ST_57 : Operation 211 [7/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 211 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 8.76>
ST_58 : Operation 212 [6/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 8.76>
ST_59 : Operation 213 [5/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 213 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 8.76>
ST_60 : Operation 214 [4/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 214 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 8.76>
ST_61 : Operation 215 [3/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 215 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 8.76>
ST_62 : Operation 216 [2/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 216 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 8.76>
ST_63 : Operation 217 [1/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 217 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 8.76>
ST_64 : Operation 218 [1/1] (8.76ns)   --->   "%gmem_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_8" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 218 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.25>
ST_65 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i8 %gmem_addr_8_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 219 'zext' 'zext_ln15_4' <Predicate = (!or_ln14_5)> <Delay = 0.00>
ST_65 : Operation 220 [1/1] (1.63ns)   --->   "%sum_10 = sub i11 %sum_9, i11 %zext_ln15_4" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 220 'sub' 'sum_10' <Predicate = (!or_ln14_5)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 221 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.2.2" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 221 'br' 'br_ln16' <Predicate = (!or_ln14_5)> <Delay = 1.58>
ST_65 : Operation 222 [1/1] (2.25ns)   --->   "%add_ln21 = add i22 %trunc_ln8, i22 %trunc_ln7" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 222 'add' 'add_ln21' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.75>
ST_66 : Operation 223 [1/1] (0.00ns)   --->   "%sum_11 = phi i11 %sum_10, void %if.then.2.2, i11 %sum_9, void %for.inc.2.1"   --->   Operation 223 'phi' 'sum_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i11 %sum_11" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 224 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sum_11, i32 10" [HLSEindoefening/hls_process_images.c:19]   --->   Operation 225 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 226 [1/1] (0.68ns)   --->   "%sum_12 = select i1 %tmp_4, i10 0, i10 %trunc_ln9" [HLSEindoefening/hls_process_images.c:19]   --->   Operation 226 'select' 'sum_12' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %sum_12, i32 8, i32 9" [HLSEindoefening/hls_process_images.c:20]   --->   Operation 227 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 228 [1/1] (1.56ns)   --->   "%icmp_ln20 = icmp_ne  i2 %tmp_5, i2 0" [HLSEindoefening/hls_process_images.c:20]   --->   Operation 228 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i10 %sum_12" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 229 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 230 [1/1] (1.24ns)   --->   "%select_ln21 = select i1 %icmp_ln20, i8 255, i8 %trunc_ln21" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 230 'select' 'select_ln21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i22 %add_ln21" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 231 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 232 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln21" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 232 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 233 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln21 = store i8 %select_ln21, i22 %output_addr" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 233 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4194304> <RAM>
ST_66 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 234 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 2.552ns
The critical path consists of the following:
	wire read operation ('img_height_read', HLSEindoefening/hls_process_images.c:4) on port 'img_height' (HLSEindoefening/hls_process_images.c:4) [10]  (0.000 ns)
	'add' operation 32 bit ('sub', HLSEindoefening/hls_process_images.c:4) [12]  (2.552 ns)

 <State 2>: 8.510ns
The critical path consists of the following:
	'load' operation 31 bit ('y', HLSEindoefening/hls_process_images.c:7) on local variable 'pos_y', HLSEindoefening/hls_process_images.c:13 [20]  (0.000 ns)
	'mul' operation 63 bit ('empty', HLSEindoefening/hls_process_images.c:7) [27]  (8.510 ns)

 <State 3>: 3.494ns
The critical path consists of the following:
	'sub' operation 63 bit ('empty_55', HLSEindoefening/hls_process_images.c:7) [33]  (3.494 ns)

 <State 4>: 5.307ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln15_6', HLSEindoefening/hls_process_images.c:15) [39]  (0.000 ns)
	'add' operation 64 bit ('add_ln15', HLSEindoefening/hls_process_images.c:15) [40]  (5.307 ns)

 <State 5>: 6.042ns
The critical path consists of the following:
	'phi' operation 31 bit ('x', HLSEindoefening/hls_process_images.c:12) with incoming values : ('add_ln12_1', HLSEindoefening/hls_process_images.c:12) [45]  (0.000 ns)
	'add' operation 31 bit ('add_ln12', HLSEindoefening/hls_process_images.c:12) [52]  (2.522 ns)
	'add' operation 64 bit ('add_ln15_3', HLSEindoefening/hls_process_images.c:15) [58]  (3.520 ns)

 <State 6>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 7>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 8>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 9>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 10>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 11>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 12>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 13>: 8.760ns
The critical path consists of the following:
	bus request operation ('sum_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [60]  (8.760 ns)

 <State 14>: 8.760ns
The critical path consists of the following:
	bus read operation ('sum', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [61]  (8.760 ns)

 <State 15>: 8.618ns
The critical path consists of the following:
	'add' operation 31 bit ('add_ln12_1', HLSEindoefening/hls_process_images.c:12) [66]  (2.522 ns)
	'icmp' operation 1 bit ('icmp_ln14_1', HLSEindoefening/hls_process_images.c:14) [69]  (2.552 ns)
	'xor' operation 1 bit ('xor_ln14', HLSEindoefening/hls_process_images.c:14) [70]  (0.978 ns)
	'or' operation 1 bit ('or_ln14_1', HLSEindoefening/hls_process_images.c:14) [71]  (0.978 ns)
	multiplexor before 'phi' operation 9 bit ('sum') with incoming values : ('zext_ln9', HLSEindoefening/hls_process_images.c:9) ('sum', HLSEindoefening/hls_process_images.c:15) [82]  (1.588 ns)

 <State 16>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 17>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 18>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 19>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 20>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 21>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 22>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 23>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [76]  (8.760 ns)

 <State 24>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [77]  (8.760 ns)

 <State 25>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln15_5', HLSEindoefening/hls_process_images.c:15) [87]  (3.520 ns)

 <State 26>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 27>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 28>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 29>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 30>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 31>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 32>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 33>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [89]  (8.760 ns)

 <State 34>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [90]  (8.760 ns)

 <State 35>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln15_7', HLSEindoefening/hls_process_images.c:15) [99]  (3.520 ns)

 <State 36>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 37>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 38>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 39>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 40>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 41>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 42>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 43>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [101]  (8.760 ns)

 <State 44>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [102]  (8.760 ns)

 <State 45>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln15_8', HLSEindoefening/hls_process_images.c:15) [112]  (3.520 ns)

 <State 46>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 47>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 48>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 49>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 50>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 51>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 52>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 53>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [114]  (8.760 ns)

 <State 54>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [115]  (8.760 ns)

 <State 55>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln15_10', HLSEindoefening/hls_process_images.c:15) [124]  (3.520 ns)

 <State 56>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 57>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 58>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 59>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 60>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 61>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 62>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 63>: 8.760ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [126]  (8.760 ns)

 <State 64>: 8.760ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', HLSEindoefening/hls_process_images.c:15) on port 'gmem' (HLSEindoefening/hls_process_images.c:15) [127]  (8.760 ns)

 <State 65>: 2.255ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln21', HLSEindoefening/hls_process_images.c:21) [140]  (2.255 ns)

 <State 66>: 6.754ns
The critical path consists of the following:
	'phi' operation 11 bit ('sum') with incoming values : ('sext_ln9_1', HLSEindoefening/hls_process_images.c:9) ('sum', HLSEindoefening/hls_process_images.c:15) [132]  (0.000 ns)
	'select' operation 10 bit ('sum', HLSEindoefening/hls_process_images.c:19) [135]  (0.687 ns)
	'icmp' operation 1 bit ('icmp_ln20', HLSEindoefening/hls_process_images.c:20) [137]  (1.565 ns)
	'select' operation 8 bit ('select_ln21', HLSEindoefening/hls_process_images.c:21) [139]  (1.248 ns)
	'store' operation 0 bit ('store_ln21', HLSEindoefening/hls_process_images.c:21) of variable 'select_ln21', HLSEindoefening/hls_process_images.c:21 on array 'output_r' [143]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
