,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/jhshi/openofdm.git,2017-04-26 18:32:11+00:00,"Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.",180,jhshi/openofdm,89514111,Verilog,openofdm,28052,337,2024-04-12 01:40:38+00:00,"['verilog', '802-11', 'ofdm']",https://api.github.com/licenses/apache-2.0
1,https://github.com/MiSTer-devel/Minimig-AGA_MiSTer.git,2017-06-13 19:10:39+00:00,,52,MiSTer-devel/Minimig-AGA_MiSTer,94248355,Verilog,Minimig-AGA_MiSTer,122371,140,2024-04-03 13:10:19+00:00,[],None
2,https://github.com/MiSTer-devel/C64_MiSTer.git,2017-06-13 18:51:26+00:00,,56,MiSTer-devel/C64_MiSTer,94246782,Verilog,C64_MiSTer,128824,110,2024-04-05 23:40:01+00:00,[],None
3,https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga.git,2017-06-01 20:35:13+00:00,High Frequency Trading using Vivado HLS,30,mustafabbas/ECE1373_2016_hft_on_fpga,93097257,Verilog,ECE1373_2016_hft_on_fpga,3246,93,2024-02-27 05:19:02+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/suoglu/Fixed-Floating-Point-Adder-Multiplier.git,2017-06-06 22:06:21+00:00,16-bit Adder Multiplier hardware on Digilent Basys 3,12,suoglu/Fixed-Floating-Point-Adder-Multiplier,93567990,Verilog,Fixed-Floating-Point-Adder-Multiplier,143,53,2024-04-08 07:00:32+00:00,"['fpga', 'vivado', 'verilog', 'hardware', 'adder', 'multiplier', 'fixed-point', 'floating-point', 'binary16']",
5,https://github.com/pmezydlo/BeagleWire.git,2017-04-18 23:36:29+00:00,This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017,16,pmezydlo/BeagleWire,88679862,Verilog,BeagleWire,999,45,2023-12-30 18:07:30+00:00,"['fpga', 'linux', 'beagleboard', 'beaglebone-black']",https://api.github.com/licenses/gpl-2.0
6,https://github.com/nanamake/r22sdf.git,2017-05-30 01:37:57+00:00,Pipeline FFT Implementation in Verilog HDL,15,nanamake/r22sdf,92788834,Verilog,r22sdf,1128,45,2024-03-29 12:42:35+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/MiSTer-devel/Menu_MiSTer.git,2017-06-13 19:01:07+00:00,,38,MiSTer-devel/Menu_MiSTer,94247614,Verilog,Menu_MiSTer,24587,43,2024-03-27 19:12:29+00:00,[],None
8,https://github.com/MiSTer-devel/ZX-Spectrum_MISTer.git,2017-06-13 18:55:33+00:00,,31,MiSTer-devel/ZX-Spectrum_MISTer,94247136,Verilog,ZX-Spectrum_MISTer,87650,41,2024-02-13 02:58:12+00:00,[],None
9,https://github.com/ZipCPU/wbi2c.git,2017-04-07 21:58:52+00:00,Wishbone controlled I2C controllers,9,ZipCPU/wbi2c,87590128,Verilog,wbi2c,750,37,2024-03-20 20:47:50+00:00,"['fpga', 'verilator', 'verilog', 'wishbone-bus', 'i2c-master', 'i2c', 'i2c-slave', 'gplv3']",None
10,https://github.com/ISKU/FAST9-Accelerator.git,2017-04-19 16:53:24+00:00,FAST-9 Accelerator for Corner Detection,15,ISKU/FAST9-Accelerator,88768920,Verilog,FAST9-Accelerator,663,35,2023-12-08 15:06:24+00:00,"['image-processing', 'verilog', 'opencv', 'algorithm', 'accelerator', 'corner-detection']",https://api.github.com/licenses/mit
11,https://github.com/ISKU/Autonomous-Drone-Design.git,2017-04-13 04:30:37+00:00,"Design real-time image processing, object recognition and PID control for Autonomous Drone.",5,ISKU/Autonomous-Drone-Design,88125117,Verilog,Autonomous-Drone-Design,2161,28,2024-04-09 04:53:39+00:00,"['drone', 'image-processing', 'autonomous-driving', 'fpga', 'pid-control', 'verilog', 'corner-detection', 'matching', 'device-driver']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/jmt329/PitchShifter.git,2017-05-15 16:22:52+00:00,Change the pitch of your voice in real-time!,4,jmt329/PitchShifter,91359513,Verilog,PitchShifter,13212,26,2024-03-29 12:31:24+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/amoudgl/iir-bandstop-filter.git,2017-05-03 05:14:15+00:00,"Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic",8,amoudgl/iir-bandstop-filter,90110568,Verilog,iir-bandstop-filter,660,26,2024-01-15 07:36:26+00:00,"['iir', 'filter', 'verilog', 'pipelining', 'signal-processing', 'embedded', 'fpga']",https://api.github.com/licenses/mit
14,https://github.com/marsohod4you/FpgaTDC.git,2017-04-17 17:00:24+00:00,Project: Precise Measure of time delays in FPGA,13,marsohod4you/FpgaTDC,88529969,Verilog,FpgaTDC,27,22,2024-04-07 23:56:08+00:00,[],None
15,https://github.com/jefflieu/recon.git,2017-05-18 12:08:39+00:00,The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs.,4,jefflieu/recon,91688960,Verilog,recon,1981,21,2021-11-27 12:44:36+00:00,"['collection-of', 'nios-embedded-system', 'verilog-library', 'arduino-library', 'arduino-style', 'arduinowrappers', 'predefined-processor-system']",https://api.github.com/licenses/gpl-3.0
16,https://github.com/Wissance/QuickSPI.git,2017-04-21 06:47:24+00:00,Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface,4,Wissance/QuickSPI,88951410,Verilog,QuickSPI,130,18,2024-03-21 08:47:33+00:00,"['spi-hdl', 'spi', 'axi', 'spi-ip-core', 'spi-pld', 'spi-fpga', 'spi-interface', 'verilog-spi', 'axi-interfaces', 'bit-oriented-spi', 'soft-spi', 'hard-spi', 'dragster-spi', 'fpga', 'xilinx-fpga', 'xilinx-vivado', 'altera', 'verilog-snippets', 'verilog-hdl', 'verilog-components']",https://api.github.com/licenses/gpl-3.0
17,https://github.com/ZipCPU/icozip.git,2017-05-19 12:56:27+00:00,A ZipCPU demonstration port for the icoboard,5,ZipCPU/icozip,91805827,Verilog,icozip,1134,17,2023-10-04 11:30:14+00:00,[],None
18,https://github.com/jeasonstudio/USTB_FPGA_ExperimentReport_Pros.git,2017-04-19 15:45:38+00:00,北京科技大学 数字逻辑 FPGA 实验报告及项目文件,4,jeasonstudio/USTB_FPGA_ExperimentReport_Pros,88762607,Verilog,USTB_FPGA_ExperimentReport_Pros,36955,16,2023-12-12 03:43:47+00:00,"['fpga', 'ustb']",https://api.github.com/licenses/bsd-3-clause
19,https://github.com/JakeMercer/mac.git,2017-05-13 11:05:19+00:00,An Ethernet MAC conforming to IEEE 802.3,7,JakeMercer/mac,91168366,Verilog,mac,6362,15,2023-08-24 13:55:42+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/jonthomasson/SpartanMini.git,2017-04-20 22:55:27+00:00,"A flexible, simple, yet powerful FPGA development board.",5,jonthomasson/SpartanMini,88917400,Verilog,SpartanMini,24337,14,2022-11-10 14:54:03+00:00,[],None
21,https://github.com/andywag/NeuralHDL.git,2017-04-26 02:26:33+00:00,,2,andywag/NeuralHDL,89428481,Verilog,NeuralHDL,48394,14,2024-03-06 03:23:50+00:00,"['neural-network', 'scala', 'verilog', 'rtl']",None
22,https://github.com/yayouz/CNN-accelerator.git,2017-05-19 11:51:55+00:00,DMA controller for CNN accelerator,4,yayouz/CNN-accelerator,91800893,Verilog,CNN-accelerator,340,13,2023-09-08 12:13:55+00:00,[],None
23,https://github.com/Elrori/OV_camera_on_FPGA.git,2017-04-04 10:30:38+00:00,OV7670 (Verilog HDL)Drive for FPGA,8,Elrori/OV_camera_on_FPGA,87174211,Verilog,OV_camera_on_FPGA,2930,13,2023-12-30 16:14:33+00:00,[],None
24,https://github.com/ZipCPU/wbpmic.git,2017-04-11 13:40:49+00:00,Wishbone controller for a MEMs microphone,2,ZipCPU/wbpmic,87938668,Verilog,wbpmic,151,13,2023-06-27 01:52:29+00:00,[],https://api.github.com/licenses/gpl-3.0
25,https://github.com/RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit.git,2017-06-13 14:19:16+00:00,PolarFire FPGA sample RISC-V designs,6,RISCV-on-Microsemi-FPGA/MPF300T-PolarFire-Eval-Kit,94220996,Verilog,MPF300T-PolarFire-Eval-Kit,111986,12,2024-01-08 10:25:04+00:00,[],None
26,https://github.com/moizumi99/brainf__k_CPU.git,2017-04-30 18:58:10+00:00,A CPU that executes brainf**k language. Can be synthesized on FPGA,0,moizumi99/brainf__k_CPU,89870549,Verilog,brainf__k_CPU,40,12,2022-07-03 14:31:10+00:00,[],https://api.github.com/licenses/unlicense
27,https://github.com/marsohod4you/Fpga-PM-Radio.git,2017-05-03 13:04:56+00:00,"Implement Phase Modulation Radio Transmitter in FPGA Altera MAX10, with Marsohod3bis FPGA board.",4,marsohod4you/Fpga-PM-Radio,90149843,Verilog,Fpga-PM-Radio,29,11,2024-03-31 07:34:37+00:00,[],None
28,https://github.com/hedgeberg/GlitchHammer.git,2017-05-20 01:23:53+00:00,A custom coprocessor and SoC for hardware security experiments in electronics.,2,hedgeberg/GlitchHammer,91857071,Verilog,GlitchHammer,63,11,2021-12-17 07:16:08+00:00,[],None
29,https://github.com/cornell-ece5745/ece5745-tut8-sram.git,2017-05-12 02:52:02+00:00,ECE 5745 Tutorial 8: SRAM Generators,1,cornell-ece5745/ece5745-tut8-sram,91044572,Verilog,ece5745-tut8-sram,12098,11,2023-12-10 00:52:54+00:00,[],None
30,https://github.com/themathgeek13/systolic-array-sorting.git,2017-05-11 12:05:56+00:00,Implementation of a Systolic Array based sorting engine on an FPGA using Verilog,2,themathgeek13/systolic-array-sorting,90974774,Verilog,systolic-array-sorting,4,10,2024-03-25 18:15:02+00:00,[],None
31,https://github.com/mchong6/MNIST-classifier-in-SystemVerilog.git,2017-05-04 00:35:54+00:00,,2,mchong6/MNIST-classifier-in-SystemVerilog,90205343,Verilog,MNIST-classifier-in-SystemVerilog,125416,10,2024-03-16 10:30:48+00:00,[],None
32,https://github.com/eriksargent/HardwareTrojanLab.git,2017-04-20 14:48:36+00:00,Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security,3,eriksargent/HardwareTrojanLab,88877264,Verilog,HardwareTrojanLab,17,10,2024-04-10 08:54:47+00:00,[],None
33,https://github.com/aospan/joker-tv-fpga.git,2017-05-24 00:56:40+00:00,Joker TV (USB) FPGA verilog/vhdl code,6,aospan/joker-tv-fpga,92234554,Verilog,joker-tv-fpga,2484,9,2023-11-07 12:45:38+00:00,[],None
34,https://github.com/vinamarora8/FPGA-PS2-Interface.git,2017-05-02 04:03:12+00:00,Verilog code for interfacing with a standard PS2 keyboard,3,vinamarora8/FPGA-PS2-Interface,89990185,Verilog,FPGA-PS2-Interface,0,9,2023-12-01 13:47:24+00:00,[],None
35,https://github.com/mohamedAlmorsi/snake-game-FPGA-Verilog.git,2017-04-19 09:12:53+00:00,,6,mohamedAlmorsi/snake-game-FPGA-Verilog,88725003,Verilog,snake-game-FPGA-Verilog,7154,9,2024-03-02 01:06:16+00:00,[],None
36,https://github.com/wanganran/XNORNet4FPGA.git,2017-06-02 07:10:00+00:00,XNOR-Net inference on low-power IGLOO FPGA using Chisel,1,wanganran/XNORNet4FPGA,93137632,Verilog,XNORNet4FPGA,686,9,2019-07-03 07:46:12+00:00,[],None
37,https://github.com/syibin/UVM-related-topics.git,2017-06-04 13:27:22+00:00,,7,syibin/UVM-related-topics,93315157,Verilog,UVM-related-topics,164935,9,2024-03-16 10:20:32+00:00,[],None
38,https://github.com/Wren6991/FibreOpticFPGA.git,2017-05-23 13:06:58+00:00,"Line coding and clock recovery for a fibre optic link, running on a Spartan 6 FPGA",6,Wren6991/FibreOpticFPGA,92173927,Verilog,FibreOpticFPGA,3836,9,2024-01-27 11:47:21+00:00,[],None
39,https://github.com/MorrisMA/MiniCPU.git,2017-05-29 15:48:21+00:00,Minimal FPGA Processor Core for anycpu.org 8-bit Challenge,1,MorrisMA/MiniCPU,92753839,Verilog,MiniCPU,848,9,2024-02-11 15:36:27+00:00,[],None
40,https://github.com/melzareix/mips-pipeline.git,2017-04-13 13:33:13+00:00,Mips Pipeline Processor,2,melzareix/mips-pipeline,88168184,Verilog,mips-pipeline,37,9,2022-11-18 06:12:14+00:00,"['verilog', 'verilog-hdl']",https://api.github.com/licenses/mit
41,https://github.com/librecores/gsoc-museum-edsac.git,2017-05-12 14:47:05+00:00,GSoC 2017: Museum on FPGA - EDSAC,1,librecores/gsoc-museum-edsac,91101357,Verilog,gsoc-museum-edsac,1487,8,2019-09-27 18:46:10+00:00,"['fpga', 'edsac', 'mystorm', 'gsoc-2017']",
42,https://github.com/Verkhovskaya/fpga_oscilloscope.git,2017-05-20 00:31:57+00:00,"An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA",2,Verkhovskaya/fpga_oscilloscope,91855037,Verilog,fpga_oscilloscope,1211,8,2023-09-26 18:04:25+00:00,[],https://api.github.com/licenses/mit
43,https://github.com/vernamlab/Lightweight-Threshold-Implementations.git,2017-05-04 20:08:53+00:00,,6,vernamlab/Lightweight-Threshold-Implementations,90305118,Verilog,Lightweight-Threshold-Implementations,49,7,2023-06-08 12:59:21+00:00,[],https://api.github.com/licenses/mit
44,https://github.com/MiSTer-devel/BK0011M_MiSTer.git,2017-06-13 18:54:04+00:00,,7,MiSTer-devel/BK0011M_MiSTer,94247013,Verilog,BK0011M_MiSTer,33077,7,2022-03-01 16:12:47+00:00,[],None
45,https://github.com/pwolfe8/CS8803ACT_Project.git,2017-04-29 04:17:02+00:00,A Verilog RNN Library I made for CS8803ACT. Intending to make Python wrapper later on.,2,pwolfe8/CS8803ACT_Project,89763147,Verilog,CS8803ACT_Project,36368,7,2023-07-25 05:17:37+00:00,[],None
46,https://github.com/SergioAGonzalez/Physically-Unclonable-Function.git,2017-04-28 21:02:24+00:00,,3,SergioAGonzalez/Physically-Unclonable-Function,89744574,Verilog,Physically-Unclonable-Function,7,6,2024-02-15 22:36:24+00:00,[],None
47,https://github.com/LinearTechnology/FPGA_sketchbook.git,2017-05-15 18:04:22+00:00,,2,LinearTechnology/FPGA_sketchbook,91368809,Verilog,FPGA_sketchbook,8483,6,2024-01-18 15:31:35+00:00,[],None
48,https://github.com/lkundrak/lpc-uart.git,2017-05-12 08:58:39+00:00,Simple LPC UART transmitter written in Verilog,5,lkundrak/lpc-uart,91071972,Verilog,lpc-uart,17,6,2024-01-06 09:57:32+00:00,[],None
49,https://github.com/AmeerAbdelhadi/Verilog-Quartus-Mapping-VQM-Netlist-Parser.git,2017-04-25 18:46:04+00:00,"generates a Comma-Separated Values (CSV) file of all nodes in a given Verilog Quartus Mapping (VQM) netlist and their respective fanouts, ordered by fanout (highest first)",3,AmeerAbdelhadi/Verilog-Quartus-Mapping-VQM-Netlist-Parser,89395118,Verilog,Verilog-Quartus-Mapping-VQM-Netlist-Parser,496,6,2023-05-14 14:32:29+00:00,[],None
50,https://github.com/ElegantLin/My-CPU.git,2017-05-28 01:58:23+00:00,The final project of computer architecture and it is a 5-stage mips CPU implemented by Verilog. ,1,ElegantLin/My-CPU,92634379,Verilog,My-CPU,220291,5,2022-10-13 19:19:44+00:00,"['mips', 'verilog', 'pipeline-cpu']",https://api.github.com/licenses/gpl-3.0
51,https://github.com/chan-henry/uvm_ref_flow_1.1.git,2017-04-23 04:31:19+00:00,Fork of Cadence's UVM 1.1 reference flow (modified by CVC),0,chan-henry/uvm_ref_flow_1.1,89117313,Verilog,uvm_ref_flow_1.1,22178,5,2023-07-20 15:06:03+00:00,[],https://api.github.com/licenses/apache-2.0
52,https://github.com/taishiw/LDPC.git,2017-05-02 04:49:08+00:00,,1,taishiw/LDPC,89992718,Verilog,LDPC,6427,5,2022-08-04 14:35:14+00:00,[],None
53,https://github.com/tanerguven/StreamIF.git,2017-05-05 18:04:06+00:00,"This project is part of my master's thesis. Source code shared for the publication ""StreamIF - AXI4 Memory Mapped to AXI4 Stream Interface Library""",1,tanerguven/StreamIF,90403445,Verilog,StreamIF,38,5,2022-12-21 08:23:55+00:00,"['fpga', 'axis', 'axi', 'zynq']",https://api.github.com/licenses/lgpl-2.1
54,https://github.com/raps500/07_PicoRV32.git,2017-04-20 08:40:23+00:00,Pico RISCV32 tailored for the DE10-Lite,1,raps500/07_PicoRV32,88841255,Verilog,07_PicoRV32,12365,5,2022-06-25 01:24:37+00:00,[],None
55,https://github.com/KailinLi/Washing-Machine.git,2017-06-08 06:03:10+00:00,Washing Machine using Verilog HDL,0,KailinLi/Washing-Machine,93712932,Verilog,Washing-Machine,2115,5,2023-03-19 17:01:18+00:00,"['washing-machine', 'verilog']",None
56,https://github.com/VFVrPQ/CO-project.git,2017-04-23 00:09:46+00:00,南航计算机组成原理实验,1,VFVrPQ/CO-project,89106788,Verilog,CO-project,14321,5,2022-06-12 08:19:36+00:00,[],None
57,https://github.com/ydengxue/AHBLiteMaster.git,2017-04-16 16:48:41+00:00,,1,ydengxue/AHBLiteMaster,88428817,Verilog,AHBLiteMaster,3,5,2021-08-16 07:43:11+00:00,[],None
58,https://github.com/FPGApeeps/Verilog-65c816.git,2017-06-04 19:19:11+00:00,Group project for creating a 65c816 in Verilog,2,FPGApeeps/Verilog-65c816,93336065,Verilog,Verilog-65c816,54,4,2020-07-19 16:53:22+00:00,[],https://api.github.com/licenses/gpl-3.0
59,https://github.com/secworks/ccm.git,2017-04-16 18:13:42+00:00,ccm mode hardware implementation,1,secworks/ccm,88433479,Verilog,ccm,13,4,2023-06-23 12:39:28+00:00,[],https://api.github.com/licenses/bsd-2-clause
60,https://github.com/cxy1997/Computer-Architecture-Experiments.git,2017-05-18 08:46:31+00:00,SJTU-CS145-experiments,2,cxy1997/Computer-Architecture-Experiments,91670355,Verilog,Computer-Architecture-Experiments,2671,4,2023-01-26 18:12:58+00:00,['verilog'],None
61,https://github.com/irdanish11/FPGA-LED-Brightness-PWM-.git,2017-05-31 17:41:08+00:00,Generation of Pulse Width Modulation Using Verilog HDL,1,irdanish11/FPGA-LED-Brightness-PWM-,92972301,Verilog,FPGA-LED-Brightness-PWM-,2897,4,2024-03-13 05:56:57+00:00,[],None
62,https://github.com/Roboy/fpgaCAN.git,2017-05-06 15:58:11+00:00,"can node from open cores, control via hps and wishbone from de0-nano-soc",1,Roboy/fpgaCAN,90474316,Verilog,fpgaCAN,73446,4,2024-04-03 11:40:51+00:00,[],https://api.github.com/licenses/bsd-3-clause
63,https://github.com/Sakura-IT/tf530.git,2017-04-07 13:39:04+00:00,Mirror of tf530 repository,18,Sakura-IT/tf530,87549490,Verilog,tf530,8534,4,2023-07-28 11:23:02+00:00,[],https://api.github.com/licenses/gpl-2.0
64,https://github.com/mahdifani14/CHStone-Codes-Annotated-By-Orio.git,2017-04-29 13:16:58+00:00,This repository contains CHStone benchmark codes which have been annotated and tuned by Orio tool to test the speed up of execution.,0,mahdifani14/CHStone-Codes-Annotated-By-Orio,89786437,Verilog,CHStone-Codes-Annotated-By-Orio,115899,3,2023-01-08 05:20:00+00:00,"['orio', 'legup', 'llvm', 'autotuning', 'heterogeneous', 'mips', 'chstone']",None
65,https://github.com/umutkoksaldi/connect-the-bubbles.git,2017-05-27 22:06:38+00:00,Connect4 game developed on an FPGA board using Verilog HDL,0,umutkoksaldi/connect-the-bubbles,92626639,Verilog,connect-the-bubbles,5,3,2017-10-31 11:03:09+00:00,[],None
66,https://github.com/hoanghuumanh95/Traffic-Light-Verilog-HDL.git,2017-04-18 04:55:05+00:00,Traffic Light Controller System use Verilog HDL,0,hoanghuumanh95/Traffic-Light-Verilog-HDL,88583248,Verilog,Traffic-Light-Verilog-HDL,4,3,2022-10-19 17:12:33+00:00,[],None
67,https://github.com/MYIC/EightMotorCtrl.git,2017-05-04 07:36:08+00:00,The FPGA HDL code for the stepper motor controll,2,MYIC/EightMotorCtrl,90234852,Verilog,EightMotorCtrl,6,3,2022-12-14 05:44:41+00:00,[],None
68,https://github.com/Thyristor/RGB-LED-Matrix-for-FPGA-EP2C5T144mini-PCB.git,2017-04-09 20:51:26+00:00,5x5 RGB LED Matrix for FPGA EP2C5T144mini PCB,0,Thyristor/RGB-LED-Matrix-for-FPGA-EP2C5T144mini-PCB,87738165,Verilog,RGB-LED-Matrix-for-FPGA-EP2C5T144mini-PCB,769111,3,2021-05-16 16:24:16+00:00,[],None
69,https://github.com/hgrosz/keccak_dom.git,2017-05-08 09:39:00+00:00,DOM Keccak design by David Schaffenrath,1,hgrosz/keccak_dom,90611392,Verilog,keccak_dom,31,3,2023-09-15 11:45:15+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/axayjha/CompArch.git,2017-05-10 10:35:53+00:00,Verilog Codes for 4th Sem,2,axayjha/CompArch,90852660,Verilog,CompArch,39,3,2021-09-30 08:25:00+00:00,[],https://api.github.com/licenses/gpl-3.0
71,https://github.com/ncicek/midisynth_fpga.git,2017-05-05 02:48:32+00:00,An FPGA based midi synthesizer,1,ncicek/midisynth_fpga,90330506,Verilog,midisynth_fpga,225,3,2021-05-30 00:58:33+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/NJasp/fpga-theremin.git,2017-04-11 08:03:32+00:00,fprga and rtos project,0,NJasp/fpga-theremin,87906883,Verilog,fpga-theremin,206606,3,2022-07-16 04:51:03+00:00,"['fpga', 'altera', 'c', 'verilog', 'vhdl', 'sound', 'camera']",None
73,https://github.com/Sternzeug/DAISI.git,2017-05-31 06:50:36+00:00,American River College - Data Acquisision and Integrated Storage Interface - High Altitude Student Payload Project Source Material,2,Sternzeug/DAISI,92914346,Verilog,DAISI,11030,3,2019-04-19 06:45:46+00:00,[],https://api.github.com/licenses/gpl-3.0
74,https://github.com/gavinleroy/FPGA-robot.git,2017-05-24 02:26:57+00:00,"Final project for digital circuits, fpga robot coded in verilog",0,gavinleroy/FPGA-robot,92240944,Verilog,FPGA-robot,39,3,2021-02-14 14:13:15+00:00,[],None
75,https://github.com/DeeptanshuM/337Project.git,2017-04-05 15:51:03+00:00,,0,DeeptanshuM/337Project,87328445,Verilog,337Project,114516,3,2022-12-08 21:35:25+00:00,[],None
76,https://github.com/gcarvajalb/ELO212-example-modules.git,2017-05-08 19:04:17+00:00,"Repositorio de modulos para ser usados en las experiencias de la asignatura ELO212, semestre I-2017.",6,gcarvajalb/ELO212-example-modules,90662855,Verilog,ELO212-example-modules,51226,3,2022-11-23 02:28:52+00:00,[],None
77,https://github.com/nelsoncsc/FIR_FILTER.git,2017-06-04 23:48:41+00:00,FIR Filter Generation and Audio Processing in Altera DE2,1,nelsoncsc/FIR_FILTER,93348518,Verilog,FIR_FILTER,7068,3,2023-08-09 11:00:19+00:00,"['fpga', 'digital-filter', 'speech-processing']",
78,https://github.com/dylstuart/SigDel.git,2017-04-10 15:24:54+00:00,Sigma Delta Modulator,2,dylstuart/SigDel,87826755,Verilog,SigDel,556,3,2023-08-14 13:10:27+00:00,[],None
79,https://github.com/fishbaoz/logic_apu_2016.git,2017-04-12 07:52:54+00:00,logic sequence of power up AMD APU.,0,fishbaoz/logic_apu_2016,88024960,Verilog,logic_apu_2016,98,3,2023-08-21 00:22:35+00:00,[],None
80,https://github.com/JohnHuddleston/simple-mips-datapath.git,2017-04-14 22:28:04+00:00,A simple 5-stage single-pipeline MIPS processor implemented in Verilog.  (WORK IN PROGRESS),3,JohnHuddleston/simple-mips-datapath,88307795,Verilog,simple-mips-datapath,16,3,2022-12-24 18:06:58+00:00,[],None
81,https://github.com/jjcarrier/FPGA_2_ShiftReg.git,2017-04-16 17:34:27+00:00,Simple implementation of a shift register driver for 74HC595,0,jjcarrier/FPGA_2_ShiftReg,88431394,Verilog,FPGA_2_ShiftReg,2,3,2023-07-05 00:35:50+00:00,[],None
82,https://github.com/nhenault/Reaction-Timer-2.0.git,2017-05-31 18:13:47+00:00,A verilog project which uses a DE10-Lite board to allow users to play two different games designed to test their reaction speed. The 2.0 extension is because this was designed as an improvement on a project for a class.,0,nhenault/Reaction-Timer-2.0,92975113,Verilog,Reaction-Timer-2.0,72,3,2022-01-04 08:04:55+00:00,[],None
83,https://github.com/lyuyangly/NCO_CORDIC.git,2017-06-04 15:08:12+00:00,,3,lyuyangly/NCO_CORDIC,93321351,Verilog,NCO_CORDIC,3,3,2022-11-19 11:13:42+00:00,[],None
84,https://github.com/kisarur/KURM-CPU.git,2017-06-09 23:19:07+00:00,"Implementation of 16-bit KURM(KU RISC Machine) CPU which has 9 instructions; ADD, SUB, AND, OR, SLT, LW, SW, BNE, JMP.",2,kisarur/KURM-CPU,93903603,Verilog,KURM-CPU,127,3,2021-07-07 15:09:19+00:00,[],None
85,https://github.com/FDZW/FPGA.git,2017-04-18 13:54:20+00:00,ZC706-ad9467,0,FDZW/FPGA,88630987,Verilog,FPGA,5500,2,2022-01-10 03:06:17+00:00,[],
86,https://github.com/noclive32/68030.git,2017-06-02 09:52:09+00:00,,0,noclive32/68030,93152164,Verilog,68030,129,2,2023-11-11 20:40:13+00:00,[],None
87,https://github.com/zakinder/KINTEX_ULTRASCALE_XCKU115_VIVADO_2017.git,2017-05-16 02:38:50+00:00,KINTEX_ULTRASCALE_XCKU115_VIVADO_2017,0,zakinder/KINTEX_ULTRASCALE_XCKU115_VIVADO_2017,91405966,Verilog,KINTEX_ULTRASCALE_XCKU115_VIVADO_2017,368,2,2022-04-27 18:19:46+00:00,[],None
88,https://github.com/drpmma/Computer-Organization.git,2017-04-28 01:14:09+00:00,,1,drpmma/Computer-Organization,89654255,Verilog,Computer-Organization,983,2,2017-09-07 06:01:38+00:00,[],None
89,https://github.com/vlsiengineer/SAT_accelerator.git,2017-04-30 05:04:47+00:00,Verilog HDL for SAT accelerator targeted for Arria 10 platform (University of Utah research project),1,vlsiengineer/SAT_accelerator,89830508,Verilog,SAT_accelerator,6822,2,2019-06-16 21:11:31+00:00,[],None
90,https://github.com/sassoun/Handwritten-Digit-Recognition.git,2017-04-25 19:48:30+00:00,,0,sassoun/Handwritten-Digit-Recognition,89400351,Verilog,Handwritten-Digit-Recognition,2918,2,2020-02-03 02:48:32+00:00,[],None
91,https://github.com/nalexopo/Ripple-Carry-timer.git,2017-04-05 13:38:02+00:00,"Ripple Carry timer counts up to 1 hour, I make use of the 4-BCD-to-4-digit-7-seg-led-driver. Tested on Xilinx Spartan 6 Mojo V3 dev Board.",1,nalexopo/Ripple-Carry-timer,87313545,Verilog,Ripple-Carry-timer,2,2,2022-04-02 23:20:11+00:00,[],None
92,https://github.com/kehribar/ice40-experiments.git,2017-06-11 23:29:12+00:00,,0,kehribar/ice40-experiments,94037978,Verilog,ice40-experiments,36,2,2020-04-11 20:17:46+00:00,[],None
93,https://github.com/fire-sand/ECC-Verilog.git,2017-04-04 23:19:42+00:00,ECC implementation in Verilog,3,fire-sand/ECC-Verilog,87244188,Verilog,ECC-Verilog,3341,2,2021-08-02 10:52:51+00:00,[],https://api.github.com/licenses/mit
94,https://github.com/montao/nios2-mmu.git,2017-04-11 15:17:26+00:00,Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.,2,montao/nios2-mmu,87949215,Verilog,nios2-mmu,32802,2,2021-10-09 12:27:44+00:00,"['altera', 'quartus-prime', 'nios2', 'mmu', 'hardware-designs']",None
95,https://github.com/billiegoose/nandland-tutorial-projects.git,2017-06-08 14:00:45+00:00,I bought a Nandland Go board and am doing the YouTube tutorial projects!,0,billiegoose/nandland-tutorial-projects,93755996,Verilog,nandland-tutorial-projects,38,2,2021-03-07 04:42:59+00:00,[],https://api.github.com/licenses/unlicense
96,https://github.com/smartfoxdata/ps2_ascii.git,2017-06-13 02:51:42+00:00,Verilog code for converting PS/2 keyboard serial data to ascii,1,smartfoxdata/ps2_ascii,94162150,Verilog,ps2_ascii,4,2,2023-07-10 03:09:26+00:00,[],https://api.github.com/licenses/mit
97,https://github.com/MTSavran/Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project.git,2017-06-04 04:10:10+00:00,"A packet-drop resistant TCP-like communication protocol. Written entirely in Verilog from scratch. Project is independent work for MIT's Digital Systems Lab 6.111. Aka ""Digital Death.""",0,MTSavran/Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project,93289430,Verilog,Optical-Communication-Protocol--Verilog--MIT-6.111-Semester-Project,3607,2,2021-08-01 04:54:34+00:00,[],None
98,https://github.com/Arlet/stack-cpu.git,2017-05-17 07:38:31+00:00,"My first verilog project included this stack based CPU, using 4 stacks (only 3 implemented)",1,Arlet/stack-cpu,91547417,Verilog,stack-cpu,3,2,2023-09-07 05:40:35+00:00,[],None
99,https://github.com/peshwara/Motion-Estimator-ASIC-Verification.git,2017-05-03 02:15:42+00:00,Optimizing the design for Motion Estimator which is a Video compression technique that works by looking for best matched motion vector between two subsequent image frames ,1,peshwara/Motion-Estimator-ASIC-Verification,90098426,Verilog,Motion-Estimator-ASIC-Verification,393,2,2022-07-05 21:12:50+00:00,[],None
100,https://github.com/amaurilopez90/LEGv8-CPU.git,2017-04-27 15:42:39+00:00,Verilog Implementation of an ARM LEGv8 CPU,3,amaurilopez90/LEGv8-CPU,89613983,Verilog,LEGv8-CPU,1230,2,2022-07-28 14:23:18+00:00,"['arm', 'legv8-arm', 'pipeline-cpu', 'forwarding-unit', 'hazard-detection', 'computer-architecture']",None
101,https://github.com/Shahmonil1996/Floating-Point-Adder.git,2017-04-30 09:14:53+00:00,IEEE 754 Standard based Verilog coded Floating Point Adder,1,Shahmonil1996/Floating-Point-Adder,89841091,Verilog,Floating-Point-Adder,66,2,2020-09-07 09:36:45+00:00,[],None
102,https://github.com/enhoshen/lpAccel.git,2017-05-02 12:13:18+00:00,low precision CNN accelerator ,0,enhoshen/lpAccel,90029618,Verilog,lpAccel,22972,2,2023-09-15 13:20:49+00:00,[],None
103,https://github.com/ZhongziL/canny-advanced.git,2017-06-01 03:29:55+00:00,canny advanced verilog 1280*720 15fps,1,ZhongziL/canny-advanced,93012817,Verilog,canny-advanced,5604,2,2023-12-27 16:45:57+00:00,[],None
104,https://github.com/Zman94/FPGA_Metroid.git,2017-04-24 21:09:03+00:00,,0,Zman94/FPGA_Metroid,89287330,Verilog,FPGA_Metroid,136033,2,2021-10-05 00:28:29+00:00,[],None
105,https://github.com/JoeRoumy/MipsProcessor.git,2017-05-11 18:38:39+00:00,,0,JoeRoumy/MipsProcessor,91012116,Verilog,MipsProcessor,26,2,2023-03-04 03:26:55+00:00,[],None
106,https://github.com/lidapang/rsa.git,2017-04-27 05:49:00+00:00,RSA cryptosystem implementation in Verilog,0,lidapang/rsa,89560440,Verilog,rsa,136,2,2022-03-08 12:58:30+00:00,[],None
107,https://github.com/chingyi071/Basys3_buzzer.git,2017-05-20 12:38:44+00:00,Use verilog to control buzzer,2,chingyi071/Basys3_buzzer,91888155,Verilog,Basys3_buzzer,395,2,2023-11-29 14:04:18+00:00,"['basys3', 'verilog']",None
108,https://github.com/laiudm/ZAP.git,2017-05-15 12:22:52+00:00,ZAP is a pipelined ARMv4T architecture compatible processor with cache and MMU.,28,laiudm/ZAP,91334737,Verilog,ZAP,344072,2,2023-04-03 05:50:52+00:00,[],https://api.github.com/licenses/gpl-2.0
109,https://github.com/MileB/cordic.git,2017-04-27 21:37:02+00:00,CMSC-411 (Architecture) Final Project,0,MileB/cordic,89642357,Verilog,cordic,15,2,2023-06-10 03:41:39+00:00,[],None
110,https://github.com/aniprasad/Music-Player-Altera.git,2017-05-08 21:51:20+00:00,A music player implemented on an Altera Max10 FPGA,0,aniprasad/Music-Player-Altera,90675610,Verilog,Music-Player-Altera,2888,2,2019-12-26 05:31:52+00:00,[],None
111,https://github.com/nalexopo/A-pulse-counter-with-modes.git,2017-04-05 03:18:05+00:00,"A pulse counter with modes (decrement,increment,increment by 2)  implemented as a finite state machine with datapath. Tested in Spartan 6 Xilinx FPGA on a Mojo dev board. ",1,nalexopo/A-pulse-counter-with-modes,87260945,Verilog,A-pulse-counter-with-modes,1,2,2022-04-02 23:31:04+00:00,[],None
112,https://github.com/yashbhutwala/mips-cpu.git,2017-04-22 00:49:27+00:00,Implementation of a MIPS CPU in Verilog from CSCI 320: Computer Architecture,0,yashbhutwala/mips-cpu,89034505,Verilog,mips-cpu,1044,2,2021-06-04 09:11:27+00:00,"['mips', 'cpu', 'verilog-hdl', 'computer-architecture']",None
113,https://github.com/CvR42/timber-compiler.git,2017-05-12 15:24:26+00:00,A compiler for a high-performance superset of Java,0,CvR42/timber-compiler,91104694,Verilog,timber-compiler,23700,2,2021-01-11 15:03:03+00:00,"['java', 'compilers', 'parallel-computing']",None
114,https://github.com/mvssarath/32bit-CPU-simulation-and-formality-Verification-verilog-.git,2017-05-15 18:00:01+00:00,,0,mvssarath/32bit-CPU-simulation-and-formality-Verification-verilog-,91368427,Verilog,32bit-CPU-simulation-and-formality-Verification-verilog-,2133,2,2022-05-20 06:50:05+00:00,[],None
115,https://github.com/Gogul09/explore-verilog.git,2017-05-05 03:06:07+00:00, :battery: :electric_plug: This repo contains the basic verilog codes to get started with VLSI.,2,Gogul09/explore-verilog,90331782,Verilog,explore-verilog,14,2,2024-03-01 13:43:16+00:00,[],https://api.github.com/licenses/apache-2.0
116,https://github.com/deepanrajm/verilog_fpga.git,2017-04-23 18:29:54+00:00,Basic Verilog codes ,2,deepanrajm/verilog_fpga,89163277,Verilog,verilog_fpga,7,2,2022-10-13 19:04:14+00:00,[],https://api.github.com/licenses/mit
117,https://github.com/altostratous/simpu.git,2017-06-09 10:34:31+00:00,CPU design using Quartus as CA course project. ,1,altostratous/simpu,93848354,Verilog,simpu,618,2,2021-11-26 22:44:37+00:00,"['cpu', 'computer-architecture']",None
118,https://github.com/dsesami/Det.git,2017-05-01 02:33:49+00:00,Verilog module for calculating the determinant of a tri-diagonal matrix in hardware.,0,dsesami/Det,89891825,Verilog,Det,4,2,2023-10-18 18:01:00+00:00,[],https://api.github.com/licenses/mit
119,https://github.com/sriharivenu/HighSpeedArithmetic_project.git,2017-04-08 19:34:05+00:00,,0,sriharivenu/HighSpeedArithmetic_project,87659217,Verilog,HighSpeedArithmetic_project,899,2,2021-11-16 11:41:07+00:00,[],None
120,https://github.com/claudioaudio/slotmachine.git,2017-04-11 08:20:12+00:00,This repo contains an implementation of a slotmachine application. The platform of the implentation is an MAX10 FPGA from altera. ,1,claudioaudio/slotmachine,87908509,Verilog,slotmachine,120,2,2021-05-12 23:45:14+00:00,[],None
121,https://github.com/danielthank/VoiceTransformer.git,2017-05-02 03:33:33+00:00,Voice transformer in verilog,1,danielthank/VoiceTransformer,89988094,Verilog,VoiceTransformer,15567,2,2022-05-30 17:12:41+00:00,[],None
122,https://github.com/derhexenmeister/flunkyfive.git,2017-04-27 15:39:38+00:00,Example of a simple RISC V implementation for the Terasic DE0-Nano-SoC board,0,derhexenmeister/flunkyfive,89613709,Verilog,flunkyfive,64,2,2024-03-19 04:02:41+00:00,[],None
123,https://github.com/qytang18/Lenet_ZEDBOARD.git,2017-05-03 21:04:28+00:00,,2,qytang18/Lenet_ZEDBOARD,90193296,Verilog,Lenet_ZEDBOARD,206,2,2019-07-11 14:21:29+00:00,[],None
124,https://github.com/on1arf/vga_bounceball.git,2017-05-20 20:50:45+00:00,"learning verilog: ""hello world"" on a VGA screen: a bouncing ball",0,on1arf/vga_bounceball,91915637,Verilog,vga_bounceball,10,2,2023-02-05 00:22:14+00:00,[],None
125,https://github.com/kralmachine/datapathMips.git,2017-06-13 12:22:19+00:00,,0,kralmachine/datapathMips,94209992,Verilog,datapathMips,951,2,2019-02-10 12:54:38+00:00,[],None
126,https://github.com/tinnnysu/minsoc.git,2017-05-16 02:02:19+00:00,minsoc from http://opencores.org/ocsvn/minsoc/minsoc,0,tinnnysu/minsoc,91402970,Verilog,minsoc,5263,1,2018-03-20 01:21:59+00:00,[],None
127,https://github.com/flotisable/ResourceAwarePatchGeneration.git,2017-04-29 09:37:06+00:00,for CAD contest 2017,0,flotisable/ResourceAwarePatchGeneration,89776172,Verilog,ResourceAwarePatchGeneration,1411,1,2022-08-25 06:34:25+00:00,[],None
128,https://github.com/aminrashidbeigi/16bit_adder.git,2017-06-03 07:29:03+00:00,Implementation of 16 bits carry look ahead and ripple carry adders,0,aminrashidbeigi/16bit_adder,93231624,Verilog,16bit_adder,1,1,2019-08-30 04:00:46+00:00,[],None
129,https://github.com/bbernier10/fpga-brickbreaker.git,2017-04-08 22:53:36+00:00,ECE 6213 Final Project,0,bbernier10/fpga-brickbreaker,87669036,Verilog,fpga-brickbreaker,5814,1,2022-04-12 16:23:46+00:00,[],None
130,https://github.com/lyuyangly/OpenMSP430_SOPC.git,2017-06-04 15:36:58+00:00,,0,lyuyangly/OpenMSP430_SOPC,93323178,Verilog,OpenMSP430_SOPC,6275,1,2019-03-29 06:50:13+00:00,[],None
131,https://github.com/mmenbawy/MIPS.git,2017-05-06 22:29:24+00:00,,0,mmenbawy/MIPS,90494825,Verilog,MIPS,6,1,2023-03-05 08:41:26+00:00,[],None
132,https://github.com/bhaveshghantiwala/fpga-space-invaders.git,2017-05-05 02:26:56+00:00,Space Invaders Game Designed in Verilog for the Digilent Zybo FPGA Board,0,bhaveshghantiwala/fpga-space-invaders,90328884,Verilog,fpga-space-invaders,21,1,2023-12-13 08:26:28+00:00,[],None
133,https://github.com/reacherone/Whac-A-Mole.git,2017-06-03 06:04:39+00:00,Using FPGA development board to implement a Whac-A-Mole game system,0,reacherone/Whac-A-Mole,93227236,Verilog,Whac-A-Mole,5,1,2023-01-28 14:51:53+00:00,[],None
134,https://github.com/prat-degwekar/processor.git,2017-04-05 12:27:18+00:00,32 bit processor in verilog,0,prat-degwekar/processor,87306609,Verilog,processor,105,1,2019-02-07 17:14:45+00:00,[],None
135,https://github.com/proffK/fpga_cpu.git,2017-04-22 17:31:53+00:00,Minimal CISC,0,proffK/fpga_cpu,89087448,Verilog,fpga_cpu,16,1,2018-03-13 19:05:06+00:00,[],https://api.github.com/licenses/gpl-3.0
136,https://github.com/ycyang0508/openmsp430.git,2017-04-24 04:35:05+00:00,,0,ycyang0508/openmsp430,89198105,Verilog,openmsp430,153965,1,2022-02-18 01:34:03+00:00,[],https://api.github.com/licenses/bsd-3-clause
137,https://github.com/iquitap/MIPS_CPU.git,2017-05-05 08:59:18+00:00,,0,iquitap/MIPS_CPU,90357219,Verilog,MIPS_CPU,3767,1,2019-10-24 12:34:40+00:00,[],None
138,https://github.com/gposluns/MBImager.git,2017-05-01 18:39:25+00:00,,0,gposluns/MBImager,89951587,Verilog,MBImager,292984,1,2021-03-13 06:49:59+00:00,[],None
139,https://github.com/vlsiengineer/SATHardware_multiplevars.git,2017-05-02 16:56:25+00:00,SAT hardware example for handling multiple clauses in parallel,0,vlsiengineer/SATHardware_multiplevars,90056987,Verilog,SATHardware_multiplevars,3067,1,2022-09-12 03:52:01+00:00,[],None
140,https://github.com/BobLee666/computer_architecture_pipelinecpu.git,2017-05-25 13:59:08+00:00,VHDL实现MIPS流水线，解决了数据冒险，控制冒险,0,BobLee666/computer_architecture_pipelinecpu,92408815,Verilog,computer_architecture_pipelinecpu,12,1,2023-12-23 18:37:09+00:00,[],None
141,https://github.com/mangakoji/TM1638_LED_KEY_DRV.git,2017-04-27 12:59:41+00:00,"TM1638 LED KEY board driver and test demo. code complete,doc WIP",1,mangakoji/TM1638_LED_KEY_DRV,89597737,Verilog,TM1638_LED_KEY_DRV,100,1,2023-05-01 21:51:22+00:00,[],None
142,https://github.com/Jackwin/rapidIO.git,2017-06-03 15:45:40+00:00,,3,Jackwin/rapidIO,93257863,Verilog,rapidIO,68,1,2018-01-15 06:03:43+00:00,[],None
143,https://github.com/JuiHsiu/2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking.git,2017-06-10 12:30:49+00:00,2017 ICCAD Input Sequence Generator for SystemVerilog Assertion Checking,0,JuiHsiu/2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking,93937826,Verilog,2017-ICCAD-Input-Sequence-Generator-for-SystemVerilog-Assertion-Checking,4250,1,2022-11-01 15:55:46+00:00,[],None
144,https://github.com/aminrashidbeigi/traffic-light-logic.git,2017-06-12 12:03:59+00:00,Implementation of traffic light logic as Logic Design course final project,0,aminrashidbeigi/traffic-light-logic,94091580,Verilog,traffic-light-logic,311,1,2019-08-30 04:00:35+00:00,[],None
145,https://github.com/vilius-v/Neural.git,2017-04-24 02:08:59+00:00,UCLA EE115C - Neural Spike Detector,0,vilius-v/Neural,89187996,Verilog,Neural,1223,1,2018-06-20 20:21:35+00:00,"['digital', 'design', 'cadence', 'schematics']",None
146,https://github.com/liuspencersjtu/FIR_Filter_Design.git,2017-05-14 07:01:45+00:00,This repository contains two filters implemented in verilog. One of them use folding to minimize the area while the other uses systolic arrary to enlarge the throughput.,1,liuspencersjtu/FIR_Filter_Design,91225943,Verilog,FIR_Filter_Design,103,1,2022-04-17 22:29:00+00:00,[],None
147,https://github.com/qiaofengmarco/Computer-Organization-Labs.git,2017-04-12 06:55:32+00:00,Computer Organization Course @NCTU,0,qiaofengmarco/Computer-Organization-Labs,88019826,Verilog,Computer-Organization-Labs,2,1,2023-03-05 01:37:34+00:00,[],None
148,https://github.com/dachdecker2/icoboard_ws2812b_display.git,2017-04-18 18:41:52+00:00,,0,dachdecker2/icoboard_ws2812b_display,88658727,Verilog,icoboard_ws2812b_display,44,1,2018-05-03 22:39:01+00:00,[],https://api.github.com/licenses/gpl-3.0
149,https://github.com/kkalavantavanich/SD2017.git,2017-05-22 20:02:55+00:00,SD Card reader (SPI Mode) written in Verilog. Project for 2110265 Digital Design Laboratory (Spring 2017).,1,kkalavantavanich/SD2017,92094463,Verilog,SD2017,47,1,2020-11-27 09:29:52+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/noodlefighter/rf_codec.git,2017-04-16 12:33:03+00:00,RF Codec on Verilog HDL,1,noodlefighter/rf_codec,88411984,Verilog,rf_codec,16,1,2022-07-09 02:45:15+00:00,[],None
151,https://github.com/abdelrahmanhosny/abdelrahmanhosny.github.io.git,2017-04-06 01:05:50+00:00,Personal Homepage,0,abdelrahmanhosny/abdelrahmanhosny.github.io,87370911,Verilog,abdelrahmanhosny.github.io,12110,1,2022-06-21 04:30:13+00:00,['homepage'],
152,https://github.com/skyroger2/PS2.git,2017-04-24 13:53:31+00:00,PS2 keyboard/mouse controller,0,skyroger2/PS2,89246108,Verilog,PS2,15,1,2022-03-17 05:35:38+00:00,[],None
153,https://github.com/nikhilghanathe/HLS-for-EMTF.git,2017-04-11 19:15:29+00:00,High-level synthesis source code of EMTF module of CMS particle detector ,1,nikhilghanathe/HLS-for-EMTF,87970425,Verilog,HLS-for-EMTF,2041,1,2022-04-21 03:10:57+00:00,[],https://api.github.com/licenses/apache-2.0
154,https://github.com/VenkatKS/VeriSnek.git,2017-05-20 06:36:50+00:00,A snake game written in verilog that includes VGA and PS2 capabilities. Designed for the Basys3 board.,1,VenkatKS/VeriSnek,91870336,Verilog,VeriSnek,31,1,2021-05-22 21:21:42+00:00,"['verilog', 'hdl', 'snake-game', 'vga-driver', 'ps2-keyboard', 'game-logic']",None
155,https://github.com/Alhambra-bits/Lattuino-collection.git,2017-05-15 06:16:35+00:00,Collection of blocks and examples for developing the Latuino core,1,Alhambra-bits/Lattuino-collection,91301658,Verilog,Lattuino-collection,415,1,2017-07-03 08:24:05+00:00,[],https://api.github.com/licenses/gpl-3.0
156,https://github.com/spesnova717/pci_express.git,2017-05-26 15:03:52+00:00,,0,spesnova717/pci_express,92521953,Verilog,pci_express,300,1,2017-08-31 06:54:22+00:00,[],None
157,https://github.com/nalexopo/4-BCD-to-4-digit-7-seg-led-driver.git,2017-04-04 23:35:04+00:00,Title is self explenatory. just a driver for 4 BCD digits to a 4-digit-7-segment display. Tested on Spartan 6 Xilinx Mojo Development Board. ,0,nalexopo/4-BCD-to-4-digit-7-seg-led-driver,87244995,Verilog,4-BCD-to-4-digit-7-seg-led-driver,2,1,2022-04-02 23:19:04+00:00,[],None
158,https://github.com/himingway/Digital_Clock.git,2017-05-05 07:32:26+00:00,"Implementing a digital clock, written in Verilog HDL",0,himingway/Digital_Clock,90349637,Verilog,Digital_Clock,11,1,2021-05-13 22:39:26+00:00,[],None
159,https://github.com/panjingyu/face-detection-on-basys3.git,2017-05-13 17:06:40+00:00,,0,panjingyu/face-detection-on-basys3,91189997,Verilog,face-detection-on-basys3,32,1,2023-01-28 16:19:32+00:00,[],None
160,https://github.com/nalexopo/5bit-base-3bit-exponent-to-16-bit-ouput.git,2017-04-05 02:10:57+00:00,"5bit base 3 bit exponent inputs to 16 bit output. WARNING!!! output is overflowing for large values but works well with rest, reason for this is that I have only implemented a 16bit led display. Tested on Xilinx Spartan 6 Mojo dev board",1,nalexopo/5bit-base-3bit-exponent-to-16-bit-ouput,87255379,Verilog,5bit-base-3bit-exponent-to-16-bit-ouput,1,1,2021-01-05 08:53:47+00:00,[],None
161,https://github.com/SmartHypercube/mips_cpu.git,2017-05-21 13:59:32+00:00,只实现了部分指令的五级流水线MIPS CPU,0,SmartHypercube/mips_cpu,91961330,Verilog,mips_cpu,13,1,2023-01-28 08:22:31+00:00,[],None
162,https://github.com/viktor-prutyanov/ivtest.git,2017-04-10 20:46:47+00:00,8-bit counter module and test module for it. Works in Icarus Verilog,0,viktor-prutyanov/ivtest,87856083,Verilog,ivtest,1,1,2022-04-12 21:42:34+00:00,[],None
163,https://github.com/KoreyChen/LidarFrameView_11.0.git,2017-05-21 16:29:42+00:00,创建,0,KoreyChen/LidarFrameView_11.0,91971485,Verilog,LidarFrameView_11.0,17646,1,2023-01-05 03:41:07+00:00,[],None
164,https://github.com/zhiyb/SVADC.git,2017-04-13 23:02:34+00:00,,0,zhiyb/SVADC,88213269,Verilog,SVADC,93,1,2021-05-13 21:19:35+00:00,[],None
165,https://github.com/liuspencersjtu/MotionEstimation.git,2017-04-15 15:05:44+00:00,,1,liuspencersjtu/MotionEstimation,88354465,Verilog,MotionEstimation,10,1,2022-04-17 22:32:20+00:00,[],None
166,https://github.com/PHANTOM-Platform/PHANTOM-FPGA-Linux.git,2017-05-18 11:22:49+00:00,The PHANTOM FPGA Linux software,1,PHANTOM-Platform/PHANTOM-FPGA-Linux,91684990,Verilog,PHANTOM-FPGA-Linux,71094,1,2020-05-13 07:14:25+00:00,[],https://api.github.com/licenses/apache-2.0
167,https://github.com/imichelle97/Computer-Processor.git,2017-06-05 00:09:48+00:00,"This project was to design a fully functional computer processor and memory. This project allowed me  to explore the complexity of the computer processor and the number of states it takes for a computer to  do a simple arithmetic operation. In order to complete this project, Verilog HDL was used to create a  computer processor and its components.",0,imichelle97/Computer-Processor,93349348,Verilog,Computer-Processor,26,1,2018-11-14 02:34:22+00:00,[],None
168,https://github.com/lyuyangly/PlasmaMIPS_SOPC.git,2017-06-04 15:39:12+00:00,,0,lyuyangly/PlasmaMIPS_SOPC,93323304,Verilog,PlasmaMIPS_SOPC,547,1,2019-08-13 14:32:43+00:00,[],None
169,https://github.com/GiovanniScotti/mor1kx-Write-Back-Cache.git,2017-04-05 17:11:42+00:00,This is the repository of Francesco Maio and Giovanni Scotti for the project of the Embedded Systems course attended at Politecnico di Milano.,0,GiovanniScotti/mor1kx-Write-Back-Cache,87336135,Verilog,mor1kx-Write-Back-Cache,1935,1,2022-12-01 02:53:14+00:00,[],None
170,https://github.com/bobbysikora/mimasv2.git,2017-05-07 20:32:59+00:00,real-time audio processor using MimasV2 FPGA from Numato Lab and AC97 extender board,0,bobbysikora/mimasv2,90560103,Verilog,mimasv2,1713,1,2019-12-16 04:03:17+00:00,[],None
171,https://github.com/kmd178/Embedded_Systems_lab4_multiplicator.git,2017-05-01 19:10:57+00:00,Supplementary project of lab4_HW_SW_ACCELERATOR consisting of the custom accelerated IP implementing the vector multiplication function,1,kmd178/Embedded_Systems_lab4_multiplicator,89954189,Verilog,Embedded_Systems_lab4_multiplicator,108,1,2018-12-12 20:08:35+00:00,[],None
172,https://github.com/albert18711/CA_final_project.git,2017-06-09 06:21:54+00:00,MIPS pipeline,0,albert18711/CA_final_project,93825882,Verilog,CA_final_project,6920,1,2017-06-11 15:04:56+00:00,[],None
173,https://github.com/zurl/MagicTower.git,2017-06-11 07:33:40+00:00,A Magic Tower Game Written in Verilog,0,zurl/MagicTower,93989071,Verilog,MagicTower,43402,1,2021-04-07 08:20:31+00:00,[],None
174,https://github.com/andrea4g/DLX.git,2017-04-22 15:24:19+00:00,DLX processor implementation and improvement,0,andrea4g/DLX,89079459,Verilog,DLX,6833,1,2022-04-16 21:38:15+00:00,"['vhdl', 'microprocessor', 'microelectronics', 'dlx', 'polito']",None
175,https://github.com/ovalcode/c64verilog.git,2017-05-06 17:47:55+00:00,,0,ovalcode/c64verilog,90480753,Verilog,c64verilog,103,1,2020-04-10 01:47:37+00:00,[],None
176,https://github.com/mattwong949/CSM152A-Winter-2017.git,2017-04-24 06:55:04+00:00,UCLA CSM152A-Winter-2017,0,mattwong949/CSM152A-Winter-2017,89207408,Verilog,CSM152A-Winter-2017,15892,1,2021-10-24 06:59:55+00:00,[],None
177,https://github.com/jless97/UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory.git,2017-05-07 04:58:48+00:00,Digital Design Laboratory,4,jless97/UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory,90509900,Verilog,UCLA-S17-CSM152A-Introductory-Digital-Design-Laboratory,18151,1,2024-01-26 02:16:02+00:00,[],None
178,https://github.com/slbelden/Basys3_Stopwatch.git,2017-04-18 19:30:26+00:00,Stopwatch with lap & set features in verilog,1,slbelden/Basys3_Stopwatch,88662692,Verilog,Basys3_Stopwatch,65,1,2021-10-27 07:04:21+00:00,[],None
179,https://github.com/KevinUTAT/Verilog.git,2017-04-24 21:15:01+00:00,All my Verilog code,0,KevinUTAT/Verilog,89287786,Verilog,Verilog,213991,1,2019-03-11 20:32:58+00:00,[],None
180,https://github.com/ycoroneos/Floating-DSP.git,2017-05-18 21:59:39+00:00,Floating Point Systolic FIR,2,ycoroneos/Floating-DSP,91741189,Verilog,Floating-DSP,1235175,1,2021-04-30 05:40:32+00:00,[],None
181,https://github.com/primercuervo/stringless_guitar.git,2017-04-29 20:12:51+00:00,Small FPGA implementation of sound synthesizing,0,primercuervo/stringless_guitar,89810125,Verilog,stringless_guitar,5242,1,2019-03-18 09:20:40+00:00,[],https://api.github.com/licenses/mit
182,https://github.com/hannahvsawiuk/CPEN-211.git,2017-05-02 22:34:50+00:00,Computer Engineering 211 at the University of British Columbia,0,hannahvsawiuk/CPEN-211,90083996,Verilog,CPEN-211,17305,1,2022-03-23 05:28:38+00:00,[],None
183,https://github.com/hildebrandmw/deductive-sim.git,2017-05-25 20:34:36+00:00,"Final project for eec283, Spring 2017.",0,hildebrandmw/deductive-sim,92442205,Verilog,deductive-sim,3341,1,2018-10-04 16:48:18+00:00,[],None
184,https://github.com/FireFly1566/FPGA_AX301.git,2017-05-27 01:37:22+00:00,FPGA_test,0,FireFly1566/FPGA_AX301,92561358,Verilog,FPGA_AX301,9825,1,2019-08-27 21:10:51+00:00,[],None
185,https://github.com/LogicJake/Computer-Organization.git,2017-05-26 14:38:50+00:00,计算机组成结构课设,0,LogicJake/Computer-Organization,92519654,Verilog,Computer-Organization,4,1,2018-09-10 06:43:33+00:00,[],None
186,https://github.com/ydengxue/CacheControllerDemo.git,2017-04-16 15:39:07+00:00,,0,ydengxue/CacheControllerDemo,88423300,Verilog,CacheControllerDemo,358,1,2018-12-10 08:34:47+00:00,[],None
187,https://github.com/vadakkodan/Counter_XILINX_FPGA_Seven_Segment.git,2017-04-11 08:34:14+00:00,Counts 0-9 using 7 Segment Spartan 3 FPGA (XC3S200),2,vadakkodan/Counter_XILINX_FPGA_Seven_Segment,87909979,Verilog,Counter_XILINX_FPGA_Seven_Segment,56,1,2021-01-04 01:37:03+00:00,[],None
188,https://github.com/homerflander/One-Time-Pad-FPGA.git,2017-06-13 19:39:32+00:00,64-Bits One-Time Pad on FPGA Board (Nexys 4 DDR Artix-7).,1,homerflander/One-Time-Pad-FPGA,94250650,Verilog,One-Time-Pad-FPGA,25432,1,2018-05-03 09:28:57+00:00,"['otp', 'verilog', 'vivado', 'one-time-pad', 'diligent', 'seven-segment', 'nexys4']",None
189,https://github.com/ydengxue/SPIMaster.git,2017-04-16 16:50:40+00:00,,0,ydengxue/SPIMaster,88428919,Verilog,SPIMaster,1,1,2021-09-10 09:07:09+00:00,[],None
190,https://github.com/khrd/verilogHDL_DE0.git,2017-05-17 11:40:41+00:00,,2,khrd/verilogHDL_DE0,91569770,Verilog,verilogHDL_DE0,24622,1,2023-10-10 14:26:47+00:00,[],None
191,https://github.com/StevenVentura/ADDFinalProject.git,2017-04-22 17:41:33+00:00,Advanced Digital Design 5440 End of Year Project (Verilog Game on VGA Monitor using DE2-115 Altera board),0,StevenVentura/ADDFinalProject,89087981,Verilog,ADDFinalProject,105,1,2018-03-08 22:24:47+00:00,[],None
192,https://github.com/GorosVi/NetTester.git,2017-06-05 14:36:10+00:00,,0,GorosVi/NetTester,93413349,Verilog,NetTester,3992,1,2019-02-11 19:58:48+00:00,[],https://api.github.com/licenses/mit
193,https://github.com/SPAN-WashU/Sitara.git,2017-04-11 16:20:35+00:00,,0,SPAN-WashU/Sitara,87955568,Verilog,Sitara,44610,1,2019-12-28 15:42:49+00:00,[],None
194,https://github.com/GustavoOS/ARMAria.git,2017-06-04 13:57:45+00:00,Processor designed to work on a FPGA system: Altera DE2 - 115.,0,GustavoOS/ARMAria,93316915,Verilog,ARMAria,1323,1,2020-12-07 18:26:17+00:00,[],https://api.github.com/licenses/mit
195,https://github.com/secworks/blabla.git,2017-04-09 19:55:36+00:00,Implementation of the BlaBla version of the ChaCha stream cipher,2,secworks/blabla,87735149,Verilog,blabla,16,1,2023-09-07 05:40:33+00:00,[],https://api.github.com/licenses/bsd-2-clause
196,https://github.com/brunoogata/CatCORE-Processor.git,2017-04-05 01:57:16+00:00,CatCORE is a monocycle MIPS-based architecture written in Verilog for Computational Systems Lab: Computer Architecture and Organization discipline.,0,brunoogata/CatCORE-Processor,87254277,Verilog,CatCORE-Processor,44072,1,2019-08-18 18:49:24+00:00,[],None
197,https://github.com/m13253/sbmips.git,2017-05-22 06:26:24+00:00,Naïve MIPS32-like CPU design with pipeline on a Xilinx FPGA,0,m13253/sbmips,92018771,Verilog,sbmips,37,1,2019-02-20 11:27:37+00:00,"['fpga', 'verilog', 'mips', 'mips32']",https://api.github.com/licenses/gpl-3.0
198,https://github.com/formigoni-ufv/OC1_MIPS_Processador.git,2017-05-26 16:18:39+00:00,,0,formigoni-ufv/OC1_MIPS_Processador,92528448,Verilog,OC1_MIPS_Processador,14696,1,2017-08-31 23:43:43+00:00,[],None
199,https://github.com/Thzn/RISC-microprocessor-using-Verilog.git,2017-06-13 15:36:04+00:00,,1,Thzn/RISC-microprocessor-using-Verilog,94228923,Verilog,RISC-microprocessor-using-Verilog,4,1,2019-03-04 05:51:45+00:00,[],None
200,https://github.com/hsjing/AWAKE-bpm.git,2017-05-11 23:28:54+00:00,BPM Firmware in Verilog,0,hsjing/AWAKE-bpm,91031796,Verilog,AWAKE-bpm,210269,1,2023-01-06 13:57:34+00:00,[],None
201,https://github.com/cindychip/CS250_syn_report.git,2017-05-04 15:55:50+00:00,,0,cindychip/CS250_syn_report,90282337,Verilog,CS250_syn_report,78409,1,2022-01-22 15:01:12+00:00,[],None
202,https://github.com/stffrdhrn/dram_tester.git,2017-05-12 23:31:43+00:00,A testsuite for my dram controller,0,stffrdhrn/dram_tester,91136793,Verilog,dram_tester,9,1,2022-01-29 23:50:07+00:00,[],None
203,https://github.com/antoinemadec/test.git,2017-06-05 18:01:16+00:00,Small tests and tutorials.,0,antoinemadec/test,93432340,Verilog,test,11637,1,2024-01-12 18:04:43+00:00,[],None
204,https://github.com/djole995/FBless_2D_GPU.git,2017-05-10 08:12:02+00:00,LPRS2 - projekat,1,djole995/FBless_2D_GPU,90838341,Verilog,FBless_2D_GPU,33836,1,2022-04-05 01:23:55+00:00,[],None
205,https://github.com/AroshikaFernando/Single-Cycle-ARM-processor.git,2017-05-03 05:59:17+00:00,RISC ARM processor,0,AroshikaFernando/Single-Cycle-ARM-processor,90113545,Verilog,Single-Cycle-ARM-processor,14,1,2021-10-02 23:00:02+00:00,[],None
206,https://github.com/CloudyPadmal/Processor.git,2017-05-09 05:31:03+00:00,,0,CloudyPadmal/Processor,90706005,Verilog,Processor,46249,1,2021-06-13 11:40:32+00:00,"['process', 'fpga', 'altera']",None
207,https://github.com/viktor-prutyanov/vga-uart-fpga.git,2017-05-08 17:27:54+00:00,UART to VGA converter on FPGA Altera Cyclone IV,0,viktor-prutyanov/vga-uart-fpga,90654624,Verilog,vga-uart-fpga,11,1,2022-04-12 21:42:21+00:00,[],None
208,https://github.com/jardelufc/CM0XilinxBasys3DesignKit.git,2017-06-12 17:22:58+00:00,,3,jardelufc/CM0XilinxBasys3DesignKit,94122033,Verilog,CM0XilinxBasys3DesignKit,1697,1,2019-04-01 10:58:01+00:00,[],None
209,https://github.com/jianjieluo/2017-SYSU-ECOP.git,2017-05-30 04:09:21+00:00,Personal assignments' backup for Computer Organization Practice course@sysu2017.,0,jianjieluo/2017-SYSU-ECOP,92796975,Verilog,2017-SYSU-ECOP,6594,1,2018-07-23 06:13:39+00:00,"['computer-organization', 'computer-organisation']",None
210,https://github.com/ChengzhiCU/pipeline_MIPScpu.git,2017-05-18 12:28:01+00:00,,0,ChengzhiCU/pipeline_MIPScpu,91690738,Verilog,pipeline_MIPScpu,16,1,2017-05-18 12:33:19+00:00,[],None
211,https://github.com/rsanchez-dv/CECS_341_Computer_Architecture.git,2017-04-14 21:06:10+00:00,Verilog modules covering the single cycle processor ,0,rsanchez-dv/CECS_341_Computer_Architecture,88303367,Verilog,CECS_341_Computer_Architecture,2047,1,2024-03-23 17:44:40+00:00,"['verilog-project', 'single-cycle', 'cpu-emulator']",None
212,https://github.com/AndreiHanu/THGEM-Camera-DAQ.git,2017-05-31 11:05:30+00:00,,0,AndreiHanu/THGEM-Camera-DAQ,92937594,Verilog,THGEM-Camera-DAQ,2453,1,2021-01-29 18:37:32+00:00,[],None
213,https://github.com/jdmansour/kc705-fpga.git,2017-06-12 11:45:51+00:00,Test FPGA code for the CEPC CMOS readout project,1,jdmansour/kc705-fpga,94090016,Verilog,kc705-fpga,15706,1,2017-09-09 20:26:04+00:00,[],None
214,https://github.com/florix/DLX.git,2017-05-11 13:56:33+00:00,This project consist in the design and implementation of an advanced DLX processor.,0,florix/DLX,90985240,Verilog,DLX,7657,1,2023-04-11 13:31:02+00:00,[],https://api.github.com/licenses/mit
215,https://github.com/swarna-j/MD5.git,2017-05-17 11:54:22+00:00,,0,swarna-j/MD5,91570974,Verilog,MD5,666,1,2021-05-20 09:07:03+00:00,[],None
216,https://github.com/willh99/Verilog-Demos.git,2017-04-06 19:54:36+00:00,Logic Systems II Verilog Labs,0,willh99/Verilog-Demos,87469183,Verilog,Verilog-Demos,68,1,2023-01-27 23:08:49+00:00,[],None
217,https://github.com/jdvalera/zybo-wifi.git,2017-05-16 01:33:11+00:00,,0,jdvalera/zybo-wifi,91400744,Verilog,zybo-wifi,13,1,2022-06-10 02:14:32+00:00,[],None
218,https://github.com/mizator/Logterv_Counter.git,2017-05-21 15:36:07+00:00,Counter 16bit with PWM in Verilog,0,mizator/Logterv_Counter,91967910,Verilog,Logterv_Counter,161,1,2018-12-22 08:59:41+00:00,[],None
219,https://github.com/YanB25/MyCPU.git,2017-05-18 15:57:07+00:00,数电课程期末大项目，verilog实现单周期非流水线CPU,0,YanB25/MyCPU,91712433,Verilog,MyCPU,6021,1,2020-03-01 07:05:03+00:00,[],None
220,https://github.com/hangryusprime/Zybo_xc7z010_LED_Blinker.git,2017-05-31 22:14:29+00:00,Zybo Zynq-7000 (xc7z010) Demo code for LED Blinker,1,hangryusprime/Zybo_xc7z010_LED_Blinker,92993227,Verilog,Zybo_xc7z010_LED_Blinker,8,1,2018-12-13 23:59:47+00:00,"['zybo', 'vivado', 'verilog', 'led', 'blinker']",None
221,https://github.com/LokiZhangC/VisionerTech_VMG-PROV_FPGA.git,2017-06-08 10:56:35+00:00,This is a Visionertech VMG-PROV FPGA project,11,LokiZhangC/VisionerTech_VMG-PROV_FPGA,93739333,Verilog,VisionerTech_VMG-PROV_FPGA,1661,1,2024-01-21 13:13:37+00:00,[],None
222,https://github.com/mvssarath/Synthesis-of-Different-types-of-adders-in-VHDL.git,2017-05-15 18:02:33+00:00,,0,mvssarath/Synthesis-of-Different-types-of-adders-in-VHDL,91368662,Verilog,Synthesis-of-Different-types-of-adders-in-VHDL,4345,1,2022-05-20 06:49:12+00:00,[],None
223,https://github.com/yuri-panchul/2017-novosibirsk.git,2017-05-11 17:36:30+00:00,"Exercises, quizzes and other materials for summer school in Novosibirsk - LSHYUP-2017",0,yuri-panchul/2017-novosibirsk,91006831,Verilog,2017-novosibirsk,1804,1,2021-05-16 22:30:58+00:00,[],None
224,https://github.com/bzhmaddog/lcdDMD.git,2017-04-09 12:37:25+00:00,PlutoIIx hdmi Verilog project for a Pinball machine virtual DMD,1,bzhmaddog/lcdDMD,87707285,Verilog,lcdDMD,11524,1,2019-04-06 09:33:25+00:00,[],None
225,https://github.com/bluecmd/mandelbrot.git,2017-04-06 17:32:01+00:00,Project I made while in university,0,bluecmd/mandelbrot,87456876,Verilog,mandelbrot,34,1,2023-01-28 10:55:36+00:00,[],None
226,https://github.com/osecpu/fpga.git,2017-04-15 14:02:26+00:00,An OSECPU implementation for FPGA,2,osecpu/fpga,88350538,Verilog,fpga,61,1,2017-05-05 13:42:23+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/dbeatrice353/Vehicle.git,2017-05-21 23:19:46+00:00,Autonomous yield-to-pedestrian behavior implemented in an FPGA and retro-fitted to a toy RC car. ,0,dbeatrice353/Vehicle,91993565,Verilog,Vehicle,11,1,2020-01-13 23:20:36+00:00,[],None
228,https://github.com/jamessafko/Verilog_to_Benchmark.git,2017-06-01 17:02:27+00:00,first,1,jamessafko/Verilog_to_Benchmark,93080439,Verilog,Verilog_to_Benchmark,1723,1,2020-06-15 02:41:48+00:00,[],None
229,https://github.com/timnkwong/MIPS_pipeline_processor.git,2017-06-11 03:49:33+00:00,Superscalar pipeline processor designed to handle MIPS instructions. Utilizes branch predictor and basic cache memory. ,1,timnkwong/MIPS_pipeline_processor,93980168,Verilog,MIPS_pipeline_processor,23,1,2022-06-13 19:25:52+00:00,[],None
230,https://github.com/leviathanch/picorv.git,2017-06-06 06:59:18+00:00,IP block for PicoRV32,1,leviathanch/picorv,93486429,Verilog,picorv,520,1,2024-02-28 17:58:27+00:00,[],None
231,https://github.com/JarryShaw/DigitLock-Verilog.git,2017-05-02 12:57:35+00:00,基於FPGA板且使用Verilog語言編寫的電子密碼鎖程序,0,JarryShaw/DigitLock-Verilog,90033582,Verilog,DigitLock-Verilog,621,1,2023-01-28 18:42:30+00:00,[],None
232,https://github.com/JNZhao/FPGA-Football-Shooting-Game.git,2017-05-04 05:35:39+00:00,"-Developed and debugged complex Verilog code for FPGA (DE1-SoC)    -Designed and constructed a sensor network and supporting circuity (VGA, Buzzer, PS/2 Keyboard)    -Prioritized and organized the implementation of essential and nonessential features",0,JNZhao/FPGA-Football-Shooting-Game,90225390,Verilog,FPGA-Football-Shooting-Game,16,1,2021-05-13 22:55:09+00:00,[],None
233,https://github.com/wxShen/Single_Cycle_CPU.git,2017-05-24 07:25:35+00:00,,0,wxShen/Single_Cycle_CPU,92262860,Verilog,Single_Cycle_CPU,149,1,2019-01-11 07:39:59+00:00,[],None
234,https://github.com/lyuyangly/MB_LITE_SOPC.git,2017-06-04 15:27:59+00:00,,0,lyuyangly/MB_LITE_SOPC,93322620,Verilog,MB_LITE_SOPC,96,1,2019-08-13 14:32:33+00:00,[],None
235,https://github.com/PrakashLuu/mesi_verification.git,2017-04-30 18:13:56+00:00,formal verification of mesi protocol,1,PrakashLuu/mesi_verification,89868365,Verilog,mesi_verification,13709,1,2018-09-04 00:56:38+00:00,[],None
236,https://github.com/Datar93/32-point-Inverse-Fast-Fourier-Transform.git,2017-06-07 17:01:42+00:00,The project is for IFFT module using Decimation in Time in verilog.,0,Datar93/32-point-Inverse-Fast-Fourier-Transform,93659370,Verilog,32-point-Inverse-Fast-Fourier-Transform,9,1,2022-05-20 08:29:56+00:00,[],None
237,https://github.com/jibinbabu/Coding_Project_Verilog_HDl_QAM.git,2017-06-02 17:31:31+00:00,,0,jibinbabu/Coding_Project_Verilog_HDl_QAM,93189098,Verilog,Coding_Project_Verilog_HDl_QAM,656,1,2024-02-23 01:47:29+00:00,[],None
238,https://github.com/nalexopo/16-bit-to-4-digit-7-seg-led-driver.git,2017-04-05 02:37:43+00:00,This is the same as 4-BCD-to-4-digit-7-seg-led-driver but with a 16bit input and an implementation of the double dabble algorithm that converts binary to BCD.,0,nalexopo/16-bit-to-4-digit-7-seg-led-driver,87257637,Verilog,16-bit-to-4-digit-7-seg-led-driver,3,1,2022-04-02 23:31:28+00:00,[],None
239,https://github.com/sgeorge6/Floating-Point-Processor.git,2017-04-13 15:34:45+00:00,,0,sgeorge6/Floating-Point-Processor,88180227,Verilog,Floating-Point-Processor,354,1,2019-07-17 01:30:13+00:00,[],None
240,https://github.com/snaulh/testbench_filter_system_verilog.git,2017-04-28 17:07:56+00:00,testbench_filter_system_verilog (only for testing on ModelSim),0,snaulh/testbench_filter_system_verilog,89727620,Verilog,testbench_filter_system_verilog,673,1,2017-11-10 03:18:03+00:00,[],None
241,https://github.com/eltinian/i2c-flash-memory-model.git,2017-04-28 01:14:45+00:00,,0,eltinian/i2c-flash-memory-model,89654288,Verilog,i2c-flash-memory-model,7,1,2023-03-30 08:25:02+00:00,[],None
242,https://github.com/victor-lucio/LucioCore-Processor.git,2017-04-29 16:33:44+00:00,CPU designed in Verilog VHDL,0,victor-lucio/LucioCore-Processor,89798154,Verilog,LucioCore-Processor,1805,1,2018-07-04 12:29:00+00:00,"['verilog', 'cpu', 'engineering']",None
243,https://github.com/LeafyWang/CPU-Design.git,2017-06-06 12:18:43+00:00,VHDL(CPU设计) & VerilogHDL(计组),2,LeafyWang/CPU-Design,93514991,Verilog,CPU-Design,5119,1,2018-08-30 14:59:36+00:00,[],None
244,https://github.com/GreenNeedle/tANS.git,2017-05-01 08:38:30+00:00,,0,GreenNeedle/tANS,89909365,Verilog,tANS,220,1,2024-03-26 05:08:08+00:00,[],None
245,https://github.com/ProdigiousMelon/Verilog-SingleCyle-pipeline.git,2017-04-10 15:45:59+00:00,,0,ProdigiousMelon/Verilog-SingleCyle-pipeline,87829069,Verilog,Verilog-SingleCyle-pipeline,49,0,2017-04-10 16:12:14+00:00,[],None
246,https://github.com/nrndda/anvyl_picorv32.git,2017-04-21 14:11:03+00:00,,0,nrndda/anvyl_picorv32,88990673,Verilog,anvyl_picorv32,3053,0,2017-04-21 15:52:26+00:00,[],None
247,https://github.com/HovanesBakchagyan/FSM_Calculator.git,2017-05-02 16:29:52+00:00,A Calculator Circuit Created using a Finite State Machine,0,HovanesBakchagyan/FSM_Calculator,90054810,Verilog,FSM_Calculator,16,0,2017-11-22 21:09:47+00:00,[],None
248,https://github.com/jaaguzmanro/piano.git,2017-05-21 20:23:58+00:00,piano polifonico,0,jaaguzmanro/piano,91985180,Verilog,piano,55,0,2017-05-21 20:25:57+00:00,[],https://api.github.com/licenses/gpl-3.0
249,https://github.com/erikv85/fpga-project.git,2017-05-16 16:36:16+00:00,Project for 1DT109,0,erikv85/fpga-project,91481003,Verilog,fpga-project,387,0,2017-05-26 18:27:28+00:00,[],None
250,https://github.com/griffinurton/EE480Project4.git,2017-04-24 20:11:14+00:00,,0,griffinurton/EE480Project4,89282782,Verilog,EE480Project4,122,0,2017-04-24 20:22:38+00:00,[],None
251,https://github.com/KoreyChen/DAC7512_Q11.git,2017-05-25 09:08:35+00:00,DAC7512_Q11,0,KoreyChen/DAC7512_Q11,92385674,Verilog,DAC7512_Q11,3438,0,2017-05-25 14:18:03+00:00,[],None
252,https://github.com/ashuihui/Fpga_study.git,2017-05-26 05:43:22+00:00,,0,ashuihui/Fpga_study,92476389,Verilog,Fpga_study,1210,0,2017-05-26 06:49:21+00:00,[],None
253,https://github.com/DH1994/RubiksProject.git,2017-05-31 11:42:50+00:00,,0,DH1994/RubiksProject,92940435,Verilog,RubiksProject,20505,0,2017-05-31 11:45:01+00:00,[],None
254,https://github.com/saket404/FPGA_Calculator.git,2017-06-13 05:10:08+00:00,Year 2 Digital Systems Design Class project,0,saket404/FPGA_Calculator,94171507,Verilog,FPGA_Calculator,5,0,2017-06-13 05:11:41+00:00,[],None
255,https://github.com/devsonqueiroz/processadormips.git,2017-05-29 11:12:37+00:00,,0,devsonqueiroz/processadormips,92732492,Verilog,processadormips,287,0,2017-05-29 11:15:29+00:00,[],None
256,https://github.com/fzy97/digital_piano.git,2017-06-06 13:56:45+00:00,,0,fzy97/digital_piano,93524446,Verilog,digital_piano,2815,0,2017-06-06 13:57:12+00:00,[],None
257,https://github.com/seth-shouxi/git_learn.git,2017-06-05 02:22:42+00:00,learn how to use git,0,seth-shouxi/git_learn,93356564,Verilog,git_learn,13,0,2017-06-05 06:35:39+00:00,[],None
258,https://github.com/Eddie0214/Digital-Clock.git,2017-04-16 14:53:03+00:00,Digital-Clock on FPGA,0,Eddie0214/Digital-Clock,88420105,Verilog,Digital-Clock,9,0,2017-04-16 15:02:13+00:00,[],None
259,https://github.com/QingqingX/MPI_FPGA.git,2017-04-18 18:48:59+00:00,BU & Auburn ,0,QingqingX/MPI_FPGA,88659338,Verilog,MPI_FPGA,7395,0,2019-08-30 18:04:52+00:00,[],None
260,https://github.com/liewhnic/Lab_Digitales.git,2017-04-05 14:26:50+00:00,,0,liewhnic/Lab_Digitales,87318946,Verilog,Lab_Digitales,154,0,2017-04-08 00:31:54+00:00,[],None
261,https://github.com/fabimarin3/Proyecto-2-Grupo-11.git,2017-04-05 19:46:45+00:00,"Segundo Proyecto, Laboratorio de Diseño de sistemas Digitales",0,fabimarin3/Proyecto-2-Grupo-11,87350094,Verilog,Proyecto-2-Grupo-11,134,0,2017-04-05 20:37:11+00:00,[],None
262,https://github.com/renanbabinski/SISTEMAS-DIGITAIS.git,2017-04-15 17:54:49+00:00,Trabalhos do semestre,0,renanbabinski/SISTEMAS-DIGITAIS,88364584,Verilog,SISTEMAS-DIGITAIS,4,0,2017-04-15 18:08:18+00:00,[],https://api.github.com/licenses/mit
263,https://github.com/SparshAgarwal/Computer-Architecture.git,2017-04-11 02:53:22+00:00,,0,SparshAgarwal/Computer-Architecture,87881270,Verilog,Computer-Architecture,129315,0,2019-02-13 01:27:26+00:00,[],https://api.github.com/licenses/gpl-3.0
264,https://github.com/ship-cse/seven_controller.git,2017-04-11 20:40:48+00:00,Seven Segment IP controller from Vivado,0,ship-cse/seven_controller,87977470,Verilog,seven_controller,132,0,2017-04-12 12:48:47+00:00,[],None
265,https://github.com/cstnaya/Verilog.git,2017-04-21 17:57:31+00:00,Digital Circuit Design,0,cstnaya/Verilog,89010156,Verilog,Verilog,201,0,2017-04-21 18:02:40+00:00,[],None
266,https://github.com/jeklen/digitalClock.git,2017-04-18 07:36:17+00:00,,0,jeklen/digitalClock,88596182,Verilog,digitalClock,4,0,2017-04-18 07:43:34+00:00,[],None
267,https://github.com/vava24680/CO_Lab1.git,2017-06-06 18:24:15+00:00,,0,vava24680/CO_Lab1,93550240,Verilog,CO_Lab1,1474,0,2017-06-06 18:26:03+00:00,[],None
268,https://github.com/agalin920/mips-processor-pipelined.git,2017-05-24 12:42:20+00:00,A full verilog design of a Pipelined MIPS Processor with hazard detection unit and data forwarding unit,0,agalin920/mips-processor-pipelined,92291075,Verilog,mips-processor-pipelined,17,0,2018-09-04 20:20:14+00:00,[],None
269,https://github.com/thiagofigcosta/nanoRisk-Processor.git,2017-05-11 14:24:10+00:00,,0,thiagofigcosta/nanoRisk-Processor,90988076,Verilog,nanoRisk-Processor,14092,0,2017-07-07 21:37:31+00:00,[],None
270,https://github.com/tsinghua-yuhs15/SingleCycle_Cpu_Homework.git,2017-05-05 10:59:08+00:00,,0,tsinghua-yuhs15/SingleCycle_Cpu_Homework,90367069,Verilog,SingleCycle_Cpu_Homework,1709,0,2017-05-05 10:59:24+00:00,[],None
271,https://github.com/AndreiHanu/FT2232H_RX_LED_TEST.git,2017-05-07 17:14:54+00:00,,0,AndreiHanu/FT2232H_RX_LED_TEST,90548957,Verilog,FT2232H_RX_LED_TEST,4,0,2017-05-07 17:35:01+00:00,[],None
272,https://github.com/Yasaman1997/Traffic-Light-Control-System.git,2017-05-08 17:42:22+00:00,this is my Final  Logic design course project ,0,Yasaman1997/Traffic-Light-Control-System,90655909,Verilog,Traffic-Light-Control-System,449,0,2019-07-22 14:17:20+00:00,[],None
273,https://github.com/miabonillapa/camara.git,2017-05-13 18:40:56+00:00,,0,miabonillapa/camara,91195628,Verilog,camara,4,0,2017-05-13 18:51:15+00:00,[],None
274,https://github.com/HDL-tutorial/xillinux.git,2017-06-05 03:32:30+00:00,ストリーム処理 (ガウシアンフィルタ) のチュートリアルに使うXillinuxのブートパーティションキット,1,HDL-tutorial/xillinux,93361501,Verilog,xillinux,1107,0,2017-06-11 18:55:14+00:00,[],None
275,https://github.com/EudsonSouza/ProjetoSD.git,2017-06-06 18:19:17+00:00,Projeto de implementação de um relógio e cronometro em VHDL,0,EudsonSouza/ProjetoSD,93549787,Verilog,ProjetoSD,2,0,2017-06-07 13:30:27+00:00,[],None
276,https://github.com/jddelgado95/Proyecto-3-Grupo-3.git,2017-06-06 02:14:27+00:00,,0,jddelgado95/Proyecto-3-Grupo-3,93465904,Verilog,Proyecto-3-Grupo-3,95,0,2017-06-06 02:16:28+00:00,[],None
277,https://github.com/LakshikaDamithri/CO-224-course-project-2.git,2017-06-11 14:20:51+00:00,Single Cycle ARM Processor,0,LakshikaDamithri/CO-224-course-project-2,94009358,Verilog,CO-224-course-project-2,11,0,2017-06-11 14:21:42+00:00,[],None
278,https://github.com/creex9/SSP_CRC.git,2017-05-27 11:42:06+00:00,SSP projekt - blok CRC,1,creex9/SSP_CRC,92595155,Verilog,SSP_CRC,29,0,2020-09-21 12:55:34+00:00,[],None
279,https://github.com/edmond-jk/Workspace_Verilog.git,2017-05-26 21:29:09+00:00,,0,edmond-jk/Workspace_Verilog,92549683,Verilog,Workspace_Verilog,448,0,2017-05-26 21:40:14+00:00,[],None
280,https://github.com/specialforcea/chipcontrolfpga.git,2017-06-12 17:16:31+00:00,verilog code controlling fpgato generate RF signal and send data to DAC,0,specialforcea/chipcontrolfpga,94121503,Verilog,chipcontrolfpga,25293,0,2018-04-25 20:59:36+00:00,[],None
281,https://github.com/RyanLoringCooper/COEN122Project.git,2017-05-23 00:30:22+00:00,A Project for an architecture class at SCU,0,RyanLoringCooper/COEN122Project,92111511,Verilog,COEN122Project,60,0,2017-11-17 05:39:29+00:00,[],None
282,https://github.com/kinsuord/verilog_game.git,2017-05-23 01:36:54+00:00,,0,kinsuord/verilog_game,92115871,Verilog,verilog_game,173,0,2022-01-12 09:21:16+00:00,[],None
283,https://github.com/sideshowdave7/usbdac.git,2017-05-23 17:39:27+00:00,Various rtl/schematics/model code for my USB DAC related projects,0,sideshowdave7/usbdac,92201811,Verilog,usbdac,1816,0,2017-05-24 01:48:22+00:00,[],None
284,https://github.com/cuiwenqi/frequency.git,2017-05-24 02:24:10+00:00,,0,cuiwenqi/frequency,92240754,Verilog,frequency,0,0,2017-05-24 02:24:19+00:00,[],None
285,https://github.com/BHChoEE/CAFinal2017.git,2017-05-29 05:50:32+00:00,For teamwork of CA final,0,BHChoEE/CAFinal2017,92710617,Verilog,CAFinal2017,56899,0,2018-06-20 13:40:50+00:00,[],None
286,https://github.com/IvanQin/grad_project_DNN.git,2017-04-07 14:42:09+00:00,,1,IvanQin/grad_project_DNN,87556149,Verilog,grad_project_DNN,16,0,2017-04-07 14:56:48+00:00,[],None
287,https://github.com/0316038/CO.git,2017-04-14 12:05:06+00:00,,0,0316038/CO,88264322,Verilog,CO,2138,0,2017-04-14 12:08:11+00:00,[],None
288,https://github.com/jianwei-sun/G14_BlackDuckDown.git,2017-04-11 03:26:19+00:00,ECE532 Capstone Design Project,0,jianwei-sun/G14_BlackDuckDown,87884074,Verilog,G14_BlackDuckDown,3505,0,2017-04-11 03:49:11+00:00,[],None
289,https://github.com/wondervictor/AlarmClock.git,2017-04-11 10:40:01+00:00,Verilog Experiment - Create an Alarm Clock with ISE suite,0,wondervictor/AlarmClock,87922171,Verilog,AlarmClock,6,0,2017-04-13 00:02:05+00:00,[],https://api.github.com/licenses/mit
290,https://github.com/Cuberick-Asuna/FPGA_1.git,2017-04-13 10:22:59+00:00,3213 A01,0,Cuberick-Asuna/FPGA_1,88153028,Verilog,FPGA_1,9,0,2017-04-13 10:23:56+00:00,[],None
291,https://github.com/UOETianleZhang/Snake_Game.git,2017-04-14 14:41:23+00:00,Snake Game written in Verilog,0,UOETianleZhang/Snake_Game,88275433,Verilog,Snake_Game,1902,0,2017-08-15 04:54:46+00:00,[],None
292,https://github.com/dariuslu/ECE532.git,2017-04-13 19:16:17+00:00,Digital System Design 2017,0,dariuslu/ECE532,88198370,Verilog,ECE532,16436,0,2017-04-13 19:42:53+00:00,[],None
293,https://github.com/CloudyPadmal/Processor-Design.git,2017-04-19 02:58:38+00:00,FPGA implementation of Image Downsampler,0,CloudyPadmal/Processor-Design,88693951,Verilog,Processor-Design,1612,0,2019-08-07 09:13:47+00:00,[],None
294,https://github.com/StevenVentura/LineFollowerBot.git,2017-04-22 22:10:20+00:00,Computer Architecture final project (line follower FPGA),0,StevenVentura/LineFollowerBot,89102098,Verilog,LineFollowerBot,2936,0,2022-03-02 10:36:34+00:00,[],None
295,https://github.com/henrybear327/CCU-2017-Spring-DD.git,2017-04-17 07:09:20+00:00,,0,henrybear327/CCU-2017-Spring-DD,88481852,Verilog,CCU-2017-Spring-DD,192656,0,2017-10-11 04:46:17+00:00,[],None
296,https://github.com/leinardo/JotaJota.git,2017-04-24 15:19:11+00:00,,0,leinardo/JotaJota,89255958,Verilog,JotaJota,84370,0,2017-04-24 15:21:28+00:00,[],https://api.github.com/licenses/gpl-3.0
297,https://github.com/sajjadshahi/armsinglecycle.git,2017-04-27 05:32:10+00:00,,0,sajjadshahi/armsinglecycle,89559290,Verilog,armsinglecycle,63,0,2017-04-27 05:35:35+00:00,[],None
298,https://github.com/shahbaazlokh/square_wave.git,2017-05-02 08:24:31+00:00,This project generates a square wave with frequency of 1Hz.,0,shahbaazlokh/square_wave,90009116,Verilog,square_wave,14,0,2017-05-02 08:27:58+00:00,[],https://api.github.com/licenses/gpl-3.0
299,https://github.com/ChenSunMac/VHDL_Verilog_Design.git,2017-05-02 22:48:57+00:00,VHDL_Verilog_Design,0,ChenSunMac/VHDL_Verilog_Design,90084968,Verilog,VHDL_Verilog_Design,9075,0,2017-10-04 15:33:12+00:00,[],None
300,https://github.com/laa6202/SYRF1.git,2017-05-19 07:01:38+00:00,The logic of SYRF1 project,0,laa6202/SYRF1,91775860,Verilog,SYRF1,6610,0,2019-01-23 01:45:48+00:00,[],None
301,https://github.com/LeonidPr/MyFirstUART.git,2017-05-21 22:44:43+00:00,verilog first steps,0,LeonidPr/MyFirstUART,91992211,Verilog,MyFirstUART,4,0,2017-05-22 18:41:14+00:00,[],None
302,https://github.com/jpl88/VerilogPong.git,2017-05-21 04:20:28+00:00,An implementation of Pong using an FPGA and Verilog. Digital Logic Laboratory Final Lab(Justin Lee and Ian Waldschmidt).,1,jpl88/VerilogPong,91932770,Verilog,VerilogPong,1079,0,2017-05-21 04:24:30+00:00,[],None
303,https://github.com/nalexopo/4-bit-ALU-with-8-operation-modes-and-toggle-register-unit.git,2017-04-28 19:21:35+00:00,4-bit ALU with 8 operation modes and toggle register unit to exploit the lack of switches on a board. ,0,nalexopo/4-bit-ALU-with-8-operation-modes-and-toggle-register-unit,89737833,Verilog,4-bit-ALU-with-8-operation-modes-and-toggle-register-unit,2,0,2017-04-28 19:34:39+00:00,[],None
304,https://github.com/zuozhuanz/pcpu.git,2017-04-29 07:46:52+00:00,中山大学王军老师定制版PCPU,0,zuozhuanz/pcpu,89771399,Verilog,pcpu,63,0,2017-05-11 09:04:34+00:00,[],None
305,https://github.com/yunowo/OrgDesign.git,2017-05-02 04:30:36+00:00,Computer Organization and Design,0,yunowo/OrgDesign,89991705,Verilog,OrgDesign,8808,0,2017-05-23 08:45:55+00:00,[],None
306,https://github.com/larsonmpdx/ece590.git,2017-05-06 17:25:29+00:00,,0,larsonmpdx/ece590,90479479,Verilog,ece590,560,0,2017-05-06 17:32:40+00:00,[],None
307,https://github.com/ianksamacs/pbl02.git,2017-05-15 03:46:05+00:00,,0,ianksamacs/pbl02,91292727,Verilog,pbl02,1,0,2017-05-15 04:11:18+00:00,[],None
308,https://github.com/shengjiexue/lab1.git,2017-05-16 01:25:07+00:00,,0,shengjiexue/lab1,91400195,Verilog,lab1,2300,0,2017-05-16 01:27:39+00:00,[],None
309,https://github.com/josenv27/Proyecto-3-Grupo-11.git,2017-05-15 23:16:57+00:00,,0,josenv27/Proyecto-3-Grupo-11,91392856,Verilog,Proyecto-3-Grupo-11,3,0,2017-05-18 16:41:58+00:00,[],None
310,https://github.com/cristian-berbece/cla.git,2017-05-11 15:23:02+00:00,,0,cristian-berbece/cla,90994348,Verilog,cla,2,0,2017-05-11 15:23:40+00:00,[],None
311,https://github.com/noirgif/COD-lab07.git,2017-05-13 09:11:41+00:00,,0,noirgif/COD-lab07,91162590,Verilog,COD-lab07,27,0,2017-05-13 14:45:29+00:00,[],None
312,https://github.com/ymmgt/sha256.git,2017-04-13 23:37:00+00:00,Verilog Implementation of SHA256,0,ymmgt/sha256,88214918,Verilog,sha256,4,0,2017-04-13 23:49:38+00:00,[],https://api.github.com/licenses/mit
313,https://github.com/shangma/rggber-fpga-prj.git,2017-04-13 04:00:55+00:00,Altera QuartusII project folder,0,shangma/rggber-fpga-prj,88123534,Verilog,rggber-fpga-prj,158060,0,2024-01-02 11:53:24+00:00,[],None
314,https://github.com/yuchuanchuang/Computer_Architecture.git,2017-05-15 10:39:05+00:00,,0,yuchuanchuang/Computer_Architecture,91326291,Verilog,Computer_Architecture,3157,0,2017-05-15 10:39:51+00:00,[],None
315,https://github.com/yuchuanchuang/Single_Cycle_MIPS.git,2017-05-15 10:44:15+00:00,,0,yuchuanchuang/Single_Cycle_MIPS,91326693,Verilog,Single_Cycle_MIPS,9800,0,2017-05-15 10:45:00+00:00,[],None
316,https://github.com/RahulIyerK/EEM16_89.git,2017-05-15 23:35:59+00:00,,0,RahulIyerK/EEM16_89,91393884,Verilog,EEM16_89,28,0,2017-05-15 23:49:32+00:00,[],None
317,https://github.com/WanQiyang/single_cycle_mips_cpu.git,2017-04-28 11:27:33+00:00,UCAS 2017春 计算机组成原理实验2 单周期CPU,0,WanQiyang/single_cycle_mips_cpu,89699825,Verilog,single_cycle_mips_cpu,18,0,2022-03-24 11:36:17+00:00,[],https://api.github.com/licenses/apache-2.0
318,https://github.com/mindstation/TrafficLightFPGA.git,2017-04-30 14:28:42+00:00,The first simple FPGA project. Four LEDs: a traffic light plus time.,0,mindstation/TrafficLightFPGA,89855689,Verilog,TrafficLightFPGA,3393,0,2017-04-30 14:48:09+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/youssefhossam95/Intel-8254.git,2017-05-15 19:11:25+00:00,,0,youssefhossam95/Intel-8254,91375211,Verilog,Intel-8254,322,0,2017-05-15 19:31:17+00:00,[],None
320,https://github.com/lamborghini11128/Syn_to_Asyn.git,2017-05-04 16:52:05+00:00,,1,lamborghini11128/Syn_to_Asyn,90287414,Verilog,Syn_to_Asyn,61,0,2017-05-08 16:03:03+00:00,[],None
321,https://github.com/angelzxw/Digital-VLSI.git,2017-05-30 20:57:17+00:00,,1,angelzxw/Digital-VLSI,92875460,Verilog,Digital-VLSI,2958,0,2017-05-30 20:58:14+00:00,[],None
322,https://github.com/atalbb/sha1.git,2017-05-31 17:51:38+00:00,,0,atalbb/sha1,92973199,Verilog,sha1,873529,0,2017-05-31 20:05:29+00:00,[],https://api.github.com/licenses/apache-2.0
323,https://github.com/Willster419/ELEC3725_vivado_projects.git,2017-06-07 05:15:39+00:00,,1,Willster419/ELEC3725_vivado_projects,93595154,Verilog,ELEC3725_vivado_projects,470,0,2023-01-28 11:02:57+00:00,[],https://api.github.com/licenses/gpl-3.0
324,https://github.com/Ryoma1129/SVM-Gaussian-Classification-FPGA.git,2017-06-07 14:20:53+00:00,SVM Gaussian Classifier of 30x30 greyscale image on Verilog,11,Ryoma1129/SVM-Gaussian-Classification-FPGA,93643836,Verilog,SVM-Gaussian-Classification-FPGA,904,0,2017-06-07 14:20:55+00:00,[],None
325,https://github.com/janvega1/bori.git,2017-06-02 15:37:03+00:00,,0,janvega1/bori,93179992,Verilog,bori,108,0,2017-06-02 16:02:57+00:00,[],None
326,https://github.com/czubajka/VERILOG.git,2017-06-09 19:30:16+00:00,,0,czubajka/VERILOG,93890710,Verilog,VERILOG,2,0,2017-06-09 19:58:47+00:00,[],None
327,https://github.com/zaitera/Racing-Game-DC.git,2017-06-12 00:37:13+00:00,"Racing game implementation using Quartus II software, with a FPGA board and 8X8 LEDs matrix to represent the road and the car.",0,zaitera/Racing-Game-DC,94040705,Verilog,Racing-Game-DC,10810,0,2018-05-14 01:32:20+00:00,[],None
328,https://github.com/radwasherif/codingground.git,2017-04-25 11:51:41+00:00,Main Repository for Coding Ground,0,radwasherif/codingground,89354756,Verilog,codingground,6,0,2017-04-25 11:52:29+00:00,[],None
329,https://github.com/AndrewSakoi/csc142-mips-cpu-datapath.git,2017-04-26 07:27:53+00:00,Computer Architecture and Organization assignment. Create a CPU 16-bit data path. ,0,AndrewSakoi/csc142-mips-cpu-datapath,89451361,Verilog,csc142-mips-cpu-datapath,1265,0,2017-04-26 08:11:58+00:00,[],None
330,https://github.com/WongKe/CA-Final-Project-3.git,2017-04-26 16:29:14+00:00,,0,WongKe/CA-Final-Project-3,89503374,Verilog,CA-Final-Project-3,9,0,2017-04-26 16:33:59+00:00,[],None
331,https://github.com/hypp/ascii_int.git,2017-04-26 20:42:50+00:00,Verilog HDL module for a counter,0,hypp/ascii_int,89524778,Verilog,ascii_int,3,0,2017-04-26 20:47:17+00:00,[],https://api.github.com/licenses/mit
332,https://github.com/pricejiang/Metal-Slug-Game.git,2017-04-22 18:41:30+00:00,Metal Slug Game,0,pricejiang/Metal-Slug-Game,89091399,Verilog,Metal-Slug-Game,52568,0,2018-02-06 23:52:49+00:00,[],None
333,https://github.com/carawyj/saving_soldiers.git,2017-05-10 18:06:39+00:00,,0,carawyj/saving_soldiers,90894147,Verilog,saving_soldiers,25,0,2017-09-20 16:28:00+00:00,[],None
334,https://github.com/Shahmonil1996/Processor_Verilog.git,2017-05-05 09:07:44+00:00,"Multiple Processors with individual Datapaths made using Verilog, implemented Pipelining and Forwarding in some Processors and Single cycle implementation of Others.",0,Shahmonil1996/Processor_Verilog,90358003,Verilog,Processor_Verilog,360,0,2017-05-05 09:22:15+00:00,[],None
335,https://github.com/a10954/MIPS_Single_Cycle_architecture.git,2017-05-07 07:43:12+00:00,A sample architecture of a MIPS single cycle processor,0,a10954/MIPS_Single_Cycle_architecture,90516786,Verilog,MIPS_Single_Cycle_architecture,128,0,2019-03-20 01:47:01+00:00,[],None
336,https://github.com/lashanfaliq95/ARMProcessor.git,2017-05-13 20:11:26+00:00,"Created a arm processor  using verilog which has the basic functionaliteis like jump,fetch and so on.",0,lashanfaliq95/ARMProcessor,91200164,Verilog,ARMProcessor,8,0,2017-05-13 20:11:36+00:00,[],None
337,https://github.com/ewieczorek/STACK-FSM-.git,2017-04-25 04:09:58+00:00,This is my Stack finite state machine in Verilog (c) for Computer Engineering 281 (Digital Logic). ,0,ewieczorek/STACK-FSM-,89316431,Verilog,STACK-FSM-,989,0,2017-04-25 04:41:10+00:00,[],None
338,https://github.com/mahmoudym/codingground.git,2017-04-25 23:57:02+00:00,Main Repository for Coding Ground,0,mahmoudym/codingground,89417520,Verilog,codingground,3,0,2017-04-25 23:57:08+00:00,[],None
339,https://github.com/beckdac/vX.git,2017-05-14 06:09:11+00:00,Verilog eXperimental streaming CPU,0,beckdac/vX,91223831,Verilog,vX,36,0,2017-05-14 06:17:51+00:00,[],https://api.github.com/licenses/mit
340,https://github.com/dasadc/dasadc.github.io.git,2017-05-22 01:13:22+00:00,,1,dasadc/dasadc.github.io,91998659,Verilog,dasadc.github.io,9083,0,2023-07-19 23:54:23+00:00,[],
341,https://github.com/Tonyvitamin/co_computer_architecture_HW4.git,2017-05-19 11:26:33+00:00,a pipelined cpu with basic mips instruction,0,Tonyvitamin/co_computer_architecture_HW4,91799111,Verilog,co_computer_architecture_HW4,796,0,2018-09-21 03:04:12+00:00,[],None
342,https://github.com/matt-coles/hw-experiments.git,2017-05-22 19:26:26+00:00,A repository to dump all my hardware experiments as I try to learn,0,matt-coles/hw-experiments,92091438,Verilog,hw-experiments,5,0,2017-05-22 19:28:46+00:00,[],None
343,https://github.com/PereiraMaikon/SISTEMAS-DIGITAIS.git,2017-04-07 23:45:40+00:00,,1,PereiraMaikon/SISTEMAS-DIGITAIS,87595031,Verilog,SISTEMAS-DIGITAIS,5,0,2017-04-07 23:53:23+00:00,[],None
344,https://github.com/bgencarelle/PWM_TEST.git,2017-04-12 19:38:12+00:00,PWM,0,bgencarelle/PWM_TEST,88089451,Verilog,PWM_TEST,1532,0,2017-04-12 19:38:25+00:00,[],None
345,https://github.com/avinashpalamanda/Socket---MNC.git,2017-04-17 20:34:26+00:00,,0,avinashpalamanda/Socket---MNC,88548329,Verilog,Socket---MNC,45236,0,2017-04-17 20:35:59+00:00,[],None
346,https://github.com/YvesHarrison/single-cycle-processor.git,2017-04-18 11:07:37+00:00,,0,YvesHarrison/single-cycle-processor,88615694,Verilog,single-cycle-processor,10524,0,2017-04-18 11:14:05+00:00,[],None
347,https://github.com/noclive32/Mips4000.git,2017-06-02 09:47:05+00:00,,0,noclive32/Mips4000,93151679,Verilog,Mips4000,180,0,2017-06-02 09:50:31+00:00,[],None
348,https://github.com/filipeth/Simulador-MIPS.git,2017-05-19 17:26:21+00:00,,0,filipeth/Simulador-MIPS,91829728,Verilog,Simulador-MIPS,12,0,2017-05-19 17:26:26+00:00,[],None
349,https://github.com/CarolPM/CanBus.git,2017-05-25 19:24:33+00:00,Can Bus Decoder,0,CarolPM/CanBus,92436924,Verilog,CanBus,19049,0,2017-05-25 19:25:15+00:00,[],None
350,https://github.com/jackyzyb/something.git,2017-05-28 07:02:10+00:00,,0,jackyzyb/something,92645461,Verilog,something,19,0,2017-05-28 07:04:00+00:00,[],None
351,https://github.com/mwpm/PipelinedCpu.git,2017-05-18 07:08:34+00:00,A pipelined cpu implemented with verilog,0,mwpm/PipelinedCpu,91660732,Verilog,PipelinedCpu,15,0,2017-05-18 07:10:05+00:00,[],None
352,https://github.com/zzhang681/Programming-languages.git,2017-05-22 10:42:53+00:00,Programming Languages,0,zzhang681/Programming-languages,92042520,Verilog,Programming-languages,127,0,2020-05-05 08:55:58+00:00,[],None
353,https://github.com/AmrHossam902/Camera-Module.git,2017-05-07 21:43:51+00:00,,0,AmrHossam902/Camera-Module,90563735,Verilog,Camera-Module,1523,0,2017-05-13 00:44:56+00:00,[],None
354,https://github.com/RaunakKalani/eb_ecc.git,2017-05-15 08:45:39+00:00,ECC Scalar Multiplication over CAPI SNAP,0,RaunakKalani/eb_ecc,91315170,Verilog,eb_ecc,13,0,2017-05-19 07:02:37+00:00,[],None
355,https://github.com/aosman96/8254.git,2017-06-13 02:02:07+00:00,8254 chip using verliog,0,aosman96/8254,94158388,Verilog,8254,5,0,2017-06-13 02:02:13+00:00,[],None
356,https://github.com/warjazz/yoda.git,2017-06-10 14:31:33+00:00,Yoda Project for EEE4084F 2017,0,warjazz/yoda,93944501,Verilog,yoda,2,0,2017-06-10 14:33:23+00:00,[],None
357,https://github.com/fangguitian/SingleRedundancyPilot.git,2017-06-05 05:36:09+00:00,FPGA Program,0,fangguitian/SingleRedundancyPilot,93368685,Verilog,SingleRedundancyPilot,13043,0,2017-06-05 10:37:46+00:00,[],None
358,https://github.com/anngocnguyen/Verilog-i2c_slave.git,2017-05-08 20:28:24+00:00,,1,anngocnguyen/Verilog-i2c_slave,90669614,Verilog,Verilog-i2c_slave,2,0,2017-05-08 20:34:59+00:00,[],None
359,https://github.com/Moebius13/beuth-dt-2017.git,2017-05-10 18:25:38+00:00,DT-Projekt SoSe '17,0,Moebius13/beuth-dt-2017,90895887,Verilog,beuth-dt-2017,4726,0,2017-05-17 10:01:36+00:00,[],None
360,https://github.com/woojw911/3rdHW.git,2017-05-11 08:47:34+00:00,,0,woojw911/3rdHW,90957837,Verilog,3rdHW,11873,0,2017-05-11 08:52:20+00:00,[],None
361,https://github.com/RuoyuAMD/APBtoSPINorflashController.git,2017-05-10 05:55:52+00:00,,0,RuoyuAMD/APBtoSPINorflashController,90826146,Verilog,APBtoSPINorflashController,534,0,2019-01-21 12:28:43+00:00,[],None
362,https://github.com/BBoyDeng/HardwareStudioFinalProject.git,2017-05-12 17:22:03+00:00,,0,BBoyDeng/HardwareStudioFinalProject,91114109,Verilog,HardwareStudioFinalProject,1023,0,2017-05-12 17:24:45+00:00,[],None
363,https://github.com/ycwu0609/2016-Computer-Organization.git,2017-04-15 12:58:34+00:00,To implement a CPU,0,ycwu0609/2016-Computer-Organization,88347019,Verilog,2016-Computer-Organization,4972,0,2017-04-15 13:01:33+00:00,[],None
364,https://github.com/hare1039/computer-arch-hw2.git,2017-04-19 12:34:24+00:00,homework 2 workspace,0,hare1039/computer-arch-hw2,88742835,Verilog,computer-arch-hw2,357,0,2023-01-28 13:11:57+00:00,[],None
365,https://github.com/Mahmoud-Salem/Snake_Game.git,2017-04-19 22:04:00+00:00,snake game implements using Verilog,1,Mahmoud-Salem/Snake_Game,88794928,Verilog,Snake_Game,7153,0,2019-09-12 13:17:35+00:00,[],None
366,https://github.com/Odaslayer/EE-3613-Final-Project.git,2017-04-20 01:47:47+00:00,,0,Odaslayer/EE-3613-Final-Project,88808602,Verilog,EE-3613-Final-Project,11,0,2017-04-20 01:52:12+00:00,[],None
367,https://github.com/nikileshsa/hsm-fpga.git,2017-04-22 00:21:14+00:00,Port of cryptech.is FPGA to the Digilent ZYBO,0,nikileshsa/hsm-fpga,89033325,Verilog,hsm-fpga,24539,0,2023-04-14 19:46:47+00:00,[],None
368,https://github.com/jeffece496/G16_music_game.git,2017-04-13 19:56:12+00:00,,0,jeffece496/G16_music_game,88201354,Verilog,G16_music_game,1046,0,2017-04-13 20:03:31+00:00,[],None
369,https://github.com/sumeet-agnisys/IDS-EE.git,2017-04-24 06:24:31+00:00,,1,sumeet-agnisys/IDS-EE,89205009,Verilog,IDS-EE,521,0,2017-04-24 06:26:35+00:00,[],None
370,https://github.com/paulszh/CSE-Programming-assignment.git,2017-04-24 05:47:05+00:00,A repository containing a bunch of programming assignments for the CSE courses at UCSD,0,paulszh/CSE-Programming-assignment,89202271,Verilog,CSE-Programming-assignment,250136,0,2019-03-31 07:34:21+00:00,[],None
371,https://github.com/divashin/I2C_Multiplexer.git,2017-04-21 01:03:12+00:00,,0,divashin/I2C_Multiplexer,88924448,Verilog,I2C_Multiplexer,16,0,2017-04-21 01:10:58+00:00,[],https://api.github.com/licenses/gpl-3.0
372,https://github.com/beidoudaohang/rtl.git,2017-04-26 01:10:36+00:00,,0,beidoudaohang/rtl,89422314,Verilog,rtl,39301,0,2019-03-15 02:50:51+00:00,[],None
373,https://github.com/rohithub/P6_arch.git,2017-05-02 17:34:42+00:00,A superscalar P6 architecture,1,rohithub/P6_arch,90060288,Verilog,P6_arch,44,0,2017-05-02 17:36:47+00:00,[],None
374,https://github.com/lepaulse/fifo.git,2017-05-03 09:59:54+00:00,,0,lepaulse/fifo,90134760,Verilog,fifo,1719,0,2017-06-23 09:37:00+00:00,[],None
375,https://github.com/mohamedazab/Mips-Processor.git,2017-05-03 18:32:49+00:00,simple Mips-processor Simulator written in verilog,0,mohamedazab/Mips-Processor,90181155,Verilog,Mips-Processor,26,0,2017-05-03 20:45:34+00:00,[],None
376,https://github.com/dgit200/Comp-Org-2-Project-3.git,2017-04-06 20:21:14+00:00,,0,dgit200/Comp-Org-2-Project-3,87471405,Verilog,Comp-Org-2-Project-3,638,0,2017-04-06 20:21:26+00:00,[],None
377,https://github.com/hsinweiyo/Architecture_project1.git,2017-04-08 15:59:59+00:00,,0,hsinweiyo/Architecture_project1,87645904,Verilog,Architecture_project1,3045,0,2017-04-08 16:01:15+00:00,[],None
378,https://github.com/catherine4678/master.git,2017-05-02 13:39:59+00:00,,0,catherine4678/master,90037845,Verilog,master,4,0,2017-05-03 00:13:50+00:00,[],None
379,https://github.com/Verkhovskaya/FPGA_planet_physics.git,2017-05-23 08:51:35+00:00,,0,Verkhovskaya/FPGA_planet_physics,92150766,Verilog,FPGA_planet_physics,3978,0,2017-05-23 09:00:43+00:00,[],https://api.github.com/licenses/mit
380,https://github.com/fernando0315/MIPS-Single-Cycle-CPU.git,2017-05-15 04:50:48+00:00,,0,fernando0315/MIPS-Single-Cycle-CPU,91296335,Verilog,MIPS-Single-Cycle-CPU,460,0,2017-05-31 08:00:25+00:00,[],None
381,https://github.com/mangakoji/AUDIO_OSC.git,2017-05-26 23:18:19+00:00,,0,mangakoji/AUDIO_OSC,92555134,Verilog,AUDIO_OSC,105,0,2017-05-26 23:19:18+00:00,[],None
382,https://github.com/tsinghua-yuhs15/freq_measure.git,2017-05-17 09:30:27+00:00,homework,0,tsinghua-yuhs15/freq_measure,91559086,Verilog,freq_measure,3,0,2017-05-17 11:50:14+00:00,[],None
383,https://github.com/laa6202/logic_SG1.git,2017-05-17 15:19:34+00:00,The logic files of SG1 project,0,laa6202/logic_SG1,91591061,Verilog,logic_SG1,1329,0,2018-04-12 12:53:21+00:00,"['fpga', 'verilog', 'altera']",None
384,https://github.com/matheusmstos/LAOC2-Tomasulo.git,2017-05-23 23:50:32+00:00,This is my Tomasulo Processor project in Verilog for my Architecture class at CEFETMG,0,matheusmstos/LAOC2-Tomasulo,92230793,Verilog,LAOC2-Tomasulo,53,0,2018-05-24 14:57:44+00:00,[],None
385,https://github.com/jasp0894/ARM_Architecture.git,2017-04-10 19:42:19+00:00,,0,jasp0894/ARM_Architecture,87850754,Verilog,ARM_Architecture,48,0,2017-04-10 20:10:02+00:00,[],None
386,https://github.com/tanatsigwahungwe/Multicycle-CPU.git,2017-04-09 05:54:08+00:00,Module that simulates custom instructions for a 32-bit Multicycle CPU,0,tanatsigwahungwe/Multicycle-CPU,87686406,Verilog,Multicycle-CPU,6,0,2017-04-09 05:56:57+00:00,[],None
387,https://github.com/heshamelsherif97/mips-processor.git,2017-04-18 22:40:10+00:00,This a 5-staged pipelined mips processor  using Verilog,0,heshamelsherif97/mips-processor,88676626,Verilog,mips-processor,3295,0,2017-04-18 22:42:28+00:00,[],None
388,https://github.com/ebalcisoy/thesis.git,2017-04-04 18:11:45+00:00,tez,0,ebalcisoy/thesis,87219841,Verilog,thesis,9,0,2017-04-04 18:12:09+00:00,[],None
389,https://github.com/WongKe/CA-Final-Project.git,2017-04-23 15:48:28+00:00,Some BS,0,WongKe/CA-Final-Project,89153369,Verilog,CA-Final-Project,36,0,2017-04-23 16:08:20+00:00,[],None
390,https://github.com/ebadilla10/papiGPU.git,2017-04-23 21:15:00+00:00,,0,ebadilla10/papiGPU,89172949,Verilog,papiGPU,200,0,2017-06-12 17:32:11+00:00,[],None
391,https://github.com/nouraali3/DirectMemoryMappingSimulation-verilogHDL-.git,2017-04-25 10:24:04+00:00,,0,nouraali3/DirectMemoryMappingSimulation-verilogHDL-,89347787,Verilog,DirectMemoryMappingSimulation-verilogHDL-,42,0,2017-06-01 03:56:11+00:00,[],None
392,https://github.com/mickyshey/CAD_CONTEST_2017_C.git,2017-04-25 11:54:23+00:00,,1,mickyshey/CAD_CONTEST_2017_C,89354986,Verilog,CAD_CONTEST_2017_C,71812,0,2017-07-01 04:09:28+00:00,[],None
393,https://github.com/vonchuang/Single-Cycle-MIPS-CPU.git,2017-04-29 04:20:13+00:00,,0,vonchuang/Single-Cycle-MIPS-CPU,89763252,Verilog,Single-Cycle-MIPS-CPU,84,0,2017-04-29 04:21:51+00:00,[],None
394,https://github.com/mamijaz/RISC-V.git,2017-05-05 19:51:24+00:00,,0,mamijaz/RISC-V,90411469,Verilog,RISC-V,728,0,2017-08-05 16:49:09+00:00,[],
395,https://github.com/rohithasrk/ECN252-Assignments.git,2017-05-01 15:15:48+00:00,Assignments done in the ECN-252 Lab,0,rohithasrk/ECN252-Assignments,89934985,Verilog,ECN252-Assignments,4,0,2017-05-01 15:22:45+00:00,[],https://api.github.com/licenses/mit
396,https://github.com/BenjaminHb/EDA_Project.git,2017-05-02 03:10:58+00:00,"EDA及其应用大作业，2016，武汉大学 Homework for EDA and its applications, Wuhan University, 2016 Summer",0,BenjaminHb/EDA_Project,89986371,Verilog,EDA_Project,13134,0,2022-04-13 12:34:52+00:00,"['eda', 'verilog', 'homework', 'wuhan-university']",None
397,https://github.com/InduminiAyomi/Single-Cycle-ARM-Processor.git,2017-05-03 06:09:41+00:00,,0,InduminiAyomi/Single-Cycle-ARM-Processor,90114285,Verilog,Single-Cycle-ARM-Processor,14,0,2017-05-03 06:14:28+00:00,[],None
398,https://github.com/HatemRamadan/MIPS-Processor-simulation.git,2017-05-31 00:09:38+00:00,Pipelined MIPS datapath simulator,0,HatemRamadan/MIPS-Processor-simulation,92886934,Verilog,MIPS-Processor-simulation,6,0,2017-05-31 02:19:03+00:00,[],None
399,https://github.com/ugurgudelek/Embedded.git,2017-05-31 20:28:06+00:00,Some course related stuff,0,ugurgudelek/Embedded,92985878,Verilog,Embedded,47,0,2017-05-31 20:30:22+00:00,[],None
400,https://github.com/viniciuskaianlira/sistemas_digitais.git,2017-04-12 02:36:05+00:00,Trabalhos e código desenvolvidos na disciplina de Sistemas digitais  do curso de ciência da computação.,0,viniciuskaianlira/sistemas_digitais,88001405,Verilog,sistemas_digitais,108,0,2017-05-05 17:51:15+00:00,[],None
401,https://github.com/visasu/mips_core.git,2017-04-11 23:49:42+00:00,,0,visasu/mips_core,87989527,Verilog,mips_core,7950,0,2017-04-12 00:25:33+00:00,[],None
402,https://github.com/AbdelrahmanKhaledAmer/Mips-Processor.git,2017-04-12 18:12:07+00:00,,0,AbdelrahmanKhaledAmer/Mips-Processor,88082386,Verilog,Mips-Processor,26,0,2017-05-03 20:16:44+00:00,[],None
403,https://github.com/tgiv014/ECE441_Proj4.git,2017-04-12 18:21:13+00:00,,0,tgiv014/ECE441_Proj4,88083152,Verilog,ECE441_Proj4,2,0,2017-04-12 18:30:17+00:00,[],None
404,https://github.com/hakatashi/eeic2017-hardware-design.git,2017-04-07 03:17:30+00:00,,0,hakatashi/eeic2017-hardware-design,87499667,Verilog,eeic2017-hardware-design,4,0,2017-04-07 03:18:08+00:00,[],None
405,https://github.com/ovictoraurelio/driver-keyboardPS2.git,2017-04-17 03:30:19+00:00,A driver made in System Verilog by me and another friends to Digital System in november of 2016.,0,ovictoraurelio/driver-keyboardPS2,88464324,Verilog,driver-keyboardPS2,4,0,2017-04-17 03:32:00+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/baradoid/polden-binoc-cpld.git,2017-04-17 11:48:44+00:00,,0,baradoid/polden-binoc-cpld,88503170,Verilog,polden-binoc-cpld,396,0,2017-04-17 11:50:26+00:00,[],None
407,https://github.com/shuoenchang/CCU-Introduction_to_Digital_Systems.git,2017-04-16 20:37:55+00:00,,0,shuoenchang/CCU-Introduction_to_Digital_Systems,88441245,Verilog,CCU-Introduction_to_Digital_Systems,1917,0,2020-10-04 10:53:55+00:00,[],None
408,https://github.com/JKN0/player_r2r.git,2017-06-10 07:47:08+00:00,Simple wav player for Zynq,0,JKN0/player_r2r,93924176,Verilog,player_r2r,3,0,2017-06-10 07:47:17+00:00,[],None
409,https://github.com/mcdobr/asc-mips.git,2017-05-13 20:43:41+00:00,A five-staged pipelined MIPS description,0,mcdobr/asc-mips,91201689,Verilog,asc-mips,610,0,2023-01-28 08:49:02+00:00,"['computer-architecture', 'mips', 'cpu', 'verilog-hdl']",None
410,https://github.com/dulangaweerakoon/Verilog_DFT.git,2017-06-10 09:47:47+00:00,,2,dulangaweerakoon/Verilog_DFT,93930119,Verilog,Verilog_DFT,90,0,2017-06-10 09:50:51+00:00,[],None
411,https://github.com/jake-sheppard/Pong_verilog.git,2017-04-05 01:40:51+00:00,,0,jake-sheppard/Pong_verilog,87252991,Verilog,Pong_verilog,1273,0,2017-04-05 02:12:43+00:00,[],None
412,https://github.com/zeroHuang0516/2017CA-DSD.git,2017-04-20 07:15:55+00:00,,0,zeroHuang0516/2017CA-DSD,88833172,Verilog,2017CA-DSD,12856,0,2017-04-21 08:55:06+00:00,[],None
413,https://github.com/YathishJ/Viterbi-bench-code.git,2017-04-19 18:23:20+00:00,Convolutional coding with Viterbi decoding a powerful method for FEC in Communication Systems.,0,YathishJ/Viterbi-bench-code,88777147,Verilog,Viterbi-bench-code,12,0,2017-04-19 18:28:11+00:00,[],None
414,https://github.com/MostafaMhmod/MIPS.git,2017-04-19 19:14:49+00:00,An Implementation of a simple pipe lined MIPS processor using verilog,0,MostafaMhmod/MIPS,88781754,Verilog,MIPS,11,0,2017-05-12 22:17:59+00:00,[],None
415,https://github.com/Eddie0214/Triangle-Rendering-Engine.git,2017-04-16 06:58:43+00:00,Triangle-Rendering-Engine,0,Eddie0214/Triangle-Rendering-Engine,88396864,Verilog,Triangle-Rendering-Engine,925,0,2017-04-16 06:59:43+00:00,[],None
416,https://github.com/vava24680/CO_Lab2.git,2017-04-18 16:27:15+00:00,,1,vava24680/CO_Lab2,88646885,Verilog,CO_Lab2,3176,0,2017-04-25 18:41:40+00:00,[],None
417,https://github.com/johan92/s5_a10_ram_test.git,2017-04-23 15:16:32+00:00,Simple project for M20K read/writing. It shows some problems in timing in Arria 10.,0,johan92/s5_a10_ram_test,89151225,Verilog,s5_a10_ram_test,549,0,2017-04-23 15:27:53+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/mcavoya/ff_calc.git,2017-05-20 16:15:28+00:00,Verilog HDL Four Function Calculator,0,mcavoya/ff_calc,91901094,Verilog,ff_calc,13,0,2021-05-26 10:04:04+00:00,"['verilog', 'calculator', 'shunting-yard', 'shunting-yard-algorithm']",https://api.github.com/licenses/mit
419,https://github.com/ofAlpaca/FIR_filter_design.git,2017-06-01 10:06:50+00:00,FIR,1,ofAlpaca/FIR_filter_design,93043885,Verilog,FIR_filter_design,5,0,2017-06-01 10:15:00+00:00,[],None
420,https://github.com/amazingemw/My-Chipper.git,2017-05-27 06:40:48+00:00,A verilog model for CHIPPER router,1,amazingemw/My-Chipper,92577250,Verilog,My-Chipper,308,0,2017-05-27 06:46:38+00:00,[],None
421,https://github.com/sachin-kmr/Verilog-HDL-Programs.git,2017-05-29 07:07:23+00:00,,0,sachin-kmr/Verilog-HDL-Programs,92715207,Verilog,Verilog-HDL-Programs,4,0,2017-05-29 07:10:34+00:00,[],None
422,https://github.com/haaguileraa/J1_B.git,2017-06-05 21:45:20+00:00,,1,haaguileraa/J1_B,93449928,Verilog,J1_B,784,0,2017-06-07 20:30:50+00:00,[],None
423,https://github.com/gadielxavier/SD-2017.1.git,2017-05-27 18:13:48+00:00,Repository for the course of Digital Systems,0,gadielxavier/SD-2017.1,92615945,Verilog,SD-2017.1,4672,0,2017-05-29 13:37:40+00:00,[],None
424,https://github.com/arjunpdhaliwal/2-bit-binary-counter.git,2017-05-28 22:13:23+00:00,"Simple two bit binary counter, implemented in Verilog.",0,arjunpdhaliwal/2-bit-binary-counter,92690126,Verilog,2-bit-binary-counter,2,0,2017-05-28 22:14:44+00:00,[],None
425,https://github.com/atalbb/bram.git,2017-06-06 14:50:27+00:00,,0,atalbb/bram,93530040,Verilog,bram,523,0,2017-06-06 14:52:06+00:00,[],https://api.github.com/licenses/apache-2.0
426,https://github.com/jwf5426/MIPs-Single-Cycle-Microprocessor.git,2017-04-29 00:23:24+00:00,,0,jwf5426/MIPs-Single-Cycle-Microprocessor,89754119,Verilog,MIPs-Single-Cycle-Microprocessor,4433,0,2018-03-28 11:39:38+00:00,[],None
427,https://github.com/pxcland/Verilog-Projects.git,2017-05-01 05:39:30+00:00,Various digital design projects for FPGA implemented in Verilog.,0,pxcland/Verilog-Projects,89900318,Verilog,Verilog-Projects,3,0,2017-05-01 05:41:14+00:00,[],https://api.github.com/licenses/mit
428,https://github.com/Tonyvitamin/co_computer_architecture_HW3.git,2017-04-30 05:30:20+00:00,an simple cpu,0,Tonyvitamin/co_computer_architecture_HW3,89831468,Verilog,co_computer_architecture_HW3,573,0,2018-09-22 13:34:55+00:00,[],None
429,https://github.com/ShashankOV/Mutlicycle_IITB-RISC.git,2017-05-05 04:38:13+00:00,,0,ShashankOV/Mutlicycle_IITB-RISC,90337414,Verilog,Mutlicycle_IITB-RISC,32848,0,2018-11-23 21:39:35+00:00,[],None
430,https://github.com/jasp0894/ARM_Architecture_V2.git,2017-05-15 20:05:48+00:00,,0,jasp0894/ARM_Architecture_V2,91379808,Verilog,ARM_Architecture_V2,1328,0,2017-05-15 20:25:17+00:00,[],None
431,https://github.com/tinnnysu/uart16550.git,2017-05-16 05:25:43+00:00,uart16550 from http://opencores.org/ocsvn/uart16550/uart16550,0,tinnnysu/uart16550,91417363,Verilog,uart16550,1249,0,2017-05-16 05:27:13+00:00,[],None
432,https://github.com/Deng-Kowalski/2017-Digital.git,2017-05-16 06:26:22+00:00,2017 Digital Circuits FPGA programs,0,Deng-Kowalski/2017-Digital,91423306,Verilog,2017-Digital,45817,0,2018-06-22 14:07:52+00:00,[],None
433,https://github.com/eagi223/Multicycle-Implementation-of-slightly-parallel-processor.git,2017-04-04 05:15:14+00:00,UK CS480 - Advanced Computer Architecture : Project 2 - multi-cycle Verilog implementation of loQ Don,0,eagi223/Multicycle-Implementation-of-slightly-parallel-processor,87150451,Verilog,Multicycle-Implementation-of-slightly-parallel-processor,29,0,2017-04-04 05:19:20+00:00,"['verilog', 'processor-architecture']",None
434,https://github.com/dharm123/adder-and-multiplier.git,2017-04-09 09:23:11+00:00,,0,dharm123/adder-and-multiplier,87696955,Verilog,adder-and-multiplier,101,0,2017-04-09 09:23:56+00:00,[],None
435,https://github.com/anitadesai/cs350finalproj.git,2017-04-11 02:19:31+00:00,,0,anitadesai/cs350finalproj,87878224,Verilog,cs350finalproj,7967,0,2017-04-11 16:49:37+00:00,[],None
436,https://github.com/ronaldpereira/altera-mips32.git,2017-04-09 15:16:21+00:00,Trabalho Prático de Organização de Computadores 2 - Implementação de um processador MIPS 32 em uma placa Altera,0,ronaldpereira/altera-mips32,87717764,Verilog,altera-mips32,193641,0,2018-01-31 20:01:05+00:00,[],https://api.github.com/licenses/gpl-3.0
437,https://github.com/ahmedm23/EE-371-Lab1-4.git,2017-04-07 22:21:28+00:00,,0,ahmedm23/EE-371-Lab1-4,87591222,Verilog,EE-371-Lab1-4,284,0,2017-04-07 22:25:22+00:00,[],None
438,https://github.com/amartin96/COEN122FinalProject.git,2017-05-23 00:36:52+00:00,,0,amartin96/COEN122FinalProject,92111878,Verilog,COEN122FinalProject,2516,0,2017-05-23 01:11:22+00:00,[],None
439,https://github.com/bgencarelle/KPCDASS2017.git,2017-05-20 10:54:12+00:00,"h-da SS2017, karplus strong base",0,bgencarelle/KPCDASS2017,91882995,Verilog,KPCDASS2017,586883,0,2017-06-01 08:41:47+00:00,[],None
440,https://github.com/cuiwenqi/frequency-meter.git,2017-05-24 02:02:05+00:00,lcd driver,0,cuiwenqi/frequency-meter,92239062,Verilog,frequency-meter,1,0,2017-05-24 02:02:14+00:00,[],None
441,https://github.com/miabonillapa/J1_soc-master.git,2017-05-25 02:59:54+00:00,,0,miabonillapa/J1_soc-master,92358852,Verilog,J1_soc-master,551,0,2017-05-25 03:22:04+00:00,[],None
442,https://github.com/tsinghua-yuhs15/fpga_serial.git,2017-05-25 16:13:07+00:00,,0,tsinghua-yuhs15/fpga_serial,92421406,Verilog,fpga_serial,7,0,2017-05-25 16:13:18+00:00,[],None
443,https://github.com/nickoe/bcd_uart_tx_test.git,2017-05-11 17:16:52+00:00,"test, don't trust this repo to exist for eternity, if you like it clone it, although I guess you can't use it for anything",0,nickoe/bcd_uart_tx_test,91005163,Verilog,bcd_uart_tx_test,9,0,2017-05-11 17:17:07+00:00,[],None
444,https://github.com/zareenc/6.111-pc-na.git,2017-05-30 06:37:29+00:00,6.111 Final Project: La PC-na,0,zareenc/6.111-pc-na,92805038,Verilog,6.111-pc-na,16210,0,2017-05-30 06:38:48+00:00,[],None
445,https://github.com/saisrivathsa/Image-Watermarking.git,2017-04-08 12:40:32+00:00,,0,saisrivathsa/Image-Watermarking,87632970,Verilog,Image-Watermarking,2213,0,2017-04-30 14:54:07+00:00,[],https://api.github.com/licenses/mit
446,https://github.com/chluo/var_bw_mul.git,2017-04-07 14:00:43+00:00,Variable bit-width multiplier,1,chluo/var_bw_mul,87552207,Verilog,var_bw_mul,30426,0,2017-04-08 17:10:27+00:00,[],None
447,https://github.com/anuragmundhada/fpga-electronic-orchestra.git,2017-04-12 08:48:57+00:00,Verilog implementation of a motion-sensing music generation application on an FPGA,0,anuragmundhada/fpga-electronic-orchestra,88030328,Verilog,fpga-electronic-orchestra,6,0,2018-03-15 10:05:26+00:00,[],None
448,https://github.com/Morningstar7/DLX-processor.git,2017-04-12 14:48:45+00:00,Implementation of a full custom DLX processor,0,Morningstar7/DLX-processor,88063347,Verilog,DLX-processor,10163,0,2017-04-14 08:09:52+00:00,[],None
449,https://github.com/darwinbeing/A_practical_guide_to_adopting_the_UVM.git,2017-05-05 00:06:20+00:00,,0,darwinbeing/A_practical_guide_to_adopting_the_UVM,90320290,Verilog,A_practical_guide_to_adopting_the_UVM,5331,0,2017-06-05 07:23:24+00:00,[],https://api.github.com/licenses/apache-2.0
450,https://github.com/Liutopia/CPU.git,2017-05-13 06:31:33+00:00,Bottom-up CPU,0,Liutopia/CPU,91154502,Verilog,CPU,15,0,2017-05-13 06:33:15+00:00,[],None
451,https://github.com/kajalv/phased-cache.git,2017-06-04 18:34:24+00:00,Implementation of a phased cache in Verilog which can be simulated in ModelSim Altera.,0,kajalv/phased-cache,93333691,Verilog,phased-cache,14,0,2017-06-04 18:35:20+00:00,[],None
452,https://github.com/PedroPrisxzma/TP2-OC1.git,2017-06-07 01:14:53+00:00,,0,PedroPrisxzma/TP2-OC1,93577949,Verilog,TP2-OC1,137,0,2017-06-07 01:15:45+00:00,[],None
453,https://github.com/hansikaweerasena/HDL.git,2017-05-03 16:48:34+00:00,,0,hansikaweerasena/HDL,90171993,Verilog,HDL,7,0,2017-05-03 16:50:37+00:00,[],None
454,https://github.com/jenklu/M152A_Project3.git,2017-05-04 00:43:15+00:00,,0,jenklu/M152A_Project3,90205694,Verilog,M152A_Project3,45,0,2017-05-04 00:49:55+00:00,[],None
455,https://github.com/a-ewais/circuit-timing-analyser.git,2017-05-19 15:35:27+00:00,,0,a-ewais/circuit-timing-analyser,91820495,Verilog,circuit-timing-analyser,427,0,2017-05-22 21:22:05+00:00,[],None
456,https://github.com/shjindal0309/hardware-lab.git,2017-05-17 12:12:24+00:00,,0,shjindal0309/hardware-lab,91572570,Verilog,hardware-lab,16047,0,2017-05-17 13:06:39+00:00,[],None
457,https://github.com/shohata/puzzle_CPU.git,2017-04-06 07:45:29+00:00,,1,shohata/puzzle_CPU,87401251,Verilog,puzzle_CPU,39,0,2020-12-06 06:51:26+00:00,[],None
458,https://github.com/YvesHarrison/pipeline-cpu.git,2017-04-18 11:14:25+00:00,,0,YvesHarrison/pipeline-cpu,88616210,Verilog,pipeline-cpu,9016,0,2017-04-18 11:18:18+00:00,[],None
459,https://github.com/JGHoffmann/Sistemas-Digitais.git,2017-04-18 11:18:32+00:00,Trabalhos da Discplina de Sistemas Digitais,0,JGHoffmann/Sistemas-Digitais,88616539,Verilog,Sistemas-Digitais,1,0,2017-04-18 12:11:12+00:00,[],None
460,https://github.com/boobhsi/CA-2016-Autumn.git,2017-04-18 17:49:58+00:00,,0,boobhsi/CA-2016-Autumn,88654014,Verilog,CA-2016-Autumn,1725,0,2017-11-09 04:10:30+00:00,[],None
461,https://github.com/ZakLang/pipelined-CPU.git,2017-05-08 21:58:19+00:00,VHDL 16-bit 4-stage pipelined processor,0,ZakLang/pipelined-CPU,90676136,Verilog,pipelined-CPU,2775,0,2017-05-08 22:21:45+00:00,[],None
462,https://github.com/KoheiYamamoto/PipeLineCPU-CountUp.git,2017-05-07 04:21:57+00:00,"PipiLined core CPU imp runs on Windows, Atmel developed of FPGA",0,KoheiYamamoto/PipeLineCPU-CountUp,90508539,Verilog,PipeLineCPU-CountUp,9926,0,2022-06-14 04:13:11+00:00,[],https://api.github.com/licenses/apache-2.0
463,https://github.com/AnTran27/Code.git,2017-04-11 04:08:52+00:00,code,0,AnTran27/Code,87887115,Verilog,Code,7120,0,2019-11-04 05:23:32+00:00,[],None
464,https://github.com/eagi223/Average-2-8Bit-Binary-verilog.git,2017-04-04 05:06:58+00:00,UK CS480 - Advanced Computer Architecture : Project 1 - 8 Bit Unsigned Binary Averaging,0,eagi223/Average-2-8Bit-Binary-verilog,87149971,Verilog,Average-2-8Bit-Binary-verilog,12,0,2017-04-04 05:20:03+00:00,"['verilog', 'processor-architecture']",None
465,https://github.com/oneleo/Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009.git,2017-04-04 07:36:10+00:00,,0,oneleo/Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009,87159735,Verilog,Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009,10095,0,2017-04-04 08:31:31+00:00,[],https://api.github.com/licenses/apache-2.0
466,https://github.com/vava24680/CO_Lab3.git,2017-04-28 08:08:54+00:00,,0,vava24680/CO_Lab3,89683608,Verilog,CO_Lab3,5450,0,2017-04-28 08:09:36+00:00,[],None
467,https://github.com/Stenwulf/ECECT480.git,2017-04-19 13:57:21+00:00,Hardware Security,0,Stenwulf/ECECT480,88751423,Verilog,ECECT480,1933,0,2017-04-19 13:59:48+00:00,[],None
468,https://github.com/oleh-plotnikov/Verilog-modules.git,2017-04-26 23:45:16+00:00,,0,oleh-plotnikov/Verilog-modules,89536350,Verilog,Verilog-modules,10,0,2017-05-24 09:28:50+00:00,[],None
469,https://github.com/rchyla/A6095rev.git,2017-05-01 15:50:18+00:00,Initial,0,rchyla/A6095rev,89937829,Verilog,A6095rev,4,0,2017-05-01 15:50:28+00:00,[],None
470,https://github.com/NinjaServ/CST231TakeHome.git,2017-06-13 07:57:19+00:00,Elevator Simulator - In Verilog,1,NinjaServ/CST231TakeHome,94186417,Verilog,CST231TakeHome,290,0,2017-06-13 07:57:27+00:00,[],None
471,https://github.com/Negulus/VolvoMCv2_FGPA.git,2017-04-17 22:37:19+00:00,Firmware for FPGA. It intercepts signals for the display of the Volvo S40. It also controls the discrete inputs and outputs of the device. Based on Xilinx xc3s50an.,0,Negulus/VolvoMCv2_FGPA,88556841,Verilog,VolvoMCv2_FGPA,2,0,2024-01-19 22:29:48+00:00,[],None
472,https://github.com/HappyNapalm/FPGA_WIP.git,2017-05-15 11:01:29+00:00,FPGA WIP Verilog,0,HappyNapalm/FPGA_WIP,91328013,Verilog,FPGA_WIP,3,0,2017-05-15 11:03:28+00:00,[],None
473,https://github.com/misiyu/Pipeline_cpu.git,2017-06-06 14:37:16+00:00,,0,misiyu/Pipeline_cpu,93528609,Verilog,Pipeline_cpu,849,0,2017-06-06 14:40:45+00:00,[],None
474,https://github.com/SHUAIComm/FPTD.git,2017-04-28 14:20:51+00:00,,0,SHUAIComm/FPTD,89713178,Verilog,FPTD,7450,0,2017-11-06 11:01:08+00:00,[],None
475,https://github.com/amaan-modak/FPGA-Implementation-of-Collision-Detection-for-3D-Printer.git,2017-05-26 23:22:05+00:00,,1,amaan-modak/FPGA-Implementation-of-Collision-Detection-for-3D-Printer,92555307,Verilog,FPGA-Implementation-of-Collision-Detection-for-3D-Printer,2235,0,2017-05-26 23:23:39+00:00,[],None
476,https://github.com/Adam-D-Sanchez/proto_sort.git,2017-05-27 12:54:58+00:00,Testing the viability of a sorting machine implemented through hardware.,0,Adam-D-Sanchez/proto_sort,92598642,Verilog,proto_sort,7,0,2017-05-27 12:57:12+00:00,[],None
477,https://github.com/nds64/ece5760.git,2017-05-16 14:41:25+00:00,Final Project for Cornell ECE5760,0,nds64/ece5760,91469384,Verilog,ece5760,17087,0,2017-05-16 15:06:09+00:00,[],None
478,https://github.com/AllenFarcas/I2C-module.git,2017-05-17 15:25:30+00:00,Liga AC LABS ETHERGATE Project,0,AllenFarcas/I2C-module,91591690,Verilog,I2C-module,16,0,2017-05-17 15:36:01+00:00,[],None
479,https://github.com/zhang-zhenyu/Homeworks-FPGA.git,2017-06-01 08:44:27+00:00,Here are the exercise projects in school,0,zhang-zhenyu/Homeworks-FPGA,93036217,Verilog,Homeworks-FPGA,83,0,2018-06-12 12:39:24+00:00,[],None
480,https://github.com/Sirius207/Pipelined-MIPS-Processor.git,2017-06-03 02:52:10+00:00,,0,Sirius207/Pipelined-MIPS-Processor,93219227,Verilog,Pipelined-MIPS-Processor,254,0,2017-06-03 02:54:13+00:00,[],None
481,https://github.com/MKeremBirkan/Simple-CPU-on-FPGA-Chip-Project.git,2017-06-03 07:18:42+00:00,"Designed a CPU for simple arithmetic operations like multiplication, addition, subtraction and division on the fpga chip.",0,MKeremBirkan/Simple-CPU-on-FPGA-Chip-Project,93230805,Verilog,Simple-CPU-on-FPGA-Chip-Project,2,0,2017-06-03 07:24:00+00:00,[],None
482,https://github.com/flyingoverclouds/verilog-and-fpga-devtest.git,2017-06-05 16:26:49+00:00,"Repos for all my verilog, vhdl and fpga samples",0,flyingoverclouds/verilog-and-fpga-devtest,93424147,Verilog,verilog-and-fpga-devtest,9,0,2017-07-04 21:45:26+00:00,[],https://api.github.com/licenses/mit
483,https://github.com/ahmedcs/HSCC.git,2017-06-08 13:49:49+00:00,Control Theoretic Hysteresis Switching for Congestion Control (HSCC),0,ahmedcs/HSCC,93754797,Verilog,HSCC,2427,0,2022-11-13 19:38:44+00:00,[],
484,https://github.com/bankov/fpga-terminal.git,2017-06-09 13:12:33+00:00,,0,bankov/fpga-terminal,93860012,Verilog,fpga-terminal,13,0,2017-06-09 13:13:27+00:00,[],None
485,https://github.com/EAirPeter/cdesx.git,2017-06-09 02:03:25+00:00,The course project of DLC.,0,EAirPeter/cdesx,93808810,Verilog,cdesx,22,0,2020-01-03 05:33:56+00:00,[],https://api.github.com/licenses/unlicense
486,https://github.com/felipecanetecanales/UART_hdl.git,2017-06-13 17:39:46+00:00,,0,felipecanetecanales/UART_hdl,94240419,Verilog,UART_hdl,1102,0,2017-06-13 17:46:34+00:00,[],None
487,https://github.com/buaa-ee/verilog-lab.git,2017-05-05 04:36:17+00:00,《Verilog 数字系统设计》课程实验,0,buaa-ee/verilog-lab,90337294,Verilog,verilog-lab,10,0,2017-05-05 05:04:42+00:00,[],None
488,https://github.com/Fgroove/Dev.git,2017-04-21 05:27:36+00:00,Hello world!,0,Fgroove/Dev,88944338,Verilog,Dev,2349,0,2018-11-15 01:26:53+00:00,[],None
489,https://github.com/waitforthirty/Ex_Cache.git,2017-05-12 07:02:33+00:00,,0,waitforthirty/Ex_Cache,91061593,Verilog,Ex_Cache,14456,0,2017-05-15 13:59:59+00:00,[],None
490,https://github.com/synthetic65535/DE0Nano.git,2017-05-12 20:05:55+00:00,Демонстрационные проекты для отладочной платы DE0-Nano,0,synthetic65535/DE0Nano,91125904,Verilog,DE0Nano,9064,0,2017-05-12 20:07:42+00:00,[],None
491,https://github.com/ManQingZHU/Single-cycle-CPU.git,2017-05-11 11:11:06+00:00,,0,ManQingZHU/Single-cycle-CPU,90970457,Verilog,Single-cycle-CPU,5923,0,2017-05-11 11:12:58+00:00,[],None
492,https://github.com/eron93br/CANbtl.git,2017-05-01 17:36:21+00:00,CAN decoder & CAN Bit time logic implementation in Verilog HDL,0,eron93br/CANbtl,89946505,Verilog,CANbtl,43,0,2020-02-18 09:41:51+00:00,[],None
493,https://github.com/Mahmoud-Salem/Mips-Processor.git,2017-05-01 11:02:48+00:00,,0,Mahmoud-Salem/Mips-Processor,89917155,Verilog,Mips-Processor,26,0,2017-05-04 09:52:27+00:00,[],None
494,https://github.com/mohaimenhasan/Roadblock-Game.git,2017-05-03 14:10:51+00:00,Roadblock game similar to Temple Run. Goal of the game is to reach the finish line by avoiding contact with the block,0,mohaimenhasan/Roadblock-Game,90156337,Verilog,Roadblock-Game,12327,0,2017-08-27 09:22:12+00:00,[],None
495,https://github.com/Danielbsb/Projeto_Processador_Programavel.git,2017-05-07 10:58:36+00:00,Descrição em SystemVerilog de um processador programável.,0,Danielbsb/Projeto_Processador_Programavel,90526468,Verilog,Projeto_Processador_Programavel,13296,0,2018-08-29 01:16:35+00:00,[],None
496,https://github.com/hgeisse/flashprog-DE2-115.git,2017-04-09 07:10:59+00:00,Flash programmer for DE2-115 board,1,hgeisse/flashprog-DE2-115,87689974,Verilog,flashprog-DE2-115,83,0,2017-04-19 21:36:24+00:00,[],https://api.github.com/licenses/bsd-2-clause
497,https://github.com/bqwer/lightpwm.git,2017-04-14 08:32:34+00:00,,0,bqwer/lightpwm,88249432,Verilog,lightpwm,22,0,2017-04-14 08:34:48+00:00,[],None
498,https://github.com/RadioDegustador/Digital_II.git,2017-04-25 15:09:55+00:00,,0,RadioDegustador/Digital_II,89374846,Verilog,Digital_II,5625,0,2017-05-06 21:56:44+00:00,[],None
499,https://github.com/mohabamroo/MIPS-processor-CA.git,2017-04-15 12:04:02+00:00,CA-project,0,mohabamroo/MIPS-processor-CA,88344345,Verilog,MIPS-processor-CA,1701,0,2019-03-13 15:15:00+00:00,[],None
500,https://github.com/Estebanelm/FPGASnake.git,2017-04-05 22:27:22+00:00,Proyecto 3 del curso Taller de Diseño Digital. ITCR.,0,Estebanelm/FPGASnake,87362123,Verilog,FPGASnake,30,0,2017-04-05 22:34:38+00:00,[],None
501,https://github.com/xuanyudo/Asembling.git,2017-04-06 17:35:41+00:00,This is a two of the projects from my CSE341 course which is study of Computer Organization  MIPS: build a Calculator without using (div and mul buildin functionality)  Verilog: 32 bit ripple carry adder.,0,xuanyudo/Asembling,87457182,Verilog,Asembling,117,0,2017-11-01 05:05:29+00:00,[],None
502,https://github.com/dr-ecker/attocore.git,2017-04-07 23:17:12+00:00,"A Very, Very Small Computer",1,dr-ecker/attocore,87593844,Verilog,attocore,6,0,2017-04-07 23:17:54+00:00,[],None
503,https://github.com/SerEs35/FIR-Highpass-filter.git,2017-06-05 02:45:51+00:00,,0,SerEs35/FIR-Highpass-filter,93358238,Verilog,FIR-Highpass-filter,1552,0,2017-06-08 04:37:54+00:00,[],None
504,https://github.com/John-JT/Proyecto-3-Grupo-4.git,2017-05-27 11:42:48+00:00,,0,John-JT/Proyecto-3-Grupo-4,92595188,Verilog,Proyecto-3-Grupo-4,100,0,2017-05-27 11:59:26+00:00,[],None
505,https://github.com/sappy5678/Digital_Project_Mario.git,2017-05-27 10:03:34+00:00,For Digital Final Project - Mario,0,sappy5678/Digital_Project_Mario,92590428,Verilog,Digital_Project_Mario,42,0,2017-05-30 15:17:04+00:00,[],None
506,https://github.com/YujiToshinaga/SMIPS.git,2017-05-06 15:38:18+00:00,Small Processor compatible with MIPS,0,YujiToshinaga/SMIPS,90473115,Verilog,SMIPS,49,0,2017-05-20 14:53:12+00:00,[],None
507,https://github.com/vinamarora8/LCD-Spartan3E.git,2017-05-01 05:01:39+00:00,This is a generalized code for using the LCD of Xilinx's Spartan3E FPGA board,0,vinamarora8/LCD-Spartan3E,89898683,Verilog,LCD-Spartan3E,5,0,2021-04-22 08:01:39+00:00,[],None
508,https://github.com/evanbowman/SubBytes.git,2017-04-29 01:41:40+00:00,Error detecting AES SubBytes round implemented in hardware,0,evanbowman/SubBytes,89756924,Verilog,SubBytes,15,0,2017-04-30 02:24:47+00:00,[],None
509,https://github.com/k-leong/125lab9.git,2017-05-15 23:36:36+00:00,,0,k-leong/125lab9,91393914,Verilog,125lab9,29,0,2017-05-15 23:44:49+00:00,[],None
510,https://github.com/juermili/getadi.git,2017-05-10 06:39:51+00:00,,0,juermili/getadi,90829660,Verilog,getadi,5623,0,2017-05-10 06:43:22+00:00,[],
511,https://github.com/billwang2012/myUART.git,2017-05-12 07:37:50+00:00,an UART reciever and tranciever,0,billwang2012/myUART,91064707,Verilog,myUART,7,0,2017-05-12 07:38:22+00:00,[],None
512,https://github.com/JuanSantacoloma/ProjectDigital.git,2017-05-13 14:53:35+00:00,Proyecto digital 1,0,JuanSantacoloma/ProjectDigital,91181476,Verilog,ProjectDigital,2312,0,2017-05-13 15:09:31+00:00,[],None
513,https://github.com/QDSNALEXWU/FROGGER.git,2017-04-27 03:20:30+00:00,,0,QDSNALEXWU/FROGGER,89551198,Verilog,FROGGER,16539,0,2017-04-27 03:22:41+00:00,[],None
514,https://github.com/raibu/fpga.git,2017-04-27 15:28:37+00:00,,0,raibu/fpga,89612671,Verilog,fpga,11,0,2017-07-02 08:54:10+00:00,[],None
515,https://github.com/trembelas95/lab06_starter.git,2017-04-27 15:54:39+00:00,,0,trembelas95/lab06_starter,89615065,Verilog,lab06_starter,509,0,2018-02-06 10:08:50+00:00,[],None
516,https://github.com/hikalium/fpga-practice.git,2017-05-20 14:31:17+00:00,,0,hikalium/fpga-practice,91894717,Verilog,fpga-practice,31,0,2017-05-24 14:34:29+00:00,[],https://api.github.com/licenses/mit
517,https://github.com/chan0123/verilog.git,2017-05-28 04:21:52+00:00,,0,chan0123/verilog,92639596,Verilog,verilog,7,0,2017-05-28 04:22:10+00:00,[],None
518,https://github.com/turtle11311/ICCAD_Contest_2017_CYC-D.git,2017-05-28 09:31:51+00:00,,0,turtle11311/ICCAD_Contest_2017_CYC-D,92651920,Verilog,ICCAD_Contest_2017_CYC-D,236,0,2017-08-05 16:02:10+00:00,[],None
519,https://github.com/rcjobson1/FPU.git,2017-06-06 14:01:27+00:00,,1,rcjobson1/FPU,93524938,Verilog,FPU,64546,0,2017-06-06 14:03:33+00:00,[],None
520,https://github.com/bebrian458/YBSnake.git,2017-06-08 22:29:06+00:00,"Recreation of Snake using FPGA board, displayed through VGA",1,bebrian458/YBSnake,93796868,Verilog,YBSnake,19388,0,2017-10-28 12:07:21+00:00,[],None
521,https://github.com/JerryLife/Washing-Machine.git,2017-06-12 09:33:14+00:00,A washing machine model in Verilog.,0,JerryLife/Washing-Machine,94079130,Verilog,Washing-Machine,28197,0,2023-04-16 02:53:45+00:00,[],None
522,https://github.com/gusboling/COEN122.git,2017-05-26 03:26:39+00:00,"The final project for COEN 122 - ""Computer Architecture"" at Santa Clara University.",0,gusboling/COEN122,92468119,Verilog,COEN122,982,0,2017-11-22 05:20:13+00:00,[],None
523,https://github.com/GovanifY/literate-broccoli.git,2017-06-12 17:09:54+00:00,An open source FPGA architecture,0,GovanifY/literate-broccoli,94120937,Verilog,literate-broccoli,41,0,2023-03-05 01:03:27+00:00,[],https://api.github.com/licenses/gpl-3.0
524,https://github.com/saphraxaeris/arqui.git,2017-06-07 18:55:38+00:00,,0,saphraxaeris/arqui,93669134,Verilog,arqui,107,0,2017-06-07 18:57:13+00:00,[],None
525,https://github.com/abdulkhan94/ASIC-Design-Lab.git,2017-05-23 05:24:37+00:00,Utilizing SystemVerilog to implement the logic for various ASIC chips,1,abdulkhan94/ASIC-Design-Lab,92132619,Verilog,ASIC-Design-Lab,97214,0,2021-01-11 06:20:45+00:00,[],None
526,https://github.com/dgit200/Alu-and-Multiplexors.git,2017-04-06 20:25:47+00:00,,0,dgit200/Alu-and-Multiplexors,87471778,Verilog,Alu-and-Multiplexors,2,0,2017-04-06 20:26:07+00:00,[],None
527,https://github.com/hau-tao/Computer-Architecture.git,2017-04-24 03:07:22+00:00,Implementation 5 phases of Pipeline in Verilog,0,hau-tao/Computer-Architecture,89192367,Verilog,Computer-Architecture,4403,0,2017-09-26 18:13:59+00:00,[],None
528,https://github.com/ProdigiousMelon/Verilog-SingleCyle-processor.git,2017-04-10 15:39:24+00:00,,0,ProdigiousMelon/Verilog-SingleCyle-processor,87828379,Verilog,Verilog-SingleCyle-processor,33,0,2017-04-10 15:44:39+00:00,[],None
529,https://github.com/sudumon/ColourBlockDetectorIP.git,2017-04-12 05:04:43+00:00,IP for Vivado that allows detection of uniform color blocks for video streaming purposes,0,sudumon/ColourBlockDetectorIP,88011726,Verilog,ColourBlockDetectorIP,510,0,2017-04-12 05:13:11+00:00,[],None
530,https://github.com/HanByulKim/SingleCycledCPU.git,2017-04-11 16:41:52+00:00,2017 CO,0,HanByulKim/SingleCycledCPU,87957428,Verilog,SingleCycledCPU,3,0,2017-04-11 16:42:55+00:00,[],None
531,https://github.com/ycjungSubhuman/Archhw5.git,2017-04-15 12:42:29+00:00,,0,ycjungSubhuman/Archhw5,88346184,Verilog,Archhw5,2146,0,2017-04-15 12:43:02+00:00,[],None
532,https://github.com/dsantamaria1/bist_project.git,2017-04-16 02:36:52+00:00,,0,dsantamaria1/bist_project,88386499,Verilog,bist_project,54,0,2017-04-16 02:40:46+00:00,[],None
533,https://github.com/biyoknateesuwan/CacheImplementation.git,2017-04-30 23:13:37+00:00,,1,biyoknateesuwan/CacheImplementation,89882833,Verilog,CacheImplementation,6,0,2017-04-30 23:13:39+00:00,[],None
534,https://github.com/michaelreda/MIPS-simulation.git,2017-04-07 12:54:22+00:00,"The goal of this project is to implement a low-level cycle-accurate pipelined MIPS datapath simulator. Simulating the datapath includes simulating all of its storage components (register file, memories, and pipeline registers) and all of its control signals. This document details the supported instructions, the inputs to the simulator, and the expected outputs.",0,michaelreda/MIPS-simulation,87545537,Verilog,MIPS-simulation,55,0,2017-05-05 19:49:28+00:00,[],None
535,https://github.com/drodriguez802/ICOM4215-Computer-Arcuitechture-.git,2017-04-10 16:39:34+00:00,,0,drodriguez802/ICOM4215-Computer-Arcuitechture-,87834239,Verilog,ICOM4215-Computer-Arcuitechture-,63,0,2017-04-13 13:45:05+00:00,[],None
536,https://github.com/fungb/Misc..git,2017-04-11 00:21:22+00:00,A repo of randoms,0,fungb/Misc.,87869764,Verilog,Misc.,4,0,2017-09-14 17:07:36+00:00,[],https://api.github.com/licenses/mit
537,https://github.com/bsheridan94/AES-Core-Analysis.git,2017-04-12 14:25:25+00:00,,0,bsheridan94/AES-Core-Analysis,88060860,Verilog,AES-Core-Analysis,5380,0,2017-04-12 14:26:04+00:00,[],None
538,https://github.com/gershtein/dtc.git,2017-06-12 21:03:34+00:00,,0,gershtein/dtc,94140197,Verilog,dtc,150193,0,2017-06-12 21:05:46+00:00,[],None
539,https://github.com/dreamtalen/Bist_sram.git,2017-05-30 02:35:50+00:00,,0,dreamtalen/Bist_sram,92791872,Verilog,Bist_sram,12,0,2017-05-30 02:38:02+00:00,[],None
540,https://github.com/Joseph2795/Proyecto-3-Grupo-5.git,2017-05-25 04:27:33+00:00,"Tercer proyecto, Laboratorio de Sistemas Digitales",0,Joseph2795/Proyecto-3-Grupo-5,92364645,Verilog,Proyecto-3-Grupo-5,29,0,2017-05-30 04:28:37+00:00,[],None
541,https://github.com/bleachwhb/eecs303.git,2017-05-15 06:12:54+00:00,,0,bleachwhb/eecs303,91301386,Verilog,eecs303,3474,0,2017-10-03 16:17:56+00:00,[],None
542,https://github.com/visasu/Simon_Encryption_ASIC_Design.git,2017-05-23 23:20:00+00:00,Simon Encryption ASIC Design,0,visasu/Simon_Encryption_ASIC_Design,92229042,Verilog,Simon_Encryption_ASIC_Design,1541,0,2017-05-23 23:22:25+00:00,[],None
543,https://github.com/AndressAndrade/ufba-verilog-laboratorioi.git,2017-05-21 15:29:13+00:00,Repositório para armazenamento de arquivos da Disciplina Lab Integrado I - UFBA,0,AndressAndrade/ufba-verilog-laboratorioi,91967488,Verilog,ufba-verilog-laboratorioi,1554,0,2019-08-03 15:27:19+00:00,[],None
544,https://github.com/navidkhoshavi/Python-Projects.git,2017-06-01 16:23:56+00:00,Please find my Python codes in this repository,0,navidkhoshavi/Python-Projects,93077179,Verilog,Python-Projects,5991,0,2017-06-01 16:28:54+00:00,[],None
545,https://github.com/MinHyeonPark/tx.git,2017-06-02 02:40:24+00:00,tx,0,MinHyeonPark/tx,93119661,Verilog,tx,1397,0,2017-06-02 02:40:41+00:00,[],None
546,https://github.com/TuanGCS/bir.git,2017-04-20 07:04:22+00:00,A repo for the Cambridge University Course,0,TuanGCS/bir,88832144,Verilog,bir,68912,0,2019-04-11 23:29:16+00:00,[],None
547,https://github.com/jmelchert/ECE551-Project.git,2017-04-20 14:58:38+00:00,,0,jmelchert/ECE551-Project,88878344,Verilog,ECE551-Project,10932,0,2017-04-25 15:31:53+00:00,[],None
548,https://github.com/vighneshiyer/ee241b_project.git,2017-04-22 23:20:01+00:00,Build scripts and sources for the data gathering phase of the EE241B power estimation project.,1,vighneshiyer/ee241b_project,89104948,Verilog,ee241b_project,43697,0,2023-03-20 23:50:34+00:00,[],None
549,https://github.com/mpleonard/fpga.git,2017-04-25 15:37:54+00:00,,0,mpleonard/fpga,89377788,Verilog,fpga,15,0,2017-04-25 18:04:46+00:00,[],None
550,https://github.com/jorgeibarra13/MIPS.git,2017-05-04 22:51:06+00:00,MIPS processor in Verilog for computer architecture class,0,jorgeibarra13/MIPS,90316463,Verilog,MIPS,1971,0,2017-05-04 23:20:39+00:00,[],None
551,https://github.com/TianyangChen/Xilinx.git,2017-05-05 18:52:21+00:00,Electric intelligent small car based on FPGA,0,TianyangChen/Xilinx,90407272,Verilog,Xilinx,3725,0,2017-05-05 19:08:07+00:00,[],None
552,https://github.com/OluwoleOyetoke/Verilog_Three_Lane_Junction_Traffic_Control_Simulator.git,2017-05-12 12:36:55+00:00,"This project holistically shows a case application of Field Programmable Gates Arrays (FPGAs) in the design of a 3-Lane Left-Hand Drive Cross Junction Traffic Control Simulator with Pedestrian Crossing Allowance. As a visual means of verifying the implemented system, a complete graphics driver is developed to show the real-time movement of the cars in response to the traffic controller states in the system. The hardware circuit and graphics operations are modelled on the FPGA using a textural Hardware Description Language (Verilog HDL) on Quartus II Integrated Development Environment (IDE) and ported to the FPGA on an Altera DE1-SoC through the USB Blaster",2,OluwoleOyetoke/Verilog_Three_Lane_Junction_Traffic_Control_Simulator,91089998,Verilog,Verilog_Three_Lane_Junction_Traffic_Control_Simulator,32838,0,2021-10-21 19:46:55+00:00,[],None
553,https://github.com/danomahoney/FPGA.git,2017-05-12 16:26:02+00:00,,0,danomahoney/FPGA,91109972,Verilog,FPGA,313,0,2017-05-12 16:28:05+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/steindaian/I2C-Interface.git,2017-05-07 15:50:38+00:00,,0,steindaian/I2C-Interface,90543893,Verilog,I2C-Interface,779,0,2017-05-07 15:52:03+00:00,[],None
555,https://github.com/Linqing-Fu/CPU-MIPS-.git,2017-05-08 15:32:15+00:00,monocycle CPU,0,Linqing-Fu/CPU-MIPS-,90644172,Verilog,CPU-MIPS-,4,0,2017-10-24 10:55:22+00:00,[],None
556,https://github.com/pepitoenpeligro/Digital-Hardware-Design.git,2017-05-06 14:15:57+00:00,Diseño de Hardware Digital,1,pepitoenpeligro/Digital-Hardware-Design,90467758,Verilog,Digital-Hardware-Design,14669,0,2018-01-01 00:45:37+00:00,[],None
557,https://github.com/manarsherif/Single-Cycle-mips-processor.git,2017-05-14 17:42:46+00:00,,0,manarsherif/Single-Cycle-mips-processor,91260859,Verilog,Single-Cycle-mips-processor,12671,0,2017-05-14 17:49:05+00:00,[],None
558,https://github.com/divayprakash/assign12.git,2017-05-18 18:37:10+00:00,ELD assignment 12,0,divayprakash/assign12,91726202,Verilog,assign12,206,0,2017-05-18 18:39:09+00:00,[],None
559,https://github.com/Estebanelm/MipsProcessor.git,2017-06-03 18:13:10+00:00,Proyecto 4 de Taller de Diseño Digital. Calculadora en lenguaje MIPS y procesador multiciclo,0,Estebanelm/MipsProcessor,93265890,Verilog,MipsProcessor,82,0,2017-06-03 18:17:53+00:00,[],None
560,https://github.com/elvinlife/MipsCPU.git,2017-06-10 07:35:46+00:00,The pipeline mips cpu written in verilog,0,elvinlife/MipsCPU,93923583,Verilog,MipsCPU,4231,0,2017-11-30 12:22:38+00:00,[],None
561,https://github.com/jitian40/FPGA.git,2017-06-10 07:54:21+00:00,MY STUDY,0,jitian40/FPGA,93924507,Verilog,FPGA,226,0,2018-03-25 14:06:15+00:00,[],None
562,https://github.com/Davbs94/Proyecto_3_TallerDigitales.git,2017-06-06 22:47:33+00:00,"Implementación de Procesador MIPS Multiciclo de 32 bits, junto con aplicación de calculadora",0,Davbs94/Proyecto_3_TallerDigitales,93570517,Verilog,Proyecto_3_TallerDigitales,17,0,2017-06-06 23:02:50+00:00,[],None
563,https://github.com/yeyMelexis/lab4.git,2017-04-17 19:05:42+00:00,,0,yeyMelexis/lab4,88541114,Verilog,lab4,49,0,2017-04-17 19:11:34+00:00,[],None
564,https://github.com/THTBa/5stage-pipeline-CPU.git,2017-04-18 06:02:14+00:00,Support 24 mips instructions.,0,THTBa/5stage-pipeline-CPU,88587793,Verilog,5stage-pipeline-CPU,6250,0,2017-04-18 06:13:17+00:00,[],None
565,https://github.com/ydengxue/FloatAdder.git,2017-04-16 16:52:14+00:00,,0,ydengxue/FloatAdder,88429004,Verilog,FloatAdder,2,0,2017-04-16 16:52:54+00:00,[],None
566,https://github.com/yonhyun/Computer-Design-and-Architecture.git,2017-04-18 21:31:59+00:00,MIPS assembly language program that evaluates an expression entered by the user as a null terminated string of ASCII characters,0,yonhyun/Computer-Design-and-Architecture,88672401,Verilog,Computer-Design-and-Architecture,10,0,2017-08-23 14:11:22+00:00,[],None
567,https://github.com/eLimones/temp_verilog_project.git,2017-04-19 06:33:22+00:00,,0,eLimones/temp_verilog_project,88709563,Verilog,temp_verilog_project,102,0,2017-04-19 06:34:28+00:00,[],None
568,https://github.com/zhoushanjinjie/green-NetFPGA-router.git,2017-04-12 08:18:18+00:00,A hardware frequency scaling router and software defined packet generator,1,zhoushanjinjie/green-NetFPGA-router,88027296,Verilog,green-NetFPGA-router,145363,0,2021-07-17 16:51:47+00:00,[],
569,https://github.com/Shantanu25/FPAM.git,2017-04-15 02:40:36+00:00,Box Muller Transform using Floating Point Adder and Multiplier,0,Shantanu25/FPAM,88318613,Verilog,FPAM,5568,0,2017-04-15 02:42:40+00:00,[],None
570,https://github.com/IElgohary/mips-processor.git,2017-04-12 16:43:20+00:00,Project for Computer architecture course,0,IElgohary/mips-processor,88074747,Verilog,mips-processor,67,0,2017-05-06 15:43:33+00:00,[],None
571,https://github.com/weizhangccnu/FPGA_Project.git,2017-04-23 03:24:07+00:00,This repo is used to managment my FPGA project files.,0,weizhangccnu/FPGA_Project,89114546,Verilog,FPGA_Project,23001,0,2023-03-29 12:52:37+00:00,[],None
572,https://github.com/hypp/ledgame.git,2017-04-29 14:43:36+00:00,Simple game for Arty FPGA,0,hypp/ledgame,89791545,Verilog,ledgame,6,0,2017-04-29 14:47:32+00:00,[],https://api.github.com/licenses/mit
573,https://github.com/zgrankin/DD1_Project4.git,2017-04-21 07:34:07+00:00,,0,zgrankin/DD1_Project4,88955799,Verilog,DD1_Project4,6,0,2017-04-21 07:38:00+00:00,[],None
574,https://github.com/mangakoji/BIN2BCD.git,2017-04-23 11:55:47+00:00,27bit Binary to 8digit BCD(decimal) converter (selectable Flash/Shift),0,mangakoji/BIN2BCD,89138327,Verilog,BIN2BCD,18,0,2017-05-04 13:04:34+00:00,[],None
575,https://github.com/hoanghuumanh95/Moore-1011.git,2017-04-28 06:34:48+00:00,Practice: Phat hien chuoi 1011,0,hoanghuumanh95/Moore-1011,89675446,Verilog,Moore-1011,0,0,2017-04-28 06:43:14+00:00,[],None
576,https://github.com/qingzengsong/FFT.git,2017-05-13 15:15:24+00:00,Fft on fpga,1,qingzengsong/FFT,91182948,Verilog,FFT,0,0,2017-05-14 06:18:13+00:00,[],None
577,https://github.com/shashikedissanayake/Risk_processor.git,2017-06-10 06:54:12+00:00,This is a basic Risk processor implementation using HDL verilog ModelSim software,0,shashikedissanayake/Risk_processor,93921562,Verilog,Risk_processor,14,0,2018-12-15 16:36:50+00:00,[],None
578,https://github.com/nyt15/ex10.git,2017-06-11 17:44:24+00:00,,0,nyt15/ex10,94021501,Verilog,ex10,8027,0,2017-06-11 17:55:10+00:00,[],None
579,https://github.com/MitaliBhiwande/Collision_Detection_of_3D-Printer.git,2017-06-05 20:58:37+00:00,Collision Detection of 3D Printer using Line intersection method.,0,MitaliBhiwande/Collision_Detection_of_3D-Printer,93446458,Verilog,Collision_Detection_of_3D-Printer,780,0,2017-06-05 21:11:52+00:00,"['3d-printing', 'gcode']",None
580,https://github.com/jgb218/digital-lab.git,2017-06-07 01:54:20+00:00,,0,jgb218/digital-lab,93581040,Verilog,digital-lab,6,0,2017-06-07 01:58:50+00:00,[],None
581,https://github.com/jerin-tomy/Sudoku-For-FPGA-Board.git,2017-04-10 09:21:30+00:00,,0,jerin-tomy/Sudoku-For-FPGA-Board,87791980,Verilog,Sudoku-For-FPGA-Board,820,0,2017-04-10 09:26:39+00:00,[],None
582,https://github.com/nayakan/MIPS-CPU.git,2017-04-06 18:40:14+00:00,"Implement a single cycle CPU to perform ALU, Beq, LW/SW operations",0,nayakan/MIPS-CPU,87462764,Verilog,MIPS-CPU,74,0,2017-04-14 17:35:48+00:00,[],None
583,https://github.com/jjose3/convnn.git,2017-04-05 01:38:46+00:00,vlsi lsb5 CNN,0,jjose3/convnn,87252840,Verilog,convnn,10,0,2018-06-13 17:10:04+00:00,[],None
584,https://github.com/Seifalla/Multi-Cycle-Implementation-of-a-Stack-Machine-Processor.git,2017-04-08 15:54:43+00:00,,1,Seifalla/Multi-Cycle-Implementation-of-a-Stack-Machine-Processor,87645548,Verilog,Multi-Cycle-Implementation-of-a-Stack-Machine-Processor,6,0,2017-05-14 17:08:02+00:00,[],None
585,https://github.com/Want100Cookies/pingpong-o-matic.git,2017-05-04 09:03:52+00:00,Major FPGA's at Stenden University,0,Want100Cookies/pingpong-o-matic,90243092,Verilog,pingpong-o-matic,4387,0,2023-01-28 21:02:53+00:00,[],None
586,https://github.com/KoheiYamamoto/MultiCoreCPU-CountUp.git,2017-05-07 04:17:48+00:00,Multi-core CPU runs on Atmel-based FPGA.,1,KoheiYamamoto/MultiCoreCPU-CountUp,90508365,Verilog,MultiCoreCPU-CountUp,11571,0,2021-09-09 04:36:17+00:00,[],https://api.github.com/licenses/apache-2.0
587,https://github.com/chaitanyanivsarkar/Verilog.git,2017-05-20 07:27:08+00:00,Contains practice verilog code,0,chaitanyanivsarkar/Verilog,91872756,Verilog,Verilog,2,0,2017-05-20 07:27:50+00:00,[],None
588,https://github.com/enverbashirov/Basys-2.0-Assembly-Functionality.git,2017-05-25 21:35:56+00:00,Verilog: Assembly Functions on Basys 2.0,0,enverbashirov/Basys-2.0-Assembly-Functionality,92446444,Verilog,Basys-2.0-Assembly-Functionality,9,0,2020-11-08 09:52:56+00:00,[],None
589,https://github.com/tomtomtomtomtomtomtom/test.git,2017-05-30 01:24:21+00:00,,0,tomtomtomtomtomtomtom/test,92788126,Verilog,test,5,0,2017-07-11 06:41:31+00:00,[],None
590,https://github.com/haaguileraa/peripheral-uart.git,2017-05-26 22:06:35+00:00,UART N4 usb,0,haaguileraa/peripheral-uart,92551839,Verilog,peripheral-uart,24,0,2017-05-26 22:11:52+00:00,[],None
591,https://github.com/noclive32/5k.git,2017-06-02 09:37:45+00:00,,0,noclive32/5k,93150845,Verilog,5k,234,0,2018-08-18 14:49:38+00:00,[],None
592,https://github.com/NRISC/NRISC-Aurora.git,2017-05-21 14:07:04+00:00,The NRISC final project,2,NRISC/NRISC-Aurora,91961879,Verilog,NRISC-Aurora,38096,0,2018-02-28 13:29:44+00:00,[],None
593,https://github.com/Anusha-Vijay/double-buff-i2c.git,2017-05-09 04:51:47+00:00,,0,Anusha-Vijay/double-buff-i2c,90703695,Verilog,double-buff-i2c,24,0,2017-05-09 04:57:09+00:00,[],None
594,https://github.com/unfamiliar-tropic/architecture_pipelinedCPU.git,2017-05-09 16:36:08+00:00,,0,unfamiliar-tropic/architecture_pipelinedCPU,90768568,Verilog,architecture_pipelinedCPU,2077,0,2017-05-24 12:27:20+00:00,[],None
595,https://github.com/HanByulKim/MultiCycledCPU.git,2017-05-12 16:41:29+00:00,2017 CO,0,HanByulKim/MultiCycledCPU,91111195,Verilog,MultiCycledCPU,802,0,2017-05-12 16:43:12+00:00,[],None
596,https://github.com/tiffanyu419/Verilog-Processor.git,2017-05-12 23:32:38+00:00,A single cycle processor implemented in Verilog,0,tiffanyu419/Verilog-Processor,91136824,Verilog,Verilog-Processor,11,0,2017-05-23 19:18:26+00:00,[],None
597,https://github.com/Ken-Leo/MIPSfpga.git,2017-05-03 02:50:48+00:00,,0,Ken-Leo/MIPSfpga,90101192,Verilog,MIPSfpga,21817,0,2019-01-15 03:41:20+00:00,[],None
598,https://github.com/Jovioluiz/Sistemas-digitais.git,2017-05-03 14:37:17+00:00,,0,Jovioluiz/Sistemas-digitais,90159121,Verilog,Sistemas-digitais,3,0,2017-05-03 14:38:38+00:00,[],None
599,https://github.com/du-wen/FPGA.git,2017-05-10 12:40:44+00:00,,0,du-wen/FPGA,90862816,Verilog,FPGA,28160,0,2018-03-20 02:57:49+00:00,[],https://api.github.com/licenses/gpl-3.0
600,https://github.com/ycjungSubhuman/Archhw8.git,2017-05-16 12:58:45+00:00,,0,ycjungSubhuman/Archhw8,91458687,Verilog,Archhw8,9356,0,2017-05-16 12:59:19+00:00,[],None
601,https://github.com/davidalain/can-controller.git,2017-05-15 20:12:35+00:00,CAN Controller - Automotive Networking Project,0,davidalain/can-controller,91380385,Verilog,can-controller,22960,0,2019-06-28 14:32:59+00:00,[],None
602,https://github.com/CodingMie/CPU.git,2017-05-17 07:55:58+00:00,,0,CodingMie/CPU,91548983,Verilog,CPU,98,0,2017-05-17 08:02:56+00:00,[],None
603,https://github.com/pstockton/Simple-Programs.git,2017-04-24 00:30:08+00:00,Repository for various language exercises during my time a the University. Hopefully these examples could prove useful to any learner that's getting familiar with a language!,1,pstockton/Simple-Programs,89181893,Verilog,Simple-Programs,4161,0,2021-04-30 20:42:36+00:00,[],None
604,https://github.com/Willster419/ELEC3200_quartus_projects.git,2017-06-07 05:16:47+00:00,,0,Willster419/ELEC3200_quartus_projects,93595234,Verilog,ELEC3200_quartus_projects,25270,0,2023-01-28 11:02:57+00:00,[],None
605,https://github.com/pedronaresi/bbtron-enhanced.git,2017-06-06 22:29:19+00:00,"bbtron ENHANCED® is a MIPS based architecture built in Verilog for ""Organization and Computer Architecture Laboratory"" course of 2017. 🔥",0,pedronaresi/bbtron-enhanced,93569405,Verilog,bbtron-enhanced,102993,0,2018-06-29 14:38:06+00:00,[],None
606,https://github.com/KunalD09/APB-interface.git,2017-05-30 20:56:08+00:00,,0,KunalD09/APB-interface,92875382,Verilog,APB-interface,7,0,2022-02-05 00:58:08+00:00,[],None
607,https://github.com/abhi9405/aes_independent.git,2017-06-12 00:04:24+00:00,,0,abhi9405/aes_independent,94039345,Verilog,aes_independent,15,0,2017-06-12 00:04:47+00:00,[],None
608,https://github.com/Charles-CZM/G11_SuperHexagon.git,2017-04-12 21:26:47+00:00,FPGA Version of Super Hexagon Game,0,Charles-CZM/G11_SuperHexagon,88097598,Verilog,G11_SuperHexagon,94197,0,2017-04-12 22:31:25+00:00,[],None
609,https://github.com/visasu/NoC_MapReduce.git,2017-04-12 00:59:28+00:00,,0,visasu/NoC_MapReduce,87993448,Verilog,NoC_MapReduce,708550,0,2017-04-12 05:00:13+00:00,[],None
610,https://github.com/ethanchan747/EE201.git,2017-04-12 20:36:17+00:00,EE201,0,ethanchan747/EE201,88094012,Verilog,EE201,82140,0,2017-04-13 00:10:42+00:00,[],None
611,https://github.com/kimushu/olive-classic.git,2017-04-06 06:38:32+00:00,Rubic firmware for PERIDOT Classic (Olive configuration),0,kimushu/olive-classic,87395060,Verilog,olive-classic,1436,0,2017-07-03 15:25:20+00:00,"['peridot', 'rubic']",https://api.github.com/licenses/mit
612,https://github.com/ThomasGill13/ELEC5566MazeRunner.git,2017-04-19 11:51:43+00:00,,1,ThomasGill13/ELEC5566MazeRunner,88738900,Verilog,ELEC5566MazeRunner,128,0,2017-04-19 12:39:13+00:00,[],None
613,https://github.com/marius343/verilogShooter.git,2017-04-10 00:41:53+00:00,Arcade Shooting Game IMplemented on an FPGA With External Circuit,0,marius343/verilogShooter,87750329,Verilog,verilogShooter,27491,0,2017-04-10 00:46:11+00:00,[],None
614,https://github.com/shahzorHossain/ECE241_Super_Smash_Bros.git,2017-04-28 04:24:01+00:00,"Nintendo's Super Smash Bros implemented on the DE1-SoC using Verilog. Hardware used: HEX LED, PS/2 Keyboard, VGA",0,shahzorHossain/ECE241_Super_Smash_Bros,89667260,Verilog,ECE241_Super_Smash_Bros,144,0,2018-02-15 02:16:13+00:00,[],None
615,https://github.com/Cayonliow/Single-cycle-CPU.git,2017-04-29 19:50:51+00:00,,0,Cayonliow/Single-cycle-CPU,89808943,Verilog,Single-cycle-CPU,2332,0,2017-04-29 19:54:04+00:00,[],None
616,https://github.com/ldnavarro/Proyecto-2-Grupo-8.git,2017-04-28 21:22:38+00:00,,0,ldnavarro/Proyecto-2-Grupo-8,89745793,Verilog,Proyecto-2-Grupo-8,10,0,2017-05-05 03:14:17+00:00,[],None
617,https://github.com/SunnyHarjani/FPGA_Audio_Processor.git,2017-04-30 19:16:23+00:00,,0,SunnyHarjani/FPGA_Audio_Processor,89871506,Verilog,FPGA_Audio_Processor,50214,0,2018-08-01 04:33:24+00:00,[],None
618,https://github.com/aedrax/nandy1000.git,2017-04-14 02:49:19+00:00,Fully functional computer built entirely on NAND gates,0,aedrax/nandy1000,88226384,Verilog,nandy1000,652,0,2020-04-28 02:35:41+00:00,[],None
619,https://github.com/fjveas/elo212_lab3b.git,2017-05-01 07:55:08+00:00,,0,fjveas/elo212_lab3b,89907027,Verilog,elo212_lab3b,13,0,2017-05-01 07:56:32+00:00,[],None
620,https://github.com/CodeMaxx/Advanced-ATM-Controller-VHDL.git,2017-04-27 20:49:24+00:00,Our fucked up attempt at making an ATM controller with ethernet communication and Caching feature,0,CodeMaxx/Advanced-ATM-Controller-VHDL,89639183,Verilog,Advanced-ATM-Controller-VHDL,26747,0,2017-05-07 00:04:30+00:00,[],None
621,https://github.com/ahmedash11/Ca-Project.git,2017-04-26 17:06:22+00:00,,0,ahmedash11/Ca-Project,89506759,Verilog,Ca-Project,10,0,2017-04-26 17:18:22+00:00,[],None
622,https://github.com/leoribg/EM604.git,2017-05-05 02:07:51+00:00,,0,leoribg/EM604,90327512,Verilog,EM604,5792,0,2019-02-15 12:41:16+00:00,[],None
623,https://github.com/Iqbala/CS137.git,2017-05-06 21:58:32+00:00,CSC 137 - Computer Organization.,0,Iqbala/CS137,90493487,Verilog,CS137,9,0,2018-05-22 20:28:37+00:00,[],None
624,https://github.com/ngockhiem/vtm.git,2017-05-12 09:06:23+00:00,nothing,0,ngockhiem/vtm,91072711,Verilog,vtm,3,0,2017-08-01 07:30:47+00:00,[],None
625,https://github.com/SajeedShahriat/Verilog-Basics.git,2017-05-19 22:07:55+00:00,Some basic verilog tutorials.,0,SajeedShahriat/Verilog-Basics,91848969,Verilog,Verilog-Basics,11,0,2017-06-05 23:45:24+00:00,[],None
626,https://github.com/tasgon/lvds-experiments.git,2017-05-25 03:13:36+00:00,Additional small FPGA experiments.,0,tasgon/lvds-experiments,92359844,Verilog,lvds-experiments,257,0,2019-08-01 15:33:02+00:00,[],None
627,https://github.com/FluorineDog/vivado.git,2017-05-25 15:30:32+00:00,,0,FluorineDog/vivado,92417551,Verilog,vivado,4755,0,2017-05-25 15:31:41+00:00,[],None
628,https://github.com/jodalyst/verilog_i2c.git,2017-05-30 01:31:34+00:00,Simple Verilog I2C library using the MPU9250 as a test-platform,0,jodalyst/verilog_i2c,92788519,Verilog,verilog_i2c,6,0,2017-05-30 01:34:42+00:00,[],None
629,https://github.com/ProdigiousMelon/Verilog-NanoMagLogic-BCD_Adder.git,2017-04-10 16:03:07+00:00,,0,ProdigiousMelon/Verilog-NanoMagLogic-BCD_Adder,87830765,Verilog,Verilog-NanoMagLogic-BCD_Adder,2,0,2017-04-10 16:09:45+00:00,[],None
630,https://github.com/giang12/cs5-5-2.git,2017-04-10 19:56:01+00:00,Intro to Computer Architecture,0,giang12/cs5-5-2,87851921,Verilog,cs5-5-2,260034,0,2018-09-22 03:14:26+00:00,[],None
631,https://github.com/K-Wu/Digital-Circuit-Experiment.git,2017-04-04 07:59:57+00:00,,0,K-Wu/Digital-Circuit-Experiment,87161578,Verilog,Digital-Circuit-Experiment,10972,0,2017-07-06 21:50:41+00:00,[],https://api.github.com/licenses/mit
632,https://github.com/wstroks/PblSD.git,2017-04-04 00:37:14+00:00,,1,wstroks/PblSD,87134129,Verilog,PblSD,39376,0,2017-05-26 03:10:50+00:00,[],None
633,https://github.com/david6686/snake.git,2017-05-31 11:20:43+00:00,,0,david6686/snake,92938763,Verilog,snake,25584,0,2017-05-31 11:20:47+00:00,[],None
634,https://github.com/nmandrelas/HUA-MCA.git,2017-05-29 22:18:53+00:00,,0,nmandrelas/HUA-MCA,92779383,Verilog,HUA-MCA,5,0,2018-10-12 11:06:13+00:00,[],None
635,https://github.com/hupihe/pipelined_computer.git,2017-05-30 14:01:14+00:00,IEEE Lab3 of pipelined computer for Computer Organization,0,hupihe/pipelined_computer,92838886,Verilog,pipelined_computer,8578,0,2017-05-30 14:19:48+00:00,[],None
636,https://github.com/Fabioxxmsc/Leds.git,2017-06-02 16:07:00+00:00,Pisca Led,0,Fabioxxmsc/Leds,93182565,Verilog,Leds,1,0,2017-06-02 16:08:37+00:00,[],None
637,https://github.com/hpmouse523/CEPC.git,2017-05-24 03:36:41+00:00,data for CEPC project,0,hpmouse523/CEPC,92246428,Verilog,CEPC,3292,0,2017-05-27 03:30:50+00:00,[],None
638,https://github.com/bektasaydin/Verilog-Working.git,2017-06-11 13:21:39+00:00,"Introduction ""Verilog""",0,bektasaydin/Verilog-Working,94005816,Verilog,Verilog-Working,5,0,2017-06-11 16:59:52+00:00,[],None
639,https://github.com/pkuwangh/fpga.git,2017-06-08 04:02:14+00:00,,0,pkuwangh/fpga,93705926,Verilog,fpga,14,0,2017-07-01 04:39:23+00:00,[],None
640,https://github.com/SeungyuLee/tempRepoForHSD.git,2017-05-18 03:04:16+00:00,,0,SeungyuLee/tempRepoForHSD,91642828,Verilog,tempRepoForHSD,2520,0,2017-05-22 14:13:10+00:00,[],None
641,https://github.com/henry266/ELEC6235_SOC_PROJECT.git,2017-05-18 16:42:25+00:00,,0,henry266/ELEC6235_SOC_PROJECT,91716434,Verilog,ELEC6235_SOC_PROJECT,17,0,2021-09-28 08:59:49+00:00,[],None
642,https://github.com/tba109/verilog_template.git,2017-05-18 14:47:17+00:00,Super simple verilog module template,0,tba109/verilog_template,91705231,Verilog,verilog_template,18,0,2019-02-15 18:54:44+00:00,[],None
643,https://github.com/maxehrhardt/Diplomarbeit-Source-Code-Vivado.git,2017-05-03 07:30:47+00:00,,0,maxehrhardt/Diplomarbeit-Source-Code-Vivado,90121028,Verilog,Diplomarbeit-Source-Code-Vivado,7,0,2017-05-03 07:49:52+00:00,[],None
644,https://github.com/baradoid/polden-vert-motorControl-cyc4.git,2017-05-07 00:17:42+00:00,,0,baradoid/polden-vert-motorControl-cyc4,90498801,Verilog,polden-vert-motorControl-cyc4,1444,0,2017-05-11 12:51:14+00:00,[],None
645,https://github.com/nouraali3/BusArbiter-verilogHDL-.git,2017-04-25 11:50:00+00:00,,0,nouraali3/BusArbiter-verilogHDL-,89354619,Verilog,BusArbiter-verilogHDL-,89,0,2019-03-25 08:49:03+00:00,[],None
646,https://github.com/snippybug/fairy_cpu.git,2017-04-12 06:08:26+00:00,A toy MIPS CPU,0,snippybug/fairy_cpu,88015846,Verilog,fairy_cpu,63,0,2017-04-12 06:09:56+00:00,[],None
647,https://github.com/cjwsystems/b200_source.git,2017-04-16 22:01:23+00:00,Modified B200 source code and build files to use FPGA clock on UART pin,0,cjwsystems/b200_source,88445173,Verilog,b200_source,1178,0,2017-04-16 22:07:43+00:00,[],None
648,https://github.com/karszawa/hard-ware-design.git,2017-04-19 00:38:18+00:00,,0,karszawa/hard-ware-design,88683155,Verilog,hard-ware-design,366,0,2017-04-19 00:40:26+00:00,['verilog-hdl'],None
649,https://github.com/noirgif/COD-lab05.git,2017-04-18 10:59:45+00:00,,0,noirgif/COD-lab05,88615090,Verilog,COD-lab05,3,0,2023-07-25 14:08:29+00:00,[],None
650,https://github.com/ycwu0609/2015-FPGA-practice.git,2017-04-15 12:04:16+00:00,,1,ycwu0609/2015-FPGA-practice,88344357,Verilog,2015-FPGA-practice,5327,0,2017-04-15 12:20:11+00:00,[],None
651,https://github.com/mangakoji/VR_LOC_DET.git,2017-04-16 11:21:19+00:00,"potensiometer position detector ,",0,mangakoji/VR_LOC_DET,88408651,Verilog,VR_LOC_DET,20,0,2023-11-01 05:51:46+00:00,[],None
652,https://github.com/tvlenin/Crazy-Snake.git,2017-04-20 19:29:13+00:00,,0,tvlenin/Crazy-Snake,88903126,Verilog,Crazy-Snake,39,0,2017-07-17 14:47:29+00:00,"['verilog', 'snake-game', 'itcr', 'tec']",None
653,https://github.com/dingusagar/Single-Core-Pipelined-Processor.git,2017-04-09 05:46:44+00:00,This is a single core pipelined processor. ,0,dingusagar/Single-Core-Pipelined-Processor,87686058,Verilog,Single-Core-Pipelined-Processor,252,0,2017-04-09 05:49:54+00:00,[],None
654,https://github.com/schulmanworks/architectureProject.git,2017-04-09 19:49:09+00:00,,0,schulmanworks/architectureProject,87734763,Verilog,architectureProject,15,0,2017-04-09 20:28:59+00:00,[],None
655,https://github.com/GuillemCabo/fpga_steppers.git,2017-05-10 16:13:14+00:00,tests driving stepper motors,0,GuillemCabo/fpga_steppers,90884259,Verilog,fpga_steppers,3,0,2023-01-28 20:11:01+00:00,[],None
656,https://github.com/DamonDeng/dchip.git,2017-05-10 16:01:18+00:00,,0,DamonDeng/dchip,90883087,Verilog,dchip,13,0,2017-05-10 16:03:18+00:00,[],None
657,https://github.com/hgz-guilu/2017-verilog_language.git,2017-06-02 12:17:24+00:00,,0,hgz-guilu/2017-verilog_language,93162659,Verilog,2017-verilog_language,9583,0,2019-05-09 03:46:43+00:00,[],None
658,https://github.com/SyhanHuang/trigger_control.git,2017-06-04 16:31:53+00:00,,0,SyhanHuang/trigger_control,93326534,Verilog,trigger_control,12995,0,2018-09-09 06:29:22+00:00,[],None
659,https://github.com/himashadesilva/RISC-CPU.git,2017-05-08 20:40:36+00:00, 16-bit pipelined RISC micro- processor,0,himashadesilva/RISC-CPU,90670561,Verilog,RISC-CPU,853,0,2017-05-08 20:43:05+00:00,[],None
660,https://github.com/patrickwan3132/MIPSSingleCycleProcessor.git,2017-04-25 02:03:23+00:00,,0,patrickwan3132/MIPSSingleCycleProcessor,89306376,Verilog,MIPSSingleCycleProcessor,39,0,2017-04-25 02:03:25+00:00,[],None
661,https://github.com/yangtianlei/carLight.git,2017-05-16 15:15:04+00:00,小脚丫第四次实验——汽车尾灯,0,yangtianlei/carLight,91472863,Verilog,carLight,2,0,2017-05-16 15:24:51+00:00,[],None
662,https://github.com/yangtianlei/counter60s.git,2017-05-16 15:30:39+00:00,小脚丫第三次实验--60秒倒计时器,0,yangtianlei/counter60s,91474527,Verilog,counter60s,1,0,2017-05-16 15:38:50+00:00,[],None
663,https://github.com/lvtan2710/fpgavn_prjs.git,2017-05-27 05:00:50+00:00,This is the working repository for FPGAVN team to manage all projects.,0,lvtan2710/fpgavn_prjs,92572089,Verilog,fpgavn_prjs,103,0,2017-05-27 08:02:31+00:00,[],None
664,https://github.com/oscarg117/IE0424_LabCircuitosDigitales.git,2017-04-05 16:34:40+00:00,Experimentos del Laboratorio de Circuitos Digitales. IE0424. I 2017.,0,oscarg117/IE0424_LabCircuitosDigitales,87332712,Verilog,IE0424_LabCircuitosDigitales,131,0,2017-06-20 01:01:55+00:00,[],None
665,https://github.com/lyysky/seqdet.git,2017-04-14 06:58:48+00:00,10110序列检测器,0,lyysky/seqdet,88242001,Verilog,seqdet,0,0,2017-04-14 07:16:28+00:00,[],None
666,https://github.com/vadakkodan/VGA-interfacing-Spartan-3-FPGA.git,2017-04-12 08:56:38+00:00,,1,vadakkodan/VGA-interfacing-Spartan-3-FPGA,88031089,Verilog,VGA-interfacing-Spartan-3-FPGA,4,0,2017-04-12 09:27:07+00:00,[],None
667,https://github.com/Eddie0214/Sprite-Game-Display-Engine.git,2017-04-16 06:44:53+00:00,,0,Eddie0214/Sprite-Game-Display-Engine,88396251,Verilog,Sprite-Game-Display-Engine,1578,0,2017-04-16 06:47:32+00:00,[],None
668,https://github.com/ckdur/mriscv_vivado_arty.git,2017-04-10 20:26:58+00:00,mriscv_vivado but in Arty,0,ckdur/mriscv_vivado_arty,87854528,Verilog,mriscv_vivado_arty,33610,0,2017-04-10 20:29:21+00:00,[],https://api.github.com/licenses/mit
669,https://github.com/nkumar-vkn/V_proj2.git,2017-04-19 03:26:32+00:00,,0,nkumar-vkn/V_proj2,88696243,Verilog,V_proj2,6860,0,2017-04-19 03:31:58+00:00,[],None
670,https://github.com/ycjungSubhuman/Archhw6.git,2017-04-22 14:28:55+00:00,,0,ycjungSubhuman/Archhw6,89075747,Verilog,Archhw6,2586,0,2017-04-23 10:07:18+00:00,[],None
671,https://github.com/ThanhBinhTran/NetFPGA10G_snort.git,2017-04-11 08:26:12+00:00,,0,ThanhBinhTran/NetFPGA10G_snort,87909072,Verilog,NetFPGA10G_snort,4470,0,2017-04-11 10:33:40+00:00,[],None
672,https://github.com/bozbalci/logical.git,2017-04-11 11:00:49+00:00,CENG 232 Logic Design Spring ’2016-2017 Lab 3 and Lab 4 Work,0,bozbalci/logical,87924022,Verilog,logical,6,0,2018-11-25 15:59:16+00:00,[],None
673,https://github.com/SpencerL-Y/Multi_Cycle_CPU.git,2017-05-05 04:29:06+00:00,Multi Cycle CPU. Final Project of Course Computer Organization of UCAS.,0,SpencerL-Y/Multi_Cycle_CPU,90336943,Verilog,Multi_Cycle_CPU,147,0,2019-09-08 07:48:14+00:00,[],None
674,https://github.com/mizator/Rendszerarchitekturak_SPI.git,2017-04-27 15:14:12+00:00,Verilog SPI Wishbone periferia,0,mizator/Rendszerarchitekturak_SPI,89611251,Verilog,Rendszerarchitekturak_SPI,36,0,2020-11-27 09:30:05+00:00,[],None
675,https://github.com/ckuball/EE480Project4.git,2017-04-25 22:06:40+00:00,,0,ckuball/EE480Project4,89411267,Verilog,EE480Project4,15,0,2017-05-03 21:42:24+00:00,[],None
676,https://github.com/Siarnold/EDAHomework.git,2017-05-11 10:28:26+00:00,"EDA homework for Digital Circuits and Analog Circuits, Tsinghua University, 2016 Fall to 2017 Spring",0,Siarnold/EDAHomework,90967298,Verilog,EDAHomework,616,0,2017-05-11 10:29:26+00:00,[],None
677,https://github.com/07seco07/SistemasDigitais.git,2017-05-17 00:48:54+00:00,,0,07seco07/SistemasDigitais,91517696,Verilog,SistemasDigitais,20,0,2017-07-05 00:03:03+00:00,[],None
678,https://github.com/fjveas/uart_sender.git,2017-05-22 20:34:45+00:00,,0,fjveas/uart_sender,92097050,Verilog,uart_sender,7,0,2017-05-22 20:35:02+00:00,[],None
679,https://github.com/benyaminjami/TRAX.git,2017-06-01 23:35:16+00:00,,0,benyaminjami/TRAX,93108163,Verilog,TRAX,1952,0,2019-06-03 18:16:00+00:00,[],None
680,https://github.com/vinamarora8/Stepper-Driver.git,2017-06-04 08:52:06+00:00,A stepper driver's digital circuit. Quite simple.,1,vinamarora8/Stepper-Driver,93301423,Verilog,Stepper-Driver,3,0,2017-06-04 08:52:28+00:00,[],None
681,https://github.com/luisdifc/Proyecto_USB.git,2017-06-04 01:12:43+00:00,,0,luisdifc/Proyecto_USB,93282721,Verilog,Proyecto_USB,4892,0,2017-06-04 01:20:43+00:00,[],None
682,https://github.com/HsuYenMin/CA2017_final.git,2017-06-07 11:57:07+00:00,Pipelined MIPS,0,HsuYenMin/CA2017_final,93630267,Verilog,CA2017_final,11663,0,2017-06-07 12:13:26+00:00,[],None
683,https://github.com/gustavof1760/Proyecto-3-Grupo-6.git,2017-06-08 18:02:35+00:00,Desarrollo de control y programación del circuito integrado RTC V3023 con Picoblaze,0,gustavof1760/Proyecto-3-Grupo-6,93777708,Verilog,Proyecto-3-Grupo-6,107,0,2017-06-08 18:57:05+00:00,[],None
684,https://github.com/erjiaqing/MIPSmoothLatte.git,2017-06-09 02:37:29+00:00,"A MIPS Pipeline CPU, support add, addi, ori, lw, sw, j, beq",0,erjiaqing/MIPSmoothLatte,93811360,Verilog,MIPSmoothLatte,191,0,2017-06-09 02:39:20+00:00,[],None
685,https://github.com/haaguileraa/uart-wifi_module.git,2017-05-26 22:08:29+00:00,N4 PMOD ports - ESP module,0,haaguileraa/uart-wifi_module,92551952,Verilog,uart-wifi_module,23,0,2017-05-26 22:10:18+00:00,[],None
686,https://github.com/ferllini13/Snake.git,2017-05-19 20:36:45+00:00,Snake en verilog para nexys 3,0,ferllini13/Snake,91843493,Verilog,Snake,10,0,2017-05-20 01:53:36+00:00,[],None
687,https://github.com/Murashko-Denis/FPGA-Firewall.git,2017-06-13 18:56:29+00:00,,1,Murashko-Denis/FPGA-Firewall,94247229,Verilog,FPGA-Firewall,3395,0,2017-06-13 19:01:30+00:00,[],None
688,https://github.com/AXhing-LLW/I2C.Bus_HDL-Verilog.git,2017-06-07 05:58:41+00:00,,0,AXhing-LLW/I2C.Bus_HDL-Verilog,93598015,Verilog,I2C.Bus_HDL-Verilog,5083,0,2017-09-01 04:50:24+00:00,[],None
689,https://github.com/akhilmaddineni/Digital-Vlsi.git,2017-05-20 02:28:23+00:00,,0,akhilmaddineni/Digital-Vlsi,91859831,Verilog,Digital-Vlsi,9,0,2017-05-20 02:56:29+00:00,[],None
690,https://github.com/anngocnguyen/Verilog-i2c_master.git,2017-05-04 20:41:34+00:00,,0,anngocnguyen/Verilog-i2c_master,90307725,Verilog,Verilog-i2c_master,2,0,2017-05-04 20:43:02+00:00,[],None
691,https://github.com/asahi7/Final-MIPS.git,2017-05-07 22:16:22+00:00,,0,asahi7/Final-MIPS,90565214,Verilog,Final-MIPS,11,0,2017-05-07 22:17:32+00:00,"['mips-assembly', 'verilog-hdl']",None
692,https://github.com/prashantaithal/CMPE-240-Memory-Transfer-DataPath-with-Controller.git,2017-05-07 21:32:03+00:00,Advanced Computer Design - Assignment 1,0,prashantaithal/CMPE-240-Memory-Transfer-DataPath-with-Controller,90563154,Verilog,CMPE-240-Memory-Transfer-DataPath-with-Controller,645,0,2017-05-07 22:03:37+00:00,[],None
693,https://github.com/hamitb/basic-computer.git,2017-05-17 02:36:58+00:00,,0,hamitb/basic-computer,91525571,Verilog,basic-computer,12,0,2017-05-29 07:06:05+00:00,[],None
694,https://github.com/gourav13/verilog-projects.git,2017-06-08 08:19:56+00:00,uart,0,gourav13/verilog-projects,93724639,Verilog,verilog-projects,73,0,2017-06-08 08:25:12+00:00,[],None
695,https://github.com/sondre99v/FpgaCpu2.git,2017-06-11 00:42:08+00:00,,0,sondre99v/FpgaCpu2,93973214,Verilog,FpgaCpu2,16,0,2017-06-11 00:42:44+00:00,[],None
696,https://github.com/tinnnysu/ethmac.git,2017-05-16 03:14:35+00:00,ethmac from http://opencores.org/ocsvn/ethmac/ethmac,0,tinnnysu/ethmac,91408874,Verilog,ethmac,947,0,2017-05-16 03:21:55+00:00,[],None
697,https://github.com/yh009/mips_cpu.git,2017-05-15 20:44:09+00:00,,0,yh009/mips_cpu,91383093,Verilog,mips_cpu,1077,0,2017-05-15 20:44:37+00:00,[],None
698,https://github.com/jtdevs/Lab-digitales.git,2017-05-25 06:14:21+00:00,,0,jtdevs/Lab-digitales,92371257,Verilog,Lab-digitales,2944,0,2017-05-25 06:20:27+00:00,[],None
699,https://github.com/vava24680/CO_Lab4.git,2017-05-18 17:52:28+00:00,,3,vava24680/CO_Lab4,91722525,Verilog,CO_Lab4,5520,0,2017-05-18 17:53:22+00:00,[],None
700,https://github.com/jardelufc/ARM7XilinxBasys3DesignKit.git,2017-06-08 21:46:35+00:00,ARM7,2,jardelufc/ARM7XilinxBasys3DesignKit,93794439,Verilog,ARM7XilinxBasys3DesignKit,214,0,2017-06-23 23:18:30+00:00,[],None
701,https://github.com/ahmedm23/EE-371-Source-Code.git,2017-04-13 20:57:57+00:00,,0,ahmedm23/EE-371-Source-Code,88205943,Verilog,EE-371-Source-Code,2697,0,2017-05-25 20:35:54+00:00,[],None
702,https://github.com/glennchid/font5-atf-legacy.git,2017-04-16 22:17:12+00:00,Repository for the legacy font5 firmware for ATF,0,glennchid/font5-atf-legacy,88445835,Verilog,font5-atf-legacy,3798,0,2017-04-25 15:31:21+00:00,[],https://api.github.com/licenses/gpl-3.0
703,https://github.com/Awallky/Caching-In.git,2017-04-18 14:36:13+00:00,,0,Awallky/Caching-In,88635426,Verilog,Caching-In,172,0,2017-10-29 16:40:23+00:00,[],None
704,https://github.com/kenfzhang/ece385_final.git,2017-04-16 21:32:18+00:00,,0,kenfzhang/ece385_final,88443812,Verilog,ece385_final,31138,0,2017-09-05 16:09:23+00:00,[],None
705,https://github.com/ipburbank/ECE5760-Julia.git,2017-04-17 16:31:16+00:00,,0,ipburbank/ECE5760-Julia,88527663,Verilog,ECE5760-Julia,5952,0,2017-05-13 16:03:17+00:00,[],None
706,https://github.com/drzzm32/PWMCtrl.git,2017-04-14 09:55:08+00:00,PWM Controller with FPGA,1,drzzm32/PWMCtrl,88256231,Verilog,PWMCtrl,2,0,2017-04-14 09:56:05+00:00,[],None
707,https://github.com/lyysky/counter.git,2017-04-13 08:28:36+00:00,1~13计数器,0,lyysky/counter,88142630,Verilog,counter,1,0,2017-04-14 06:54:01+00:00,[],None
708,https://github.com/saotomekenji0227/nagoya-university.git,2017-04-12 03:20:34+00:00,,0,saotomekenji0227/nagoya-university,88005171,Verilog,nagoya-university,151529,0,2017-10-19 06:50:22+00:00,[],None
709,https://github.com/Seifalla/Random-Number-Generator-Circuit.git,2017-04-08 15:50:52+00:00,,0,Seifalla/Random-Number-Generator-Circuit,87645285,Verilog,Random-Number-Generator-Circuit,2,0,2017-04-08 15:52:58+00:00,[],None
710,https://github.com/sudeeshvs92/DESS_8BIT_INPUT_64BIT_PROCEES.git,2017-04-09 14:16:04+00:00,,0,sudeeshvs92/DESS_8BIT_INPUT_64BIT_PROCEES,87713544,Verilog,DESS_8BIT_INPUT_64BIT_PROCEES,2273,0,2017-04-09 15:23:35+00:00,[],None
711,https://github.com/hiro3877/learn-FPGA.git,2017-05-26 08:35:03+00:00,,0,hiro3877/learn-FPGA,92490044,Verilog,learn-FPGA,9717,0,2020-01-27 11:42:23+00:00,[],None
712,https://github.com/Dcabreral91/cgo2017FPGANN.git,2017-05-10 16:38:13+00:00,,1,Dcabreral91/cgo2017FPGANN,90886437,Verilog,cgo2017FPGANN,450,0,2017-05-10 23:41:02+00:00,[],None
713,https://github.com/elkurin/hardware.git,2017-05-30 04:24:20+00:00,,0,elkurin/hardware,92797800,Verilog,hardware,69,0,2017-06-08 13:31:17+00:00,[],None
714,https://github.com/autumn192837465/computer-architecture_Lab4-basic.git,2017-05-25 14:17:39+00:00,pipeline,0,autumn192837465/computer-architecture_Lab4-basic,92410544,Verilog,computer-architecture_Lab4-basic,798,0,2017-06-04 05:30:50+00:00,[],None
715,https://github.com/HectorCabrera/hexa.git,2017-05-27 18:58:20+00:00,simple router for mesh NoCs,0,HectorCabrera/hexa,92618161,Verilog,hexa,38,0,2017-05-28 18:56:09+00:00,[],https://api.github.com/licenses/gpl-3.0
716,https://github.com/TeamHomieStreet/Image-Watermarking-FPGA.git,2017-05-17 20:22:44+00:00,Implementation of Image watermarking algorithm on a FPGA,1,TeamHomieStreet/Image-Watermarking-FPGA,91616884,Verilog,Image-Watermarking-FPGA,2190,0,2017-05-17 20:23:20+00:00,[],https://api.github.com/licenses/mit
717,https://github.com/JackBurdick/verilog_design_container.git,2017-06-02 02:47:49+00:00,"gate, data flow, and behavioral level verilog designs",1,JackBurdick/verilog_design_container,93120196,Verilog,verilog_design_container,115,0,2017-06-08 20:12:45+00:00,[],https://api.github.com/licenses/apache-2.0
718,https://github.com/beckdac/synthX.git,2017-06-02 05:03:51+00:00,FRPA based synthesizer w/ i2s audio out,0,beckdac/synthX,93128889,Verilog,synthX,34,0,2017-06-03 04:42:41+00:00,[],https://api.github.com/licenses/mit
719,https://github.com/WongKe/CA-Final-Project-2.git,2017-04-24 22:13:18+00:00,,0,WongKe/CA-Final-Project-2,89291882,Verilog,CA-Final-Project-2,56,0,2017-04-24 22:14:22+00:00,[],None
720,https://github.com/Audreugzg/FPGA-bounce-ball-game-.git,2017-04-29 01:03:46+00:00,,0,Audreugzg/FPGA-bounce-ball-game-,89755601,Verilog,FPGA-bounce-ball-game-,11,0,2017-04-29 01:04:10+00:00,[],None
721,https://github.com/ym31433/MAC-with-TD_AMS.git,2017-04-28 16:12:07+00:00,A multiply-accumulate unit with time-domain analog and digital mixed-signal processing,0,ym31433/MAC-with-TD_AMS,89723140,Verilog,MAC-with-TD_AMS,5,0,2017-04-28 16:22:22+00:00,[],None
722,https://github.com/darekb74/WSIZ_SW_Projekt1.git,2017-04-28 13:42:23+00:00,Maszyna do kawy,0,darekb74/WSIZ_SW_Projekt1,89709715,Verilog,WSIZ_SW_Projekt1,1514,0,2018-04-18 12:50:20+00:00,[],https://api.github.com/licenses/gpl-3.0
723,https://github.com/aarroyo23r/Proyecto-3-Grupo-10.git,2017-05-19 07:14:32+00:00,,0,aarroyo23r/Proyecto-3-Grupo-10,91777029,Verilog,Proyecto-3-Grupo-10,110,0,2017-05-20 16:01:22+00:00,[],None
724,https://github.com/calmelated/verilog-practice.git,2017-05-19 07:34:26+00:00,verilog practice code,0,calmelated/verilog-practice,91778934,Verilog,verilog-practice,136,0,2017-05-19 08:26:36+00:00,[],https://api.github.com/licenses/mit
725,https://github.com/adoan91/computer-organization.git,2017-05-20 09:17:10+00:00,,0,adoan91/computer-organization,91878280,Verilog,computer-organization,79,0,2017-05-20 09:17:50+00:00,[],None
726,https://github.com/raullalves/Verilog-VGA-GPU-.git,2017-06-07 11:25:58+00:00,,1,raullalves/Verilog-VGA-GPU-,93627707,Verilog,Verilog-VGA-GPU-,34,0,2017-06-07 11:28:32+00:00,[],None
727,https://github.com/feng1368003611/verilog_src.git,2017-06-06 02:48:50+00:00,a place to store my verilog source code,0,feng1368003611/verilog_src,93468717,Verilog,verilog_src,10,0,2017-06-06 02:51:57+00:00,[],None
728,https://github.com/wbgreen1/430Testing.git,2017-06-01 20:57:59+00:00,Repository to Maintain OpenMSP430 Testing,0,wbgreen1/430Testing,93098942,Verilog,430Testing,14426,0,2017-06-01 21:23:13+00:00,[],None
729,https://github.com/ZhongziL/canny-using-verilog-for-size-200.git,2017-06-01 03:18:03+00:00,canny verilog 200*200 260ms,1,ZhongziL/canny-using-verilog-for-size-200,93011915,Verilog,canny-using-verilog-for-size-200,125,0,2020-01-01 07:56:15+00:00,[],None
730,https://github.com/misodengaku/verilog.git,2017-05-22 16:44:23+00:00,,0,misodengaku/verilog,92076706,Verilog,verilog,300,0,2017-05-22 16:47:02+00:00,[],None
731,https://github.com/beckdac/audioX.git,2017-05-29 01:34:00+00:00,audio DSP w/ Altera FPGS,0,beckdac/audioX,92697978,Verilog,audioX,60,0,2017-05-29 01:37:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
732,https://github.com/HendersonChalegre/Exemplo-Lapi-Dopa-Lamba.git,2017-05-29 00:49:15+00:00,Processador de exemplo,0,HendersonChalegre/Exemplo-Lapi-Dopa-Lamba,92696131,Verilog,Exemplo-Lapi-Dopa-Lamba,207,0,2017-05-29 02:18:38+00:00,[],None
733,https://github.com/AustinLangton/EE480Project3.git,2017-04-04 19:00:50+00:00,Team37,1,AustinLangton/EE480Project3,87224447,Verilog,EE480Project3,465,0,2017-04-09 18:43:30+00:00,[],None
734,https://github.com/jaskirat1208/cs220.git,2017-04-05 06:04:23+00:00,,1,jaskirat1208/cs220,87272215,Verilog,cs220,18,0,2017-04-05 06:11:28+00:00,[],None
735,https://github.com/aconway01/Pipelined_Processor.git,2017-04-04 21:08:14+00:00,Verilog implementation of pipelined processor,0,aconway01/Pipelined_Processor,87235330,Verilog,Pipelined_Processor,35,0,2017-07-18 03:52:12+00:00,[],None
736,https://github.com/zz63/EE371.git,2017-04-06 06:42:48+00:00,,0,zz63/EE371,87395450,Verilog,EE371,7,0,2017-04-06 06:50:47+00:00,[],None
737,https://github.com/ydengxue/SimpleFIFO.git,2017-04-16 16:46:44+00:00,,0,ydengxue/SimpleFIFO,88428714,Verilog,SimpleFIFO,3,0,2017-04-16 16:47:48+00:00,[],None
738,https://github.com/ydengxue/Multiplier.git,2017-04-16 15:43:45+00:00,,0,ydengxue/Multiplier,88423628,Verilog,Multiplier,3,0,2017-04-16 16:13:36+00:00,[],None
739,https://github.com/AsserHamad/MIPS-Datapath-Simulator.git,2017-04-13 14:21:13+00:00,,0,AsserHamad/MIPS-Datapath-Simulator,88173027,Verilog,MIPS-Datapath-Simulator,5,0,2018-04-23 15:26:43+00:00,[],None
740,https://github.com/thomasstep/MIPSSingleCycleProcessor.git,2017-04-25 00:15:15+00:00,,0,thomasstep/MIPSSingleCycleProcessor,89298570,Verilog,MIPSSingleCycleProcessor,152,0,2023-01-28 08:33:22+00:00,[],None
741,https://github.com/gustavof1760/Proyecto-2-Grupo-6.git,2017-04-24 20:54:46+00:00,Desarrollo de un reloj en tiempo real con el circuito integrado RTC V3023,0,gustavof1760/Proyecto-2-Grupo-6,89286241,Verilog,Proyecto-2-Grupo-6,57,0,2017-04-25 06:54:24+00:00,[],None
742,https://github.com/pbl96/Cyfra_source.git,2017-04-24 20:01:16+00:00,,0,pbl96/Cyfra_source,89281932,Verilog,Cyfra_source,10,0,2017-05-13 12:00:26+00:00,[],None
743,https://github.com/KazuakiMiyanaga/hello-world.git,2017-04-20 01:09:01+00:00,just another repository,0,KazuakiMiyanaga/hello-world,88805716,Verilog,hello-world,3,0,2017-04-20 05:21:49+00:00,[],None
744,https://github.com/condrint/-Craps-FSM.git,2017-04-08 17:32:22+00:00,FSM implementation of the dice game Craps for a school project,0,condrint/-Craps-FSM,87651695,Verilog,-Craps-FSM,7,0,2018-02-04 23:36:12+00:00,[],None
745,https://github.com/neohere97/Verilog.git,2017-04-09 18:03:30+00:00,,0,neohere97/Verilog,87728408,Verilog,Verilog,56,0,2022-09-19 20:18:28+00:00,[],None
746,https://github.com/VanessaKang/FPGA.git,2017-04-09 05:37:23+00:00,Implementing several projects on the FPGA on DE2 board using Verilog Hardware Description Language (HDL),0,VanessaKang/FPGA,87685599,Verilog,FPGA,29,0,2017-09-30 03:59:35+00:00,[],None
747,https://github.com/mykuryshev/ece350_finalProject.git,2017-04-09 02:14:28+00:00,"Final project, DDR",1,mykuryshev/ece350_finalProject,87676724,Verilog,ece350_finalProject,127060,0,2017-04-19 05:06:46+00:00,[],None
748,https://github.com/Eddie0214/Image-Display-Controller.git,2017-04-16 04:19:58+00:00,The controller features zoom in/out and shift .,0,Eddie0214/Image-Display-Controller,88390651,Verilog,Image-Display-Controller,651,0,2017-04-16 06:24:03+00:00,[],None
749,https://github.com/kangjian888/Operating_system_on_ONetSwitch20.git,2017-04-15 13:13:30+00:00,plant Linux system on ONetSwitch20 and make the system support the network switches,0,kangjian888/Operating_system_on_ONetSwitch20,88347828,Verilog,Operating_system_on_ONetSwitch20,97,0,2017-04-15 14:51:04+00:00,[],None
750,https://github.com/Schavarria1601/Proyecto-2-Grupo-7.git,2017-04-13 14:00:46+00:00,Control RTC 3023 + Control VGA,0,Schavarria1601/Proyecto-2-Grupo-7,88170939,Verilog,Proyecto-2-Grupo-7,42,0,2017-04-18 13:11:53+00:00,[],None
751,https://github.com/yangyf0419/PiplineCPU.git,2017-05-13 05:13:35+00:00,"Processeor Homework of Electronic Engineering @ Tsinghua University , Summer Semester ",0,yangyf0419/PiplineCPU,91151072,Verilog,PiplineCPU,203,0,2017-06-26 05:05:12+00:00,[],None
752,https://github.com/retroshade/CMPEN-271.git,2017-04-28 03:21:22+00:00,,0,retroshade/CMPEN-271,89663316,Verilog,CMPEN-271,87,0,2017-04-28 03:22:18+00:00,[],None
753,https://github.com/DeforaOS/libFPGA.git,2017-04-30 03:23:02+00:00,DeforaOS FPGA library,0,DeforaOS/libFPGA,89826807,Verilog,libFPGA,7,0,2020-11-19 02:18:15+00:00,[],None
754,https://github.com/DaveChamberlain/pipeline.git,2017-05-13 14:38:21+00:00,,0,DaveChamberlain/pipeline,91180504,Verilog,pipeline,73,0,2017-05-13 14:39:01+00:00,[],None
755,https://github.com/hujy23/cannnnny_edge_dector.git,2017-05-09 08:24:50+00:00,,0,hujy23/cannnnny_edge_dector,90721279,Verilog,cannnnny_edge_dector,8,0,2017-05-09 08:32:23+00:00,[],None
756,https://github.com/alinalarisa/Proiect-ceas.git,2017-05-09 21:59:22+00:00,,0,alinalarisa/Proiect-ceas,90795620,Verilog,Proiect-ceas,123,0,2017-05-28 21:37:16+00:00,[],None
757,https://github.com/PoldenDev/polden-vert-motorControl-cpld.git,2017-05-02 23:14:54+00:00,,1,PoldenDev/polden-vert-motorControl-cpld,90086669,Verilog,polden-vert-motorControl-cpld,133,0,2017-09-14 16:02:17+00:00,[],None
758,https://github.com/saranagui/Supercalifragilisticexpialidocious.git,2017-05-03 19:10:01+00:00,,0,saranagui/Supercalifragilisticexpialidocious,90184255,Verilog,Supercalifragilisticexpialidocious,225,0,2017-05-03 19:11:17+00:00,[],None
759,https://github.com/bigbrett/wssha256vivado.git,2017-05-02 15:25:59+00:00,Vivado project incorporating the sha256 accelerator,0,bigbrett/wssha256vivado,90048540,Verilog,wssha256vivado,35499,0,2017-05-02 15:27:05+00:00,[],None
760,https://github.com/yousseffarahat/Digital-Systems.git,2017-05-01 23:27:44+00:00,"A digital home alarm system that detects temperature, light and smoke",0,yousseffarahat/Digital-Systems,89971538,Verilog,Digital-Systems,213,0,2017-05-01 23:32:10+00:00,[],None
761,https://github.com/gubertos/Adder.git,2017-04-27 11:15:08+00:00,Adder library for PPCU_VLSI 16-bit adder project (MTM),0,gubertos/Adder,89589180,Verilog,Adder,2844,0,2017-04-27 11:42:02+00:00,[],None
762,https://github.com/walsvid/PipeLineCPU.git,2017-05-17 13:56:00+00:00, 5-stage MIPS Pipeline CPU,1,walsvid/PipeLineCPU,91582337,Verilog,PipeLineCPU,33,0,2017-05-17 13:59:16+00:00,[],None
763,https://github.com/floatingkernal/CSCB58.git,2017-05-17 23:36:31+00:00,CSCB58 Final project,0,floatingkernal/CSCB58,91629186,Verilog,CSCB58,30325,0,2017-05-17 23:39:06+00:00,[],None
764,https://github.com/divayprakash/assign9.git,2017-05-18 18:33:31+00:00,ELD assignment 9,0,divayprakash/assign9,91725935,Verilog,assign9,187,0,2017-05-18 18:34:08+00:00,[],None
765,https://github.com/scwirq/scp.git,2017-06-12 18:18:09+00:00,SCP(Single Cycle Processor),0,scwirq/scp,94126892,Verilog,scp,7,0,2017-06-12 18:20:49+00:00,[],None
766,https://github.com/hanifedev/Verilog.git,2017-05-25 19:41:42+00:00,sayısal devreler ve mantıksal tasarım dersinde öğrendiklerimiz,0,hanifedev/Verilog,92438222,Verilog,Verilog,6,0,2017-06-16 08:35:27+00:00,[],None
