// Seed: 2299018197
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    output uwire id_11,
    output uwire id_12,
    output tri id_13
);
  assign id_8 = 1;
  id_15(
      1
  );
  tri id_16 = 1;
  assign id_12 = id_16;
  supply1 id_17 = 1 == id_2;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    output wire id_5,
    input uwire id_6,
    output wire id_7,
    output tri1 id_8
);
  module_0(
      id_0, id_2, id_0, id_8, id_6, id_6, id_5, id_6, id_3, id_2, id_6, id_5, id_5, id_1
  );
endmodule : id_10
