{"vcs1":{"timestamp_begin":1700113457.770951369, "rt":15.29, "ut":14.53, "st":0.71}}
{"vcselab":{"timestamp_begin":1700113473.141830344, "rt":1.09, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1700113474.313889085, "rt":0.36, "ut":0.17, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700113457.146338407}
{"VCS_COMP_START_TIME": 1700113457.146338407}
{"VCS_COMP_END_TIME": 1700113482.966960470}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 369256}}
{"stitch_vcselab": {"peak_mem": 240000}}
