<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="xc7v2000t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="12"/>
      </probeOptions>
      <nets>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[11]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[10]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[9]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[8]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[7]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[6]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[5]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[4]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[3]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[2]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[1]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe0_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[31]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[30]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[29]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[28]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[27]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[26]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[25]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[24]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[23]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[22]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[21]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[20]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[19]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[18]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[17]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[16]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[15]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[14]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[13]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[12]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[11]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[10]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[9]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[8]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[7]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[6]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[5]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[4]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[3]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[2]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[1]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe1_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe2_1[3]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe2_1[2]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe2_1[1]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe2_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe3_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[31]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[30]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[29]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[28]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[27]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[26]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[25]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[24]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[23]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[22]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[21]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[20]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[19]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[18]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[17]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[16]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[15]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[14]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[13]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[12]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[11]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[10]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[9]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[8]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[7]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[6]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[5]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[4]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[3]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[2]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[1]"/>
        <net name="b2000t_c2c_bram_i/system_ila/inst/probe4_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Read_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Read_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Read_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Read_Address_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Read_Address_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Read_Address_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Read_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Read_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Read_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Read_Data_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Read_Data_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Read_Data_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i2:s0)_(axi_chip2chip_0_AXIS_TX)[2]"/>
        <net name="Stream_Channel_(i2:s0)_(axi_chip2chip_0_AXIS_TX)[1]"/>
        <net name="Stream_Channel_(i2:s0)_(axi_chip2chip_0_AXIS_TX)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i2:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[2]"/>
        <net name="Stream_Channel_(i2:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[1]"/>
        <net name="Stream_Channel_(i2:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i3:s0)_(axi_chip2chip_0_AXIS_TX)[2]"/>
        <net name="Stream_Channel_(i3:s0)_(axi_chip2chip_0_AXIS_TX)[1]"/>
        <net name="Stream_Channel_(i3:s0)_(axi_chip2chip_0_AXIS_TX)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i3:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[2]"/>
        <net name="Stream_Channel_(i3:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[1]"/>
        <net name="Stream_Channel_(i3:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i4:s0)_(axi_chip2chip_0_AXIS_TX)[2]"/>
        <net name="Stream_Channel_(i4:s0)_(axi_chip2chip_0_AXIS_TX)[1]"/>
        <net name="Stream_Channel_(i4:s0)_(axi_chip2chip_0_AXIS_TX)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Stream_Channel_(i4:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[2]"/>
        <net name="Stream_Channel_(i4:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[1]"/>
        <net name="Stream_Channel_(i4:s1)_(aurora_64b66b_0_USER_DATA_M_AXIS_RX)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Write_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Write_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Write_Address_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Write_Address_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Write_Address_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Write_Address_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Write_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Write_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Write_Data_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Write_Data_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Write_Data_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Write_Data_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Write_Response_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Write_Response_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Write_Response_Channel_(i1:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="user" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="-1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="Write_Response_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[2]"/>
        <net name="Write_Response_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[1]"/>
        <net name="Write_Response_Channel_(i2:s0)_(axi_chip2chip_0_m_axi)[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
