

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 10:10:43 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIX_MULTIPLICATION_16_PIPELINE_2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      2|      -|      -|
|Expression       |        -|      0|    150|    156|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    126|
|Register         |        -|      -|     84|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      2|    234|    282|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      2|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 + i1 * i2 |
    |matrixmul_mac_mulcud_U2  |matrixmul_mac_mulcud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |grp_fu_340_p2                  |     *    |      0|   0|  62|           8|           8|
    |i_1_fu_185_p2                  |     +    |      0|  11|   8|           2|           1|
    |indvar_flatten_next_fu_179_p2  |     +    |      0|  17|   9|           4|           1|
    |j_1_fu_303_p2                  |     +    |      0|  11|   8|           2|           1|
    |tmp_10_fu_298_p2               |     +    |      0|  20|  10|           5|           5|
    |tmp_4_fu_271_p2                |     +    |      0|  20|  10|           5|           1|
    |tmp_8_fu_240_p2                |     +    |      0|  20|  10|           5|           2|
    |tmp_9_fu_287_p2                |     +    |      0|  14|   9|           3|           2|
    |tmp_s_fu_260_p2                |     +    |      0|  17|   9|           4|           3|
    |tmp_1_fu_229_p2                |     -    |      0|  20|  10|           5|           5|
    |exitcond_flatten_fu_173_p2     |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_191_p2             |   icmp   |      0|   0|   1|           2|           2|
    |j_mid2_fu_197_p3               |  select  |      0|   0|   2|           1|           1|
    |tmp_mid2_v_fu_205_p3           |  select  |      0|   0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 150| 156|          53|          42|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_address0                    |  15|          3|    4|         12|
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |b_address0                    |  15|          3|    4|         12|
    |i_phi_fu_147_p4               |   9|          2|    2|          4|
    |i_reg_143                     |   9|          2|    2|          4|
    |indvar_flatten_phi_fu_136_p4  |   9|          2|    4|          8|
    |indvar_flatten_reg_132        |   9|          2|    4|          8|
    |j_phi_fu_158_p4               |   9|          2|    2|          4|
    |j_reg_154                     |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 126|         26|   26|         64|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_load_2_reg_418                           |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_356  |   1|   0|    1|          0|
    |b_load_2_reg_423                           |   8|   0|    8|          0|
    |exitcond_flatten_reg_356                   |   1|   0|    1|          0|
    |i_reg_143                                  |   2|   0|    2|          0|
    |indvar_flatten_next_reg_360                |   4|   0|    4|          0|
    |indvar_flatten_reg_132                     |   4|   0|    4|          0|
    |j_1_reg_428                                |   2|   0|    2|          0|
    |j_mid2_reg_365                             |   2|   0|    2|          0|
    |j_reg_154                                  |   2|   0|    2|          0|
    |reg_165                                    |   8|   0|    8|          0|
    |reg_169                                    |   8|   0|    8|          0|
    |tmp1_reg_433                               |  16|   0|   16|          0|
    |tmp_10_reg_413                             |   5|   0|    5|          0|
    |tmp_1_reg_377                              |   5|   0|    5|          0|
    |tmp_mid2_v_reg_372                         |   2|   0|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  84|   0|   84|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|a_address1    | out |    4|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|b_address1    | out |    4|  ap_memory |       b      |     array    |
|b_ce1         | out |    1|  ap_memory |       b      |     array    |
|b_q1          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_7 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7

ST_1: StgValue_8 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13

ST_1: StgValue_9 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17

ST_1: StgValue_10 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: StgValue_11 (8)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:10
:4  br label %1


 <State 2>: 8.02ns
ST_2: indvar_flatten (10)  [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i (11)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
:1  %i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: j (12)  [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten (13)  [1/1] 2.11ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next (14)  [1/1] 1.69ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: StgValue_17 (15)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: i_1 (17)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:10
.reset:0  %i_1 = add i2 %i, 1

ST_2: exitcond (20)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:13
.reset:3  %exitcond = icmp eq i2 %j, -1

ST_2: j_mid2 (21)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:13
.reset:4  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: tmp_mid2_v (22)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:5  %tmp_mid2_v = select i1 %exitcond, i2 %i_1, i2 %i

ST_2: tmp_mid2_cast (23)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:6  %tmp_mid2_cast = zext i2 %tmp_mid2_v to i5

ST_2: tmp (24)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:7  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)

ST_2: p_shl_cast (25)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:8  %p_shl_cast = zext i4 %tmp to i5

ST_2: tmp_1 (26)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:9  %tmp_1 = sub i5 %p_shl_cast, %tmp_mid2_cast

ST_2: tmp_1_cast (27)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:10  %tmp_1_cast = sext i5 %tmp_1 to i64

ST_2: a_addr (28)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:11  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_1_cast

ST_2: tmp_8 (32)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:15  %tmp_8 = add i5 %tmp_1, 2

ST_2: tmp_8_cast (33)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:16  %tmp_8_cast = sext i5 %tmp_8 to i64

ST_2: a_addr_2 (34)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:17  %a_addr_2 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_8_cast

ST_2: tmp_2 (38)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:21  %tmp_2 = zext i2 %j_mid2 to i64

ST_2: tmp_2_cast3 (40)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:23  %tmp_2_cast3 = zext i2 %j_mid2 to i4

ST_2: b_addr (42)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:25  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_2

ST_2: tmp_s (46)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:29  %tmp_s = add i4 %tmp_2_cast3, 6

ST_2: tmp_10_cast (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:30  %tmp_10_cast = zext i4 %tmp_s to i64

ST_2: b_addr_2 (48)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:31  %b_addr_2 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_10_cast

ST_2: a_load (52)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:35  %a_load = load i8* %a_addr, align 1

ST_2: b_load (54)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:37  %b_load = load i8* %b_addr, align 1

ST_2: a_load_2 (62)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:45  %a_load_2 = load i8* %a_addr_2, align 1

ST_2: b_load_2 (64)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:47  %b_load_2 = load i8* %b_addr_2, align 1


 <State 3>: 3.25ns
ST_3: tmp_4 (29)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:12  %tmp_4 = add i5 %tmp_1, 1

ST_3: tmp_4_cast (30)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:13  %tmp_4_cast = sext i5 %tmp_4 to i64

ST_3: a_addr_1 (31)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:14  %a_addr_1 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_4_cast

ST_3: tmp_2_cast4 (39)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:22  %tmp_2_cast4 = zext i2 %j_mid2 to i5

ST_3: tmp_2_cast (41)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:24  %tmp_2_cast = zext i2 %j_mid2 to i3

ST_3: tmp_9 (43)  [1/1] 1.63ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:26  %tmp_9 = add i3 %tmp_2_cast, 3

ST_3: tmp_9_cast (44)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:27  %tmp_9_cast = zext i3 %tmp_9 to i64

ST_3: b_addr_1 (45)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:28  %b_addr_1 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_9_cast

ST_3: tmp_10 (49)  [1/1] 1.69ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:32  %tmp_10 = add i5 %tmp_1, %tmp_2_cast4

ST_3: a_load (52)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:35  %a_load = load i8* %a_addr, align 1

ST_3: b_load (54)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:37  %b_load = load i8* %b_addr, align 1

ST_3: a_load_1 (57)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:40  %a_load_1 = load i8* %a_addr_1, align 1

ST_3: b_load_1 (59)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:42  %b_load_1 = load i8* %b_addr_1, align 1

ST_3: a_load_2 (62)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:45  %a_load_2 = load i8* %a_addr_2, align 1

ST_3: b_load_2 (64)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:47  %b_load_2 = load i8* %b_addr_2, align 1

ST_3: j_1 (71)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:13
.reset:54  %j_1 = add i2 %j_mid2, 1


 <State 4>: 8.00ns
ST_4: tmp_5 (53)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:36  %tmp_5 = sext i8 %a_load to i16

ST_4: tmp_6 (55)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:38  %tmp_6 = sext i8 %b_load to i16

ST_4: tmp_7 (56)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:39  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_4: a_load_1 (57)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:40  %a_load_1 = load i8* %a_addr_1, align 1

ST_4: b_load_1 (59)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:42  %b_load_1 = load i8* %b_addr_1, align 1

ST_4: tmp_5_2 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:46  %tmp_5_2 = sext i8 %a_load_2 to i16

ST_4: tmp_6_2 (65)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:48  %tmp_6_2 = sext i8 %b_load_2 to i16

ST_4: tmp_7_2 (66)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:49  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5_2

ST_4: tmp1 (67)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:50  %tmp1 = add i16 %tmp_7_2, %tmp_7


 <State 5>: 7.36ns
ST_5: StgValue_66 (18)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_5: empty (19)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

ST_5: StgValue_68 (35)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:13
.reset:18  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_5: tmp_3 (36)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:13
.reset:19  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_5: StgValue_70 (37)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:14
.reset:20  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: tmp_11_cast (50)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:33  %tmp_11_cast = sext i5 %tmp_10 to i64

ST_5: res_addr (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:16
.reset:34  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_11_cast

ST_5: tmp_5_1 (58)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:41  %tmp_5_1 = sext i8 %a_load_1 to i16

ST_5: tmp_6_1 (60)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:43  %tmp_6_1 = sext i8 %b_load_1 to i16

ST_5: tmp_7_1 (61)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:44  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5_1

ST_5: tmp_8_2 (68)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:51  %tmp_8_2 = add i16 %tmp_7_1, %tmp1

ST_5: StgValue_77 (69)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:19
.reset:52  store i16 %tmp_8_2, i16* %res_addr, align 2

ST_5: empty_2 (70)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:21
.reset:53  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

ST_5: StgValue_79 (72)  [1/1] 0.00ns
.reset:55  br label %1


 <State 6>: 0.00ns
ST_6: StgValue_80 (74)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/MAT_PIPELINE_2.cpp:23
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specbitsmap      ) [ 0000000]
StgValue_8          (specbitsmap      ) [ 0000000]
StgValue_9          (specbitsmap      ) [ 0000000]
StgValue_10         (spectopmodule    ) [ 0000000]
StgValue_11         (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
i                   (phi              ) [ 0010000]
j                   (phi              ) [ 0010000]
exitcond_flatten    (icmp             ) [ 0011110]
indvar_flatten_next (add              ) [ 0111110]
StgValue_17         (br               ) [ 0000000]
i_1                 (add              ) [ 0000000]
exitcond            (icmp             ) [ 0000000]
j_mid2              (select           ) [ 0001000]
tmp_mid2_v          (select           ) [ 0111110]
tmp_mid2_cast       (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
p_shl_cast          (zext             ) [ 0000000]
tmp_1               (sub              ) [ 0001000]
tmp_1_cast          (sext             ) [ 0000000]
a_addr              (getelementptr    ) [ 0001000]
tmp_8               (add              ) [ 0000000]
tmp_8_cast          (sext             ) [ 0000000]
a_addr_2            (getelementptr    ) [ 0001000]
tmp_2               (zext             ) [ 0000000]
tmp_2_cast3         (zext             ) [ 0000000]
b_addr              (getelementptr    ) [ 0001000]
tmp_s               (add              ) [ 0000000]
tmp_10_cast         (zext             ) [ 0000000]
b_addr_2            (getelementptr    ) [ 0001000]
tmp_4               (add              ) [ 0000000]
tmp_4_cast          (sext             ) [ 0000000]
a_addr_1            (getelementptr    ) [ 0010100]
tmp_2_cast4         (zext             ) [ 0000000]
tmp_2_cast          (zext             ) [ 0000000]
tmp_9               (add              ) [ 0000000]
tmp_9_cast          (zext             ) [ 0000000]
b_addr_1            (getelementptr    ) [ 0010100]
tmp_10              (add              ) [ 0011110]
a_load              (load             ) [ 0010100]
b_load              (load             ) [ 0010100]
a_load_2            (load             ) [ 0010100]
b_load_2            (load             ) [ 0010100]
j_1                 (add              ) [ 0111110]
tmp_5               (sext             ) [ 0000000]
tmp_6               (sext             ) [ 0000000]
tmp_7               (mul              ) [ 0000000]
a_load_1            (load             ) [ 0001010]
b_load_1            (load             ) [ 0001010]
tmp_5_2             (sext             ) [ 0000000]
tmp_6_2             (sext             ) [ 0000000]
tmp_7_2             (mul              ) [ 0000000]
tmp1                (add              ) [ 0001010]
StgValue_66         (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
StgValue_68         (specloopname     ) [ 0000000]
tmp_3               (specregionbegin  ) [ 0000000]
StgValue_70         (specpipeline     ) [ 0000000]
tmp_11_cast         (sext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
tmp_5_1             (sext             ) [ 0000000]
tmp_6_1             (sext             ) [ 0000000]
tmp_7_1             (mul              ) [ 0000000]
tmp_8_2             (add              ) [ 0000000]
StgValue_77         (store            ) [ 0000000]
empty_2             (specregionend    ) [ 0000000]
StgValue_79         (br               ) [ 0111110]
StgValue_80         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="a_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="a_addr_2_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="5" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="2" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="b_addr_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="3" bw="4" slack="0"/>
<pin id="97" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
<pin id="98" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_2/2 a_load_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="8" slack="1"/>
<pin id="102" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_2/2 b_load_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="b_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="res_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_77_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/5 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="j_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="2" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="1"/>
<pin id="167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load a_load_1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load b_load_1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="exitcond_flatten_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvar_flatten_next_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exitcond_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_mid2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="2" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_mid2_v_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="2" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_mid2_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="2" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_1_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_8_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_2_cast3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_10_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_4_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_2_cast4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast4/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_2_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_9_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_10_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_5_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_6_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_7_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_11_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="2"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_5_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_6_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1/5 "/>
</bind>
</comp>

<comp id="340" class="1007" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="16" slack="0"/>
<pin id="344" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/4 tmp1/4 "/>
</bind>
</comp>

<comp id="348" class="1007" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1/5 tmp_8_2/5 "/>
</bind>
</comp>

<comp id="356" class="1005" name="exitcond_flatten_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="360" class="1005" name="indvar_flatten_next_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="365" class="1005" name="j_mid2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_mid2_v_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="a_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="a_addr_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="b_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="b_addr_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="a_addr_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="b_addr_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_10_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="2"/>
<pin id="415" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="418" class="1005" name="a_load_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="b_load_2_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="j_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="1"/>
<pin id="430" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="58" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="72" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="65" pin="3"/><net_sink comp="86" pin=3"/></net>

<net id="103"><net_src comp="79" pin="3"/><net_sink comp="91" pin=3"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="104" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="86" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="91" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="136" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="136" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="147" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="158" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="158" pin="4"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="191" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="185" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="147" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="205" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="205" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="213" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="244"><net_src comp="229" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="254"><net_src comp="197" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="259"><net_src comp="197" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="302"><net_src comp="281" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="165" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="169" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="335"><net_src comp="165" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="169" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="312" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="308" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="322" pin="2"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="336" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="332" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="359"><net_src comp="173" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="179" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="368"><net_src comp="197" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="375"><net_src comp="205" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="380"><net_src comp="229" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="386"><net_src comp="58" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="391"><net_src comp="65" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="396"><net_src comp="72" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="401"><net_src comp="79" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="91" pin=3"/></net>

<net id="406"><net_src comp="104" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="411"><net_src comp="111" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="416"><net_src comp="298" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="421"><net_src comp="86" pin="5"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="426"><net_src comp="91" pin="5"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="431"><net_src comp="303" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="436"><net_src comp="340" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="348" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a | {2 3 4 }
	Port: matrixmul : b | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_17 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2_cast : 3
		tmp : 3
		p_shl_cast : 4
		tmp_1 : 5
		tmp_1_cast : 6
		a_addr : 7
		tmp_8 : 6
		tmp_8_cast : 7
		a_addr_2 : 8
		tmp_2 : 3
		tmp_2_cast3 : 3
		b_addr : 4
		tmp_s : 4
		tmp_10_cast : 5
		b_addr_2 : 6
		a_load : 8
		b_load : 5
		a_load_2 : 9
		b_load_2 : 7
	State 3
		tmp_4_cast : 1
		a_addr_1 : 2
		tmp_9 : 1
		tmp_9_cast : 2
		b_addr_1 : 3
		tmp_10 : 1
		a_load_1 : 3
		b_load_1 : 4
	State 4
		tmp_7 : 1
		tmp_7_2 : 1
		tmp1 : 2
	State 5
		res_addr : 1
		tmp_7_1 : 1
		tmp_8_2 : 2
		StgValue_77 : 3
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_179 |    0    |    17   |    9    |
|          |         i_1_fu_185         |    0    |    11   |    8    |
|          |        tmp_8_fu_240        |    0    |    20   |    10   |
|    add   |        tmp_s_fu_260        |    0    |    17   |    9    |
|          |        tmp_4_fu_271        |    0    |    20   |    10   |
|          |        tmp_9_fu_287        |    0    |    14   |    9    |
|          |        tmp_10_fu_298       |    0    |    20   |    10   |
|          |         j_1_fu_303         |    0    |    11   |    8    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       tmp_7_2_fu_322       |    0    |    0    |    62   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_1_fu_229        |    0    |    17   |    9    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_197       |    0    |    0    |    2    |
|          |      tmp_mid2_v_fu_205     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_173  |    0    |    0    |    2    |
|          |       exitcond_fu_191      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_340         |    1    |    0    |    0    |
|          |         grp_fu_348         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_mid2_cast_fu_213    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_225     |    0    |    0    |    0    |
|          |        tmp_2_fu_251        |    0    |    0    |    0    |
|   zext   |     tmp_2_cast3_fu_256     |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_266     |    0    |    0    |    0    |
|          |     tmp_2_cast4_fu_281     |    0    |    0    |    0    |
|          |      tmp_2_cast_fu_284     |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_293     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_217         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_1_cast_fu_235     |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_246     |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_276     |    0    |    0    |    0    |
|          |        tmp_5_fu_308        |    0    |    0    |    0    |
|   sext   |        tmp_6_fu_312        |    0    |    0    |    0    |
|          |       tmp_5_2_fu_316       |    0    |    0    |    0    |
|          |       tmp_6_2_fu_319       |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_328     |    0    |    0    |    0    |
|          |       tmp_5_1_fu_332       |    0    |    0    |    0    |
|          |       tmp_6_1_fu_336       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   147   |   151   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_addr_1_reg_403     |    4   |
|      a_addr_2_reg_388     |    4   |
|       a_addr_reg_383      |    4   |
|      a_load_2_reg_418     |    8   |
|      b_addr_1_reg_408     |    4   |
|      b_addr_2_reg_398     |    4   |
|       b_addr_reg_393      |    4   |
|      b_load_2_reg_423     |    8   |
|  exitcond_flatten_reg_356 |    1   |
|         i_reg_143         |    2   |
|indvar_flatten_next_reg_360|    4   |
|   indvar_flatten_reg_132  |    4   |
|        j_1_reg_428        |    2   |
|       j_mid2_reg_365      |    2   |
|         j_reg_154         |    2   |
|          reg_165          |    8   |
|          reg_169          |    8   |
|        tmp1_reg_433       |   16   |
|       tmp_10_reg_413      |    5   |
|       tmp_1_reg_377       |    5   |
|     tmp_mid2_v_reg_372    |    2   |
+---------------------------+--------+
|           Total           |   101  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_86 |  p3  |   2  |   4  |    8   ||    9    |
| grp_access_fu_91 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_91 |  p3  |   2  |   4  |    8   ||    9    |
|    grp_fu_348    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  6.355  ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   147  |   151  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   69   |
|  Register |    -   |    -   |   101  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   248  |   220  |
+-----------+--------+--------+--------+--------+
