Analysis & Synthesis report for toolflow
Wed Dec  7 14:54:40 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 17. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 18. Source assignments for n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4
 19. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 20. Parameter Settings for User Entity Instance: mem:IMem
 21. Parameter Settings for User Entity Instance: mem:DMem
 22. Parameter Settings for User Entity Instance: ALU:MathUnit
 23. Parameter Settings for User Entity Instance: ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter
 24. Parameter Settings for User Entity Instance: ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder
 25. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:0:REGI
 26. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:1:REGI
 27. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:2:REGI
 28. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:3:REGI
 29. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:4:REGI
 30. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:5:REGI
 31. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:6:REGI
 32. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:7:REGI
 33. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:8:REGI
 34. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:9:REGI
 35. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:10:REGI
 36. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:11:REGI
 37. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:12:REGI
 38. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:13:REGI
 39. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:14:REGI
 40. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:15:REGI
 41. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:16:REGI
 42. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:17:REGI
 43. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:18:REGI
 44. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:19:REGI
 45. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:20:REGI
 46. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:21:REGI
 47. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:22:REGI
 48. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:23:REGI
 49. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:24:REGI
 50. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:25:REGI
 51. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:26:REGI
 52. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:27:REGI
 53. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:28:REGI
 54. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:29:REGI
 55. Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:30:REGI
 56. Parameter Settings for User Entity Instance: n_dff:PCP4
 57. Parameter Settings for User Entity Instance: n_dff:PCP41
 58. Parameter Settings for User Entity Instance: n_dff:PCP42
 59. Parameter Settings for User Entity Instance: n_dff:PCP43
 60. Parameter Settings for User Entity Instance: n_dff:BRANCH2
 61. Parameter Settings for User Entity Instance: n_dff:BRANCH3
 62. Parameter Settings for User Entity Instance: n_dff:BRANCH4
 63. Parameter Settings for User Entity Instance: n_dff:JUMP2
 64. Parameter Settings for User Entity Instance: n_dff:JUMP3
 65. Parameter Settings for User Entity Instance: n_dff:JUMP4
 66. Parameter Settings for User Entity Instance: n_dff:C2
 67. Parameter Settings for User Entity Instance: n_dff:C3
 68. Parameter Settings for User Entity Instance: n_dff:C4
 69. Parameter Settings for User Entity Instance: n_dff:INST2
 70. Parameter Settings for User Entity Instance: n_dff:INST3
 71. Parameter Settings for User Entity Instance: n_dff:INST4
 72. Parameter Settings for User Entity Instance: n_dff:INST5
 73. Parameter Settings for User Entity Instance: n_dff:REGA2
 74. Parameter Settings for User Entity Instance: n_dff:REGA3
 75. Parameter Settings for User Entity Instance: n_dff:REGA4
 76. Parameter Settings for User Entity Instance: n_dff:REGB2
 77. Parameter Settings for User Entity Instance: n_dff:EXTEND2
 78. Parameter Settings for User Entity Instance: n_dff:SHAMT2
 79. Parameter Settings for User Entity Instance: n_dff:ALUOUT
 80. Parameter Settings for User Entity Instance: n_dff:ALUOUT2
 81. Parameter Settings for User Entity Instance: n_dff:DMEMIN
 82. Parameter Settings for User Entity Instance: n_dff:DMEMIN2
 83. Parameter Settings for User Entity Instance: n_dff:DMEMOUT
 84. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
 85. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
 86. Parameter Settings for Inferred Entity Instance: n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0
 87. altsyncram Parameter Settings by Entity Instance
 88. altshift_taps Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "n_dff:DMEMOUT"
 90. Port Connectivity Checks: "n_dff:DMEMIN2"
 91. Port Connectivity Checks: "n_dff:DMEMIN"
 92. Port Connectivity Checks: "n_dff:ALUOUT2"
 93. Port Connectivity Checks: "n_dff:ALUOUT"
 94. Port Connectivity Checks: "n_dff:SHAMT2"
 95. Port Connectivity Checks: "n_dff:EXTEND2"
 96. Port Connectivity Checks: "n_dff:REGB2"
 97. Port Connectivity Checks: "n_dff:REGA4"
 98. Port Connectivity Checks: "n_dff:REGA3"
 99. Port Connectivity Checks: "n_dff:REGA2"
100. Port Connectivity Checks: "n_dff:INST5"
101. Port Connectivity Checks: "n_dff:INST4"
102. Port Connectivity Checks: "n_dff:INST3"
103. Port Connectivity Checks: "n_dff:INST2"
104. Port Connectivity Checks: "n_dff:C4"
105. Port Connectivity Checks: "n_dff:C3"
106. Port Connectivity Checks: "n_dff:C2"
107. Port Connectivity Checks: "dffgSpecial:PC"
108. Port Connectivity Checks: "n_dff:JUMP4"
109. Port Connectivity Checks: "n_dff:JUMP3"
110. Port Connectivity Checks: "n_dff:JUMP2"
111. Port Connectivity Checks: "n_dff:BRANCH4"
112. Port Connectivity Checks: "n_dff:BRANCH3"
113. Port Connectivity Checks: "n_dff:BRANCH2"
114. Port Connectivity Checks: "dffg:EQUAL4"
115. Port Connectivity Checks: "dffg:EQUAL3"
116. Port Connectivity Checks: "dffg:EQUAL2"
117. Port Connectivity Checks: "n_dff:PCP43"
118. Port Connectivity Checks: "n_dff:PCP42"
119. Port Connectivity Checks: "n_dff:PCP41"
120. Port Connectivity Checks: "n_dff:PCP4"
121. Port Connectivity Checks: "ALU:MathUnit|addsub:g_addsub"
122. Port Connectivity Checks: "control:ControlUnit"
123. Post-Synthesis Netlist Statistics for Top Partition
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec  7 14:54:40 2022           ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,929                                           ;
;     Total combinational functions  ; 2,785                                           ;
;     Dedicated logic registers      ; 1,372                                           ;
; Total registers                    ; 1372                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,647                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+--------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+--------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/ALU/ALU.vhd                 ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd                        ;         ;
; ../../proj/src/ALU/AddSub.vhd              ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd                     ;         ;
; ../../proj/src/ALU/Barrel_Shifter.vhd      ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd             ;         ;
; ../../proj/src/ALU/FullAdder.vhd           ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd                  ;         ;
; ../../proj/src/Basic/Nor.vhd               ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd                      ;         ;
; ../../proj/src/Basic/andg2.vhd             ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd                    ;         ;
; ../../proj/src/Basic/dffg.vhd              ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd                     ;         ;
; ../../proj/src/Basic/dffgSpecial.vhd       ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd              ;         ;
; ../../proj/src/Basic/mux32t1.vhd           ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd                  ;         ;
; ../../proj/src/Basic/n_dff.vhd             ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd                    ;         ;
; ../../proj/src/Basic/org2.vhd              ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd                     ;         ;
; ../../proj/src/Basic/xorg2.vhd             ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd                    ;         ;
; ../../proj/src/Control/control.vhd         ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd                ;         ;
; ../../proj/src/MIPS_types.vhd              ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd                     ;         ;
; ../../proj/src/RegFile/regfile.vhd         ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd                ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd        ;         ;
; ../../proj/src/TopLevel/mem.vhd            ; yes             ; User VHDL File               ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd                   ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal211.inc                             ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/aglobal211.inc                           ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                 ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                 ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                               ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_eg81.tdf                     ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/altsyncram_eg81.tdf ;         ;
; altshift_taps.tdf                          ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/altshift_taps.tdf                        ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_counter.inc                          ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_compare.inc                          ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                 ; /usr/local/quartus/21.1/quartus/libraries/megafunctions/lpm_constant.inc                         ;         ;
; db/shift_taps_hkm.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/shift_taps_hkm.tdf  ;         ;
; db/altsyncram_7961.tdf                     ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/altsyncram_7961.tdf ;         ;
; db/add_sub_24e.tdf                         ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/add_sub_24e.tdf     ;         ;
; db/cntr_6pf.tdf                            ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cntr_6pf.tdf        ;         ;
; db/cmpr_ogc.tdf                            ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cmpr_ogc.tdf        ;         ;
; db/cntr_p8h.tdf                            ; yes             ; Auto-Generated Megafunction  ; /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cntr_p8h.tdf        ;         ;
+--------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,929      ;
;                                             ;            ;
; Total combinational functions               ; 2785       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2316       ;
;     -- 3 input functions                    ; 316        ;
;     -- <=2 input functions                  ; 153        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2726       ;
;     -- arithmetic mode                      ; 59         ;
;                                             ;            ;
; Total registers                             ; 1372       ;
;     -- Dedicated logic registers            ; 1372       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65647      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1473       ;
; Total fan-out                               ; 16836      ;
; Average fan-out                             ; 3.78       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_Processor                              ; 2785 (615)          ; 1372 (0)                  ; 65647       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                 ; MIPS_Processor  ; work         ;
;    |ALU:MathUnit|                            ; 611 (415)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit                                                                                                    ; ALU             ; work         ;
;       |Barrel_Shifter:g_Barrel_Shifter|      ; 144 (144)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter                                                                    ; Barrel_Shifter  ; work         ;
;       |addsub:g_addsub|                      ; 42 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub                                                                                    ; addsub          ; work         ;
;          |FullAdder:g_FullAdder|             ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder                                                              ; FullAdder       ; work         ;
;             |andg2:\g_AaB:0:andi|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|andg2:\g_AaB:0:andi                                          ; andg2           ; work         ;
;             |andg2:\g_AxBaC:0:andi|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|andg2:\g_AxBaC:0:andi                                        ; andg2           ; work         ;
;             |org2:\g_oC:10:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:10:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:11:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:11:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:12:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:12:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:13:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:13:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:14:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:14:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:15:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:15:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:16:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:16:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:17:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:17:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:18:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:18:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:19:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:19:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:1:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:1:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:20:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:20:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:21:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:21:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:22:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:22:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:23:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:23:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:24:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:24:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:25:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:25:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:26:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:26:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:27:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:27:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:28:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:28:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:29:ori|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:29:ori                                            ; org2            ; work         ;
;             |org2:\g_oC:2:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:2:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:3:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:3:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:4:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:4:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:5:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:5:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:6:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:6:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:7:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:7:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:8:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:8:ori                                             ; org2            ; work         ;
;             |org2:\g_oC:9:ori|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|org2:\g_oC:9:ori                                             ; org2            ; work         ;
;             |xorg2:\g_AxBxC:11:xori|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:11:xori                                       ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:13:xori|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:13:xori                                       ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:1:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:1:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:2:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:2:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:3:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:3:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:4:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:4:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:5:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:5:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:6:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:6:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:7:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:7:xori                                        ; xorg2           ; work         ;
;             |xorg2:\g_AxBxC:8:xori|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder|xorg2:\g_AxBxC:8:xori                                        ; xorg2           ; work         ;
;          |xorg2:\g_B:1:xori|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|addsub:g_addsub|xorg2:\g_B:1:xori                                                                  ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:10:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:10:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:11:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:11:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:12:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:12:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:13:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:13:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:25:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:25:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:26:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:26:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:27:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:27:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:28:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:28:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:30:xorgi|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:30:xorgi                                                                           ; xorg2           ; work         ;
;       |xorg2:\g_Xorg_N:9:xorgi|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU:MathUnit|xorg2:\g_Xorg_N:9:xorgi                                                                            ; xorg2           ; work         ;
;    |control:ControlUnit|                     ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:ControlUnit                                                                                             ; control         ; work         ;
;    |dffgSpecial:PC|                          ; 1 (1)               ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|dffgSpecial:PC                                                                                                  ; dffgSpecial     ; work         ;
;    |mem:DMem|                                ; 15 (15)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                        ; mem             ; work         ;
;       |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                                                   ; altsyncram      ; work         ;
;          |altsyncram_eg81:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                    ; altsyncram_eg81 ; work         ;
;    |mem:IMem|                                ; 28 (28)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                        ; mem             ; work         ;
;       |altsyncram:ram_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                                                   ; altsyncram      ; work         ;
;          |altsyncram_eg81:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                    ; altsyncram_eg81 ; work         ;
;    |n_dff:ALUOUT2|                           ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2                                                                                                   ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:0:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:10:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:11:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:12:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:13:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:14:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:15:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:16:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:17:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:18:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:19:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:1:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:20:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:21:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:22:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:23:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:24:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:25:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:26:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:27:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:28:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:29:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:2:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:30:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:31:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:3:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:4:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:5:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:6:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:7:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:8:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT2|dffg:\G_NDFF:9:DFFI                                                                               ; dffg            ; work         ;
;    |n_dff:ALUOUT|                            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT                                                                                                    ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:0:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:10:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:11:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:12:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:13:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:14:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:15:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:16:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:17:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:18:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:19:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:1:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:20:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:21:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:22:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:23:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:24:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:25:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:26:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:27:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:28:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:29:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:2:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:30:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:31:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:3:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:4:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:5:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:6:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:7:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:8:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:ALUOUT|dffg:\G_NDFF:9:DFFI                                                                                ; dffg            ; work         ;
;    |n_dff:C2|                                ; 10 (0)              ; 14 (0)                    ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2                                                                                                        ; n_dff           ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:10:DFFI                                                                                   ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:12:DFFI                                                                                   ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 9 (0)               ; 6 (0)                     ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:14:DFFI                                                                                   ; dffg            ; work         ;
;          |altshift_taps:s_Q_rtl_0|           ; 9 (0)               ; 6 (0)                     ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0                                                           ; altshift_taps   ; work         ;
;             |shift_taps_hkm:auto_generated|  ; 9 (2)               ; 6 (3)                     ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated                             ; shift_taps_hkm  ; work         ;
;                |altsyncram_7961:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 111         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4 ; altsyncram_7961 ; work         ;
;                |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf        ; work         ;
;                |cntr_p8h:cntr5|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h        ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:16:DFFI                                                                                   ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:17:DFFI                                                                                   ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:6:DFFI                                                                                    ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:7:DFFI                                                                                    ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:8:DFFI                                                                                    ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:9:DFFI                                                                                    ; dffg            ; work         ;
;    |n_dff:C3|                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C3                                                                                                        ; n_dff           ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:C3|dffg:\G_NDFF:17:DFFI                                                                                   ; dffg            ; work         ;
;    |n_dff:DMEMIN2|                           ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2                                                                                                   ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:0:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:10:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:11:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:12:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:13:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:14:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:15:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:16:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:17:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:18:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:19:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:1:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:20:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:21:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:22:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:23:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:24:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:25:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:26:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:27:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:28:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:29:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:2:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:30:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:31:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:3:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:4:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:5:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:6:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:7:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:8:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN2|dffg:\G_NDFF:9:DFFI                                                                               ; dffg            ; work         ;
;    |n_dff:DMEMIN|                            ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN                                                                                                    ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:0:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:10:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:11:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:12:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:13:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:14:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:15:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:16:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:17:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:18:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:19:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:1:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:20:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:21:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:22:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:23:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:24:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:25:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:26:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:27:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:28:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:29:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:2:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:30:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:31:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:3:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:4:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:5:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:6:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:7:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:8:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:DMEMIN|dffg:\G_NDFF:9:DFFI                                                                                ; dffg            ; work         ;
;    |n_dff:EXTEND2|                           ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2                                                                                                   ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:0:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:11:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:12:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:13:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:14:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:15:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:1:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:2:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI                                                                              ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:3:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:4:DFFI                                                                               ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:EXTEND2|dffg:\G_NDFF:5:DFFI                                                                               ; dffg            ; work         ;
;    |n_dff:INST3|                             ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:21:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:22:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST3|dffg:\G_NDFF:23:DFFI                                                                                ; dffg            ; work         ;
;    |n_dff:INST4|                             ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:11:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:12:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:13:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:14:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:15:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST4|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;    |n_dff:INST5|                             ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:11:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:12:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:13:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:14:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:15:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:INST5|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;    |n_dff:PCP4|                              ; 0 (0)               ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4                                                                                                      ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:0:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:10:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:11:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:12:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:13:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:14:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:15:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:16:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:17:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:18:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:19:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:1:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:20:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:21:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:22:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:23:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:24:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:25:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:26:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:27:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:28:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:29:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:2:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:30:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:3:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:4:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:5:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:6:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:7:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:8:DFFI                                                                                  ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:PCP4|dffg:\G_NDFF:9:DFFI                                                                                  ; dffg            ; work         ;
;    |n_dff:REGA2|                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:0:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:10:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:11:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:12:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:13:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:14:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:15:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:1:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:21:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:22:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:23:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:24:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:25:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:26:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:27:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:28:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:29:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:2:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:30:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:31:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:3:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:4:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:5:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:6:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:7:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:8:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA2|dffg:\G_NDFF:9:DFFI                                                                                 ; dffg            ; work         ;
;    |n_dff:REGA3|                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:0:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:10:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:11:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:12:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:13:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:14:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:15:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:1:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:21:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:22:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:23:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:24:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:25:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:26:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:27:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:28:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:29:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:2:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:30:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:31:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:3:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:4:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:5:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:6:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:7:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:8:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA3|dffg:\G_NDFF:9:DFFI                                                                                 ; dffg            ; work         ;
;    |n_dff:REGA4|                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:0:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:10:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:11:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:12:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:13:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:14:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:15:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:1:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:21:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:22:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:23:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:24:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:25:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:26:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:27:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:28:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:29:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:2:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:30:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:31:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:3:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:4:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:5:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:6:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:7:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:8:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGA4|dffg:\G_NDFF:9:DFFI                                                                                 ; dffg            ; work         ;
;    |n_dff:REGB2|                             ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2                                                                                                     ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:0:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:10:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:10:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:11:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:11:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:12:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:12:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:13:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:13:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:14:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:14:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:15:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:15:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:16:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:16:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:17:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:17:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:18:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:18:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:19:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:19:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:1:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:20:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:20:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:21:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:21:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:22:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:22:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:23:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:23:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:24:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:24:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:25:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:25:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:26:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:26:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:27:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:27:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:28:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:28:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:29:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:29:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:2:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:30:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:30:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:31:DFFI|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:31:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:3:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:4:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:5:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:5:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:6:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:6:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:7:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:7:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:8:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:8:DFFI                                                                                 ; dffg            ; work         ;
;       |dffg:\G_NDFF:9:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:REGB2|dffg:\G_NDFF:9:DFFI                                                                                 ; dffg            ; work         ;
;    |n_dff:SHAMT2|                            ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:SHAMT2                                                                                                    ; n_dff           ; work         ;
;       |dffg:\G_NDFF:0:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:SHAMT2|dffg:\G_NDFF:0:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:1:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:SHAMT2|dffg:\G_NDFF:1:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:2:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:SHAMT2|dffg:\G_NDFF:2:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:3:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:SHAMT2|dffg:\G_NDFF:3:DFFI                                                                                ; dffg            ; work         ;
;       |dffg:\G_NDFF:4:DFFI|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_dff:SHAMT2|dffg:\G_NDFF:4:DFFI                                                                                ; dffg            ; work         ;
;    |regfile:Registers|                       ; 1421 (1421)         ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers                                                                                               ; regfile         ; work         ;
;       |n_dff:\REGS:0:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:10:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:10:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:11:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:11:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:12:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:12:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:13:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:13:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:14:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:14:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:15:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:15:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:16:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:16:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:17:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:17:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:18:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:18:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:19:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:19:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:1:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:1:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:20:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:20:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:21:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:21:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:22:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:22:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:23:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:23:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:24:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:24:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:25:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:25:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:26:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:26:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:27:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:27:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:28:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:28:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:29:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:29:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:2:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:2:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:30:REGI|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI                                                                           ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:0:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:10:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:11:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:12:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:13:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:14:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:15:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:16:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:17:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:18:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:19:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:1:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:20:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:21:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:22:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:23:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:24:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:25:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:26:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:27:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:28:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:29:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:2:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:30:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:31:DFFI                                                      ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:3:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:4:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:5:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:6:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:7:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:8:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:30:REGI|dffg:\G_NDFF:9:DFFI                                                       ; dffg            ; work         ;
;       |n_dff:\REGS:3:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:3:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:4:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:4:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:5:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:5:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:6:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:6:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:7:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:7:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:8:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:8:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
;       |n_dff:\REGS:9:REGI|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI                                                                            ; n_dff           ; work         ;
;          |dffg:\G_NDFF:0:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:0:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:10:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:10:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:11:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:11:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:12:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:12:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:13:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:13:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:14:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:14:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:15:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:15:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:16:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:16:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:17:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:17:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:18:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:18:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:19:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:19:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:1:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:1:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:20:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:20:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:21:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:21:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:22:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:22:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:23:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:23:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:24:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:24:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:25:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:25:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:26:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:26:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:27:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:27:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:28:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:28:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:29:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:29:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:2:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:2:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:30:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:30:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:31:DFFI|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:31:DFFI                                                       ; dffg            ; work         ;
;          |dffg:\G_NDFF:3:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:3:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:4:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:4:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:5:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:5:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:6:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:6:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:7:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:7:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:8:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:8:DFFI                                                        ; dffg            ; work         ;
;          |dffg:\G_NDFF:9:DFFI|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|regfile:Registers|n_dff:\REGS:9:REGI|dffg:\G_NDFF:9:DFFI                                                        ; dffg            ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 37           ; 3            ; 37           ; 111   ; None ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; regfile:Registers|o_RDATA0[0]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA1[0]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[1]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[2]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[3]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA0[1]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA1[4]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[5]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[6]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[7]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA0[2]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA1[16]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[17]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[18]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[19]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[20]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[21]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[22]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[23]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA0[4]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA1[8]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[9]                       ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[10]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[11]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[12]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[13]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[14]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[15]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[24]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[25]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[26]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[27]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[28]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[29]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[30]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA1[31]                      ; regfile:Registers|o_RDATA1[31] ; yes                    ;
; regfile:Registers|o_RDATA0[3]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[5]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[6]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[7]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[8]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[9]                       ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[10]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[11]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[12]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[13]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[14]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[15]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[16]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[17]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[18]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[19]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[20]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[21]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[22]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[23]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[24]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[25]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[26]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[27]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[28]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[29]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[30]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; regfile:Registers|o_RDATA0[31]                      ; regfile:Registers|o_RDATA0[31] ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------+----------------------------------------------------+
; Register name                          ; Reason for Removal                                 ;
+----------------------------------------+----------------------------------------------------+
; n_dff:PCP4|dffg:\G_NDFF:31:DFFI|s_Q    ; Stuck at GND due to stuck port data_in             ;
; n_dff:PCP41|dffg:\G_NDFF:31:DFFI|s_Q   ; Stuck at GND due to stuck port data_in             ;
; n_dff:PCP42|dffg:\G_NDFF:31:DFFI|s_Q   ; Stuck at GND due to stuck port data_in             ;
; n_dff:PCP43|dffg:\G_NDFF:31:DFFI|s_Q   ; Stuck at GND due to stuck port data_in             ;
; dffgSpecial:PC|s_Q[31]                 ; Lost fanout                                        ;
; n_dff:EXTEND2|dffg:\G_NDFF:10:DFFI|s_Q ; Merged with n_dff:SHAMT2|dffg:\G_NDFF:4:DFFI|s_Q   ;
; n_dff:EXTEND2|dffg:\G_NDFF:9:DFFI|s_Q  ; Merged with n_dff:SHAMT2|dffg:\G_NDFF:3:DFFI|s_Q   ;
; n_dff:EXTEND2|dffg:\G_NDFF:8:DFFI|s_Q  ; Merged with n_dff:SHAMT2|dffg:\G_NDFF:2:DFFI|s_Q   ;
; n_dff:EXTEND2|dffg:\G_NDFF:7:DFFI|s_Q  ; Merged with n_dff:SHAMT2|dffg:\G_NDFF:1:DFFI|s_Q   ;
; n_dff:EXTEND2|dffg:\G_NDFF:6:DFFI|s_Q  ; Merged with n_dff:SHAMT2|dffg:\G_NDFF:0:DFFI|s_Q   ;
; n_dff:EXTEND2|dffg:\G_NDFF:16:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:17:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:18:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:19:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:20:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:21:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:22:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:23:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:24:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:25:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:26:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:27:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:28:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:29:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:EXTEND2|dffg:\G_NDFF:30:DFFI|s_Q ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:31:DFFI|s_Q ;
; n_dff:INST3|dffg:\G_NDFF:15:DFFI|s_Q   ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:15:DFFI|s_Q ;
; n_dff:INST3|dffg:\G_NDFF:14:DFFI|s_Q   ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:14:DFFI|s_Q ;
; n_dff:INST3|dffg:\G_NDFF:13:DFFI|s_Q   ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:13:DFFI|s_Q ;
; n_dff:INST3|dffg:\G_NDFF:12:DFFI|s_Q   ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:12:DFFI|s_Q ;
; n_dff:INST3|dffg:\G_NDFF:11:DFFI|s_Q   ; Merged with n_dff:EXTEND2|dffg:\G_NDFF:11:DFFI|s_Q ;
; Total Number of Removed Registers = 30 ;                                                    ;
+----------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+-------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; n_dff:PCP4|dffg:\G_NDFF:31:DFFI|s_Q ; Stuck at GND              ; n_dff:PCP41|dffg:\G_NDFF:31:DFFI|s_Q, n_dff:PCP42|dffg:\G_NDFF:31:DFFI|s_Q, ;
;                                     ; due to stuck port data_in ; n_dff:PCP43|dffg:\G_NDFF:31:DFFI|s_Q                                        ;
+-------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1372  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1368  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 993   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                        ;
+-------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------+---------+
; n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|dffe6 ; 37      ;
; dffgSpecial:PC|s_Q[22]                                                                    ; 1       ;
; Total number of inverted registers = 2                                                    ;         ;
+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                  ;
+----------------------------------------+-----------------------------------------+------------+
; Register Name                          ; Megafunction                            ; Type       ;
+----------------------------------------+-----------------------------------------+------------+
; n_dff:INST2|dffg:\G_NDFF:0:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:1:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:2:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:3:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:4:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:5:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:6:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:7:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:8:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:9:DFFI|s_Q    ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:10:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:11:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:12:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:13:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:14:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:15:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:16:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:17:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:18:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:19:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:20:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:21:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:22:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:23:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:24:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:25:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:26:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:27:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:28:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:29:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:30:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:INST2|dffg:\G_NDFF:31:DFFI|s_Q   ; mem:IMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:0:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:1:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:2:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:3:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:4:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:5:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:6:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:7:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:8:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:9:DFFI|s_Q  ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:10:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:11:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:12:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:13:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:14:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:15:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:16:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:17:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:18:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:19:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:20:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:21:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:22:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:23:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:24:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:25:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:26:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:27:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:28:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:29:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:30:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:DMEMOUT|dffg:\G_NDFF:31:DFFI|s_Q ; mem:DMem|ram_rtl_0                      ; RAM        ;
; n_dff:C4|dffg:\G_NDFF:14:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C3|dffg:\G_NDFF:14:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C4|dffg:\G_NDFF:5:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C3|dffg:\G_NDFF:5:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C2|dffg:\G_NDFF:5:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:0:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:0:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:0:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C4|dffg:\G_NDFF:3:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C3|dffg:\G_NDFF:3:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C2|dffg:\G_NDFF:3:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C4|dffg:\G_NDFF:15:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C3|dffg:\G_NDFF:15:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C2|dffg:\G_NDFF:15:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:4:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:4:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:4:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:3:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:3:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:3:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:2:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:2:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:2:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:1:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:1:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:1:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:5:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:5:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:5:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:6:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:6:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:6:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:7:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:7:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:7:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:8:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:8:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:8:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:9:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:9:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:9:DFFI|s_Q    ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:10:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:10:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:10:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:11:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:11:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:11:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:12:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:12:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:12:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:13:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:13:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:13:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:14:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:14:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:14:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:15:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:15:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:15:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:16:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:16:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:16:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:17:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:17:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:17:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:18:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:18:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:18:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:19:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:19:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:19:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:20:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:20:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:20:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:21:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:21:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:21:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:22:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:22:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:22:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:23:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:23:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:23:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:24:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:24:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:24:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:25:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:25:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:25:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:26:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:26:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:26:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:27:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:27:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:27:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:28:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:28:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:28:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:29:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:29:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:29:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP43|dffg:\G_NDFF:30:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP42|dffg:\G_NDFF:30:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:PCP41|dffg:\G_NDFF:30:DFFI|s_Q   ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C4|dffg:\G_NDFF:18:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C3|dffg:\G_NDFF:18:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C2|dffg:\G_NDFF:18:DFFI|s_Q      ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C4|dffg:\G_NDFF:0:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C3|dffg:\G_NDFF:0:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
; n_dff:C2|dffg:\G_NDFF:0:DFFI|s_Q       ; n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0 ; SHIFT_TAPS ;
+----------------------------------------+-----------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|dffgSpecial:PC|s_Q[1]                                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|dffgSpecial:PC|s_Q[14]                                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |MIPS_Processor|n_dff:C2|dffg:\G_NDFF:9:DFFI|s_Q                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |MIPS_Processor|regfile:Registers|s_WRITELINES[30]                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|s_alub[30]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|s_alub[0]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|s_RegWrAddr[1]                                        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|s_RegWrData                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|regfile:Registers|o_RDATA1[16]                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|regfile:Registers|o_RDATA0[16]                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|ALU:MathUnit|Mux29                                    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 22 LEs               ; 2 LEs                  ; No         ; |MIPS_Processor|ALU:MathUnit|Mux8                                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|ALU:MathUnit|Mux24                                    ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |MIPS_Processor|ALU:MathUnit|Mux21                                    ;
; 26:1               ; 5 bits    ; 85 LEs        ; 55 LEs               ; 30 LEs                 ; No         ; |MIPS_Processor|ALU:MathUnit|Mux15                                    ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |MIPS_Processor|ALU:MathUnit|Mux12                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_hkm:auto_generated|altsyncram_7961:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MathUnit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:0:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:1:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:2:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:3:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:4:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:5:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:6:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:7:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:8:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:9:REGI ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:10:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:11:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:12:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:13:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:14:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:15:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:16:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:17:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:18:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:19:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:20:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:21:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:22:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:23:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:24:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:25:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:26:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:27:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:28:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:29:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:Registers|n_dff:\REGS:30:REGI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:PCP4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:PCP41 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:PCP42 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:PCP43 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:BRANCH2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:BRANCH3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:BRANCH4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:JUMP2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:JUMP3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:JUMP4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:C2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 21    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:C3 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 21    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:C4 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 21    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:INST2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:INST3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:INST4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:INST5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:REGA2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:REGA3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:REGA4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:REGB2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:EXTEND2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:SHAMT2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:ALUOUT ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:ALUOUT2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:DMEMIN ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:DMEMIN2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_dff:DMEMOUT ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                 ;
+----------------+----------------+----------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                              ;
; TAP_DISTANCE   ; 3              ; Untyped                                                              ;
; WIDTH          ; 37             ; Untyped                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                              ;
; CBXI_PARAMETER ; shift_taps_hkm ; Untyped                                                              ;
+----------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 3                                                     ;
;     -- WIDTH               ; 37                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:DMEMOUT" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; w_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:DMEMIN2" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; w_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+------------------------------------------+
; Port Connectivity Checks: "n_dff:DMEMIN" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; w_en ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:ALUOUT2" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; w_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+------------------------------------------+
; Port Connectivity Checks: "n_dff:ALUOUT" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; w_en ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "n_dff:SHAMT2" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; w_en ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:EXTEND2" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; w_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:REGB2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:REGA4" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:REGA3" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:REGA2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_dff:INST5"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; w_en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[31..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:INST4" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:INST3" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:INST2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_dff:C4"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; w_en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[20..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[13..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[2..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[4]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "n_dff:C3"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; w_en ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "n_dff:C2"   ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; w_en ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "dffgSpecial:PC" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; i_we ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_dff:JUMP4"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; w_en ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:JUMP3" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:JUMP2"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; w_en    ; Input ; Info     ; Stuck at VCC ;
; d[1..0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_dff:BRANCH4"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; w_en ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:BRANCH3" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; w_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "n_dff:BRANCH2" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; w_en ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dffg:EQUAL4"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i_we ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_q  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "dffg:EQUAL3" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i_we ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "dffg:EQUAL2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; i_we ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:PCP43" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:PCP42" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:PCP41" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; w_en ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-----------------------------------------+
; Port Connectivity Checks: "n_dff:PCP4"  ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; w_en  ; Input ; Info     ; Stuck at VCC ;
; d[31] ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:MathUnit|addsub:g_addsub"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_c[29..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:ControlUnit"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1372                        ;
;     CLR               ; 375                         ;
;     ENA CLR           ; 993                         ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 2785                        ;
;     arith             ; 59                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 28                          ;
;     normal            ; 2726                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 288                         ;
;         4 data inputs ; 2316                        ;
; cycloneiii_ram_block  ; 101                         ;
;                       ;                             ;
; Max LUT depth         ; 34.00                       ;
; Average LUT depth     ; 7.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Dec  7 14:54:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd
    Info (12022): Found design unit 1: ALU-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 33
    Info (12023): Found entity 1: ALU File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd
    Info (12022): Found design unit 1: AddSub-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd Line: 12
    Info (12023): Found entity 1: addsub File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 33
    Info (12023): Found entity 1: Barrel_Shifter File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd
    Info (12022): Found design unit 1: FullAdder-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd Line: 13
    Info (12023): Found entity 1: FullAdder File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/FullAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd
    Info (12022): Found design unit 1: decoder5x32-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd Line: 10
    Info (12023): Found entity 1: decoder5x32 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/5x32decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd
    Info (12022): Found design unit 1: Norg-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd Line: 31
    Info (12023): Found entity 1: Norg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/Nor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd
    Info (12022): Found design unit 1: dffgSpecial-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd Line: 33
    Info (12023): Found entity 1: dffgSpecial File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/dffgSpecial.vhd Line: 23
Info (12021): Found 3 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd
    Info (12022): Found design unit 1: muxpkg File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd Line: 4
    Info (12022): Found design unit 2: mux32t1-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd Line: 18
    Info (12023): Found entity 1: mux32t1 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/mux32t1.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd
    Info (12022): Found design unit 1: n_dff-structural File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd Line: 14
    Info (12023): Found entity 1: n_dff File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd Line: 29
    Info (12023): Found entity 1: control File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Control/control.vhd Line: 4
Info (12021): Found 2 design units, including 0 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd
    Info (12022): Found design unit 1: pc-behavioral File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd Line: 20
    Info (12023): Found entity 1: pc File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/PC/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd
    Info (12022): Found design unit 1: regfile-mixed File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 17
    Info (12023): Found entity 1: regfile File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Info (12023): Found entity 1: MIPS_Processor File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 8
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object "s_Halt" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Ovfl" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(142): object "s_EQUAL4" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(149): object "s_BRANCH4" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 149
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(149): object "s_JUMP4" assigned a value but never read File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 149
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 160
Info (12128): Elaborating entity "control" for hierarchy "control:ControlUnit" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 180
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MathUnit" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 205
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 106
Info (10041): Inferred latch for "s_sra[0]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[1]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[2]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[3]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[4]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[5]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[6]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[7]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[8]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[9]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[10]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[11]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[12]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[13]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[14]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[15]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[16]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[17]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[18]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[19]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[20]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[21]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[22]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[23]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[24]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[25]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[26]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[27]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[28]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[29]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[30]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_sra[31]" at Barrel_Shifter.vhd(128) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (10041): Inferred latch for "s_srl[0]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[1]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[2]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[3]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[4]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[5]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[6]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[7]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[8]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[9]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[10]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[11]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[12]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[13]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[14]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[15]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[16]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[17]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[18]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[19]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[20]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[21]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[22]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[23]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[24]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[25]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[26]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[27]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[28]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[29]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[30]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_srl[31]" at Barrel_Shifter.vhd(95) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Info (10041): Inferred latch for "s_sll[0]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[1]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[2]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[3]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[4]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[5]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[6]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[7]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[8]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[9]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[10]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[11]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[12]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[13]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[14]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[15]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[16]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[17]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[18]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[19]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[20]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[21]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[22]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[23]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[24]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[25]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[26]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[27]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[28]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[29]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[30]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (10041): Inferred latch for "s_sll[31]" at Barrel_Shifter.vhd(62) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Info (12128): Elaborating entity "andg2" for hierarchy "ALU:MathUnit|andg2:\g_Andg_N:0:andi" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 113
Info (12128): Elaborating entity "org2" for hierarchy "ALU:MathUnit|org2:\g_Org_N:0:orgi" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 120
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU:MathUnit|xorg2:\g_Xorg_N:0:xorgi" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 127
Info (12128): Elaborating entity "Norg" for hierarchy "ALU:MathUnit|Norg:\g_Nor2_N:0:Nor2i" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 134
Info (12128): Elaborating entity "addsub" for hierarchy "ALU:MathUnit|addsub:g_addsub" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/ALU.vhd Line: 140
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:MathUnit|addsub:g_addsub|FullAdder:g_FullAdder" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/AddSub.vhd Line: 33
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:Registers" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 225
Info (10041): Inferred latch for "o_RDATA1[0]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[1]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[2]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[3]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[4]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[5]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[6]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[7]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[8]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[9]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[10]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[11]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[12]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[13]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[14]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[15]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[16]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[17]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[18]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[19]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[20]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[21]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[22]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[23]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[24]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[25]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[26]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[27]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[28]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[29]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[30]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA1[31]" at regfile.vhd(106) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
Info (10041): Inferred latch for "o_RDATA0[0]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[1]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[2]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[3]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[4]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[5]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[6]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[7]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[8]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[9]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[10]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[11]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[12]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[13]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[14]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[15]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[16]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[17]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[18]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[19]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[20]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[21]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[22]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[23]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[24]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[25]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[26]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[27]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[28]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[29]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[30]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "o_RDATA0[31]" at regfile.vhd(73) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
Info (10041): Inferred latch for "s_WRITELINES[1]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[2]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[3]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[4]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[5]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[6]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[7]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[8]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[9]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[10]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[11]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[12]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[13]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[14]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[15]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[16]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[17]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[18]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[19]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[20]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[21]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[22]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[23]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[24]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[25]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[26]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[27]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[28]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[29]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[30]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (10041): Inferred latch for "s_WRITELINES[31]" at regfile.vhd(39) File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 39
Info (12128): Elaborating entity "n_dff" for hierarchy "regfile:Registers|n_dff:\REGS:0:REGI" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 31
Info (12128): Elaborating entity "dffg" for hierarchy "regfile:Registers|n_dff:\REGS:0:REGI|dffg:\G_NDFF:0:DFFI" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/Basic/n_dff.vhd Line: 26
Info (12128): Elaborating entity "dffgSpecial" for hierarchy "dffgSpecial:PC" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 357
Info (12128): Elaborating entity "n_dff" for hierarchy "n_dff:C2" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 365
Info (12128): Elaborating entity "n_dff" for hierarchy "n_dff:SHAMT2" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 461
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[0]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[1]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[2]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[3]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[4]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[5]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[6]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[7]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[8]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[9]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[10]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[11]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[12]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[13]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[14]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[15]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[16]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[17]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[18]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[19]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[20]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[21]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[22]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[23]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[24]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[25]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[26]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[27]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[28]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[29]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[30]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sll[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 62
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_srl[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 95
Warning (14026): LATCH primitive "ALU:MathUnit|Barrel_Shifter:g_Barrel_Shifter|s_sra[31]" is permanently enabled File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/ALU/Barrel_Shifter.vhd Line: 128
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "n_dff:C2|dffg:\G_NDFF:14:DFFI|s_Q_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 37
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0"
Info (12133): Instantiated megafunction "n_dff:C2|dffg:\G_NDFF:14:DFFI|altshift_taps:s_Q_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "37"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf
    Info (12023): Found entity 1: shift_taps_hkm File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/shift_taps_hkm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7961.tdf
    Info (12023): Found entity 1: altsyncram_7961 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/altsyncram_7961.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/cntr_p8h.tdf Line: 26
Warning (13012): Latch regfile:Registers|o_RDATA0[0] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[0] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[1] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[2] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[3] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[1] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[4] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[5] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[6] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[7] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[2] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[16] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[17] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[18] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[19] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[20] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[21] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[22] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[23] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[4] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[8] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[9] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[10] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[11] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[12] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[13] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[14] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[15] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[24] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[25] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[26] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[27] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[28] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[29] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[30] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA1[31] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 106
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[3] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[5] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[6] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[7] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[8] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[9] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[10] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[11] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[12] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[13] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[14] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[15] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[16] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[17] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[18] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[19] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[20] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[21] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[22] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[23] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[24] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[25] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[26] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[27] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[28] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[29] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[30] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Warning (13012): Latch regfile:Registers|o_RDATA0[31] has unsafe behavior File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/RegFile/regfile.vhd Line: 73
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal mem:IMem|ram~43 File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/mem.vhd Line: 35
Info (13000): Registers with preset signals will power-up high File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/internal/QuartusWork/db/shift_taps_hkm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/wmhudson/Documents/Proj1/CPRE381PROJ1/TopLevel/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
Info (21057): Implemented 4316 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 4116 logic cells
    Info (21064): Implemented 101 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 296 warnings
    Info: Peak virtual memory: 678 megabytes
    Info: Processing ended: Wed Dec  7 14:54:40 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


