{"vcs1":{"timestamp_begin":1684352405.951464413, "rt":1.32, "ut":0.39, "st":0.20}}
{"vcselab":{"timestamp_begin":1684352407.364412748, "rt":1.19, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684352408.626897169, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684352405.296109141}
{"VCS_COMP_START_TIME": 1684352405.296109141}
{"VCS_COMP_END_TIME": 1684352411.451077848}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330444}}
{"stitch_vcselab": {"peak_mem": 228276}}
