# compile vhdl design source files
vhdl xil_defaultlib  "top_tb_func_synth.vhd"
vhdl xil_defaultlib  "../../../../equation.srcs/sim_1/new/top_tb.vhd"

# Do not sort compile order
nosort
