Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/poora/Desktop/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_top_behav xil_defaultlib.tb_alu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/alu_top.v" Line 1. Module alu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 1. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 1. Module subtractor32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/gate_and.v" Line 1. Module gate_and doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/gate_or.v" Line 1. Module gate_or doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/gate_xor.v" Line 1. Module gate_xor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/shift_module.v" Line 1. Module shift_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/comparator.v" Line 1. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/alu_top.v" Line 1. Module alu_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 1. Module adder32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 42. Module adder8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 67. Module adder4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/adder.v" Line 108. Module adder1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 1. Module subtractor32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 42. Module subtractor8bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 67. Module subtractor4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/subtractor.v" Line 108. Module subtractor1bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/gate_and.v" Line 1. Module gate_and doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/gate_or.v" Line 1. Module gate_or doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/gate_xor.v" Line 1. Module gate_xor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/shift_module.v" Line 1. Module shift_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/BaselineALU/comparator.v" Line 1. Module comparator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.adder4bit
Compiling module xil_defaultlib.adder8bit
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.subtractor1bit
Compiling module xil_defaultlib.subtractor4bit
Compiling module xil_defaultlib.subtractor8bit
Compiling module xil_defaultlib.subtractor32bit
Compiling module xil_defaultlib.gate_and
Compiling module xil_defaultlib.gate_or
Compiling module xil_defaultlib.gate_xor
Compiling module xil_defaultlib.shift_module
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.tb_alu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_top_behav
