
Autonomous.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08009f70  08009f70  00019f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3ec  0800a3ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3ec  0800a3ec  0001a3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3f4  0800a3f4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800a3f4  0800a3f4  0001a3f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a400  0800a400  0001a400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800a404  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000e78  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ee8  20000ee8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019ef5  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000336d  00000000  00000000  00039fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001398  00000000  00000000  0003d348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f75  00000000  00000000  0003e6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024cf2  00000000  00000000  0003f655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016c78  00000000  00000000  00064347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d4841  00000000  00000000  0007afbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005910  00000000  00000000  0014f800  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  00155110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009f58 	.word	0x08009f58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08009f58 	.word	0x08009f58

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a28:	f000 b970 	b.w	8000d0c <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9e08      	ldr	r6, [sp, #32]
 8000a4a:	460d      	mov	r5, r1
 8000a4c:	4604      	mov	r4, r0
 8000a4e:	460f      	mov	r7, r1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d14a      	bne.n	8000aea <__udivmoddi4+0xa6>
 8000a54:	428a      	cmp	r2, r1
 8000a56:	4694      	mov	ip, r2
 8000a58:	d965      	bls.n	8000b26 <__udivmoddi4+0xe2>
 8000a5a:	fab2 f382 	clz	r3, r2
 8000a5e:	b143      	cbz	r3, 8000a72 <__udivmoddi4+0x2e>
 8000a60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a64:	f1c3 0220 	rsb	r2, r3, #32
 8000a68:	409f      	lsls	r7, r3
 8000a6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000a6e:	4317      	orrs	r7, r2
 8000a70:	409c      	lsls	r4, r3
 8000a72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a76:	fa1f f58c 	uxth.w	r5, ip
 8000a7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a7e:	0c22      	lsrs	r2, r4, #16
 8000a80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a88:	fb01 f005 	mul.w	r0, r1, r5
 8000a8c:	4290      	cmp	r0, r2
 8000a8e:	d90a      	bls.n	8000aa6 <__udivmoddi4+0x62>
 8000a90:	eb1c 0202 	adds.w	r2, ip, r2
 8000a94:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000a98:	f080 811c 	bcs.w	8000cd4 <__udivmoddi4+0x290>
 8000a9c:	4290      	cmp	r0, r2
 8000a9e:	f240 8119 	bls.w	8000cd4 <__udivmoddi4+0x290>
 8000aa2:	3902      	subs	r1, #2
 8000aa4:	4462      	add	r2, ip
 8000aa6:	1a12      	subs	r2, r2, r0
 8000aa8:	b2a4      	uxth	r4, r4
 8000aaa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ab2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ab6:	fb00 f505 	mul.w	r5, r0, r5
 8000aba:	42a5      	cmp	r5, r4
 8000abc:	d90a      	bls.n	8000ad4 <__udivmoddi4+0x90>
 8000abe:	eb1c 0404 	adds.w	r4, ip, r4
 8000ac2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000ac6:	f080 8107 	bcs.w	8000cd8 <__udivmoddi4+0x294>
 8000aca:	42a5      	cmp	r5, r4
 8000acc:	f240 8104 	bls.w	8000cd8 <__udivmoddi4+0x294>
 8000ad0:	4464      	add	r4, ip
 8000ad2:	3802      	subs	r0, #2
 8000ad4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ad8:	1b64      	subs	r4, r4, r5
 8000ada:	2100      	movs	r1, #0
 8000adc:	b11e      	cbz	r6, 8000ae6 <__udivmoddi4+0xa2>
 8000ade:	40dc      	lsrs	r4, r3
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d908      	bls.n	8000b00 <__udivmoddi4+0xbc>
 8000aee:	2e00      	cmp	r6, #0
 8000af0:	f000 80ed 	beq.w	8000cce <__udivmoddi4+0x28a>
 8000af4:	2100      	movs	r1, #0
 8000af6:	e9c6 0500 	strd	r0, r5, [r6]
 8000afa:	4608      	mov	r0, r1
 8000afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b00:	fab3 f183 	clz	r1, r3
 8000b04:	2900      	cmp	r1, #0
 8000b06:	d149      	bne.n	8000b9c <__udivmoddi4+0x158>
 8000b08:	42ab      	cmp	r3, r5
 8000b0a:	d302      	bcc.n	8000b12 <__udivmoddi4+0xce>
 8000b0c:	4282      	cmp	r2, r0
 8000b0e:	f200 80f8 	bhi.w	8000d02 <__udivmoddi4+0x2be>
 8000b12:	1a84      	subs	r4, r0, r2
 8000b14:	eb65 0203 	sbc.w	r2, r5, r3
 8000b18:	2001      	movs	r0, #1
 8000b1a:	4617      	mov	r7, r2
 8000b1c:	2e00      	cmp	r6, #0
 8000b1e:	d0e2      	beq.n	8000ae6 <__udivmoddi4+0xa2>
 8000b20:	e9c6 4700 	strd	r4, r7, [r6]
 8000b24:	e7df      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000b26:	b902      	cbnz	r2, 8000b2a <__udivmoddi4+0xe6>
 8000b28:	deff      	udf	#255	; 0xff
 8000b2a:	fab2 f382 	clz	r3, r2
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	f040 8090 	bne.w	8000c54 <__udivmoddi4+0x210>
 8000b34:	1a8a      	subs	r2, r1, r2
 8000b36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b3a:	fa1f fe8c 	uxth.w	lr, ip
 8000b3e:	2101      	movs	r1, #1
 8000b40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b44:	fb07 2015 	mls	r0, r7, r5, r2
 8000b48:	0c22      	lsrs	r2, r4, #16
 8000b4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b4e:	fb0e f005 	mul.w	r0, lr, r5
 8000b52:	4290      	cmp	r0, r2
 8000b54:	d908      	bls.n	8000b68 <__udivmoddi4+0x124>
 8000b56:	eb1c 0202 	adds.w	r2, ip, r2
 8000b5a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000b5e:	d202      	bcs.n	8000b66 <__udivmoddi4+0x122>
 8000b60:	4290      	cmp	r0, r2
 8000b62:	f200 80cb 	bhi.w	8000cfc <__udivmoddi4+0x2b8>
 8000b66:	4645      	mov	r5, r8
 8000b68:	1a12      	subs	r2, r2, r0
 8000b6a:	b2a4      	uxth	r4, r4
 8000b6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b70:	fb07 2210 	mls	r2, r7, r0, r2
 8000b74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b78:	fb0e fe00 	mul.w	lr, lr, r0
 8000b7c:	45a6      	cmp	lr, r4
 8000b7e:	d908      	bls.n	8000b92 <__udivmoddi4+0x14e>
 8000b80:	eb1c 0404 	adds.w	r4, ip, r4
 8000b84:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b88:	d202      	bcs.n	8000b90 <__udivmoddi4+0x14c>
 8000b8a:	45a6      	cmp	lr, r4
 8000b8c:	f200 80bb 	bhi.w	8000d06 <__udivmoddi4+0x2c2>
 8000b90:	4610      	mov	r0, r2
 8000b92:	eba4 040e 	sub.w	r4, r4, lr
 8000b96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b9a:	e79f      	b.n	8000adc <__udivmoddi4+0x98>
 8000b9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ba0:	408b      	lsls	r3, r1
 8000ba2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ba6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000baa:	fa05 f401 	lsl.w	r4, r5, r1
 8000bae:	fa20 f307 	lsr.w	r3, r0, r7
 8000bb2:	40fd      	lsrs	r5, r7
 8000bb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bb8:	4323      	orrs	r3, r4
 8000bba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bbe:	fa1f fe8c 	uxth.w	lr, ip
 8000bc2:	fb09 5518 	mls	r5, r9, r8, r5
 8000bc6:	0c1c      	lsrs	r4, r3, #16
 8000bc8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bcc:	fb08 f50e 	mul.w	r5, r8, lr
 8000bd0:	42a5      	cmp	r5, r4
 8000bd2:	fa02 f201 	lsl.w	r2, r2, r1
 8000bd6:	fa00 f001 	lsl.w	r0, r0, r1
 8000bda:	d90b      	bls.n	8000bf4 <__udivmoddi4+0x1b0>
 8000bdc:	eb1c 0404 	adds.w	r4, ip, r4
 8000be0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000be4:	f080 8088 	bcs.w	8000cf8 <__udivmoddi4+0x2b4>
 8000be8:	42a5      	cmp	r5, r4
 8000bea:	f240 8085 	bls.w	8000cf8 <__udivmoddi4+0x2b4>
 8000bee:	f1a8 0802 	sub.w	r8, r8, #2
 8000bf2:	4464      	add	r4, ip
 8000bf4:	1b64      	subs	r4, r4, r5
 8000bf6:	b29d      	uxth	r5, r3
 8000bf8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bfc:	fb09 4413 	mls	r4, r9, r3, r4
 8000c00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c08:	45a6      	cmp	lr, r4
 8000c0a:	d908      	bls.n	8000c1e <__udivmoddi4+0x1da>
 8000c0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c10:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000c14:	d26c      	bcs.n	8000cf0 <__udivmoddi4+0x2ac>
 8000c16:	45a6      	cmp	lr, r4
 8000c18:	d96a      	bls.n	8000cf0 <__udivmoddi4+0x2ac>
 8000c1a:	3b02      	subs	r3, #2
 8000c1c:	4464      	add	r4, ip
 8000c1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c22:	fba3 9502 	umull	r9, r5, r3, r2
 8000c26:	eba4 040e 	sub.w	r4, r4, lr
 8000c2a:	42ac      	cmp	r4, r5
 8000c2c:	46c8      	mov	r8, r9
 8000c2e:	46ae      	mov	lr, r5
 8000c30:	d356      	bcc.n	8000ce0 <__udivmoddi4+0x29c>
 8000c32:	d053      	beq.n	8000cdc <__udivmoddi4+0x298>
 8000c34:	b156      	cbz	r6, 8000c4c <__udivmoddi4+0x208>
 8000c36:	ebb0 0208 	subs.w	r2, r0, r8
 8000c3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000c3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000c42:	40ca      	lsrs	r2, r1
 8000c44:	40cc      	lsrs	r4, r1
 8000c46:	4317      	orrs	r7, r2
 8000c48:	e9c6 7400 	strd	r7, r4, [r6]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	2100      	movs	r1, #0
 8000c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c54:	f1c3 0120 	rsb	r1, r3, #32
 8000c58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000c60:	fa25 f101 	lsr.w	r1, r5, r1
 8000c64:	409d      	lsls	r5, r3
 8000c66:	432a      	orrs	r2, r5
 8000c68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6c:	fa1f fe8c 	uxth.w	lr, ip
 8000c70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c74:	fb07 1510 	mls	r5, r7, r0, r1
 8000c78:	0c11      	lsrs	r1, r2, #16
 8000c7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000c82:	428d      	cmp	r5, r1
 8000c84:	fa04 f403 	lsl.w	r4, r4, r3
 8000c88:	d908      	bls.n	8000c9c <__udivmoddi4+0x258>
 8000c8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c8e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000c92:	d22f      	bcs.n	8000cf4 <__udivmoddi4+0x2b0>
 8000c94:	428d      	cmp	r5, r1
 8000c96:	d92d      	bls.n	8000cf4 <__udivmoddi4+0x2b0>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	4461      	add	r1, ip
 8000c9c:	1b49      	subs	r1, r1, r5
 8000c9e:	b292      	uxth	r2, r2
 8000ca0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ca4:	fb07 1115 	mls	r1, r7, r5, r1
 8000ca8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cac:	fb05 f10e 	mul.w	r1, r5, lr
 8000cb0:	4291      	cmp	r1, r2
 8000cb2:	d908      	bls.n	8000cc6 <__udivmoddi4+0x282>
 8000cb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cbc:	d216      	bcs.n	8000cec <__udivmoddi4+0x2a8>
 8000cbe:	4291      	cmp	r1, r2
 8000cc0:	d914      	bls.n	8000cec <__udivmoddi4+0x2a8>
 8000cc2:	3d02      	subs	r5, #2
 8000cc4:	4462      	add	r2, ip
 8000cc6:	1a52      	subs	r2, r2, r1
 8000cc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ccc:	e738      	b.n	8000b40 <__udivmoddi4+0xfc>
 8000cce:	4631      	mov	r1, r6
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	e708      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000cd4:	4639      	mov	r1, r7
 8000cd6:	e6e6      	b.n	8000aa6 <__udivmoddi4+0x62>
 8000cd8:	4610      	mov	r0, r2
 8000cda:	e6fb      	b.n	8000ad4 <__udivmoddi4+0x90>
 8000cdc:	4548      	cmp	r0, r9
 8000cde:	d2a9      	bcs.n	8000c34 <__udivmoddi4+0x1f0>
 8000ce0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ce4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ce8:	3b01      	subs	r3, #1
 8000cea:	e7a3      	b.n	8000c34 <__udivmoddi4+0x1f0>
 8000cec:	4645      	mov	r5, r8
 8000cee:	e7ea      	b.n	8000cc6 <__udivmoddi4+0x282>
 8000cf0:	462b      	mov	r3, r5
 8000cf2:	e794      	b.n	8000c1e <__udivmoddi4+0x1da>
 8000cf4:	4640      	mov	r0, r8
 8000cf6:	e7d1      	b.n	8000c9c <__udivmoddi4+0x258>
 8000cf8:	46d0      	mov	r8, sl
 8000cfa:	e77b      	b.n	8000bf4 <__udivmoddi4+0x1b0>
 8000cfc:	3d02      	subs	r5, #2
 8000cfe:	4462      	add	r2, ip
 8000d00:	e732      	b.n	8000b68 <__udivmoddi4+0x124>
 8000d02:	4608      	mov	r0, r1
 8000d04:	e70a      	b.n	8000b1c <__udivmoddi4+0xd8>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	e742      	b.n	8000b92 <__udivmoddi4+0x14e>

08000d0c <__aeabi_idiv0>:
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop

08000d10 <_ZN14BufferedSerialC1ER20__UART_HandleTypeDef>:

// Create Serial Buffer with UART2:
BufferedSerial buff_serial(huart2);

// Constructor:
BufferedSerial::BufferedSerial(UART_HandleTypeDef &huart_)
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
  : huart(huart_) {}
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	683a      	ldr	r2, [r7, #0]
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2200      	movs	r2, #0
 8000d24:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d3e:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4618      	mov	r0, r3
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <_ZN14BufferedSerial4initEv>:

// Init:
void BufferedSerial::init(void) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  reset_rx_buffer();
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f000 f91f 	bl	8000f9c <_ZN14BufferedSerial15reset_rx_bufferEv>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <_ZN14BufferedSerial4readEv>:

// Read new char in RX buffer:
int BufferedSerial::read(void) {
 8000d66:	b480      	push	{r7}
 8000d68:	b085      	sub	sp, #20
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
  // Get DMA head:
  uint16_t dma_head = (RX_BUF_SIZE - huart.hdmarx->Instance->NDTR) & rx_buf_mask;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d84:	81fb      	strh	r3, [r7, #14]

  // Quit if no new character:
  if (dma_head == rx_tail) return -1;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8000d8c:	89fa      	ldrh	r2, [r7, #14]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d102      	bne.n	8000d98 <_ZN14BufferedSerial4readEv+0x32>
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d96:	e016      	b.n	8000dc6 <_ZN14BufferedSerial4readEv+0x60>

  // Get next char in buffer:
  int c = (int) rx_buf[rx_tail++];
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8000d9e:	1c5a      	adds	r2, r3, #1
 8000da0:	b291      	uxth	r1, r2
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	f8a2 1404 	strh.w	r1, [r2, #1028]	; 0x404
 8000da8:	461a      	mov	r2, r3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	791b      	ldrb	r3, [r3, #4]
 8000db0:	60bb      	str	r3, [r7, #8]

  // Wrap around if rx_tail > RX_BUF_SIZE:
  rx_tail &= rx_buf_mask;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8000db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000dbc:	b29a      	uxth	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f8a3 2404 	strh.w	r2, [r3, #1028]	; 0x404

  return c;
 8000dc4:	68bb      	ldr	r3, [r7, #8]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <_ZN14BufferedSerial5writeEPKhi>:

// Prepare data and send it:
void BufferedSerial::write(const uint8_t *data, const int length) {
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b084      	sub	sp, #16
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	60f8      	str	r0, [r7, #12]
 8000dda:	60b9      	str	r1, [r7, #8]
 8000ddc:	607a      	str	r2, [r7, #4]
  // If data can fit at the end of the buffer:
  if (tx_head + length < TX_BUF_SIZE) {
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8000de4:	461a      	mov	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000dee:	da25      	bge.n	8000e3c <_ZN14BufferedSerial5writeEPKhi+0x6a>
    memcpy(&(tx_buf[tx_head]), data, length);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8000df6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	3304      	adds	r3, #4
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	68b9      	ldr	r1, [r7, #8]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f009 f845 	bl	8009e94 <memcpy>
    tx_head += length; // ) & tx_buf_mask
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	4413      	add	r3, r2
 8000e16:	b29a      	uxth	r2, r3
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
    if (tx_head > tx_end) tx_end = tx_head; // Avoids "wrong checksum for topic id and msg" in rosserial logs
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d921      	bls.n	8000e72 <_ZN14BufferedSerial5writeEPKhi+0xa0>
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
 8000e3a:	e01a      	b.n	8000e72 <_ZN14BufferedSerial5writeEPKhi+0xa0>
  }
  // Else data is copied at the beginning of TX buffer:
  else {
    memcpy(tx_buf, data, length);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	68b9      	ldr	r1, [r7, #8]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f009 f824 	bl	8009e94 <memcpy>
    if (tx_head > tx_tail) tx_end = tx_head; // Avoids tx_end > tx_tail
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d905      	bls.n	8000e68 <_ZN14BufferedSerial5writeEPKhi+0x96>
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
    tx_head = length;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
  }

  // Send data:
  flush_tx_buffer();
 8000e72:	68f8      	ldr	r0, [r7, #12]
 8000e74:	f000 f804 	bl	8000e80 <_ZN14BufferedSerial15flush_tx_bufferEv>
}
 8000e78:	bf00      	nop
 8000e7a:	3710      	adds	r7, #16
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <_ZN14BufferedSerial15flush_tx_bufferEv>:

// Send data:
void BufferedSerial::flush_tx_buffer(void) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  static bool mutex = false;

  // Reset indexes if they are at the same position:
  if (tx_head != 0 && tx_head == tx_tail) {   // Can be removed (just for better memory management)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00f      	beq.n	8000eb2 <_ZN14BufferedSerial15flush_tx_bufferEv+0x32>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d107      	bne.n	8000eb2 <_ZN14BufferedSerial15flush_tx_bufferEv+0x32>
     tx_head = 0;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
     tx_tail = 0;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2200      	movs	r2, #0
 8000eae:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
   }

  // Quit if UART not ready to transmit data or no data to send:
  if (huart.gState != HAL_UART_STATE_READY || tx_head == tx_tail || mutex) return;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b20      	cmp	r3, #32
 8000ebe:	d10b      	bne.n	8000ed8 <_ZN14BufferedSerial15flush_tx_bufferEv+0x58>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d003      	beq.n	8000ed8 <_ZN14BufferedSerial15flush_tx_bufferEv+0x58>
 8000ed0:	4b31      	ldr	r3, [pc, #196]	; (8000f98 <_ZN14BufferedSerial15flush_tx_bufferEv+0x118>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <_ZN14BufferedSerial15flush_tx_bufferEv+0x5c>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e000      	b.n	8000ede <_ZN14BufferedSerial15flush_tx_bufferEv+0x5e>
 8000edc:	2300      	movs	r3, #0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d156      	bne.n	8000f90 <_ZN14BufferedSerial15flush_tx_bufferEv+0x110>
  mutex = true;
 8000ee2:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <_ZN14BufferedSerial15flush_tx_bufferEv+0x118>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	701a      	strb	r2, [r3, #0]

  // Reset flush index if already sent complete TX buffer:
  if (tx_tail == tx_end) tx_tail = 0;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f8b3 2408 	ldrh.w	r2, [r3, #1032]	; 0x408
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f8b3 340a 	ldrh.w	r3, [r3, #1034]	; 0x40a
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d103      	bne.n	8000f00 <_ZN14BufferedSerial15flush_tx_bufferEv+0x80>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2200      	movs	r2, #0
 8000efc:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408

  // Send data behind head:
  if (tx_tail < tx_head) {
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f8b3 2408 	ldrh.w	r2, [r3, #1032]	; 0x408
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d21c      	bcs.n	8000f4a <_ZN14BufferedSerial15flush_tx_bufferEv+0xca>
    uint16_t length = tx_head - tx_tail;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	81bb      	strh	r3, [r7, #12]
    HAL_UART_Transmit_DMA(&huart, &(tx_buf[tx_tail]), length);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6818      	ldr	r0, [r3, #0]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000f2a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	3304      	adds	r3, #4
 8000f34:	89ba      	ldrh	r2, [r7, #12]
 8000f36:	4619      	mov	r1, r3
 8000f38:	f007 fcee 	bl	8008918 <HAL_UART_Transmit_DMA>
    tx_tail = tx_head;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
 8000f48:	e01e      	b.n	8000f88 <_ZN14BufferedSerial15flush_tx_bufferEv+0x108>
  }
  // Else end the buffer before resetting tail index:
  else {
    uint16_t length = tx_end - tx_tail;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f8b3 240a 	ldrh.w	r2, [r3, #1034]	; 0x40a
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	81fb      	strh	r3, [r7, #14]
    HAL_UART_Transmit_DMA(&huart, &(tx_buf[tx_tail]), length);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6818      	ldr	r0, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f8b3 3408 	ldrh.w	r3, [r3, #1032]	; 0x408
 8000f64:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	3304      	adds	r3, #4
 8000f6e:	89fa      	ldrh	r2, [r7, #14]
 8000f70:	4619      	mov	r1, r3
 8000f72:	f007 fcd1 	bl	8008918 <HAL_UART_Transmit_DMA>

    // Reset indexes:
    tx_end = TX_BUF_SIZE;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f7c:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
    tx_tail = 0;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
  }

  mutex = false;
 8000f88:	4b03      	ldr	r3, [pc, #12]	; (8000f98 <_ZN14BufferedSerial15flush_tx_bufferEv+0x118>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]
 8000f8e:	e000      	b.n	8000f92 <_ZN14BufferedSerial15flush_tx_bufferEv+0x112>
  if (huart.gState != HAL_UART_STATE_READY || tx_head == tx_tail || mutex) return;
 8000f90:	bf00      	nop
}
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000498 	.word	0x20000498

08000f9c <_ZN14BufferedSerial15reset_rx_bufferEv>:


// Reset DMA to the beginning of the RX buffer:
inline void BufferedSerial::reset_rx_buffer(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_DMA(&huart, rx_buf, RX_BUF_SIZE);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3304      	adds	r3, #4
 8000fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f007 fd2f 	bl	8008a14 <HAL_UART_Receive_DMA>
}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <_ZN14BufferedSerial10get_handleEv>:

// Get UART Handle:
UART_HandleTypeDef* const BufferedSerial::get_handle(void) { return &huart; }
 8000fbe:	b480      	push	{r7}
 8000fc0:	b083      	sub	sp, #12
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
	...

08000fd8 <HAL_UART_TxCpltCallback>:


// DMA callbacks:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart) {
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  // Comparing pointers: (remove equality if only one UART is used)
  if (huart->Instance == buff_serial.get_handle()->Instance) {
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681c      	ldr	r4, [r3, #0]
 8000fe4:	4809      	ldr	r0, [pc, #36]	; (800100c <HAL_UART_TxCpltCallback+0x34>)
 8000fe6:	f7ff ffea 	bl	8000fbe <_ZN14BufferedSerial10get_handleEv>
 8000fea:	4603      	mov	r3, r0
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	429c      	cmp	r4, r3
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2301      	moveq	r3, #1
 8000ff4:	2300      	movne	r3, #0
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d002      	beq.n	8001002 <HAL_UART_TxCpltCallback+0x2a>
    buff_serial.flush_tx_buffer();
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <HAL_UART_TxCpltCallback+0x34>)
 8000ffe:	f7ff ff3f 	bl	8000e80 <_ZN14BufferedSerial15flush_tx_bufferEv>
  }
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}
 800100a:	bf00      	nop
 800100c:	2000008c 	.word	0x2000008c

08001010 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  buff_serial.reset_rx_buffer();  // Can be commented if DMA mode for RX is Circular
 8001018:	4803      	ldr	r0, [pc, #12]	; (8001028 <HAL_UART_RxCpltCallback+0x18>)
 800101a:	f7ff ffbf 	bl	8000f9c <_ZN14BufferedSerial15reset_rx_bufferEv>
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000008c 	.word	0x2000008c

0800102c <_Z41__static_initialization_and_destruction_0ii>:
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d108      	bne.n	800104e <_Z41__static_initialization_and_destruction_0ii+0x22>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001042:	4293      	cmp	r3, r2
 8001044:	d103      	bne.n	800104e <_Z41__static_initialization_and_destruction_0ii+0x22>
BufferedSerial buff_serial(huart2);
 8001046:	4904      	ldr	r1, [pc, #16]	; (8001058 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8001048:	4804      	ldr	r0, [pc, #16]	; (800105c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 800104a:	f7ff fe61 	bl	8000d10 <_ZN14BufferedSerialC1ER20__UART_HandleTypeDef>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200005f8 	.word	0x200005f8
 800105c:	2000008c 	.word	0x2000008c

08001060 <_GLOBAL__sub_I_buff_serial>:
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
 8001064:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ffdf 	bl	800102c <_Z41__static_initialization_and_destruction_0ii>
 800106e:	bd80      	pop	{r7, pc}

08001070 <MPU9250_Writebyte>:

/**********************
 *   GLOBAL FUNCTIONS
 **********************/
void MPU9250_Writebyte(uint8_t device_addr,uint8_t reg_addr, uint8_t val)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	460b      	mov	r3, r1
 800107c:	71bb      	strb	r3, [r7, #6]
 800107e:	4613      	mov	r3, r2
 8001080:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, &val, 1, 1);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	b299      	uxth	r1, r3
 8001086:	79bb      	ldrb	r3, [r7, #6]
 8001088:	b29a      	uxth	r2, r3
 800108a:	2301      	movs	r3, #1
 800108c:	9302      	str	r3, [sp, #8]
 800108e:	2301      	movs	r3, #1
 8001090:	9301      	str	r3, [sp, #4]
 8001092:	1d7b      	adds	r3, r7, #5
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2301      	movs	r3, #1
 8001098:	4803      	ldr	r0, [pc, #12]	; (80010a8 <MPU9250_Writebyte+0x38>)
 800109a:	f004 ff6b 	bl	8005f74 <HAL_I2C_Mem_Write>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200004b4 	.word	0x200004b4

080010ac <MPU9250_Readbyte>:
{
	HAL_I2C_Mem_Write(&hi2c1, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 1);
}

void MPU9250_Readbyte(uint8_t device_addr,uint8_t reg_addr, uint8_t* data)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b086      	sub	sp, #24
 80010b0:	af04      	add	r7, sp, #16
 80010b2:	4603      	mov	r3, r0
 80010b4:	603a      	str	r2, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
 80010b8:	460b      	mov	r3, r1
 80010ba:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Read(&hi2c1, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, data, 1, 1);
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	b299      	uxth	r1, r3
 80010c0:	79bb      	ldrb	r3, [r7, #6]
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	2301      	movs	r3, #1
 80010c6:	9302      	str	r3, [sp, #8]
 80010c8:	2301      	movs	r3, #1
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2301      	movs	r3, #1
 80010d2:	4803      	ldr	r0, [pc, #12]	; (80010e0 <MPU9250_Readbyte+0x34>)
 80010d4:	f005 f848 	bl	8006168 <HAL_I2C_Mem_Read>
}
 80010d8:	bf00      	nop
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200004b4 	.word	0x200004b4

080010e4 <MPU9250_Readbytes>:

void MPU9250_Readbytes(uint8_t device_addr,uint8_t reg_addr, uint8_t len, uint8_t* data)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af04      	add	r7, sp, #16
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	4603      	mov	r3, r0
 80010ee:	71fb      	strb	r3, [r7, #7]
 80010f0:	460b      	mov	r3, r1
 80010f2:	71bb      	strb	r3, [r7, #6]
 80010f4:	4613      	mov	r3, r2
 80010f6:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Read(&hi2c1, device_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 1);
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	b299      	uxth	r1, r3
 80010fc:	79bb      	ldrb	r3, [r7, #6]
 80010fe:	b29a      	uxth	r2, r3
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	b29b      	uxth	r3, r3
 8001104:	2001      	movs	r0, #1
 8001106:	9002      	str	r0, [sp, #8]
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2301      	movs	r3, #1
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <MPU9250_Readbytes+0x3c>)
 8001112:	f005 f829 	bl	8006168 <HAL_I2C_Mem_Read>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200004b4 	.word	0x200004b4

08001124 <start_imu>:
/// @brief
/// @param
void start_imu(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 800112a:	2032      	movs	r0, #50	; 0x32
 800112c:	f003 fef0 	bl	8004f10 <HAL_Delay>
	uint8_t who_am_i = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	717b      	strb	r3, [r7, #5]
	uint8_t who_am_i_AK8963 = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	713b      	strb	r3, [r7, #4]

	MPU9250_Readbyte(MPU9250_ADDR, MPU9250_WHO_AM_I, &who_am_i);
 8001138:	1d7b      	adds	r3, r7, #5
 800113a:	461a      	mov	r2, r3
 800113c:	2175      	movs	r1, #117	; 0x75
 800113e:	20d0      	movs	r0, #208	; 0xd0
 8001140:	f7ff ffb4 	bl	80010ac <MPU9250_Readbyte>
	if (who_am_i == 0x71)
 8001144:	797b      	ldrb	r3, [r7, #5]
 8001146:	2b71      	cmp	r3, #113	; 0x71
 8001148:	d151      	bne.n	80011ee <start_imu+0xca>
	{
		error = 20;
 800114a:	4b7b      	ldr	r3, [pc, #492]	; (8001338 <start_imu+0x214>)
 800114c:	2214      	movs	r2, #20
 800114e:	801a      	strh	r2, [r3, #0]
		while (1)
			;
	}

	// Reset the whole module before initialization
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_PWR_MGMT_1, 0x1 << 7);
 8001150:	2280      	movs	r2, #128	; 0x80
 8001152:	216b      	movs	r1, #107	; 0x6b
 8001154:	20d0      	movs	r0, #208	; 0xd0
 8001156:	f7ff ff8b 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(100);
 800115a:	2064      	movs	r0, #100	; 0x64
 800115c:	f003 fed8 	bl	8004f10 <HAL_Delay>

	// Power Management setting
	/* Default is sleep mode
	 * necessary to wake up MPU9250*/
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_PWR_MGMT_1, 0x00);
 8001160:	2200      	movs	r2, #0
 8001162:	216b      	movs	r1, #107	; 0x6b
 8001164:	20d0      	movs	r0, #208	; 0xd0
 8001166:	f7ff ff83 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 800116a:	2032      	movs	r0, #50	; 0x32
 800116c:	f003 fed0 	bl	8004f10 <HAL_Delay>

	// Sample rate divider
	/*Sample Rate = Gyroscope Output Rate / (1 + SMPRT_DIV) */
	//	MPU9250_Writebyte(MPU9250_SMPRT_DIV, 0x00); // ACC output rate is 1kHz, GYRO output rate is 8kHz
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_SMPRT_DIV, 39); // Sample Rate = 200Hz		//**********************
 8001170:	2227      	movs	r2, #39	; 0x27
 8001172:	2119      	movs	r1, #25
 8001174:	20d0      	movs	r0, #208	; 0xd0
 8001176:	f7ff ff7b 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 800117a:	2032      	movs	r0, #50	; 0x32
 800117c:	f003 fec8 	bl	8004f10 <HAL_Delay>

	// FSYNC and DLPF setting
	/*DLPF is set to 0*/
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_CONFIG, 0x00); //**********************
 8001180:	2200      	movs	r2, #0
 8001182:	211a      	movs	r1, #26
 8001184:	20d0      	movs	r0, #208	; 0xd0
 8001186:	f7ff ff73 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 800118a:	2032      	movs	r0, #50	; 0x32
 800118c:	f003 fec0 	bl	8004f10 <HAL_Delay>
	/*FS_SEL  Full Scale Range
	  0    	+-250 degree/s
	  1		+-500 degree/s
	  2		+-1000 degree/s
	  3		+-2000 degree/s	*/
	uint8_t FS_SCALE_GYRO = 0x03;
 8001190:	2303      	movs	r3, #3
 8001192:	71fb      	strb	r3, [r7, #7]
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_GYRO_CONFIG, FS_SCALE_GYRO << 3);
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	00db      	lsls	r3, r3, #3
 8001198:	b2db      	uxtb	r3, r3
 800119a:	461a      	mov	r2, r3
 800119c:	211b      	movs	r1, #27
 800119e:	20d0      	movs	r0, #208	; 0xd0
 80011a0:	f7ff ff66 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 80011a4:	2032      	movs	r0, #50	; 0x32
 80011a6:	f003 feb3 	bl	8004f10 <HAL_Delay>
	/*FS_SEL  Full Scale Range
	  0    	+-2g
	  1		+-4g
	  2		+-8g
	  3		+-16g	*/
	uint8_t FS_SCALE_ACC = 0x00;
 80011aa:	2300      	movs	r3, #0
 80011ac:	71bb      	strb	r3, [r7, #6]
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_ACCEL_CONFIG, FS_SCALE_ACC << 3);
 80011ae:	79bb      	ldrb	r3, [r7, #6]
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	461a      	mov	r2, r3
 80011b6:	211c      	movs	r1, #28
 80011b8:	20d0      	movs	r0, #208	; 0xd0
 80011ba:	f7ff ff59 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 80011be:	2032      	movs	r0, #50	; 0x32
 80011c0:	f003 fea6 	bl	8004f10 <HAL_Delay>

	MPU9250_Get_LSB_Sensitivity(FS_SCALE_GYRO, FS_SCALE_ACC);
 80011c4:	79ba      	ldrb	r2, [r7, #6]
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4611      	mov	r1, r2
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 f8c0 	bl	8001350 <MPU9250_Get_LSB_Sensitivity>

	//enable Mag bypass
	MPU9250_Writebyte(MPU9250_ADDR, MPU9250_INT_PIN_CFG, 0x02);
 80011d0:	2202      	movs	r2, #2
 80011d2:	2137      	movs	r1, #55	; 0x37
 80011d4:	20d0      	movs	r0, #208	; 0xd0
 80011d6:	f7ff ff4b 	bl	8001070 <MPU9250_Writebyte>
	/* Magnetometer Device Connection Check */
	MPU9250_Readbyte(AK8963_ADDRESS, AK8963_WHO_AM_I, &who_am_i_AK8963);
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	461a      	mov	r2, r3
 80011de:	2100      	movs	r1, #0
 80011e0:	2018      	movs	r0, #24
 80011e2:	f7ff ff63 	bl	80010ac <MPU9250_Readbyte>
	if(who_am_i_AK8963 == 0x48)		//default value is 0x48
 80011e6:	793b      	ldrb	r3, [r7, #4]
 80011e8:	2b48      	cmp	r3, #72	; 0x48
 80011ea:	d109      	bne.n	8001200 <start_imu+0xdc>
 80011ec:	e004      	b.n	80011f8 <start_imu+0xd4>
		error = 404;
 80011ee:	4b52      	ldr	r3, [pc, #328]	; (8001338 <start_imu+0x214>)
 80011f0:	f44f 72ca 	mov.w	r2, #404	; 0x194
 80011f4:	801a      	strh	r2, [r3, #0]
		while (1)
 80011f6:	e7fe      	b.n	80011f6 <start_imu+0xd2>
	{
		error = 1;			// who_am_i_AK8963 correct
 80011f8:	4b4f      	ldr	r3, [pc, #316]	; (8001338 <start_imu+0x214>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	801a      	strh	r2, [r3, #0]
 80011fe:	e003      	b.n	8001208 <start_imu+0xe4>
	}
	else
	{
		error = 0;			// who_am_i_AK8963 incorrect
 8001200:	4b4d      	ldr	r3, [pc, #308]	; (8001338 <start_imu+0x214>)
 8001202:	2200      	movs	r2, #0
 8001204:	801a      	strh	r2, [r3, #0]
		while(1);
 8001206:	e7fe      	b.n	8001206 <start_imu+0xe2>
	}
	/* Magnetometer Power Down */
	MPU9250_Writebyte(AK8963_ADDRESS, AK8963_CNTL1, 0x00);
 8001208:	2200      	movs	r2, #0
 800120a:	210a      	movs	r1, #10
 800120c:	2018      	movs	r0, #24
 800120e:	f7ff ff2f 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 8001212:	2032      	movs	r0, #50	; 0x32
 8001214:	f003 fe7c 	bl	8004f10 <HAL_Delay>
	//Enter Fuse ROM access mode
	MPU9250_Writebyte(AK8963_ADDRESS, AK8963_CNTL1, 0x0F);
 8001218:	220f      	movs	r2, #15
 800121a:	210a      	movs	r1, #10
 800121c:	2018      	movs	r0, #24
 800121e:	f7ff ff27 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 8001222:	2032      	movs	r0, #50	; 0x32
 8001224:	f003 fe74 	bl	8004f10 <HAL_Delay>
	uint8_t raw_data[3];
	// Read the x-, y-, and z-axis calibration values
	MPU9250_Readbytes(AK8963_ADDRESS, AK8963_ASAX, 3, &raw_data[0]);
 8001228:	463b      	mov	r3, r7
 800122a:	2203      	movs	r2, #3
 800122c:	2110      	movs	r1, #16
 800122e:	2018      	movs	r0, #24
 8001230:	f7ff ff58 	bl	80010e4 <MPU9250_Readbytes>
	mag_bias_factory[0] = (float)((raw_data[0] - 128) / 256. + 1.) * Magnetometer_Sensitivity_Scale_Factor;  // Return x-axis sensitivity adjustment values, etc.
 8001234:	783b      	ldrb	r3, [r7, #0]
 8001236:	3b80      	subs	r3, #128	; 0x80
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f91f 	bl	800047c <__aeabi_i2d>
 800123e:	f04f 0200 	mov.w	r2, #0
 8001242:	4b3e      	ldr	r3, [pc, #248]	; (800133c <start_imu+0x218>)
 8001244:	f7ff faae 	bl	80007a4 <__aeabi_ddiv>
 8001248:	4602      	mov	r2, r0
 800124a:	460b      	mov	r3, r1
 800124c:	4610      	mov	r0, r2
 800124e:	4619      	mov	r1, r3
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	4b3a      	ldr	r3, [pc, #232]	; (8001340 <start_imu+0x21c>)
 8001256:	f7fe ffc5 	bl	80001e4 <__adddf3>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	f7ff fb87 	bl	8000974 <__aeabi_d2f>
 8001266:	ee07 0a10 	vmov	s14, r0
 800126a:	eddf 7a36 	vldr	s15, [pc, #216]	; 8001344 <start_imu+0x220>
 800126e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001272:	4b35      	ldr	r3, [pc, #212]	; (8001348 <start_imu+0x224>)
 8001274:	edc3 7a00 	vstr	s15, [r3]
	mag_bias_factory[1] = (float)((raw_data[1] - 128) / 256. + 1.) * Magnetometer_Sensitivity_Scale_Factor;
 8001278:	787b      	ldrb	r3, [r7, #1]
 800127a:	3b80      	subs	r3, #128	; 0x80
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f8fd 	bl	800047c <__aeabi_i2d>
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	4b2d      	ldr	r3, [pc, #180]	; (800133c <start_imu+0x218>)
 8001288:	f7ff fa8c 	bl	80007a4 <__aeabi_ddiv>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4610      	mov	r0, r2
 8001292:	4619      	mov	r1, r3
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	4b29      	ldr	r3, [pc, #164]	; (8001340 <start_imu+0x21c>)
 800129a:	f7fe ffa3 	bl	80001e4 <__adddf3>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	4610      	mov	r0, r2
 80012a4:	4619      	mov	r1, r3
 80012a6:	f7ff fb65 	bl	8000974 <__aeabi_d2f>
 80012aa:	ee07 0a10 	vmov	s14, r0
 80012ae:	eddf 7a25 	vldr	s15, [pc, #148]	; 8001344 <start_imu+0x220>
 80012b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b6:	4b24      	ldr	r3, [pc, #144]	; (8001348 <start_imu+0x224>)
 80012b8:	edc3 7a01 	vstr	s15, [r3, #4]
	mag_bias_factory[2] = (float)((raw_data[2] - 128) / 256. + 1.) * Magnetometer_Sensitivity_Scale_Factor;
 80012bc:	78bb      	ldrb	r3, [r7, #2]
 80012be:	3b80      	subs	r3, #128	; 0x80
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f8db 	bl	800047c <__aeabi_i2d>
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	4b1c      	ldr	r3, [pc, #112]	; (800133c <start_imu+0x218>)
 80012cc:	f7ff fa6a 	bl	80007a4 <__aeabi_ddiv>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f04f 0200 	mov.w	r2, #0
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <start_imu+0x21c>)
 80012de:	f7fe ff81 	bl	80001e4 <__adddf3>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff fb43 	bl	8000974 <__aeabi_d2f>
 80012ee:	ee07 0a10 	vmov	s14, r0
 80012f2:	eddf 7a14 	vldr	s15, [pc, #80]	; 8001344 <start_imu+0x220>
 80012f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fa:	4b13      	ldr	r3, [pc, #76]	; (8001348 <start_imu+0x224>)
 80012fc:	edc3 7a02 	vstr	s15, [r3, #8]
	HAL_Delay(50);
 8001300:	2032      	movs	r0, #50	; 0x32
 8001302:	f003 fe05 	bl	8004f10 <HAL_Delay>
	//Power down magnetometer
	MPU9250_Writebyte(AK8963_ADDRESS, AK8963_CNTL1, 0x00);
 8001306:	2200      	movs	r2, #0
 8001308:	210a      	movs	r1, #10
 800130a:	2018      	movs	r0, #24
 800130c:	f7ff feb0 	bl	8001070 <MPU9250_Writebyte>
	HAL_Delay(50);
 8001310:	2032      	movs	r0, #50	; 0x32
 8001312:	f003 fdfd 	bl	8004f10 <HAL_Delay>
	// Configure the magnetometer for continuous read and highest resolution
	// set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
	// and enable continuous mode data acquisition MAG_MODE (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
	// Set magnetometer data resolution and sample ODR
	MPU9250_Writebyte(AK8963_ADDRESS, AK8963_CNTL1, Mscale << 4 | 0x02);
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <start_imu+0x228>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	011b      	lsls	r3, r3, #4
 800131c:	b25b      	sxtb	r3, r3
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	b25b      	sxtb	r3, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	461a      	mov	r2, r3
 8001328:	210a      	movs	r1, #10
 800132a:	2018      	movs	r0, #24
 800132c:	f7ff fea0 	bl	8001070 <MPU9250_Writebyte>
}
 8001330:	bf00      	nop
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	200004b0 	.word	0x200004b0
 800133c:	40700000 	.word	0x40700000
 8001340:	3ff00000 	.word	0x3ff00000
 8001344:	3e19999a 	.word	0x3e19999a
 8001348:	200004a4 	.word	0x200004a4
 800134c:	20000000 	.word	0x20000000

08001350 <MPU9250_Get_LSB_Sensitivity>:

void MPU9250_Get_LSB_Sensitivity(uint8_t FS_SCALE_GYRO, uint8_t FS_SCALE_ACC)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	71bb      	strb	r3, [r7, #6]
	switch (FS_SCALE_GYRO)
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	2b03      	cmp	r3, #3
 8001364:	d81a      	bhi.n	800139c <MPU9250_Get_LSB_Sensitivity+0x4c>
 8001366:	a201      	add	r2, pc, #4	; (adr r2, 800136c <MPU9250_Get_LSB_Sensitivity+0x1c>)
 8001368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800136c:	0800137d 	.word	0x0800137d
 8001370:	08001385 	.word	0x08001385
 8001374:	0800138d 	.word	0x0800138d
 8001378:	08001395 	.word	0x08001395
	{
	case 0:
		LSB_Sensitivity_GYRO = 131.f;
 800137c:	4b1b      	ldr	r3, [pc, #108]	; (80013ec <MPU9250_Get_LSB_Sensitivity+0x9c>)
 800137e:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <MPU9250_Get_LSB_Sensitivity+0xa0>)
 8001380:	601a      	str	r2, [r3, #0]
		break;
 8001382:	e00b      	b.n	800139c <MPU9250_Get_LSB_Sensitivity+0x4c>
	case 1:
		LSB_Sensitivity_GYRO = 65.5f;
 8001384:	4b19      	ldr	r3, [pc, #100]	; (80013ec <MPU9250_Get_LSB_Sensitivity+0x9c>)
 8001386:	4a1b      	ldr	r2, [pc, #108]	; (80013f4 <MPU9250_Get_LSB_Sensitivity+0xa4>)
 8001388:	601a      	str	r2, [r3, #0]
		break;
 800138a:	e007      	b.n	800139c <MPU9250_Get_LSB_Sensitivity+0x4c>
	case 2:
		LSB_Sensitivity_GYRO = 32.8f;
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <MPU9250_Get_LSB_Sensitivity+0x9c>)
 800138e:	4a1a      	ldr	r2, [pc, #104]	; (80013f8 <MPU9250_Get_LSB_Sensitivity+0xa8>)
 8001390:	601a      	str	r2, [r3, #0]
		break;
 8001392:	e003      	b.n	800139c <MPU9250_Get_LSB_Sensitivity+0x4c>
	case 3:
		LSB_Sensitivity_GYRO = 16.4f;
 8001394:	4b15      	ldr	r3, [pc, #84]	; (80013ec <MPU9250_Get_LSB_Sensitivity+0x9c>)
 8001396:	4a19      	ldr	r2, [pc, #100]	; (80013fc <MPU9250_Get_LSB_Sensitivity+0xac>)
 8001398:	601a      	str	r2, [r3, #0]
		break;
 800139a:	bf00      	nop
	}
	switch (FS_SCALE_ACC)
 800139c:	79bb      	ldrb	r3, [r7, #6]
 800139e:	2b03      	cmp	r3, #3
 80013a0:	d81e      	bhi.n	80013e0 <MPU9250_Get_LSB_Sensitivity+0x90>
 80013a2:	a201      	add	r2, pc, #4	; (adr r2, 80013a8 <MPU9250_Get_LSB_Sensitivity+0x58>)
 80013a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a8:	080013b9 	.word	0x080013b9
 80013ac:	080013c3 	.word	0x080013c3
 80013b0:	080013cd 	.word	0x080013cd
 80013b4:	080013d7 	.word	0x080013d7
	{
	case 0:
		LSB_Sensitivity_ACC = 16384.f;
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MPU9250_Get_LSB_Sensitivity+0xb0>)
 80013ba:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 80013be:	601a      	str	r2, [r3, #0]
		break;
 80013c0:	e00e      	b.n	80013e0 <MPU9250_Get_LSB_Sensitivity+0x90>
	case 1:
		LSB_Sensitivity_ACC = 8192.f;
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MPU9250_Get_LSB_Sensitivity+0xb0>)
 80013c4:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 80013c8:	601a      	str	r2, [r3, #0]
		break;
 80013ca:	e009      	b.n	80013e0 <MPU9250_Get_LSB_Sensitivity+0x90>
	case 2:
		LSB_Sensitivity_ACC = 4096.f;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MPU9250_Get_LSB_Sensitivity+0xb0>)
 80013ce:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 80013d2:	601a      	str	r2, [r3, #0]
		break;
 80013d4:	e004      	b.n	80013e0 <MPU9250_Get_LSB_Sensitivity+0x90>
	case 3:
		LSB_Sensitivity_ACC = 2048.f;
 80013d6:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <MPU9250_Get_LSB_Sensitivity+0xb0>)
 80013d8:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 80013dc:	601a      	str	r2, [r3, #0]
		break;
 80013de:	bf00      	nop
	}
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	200004a0 	.word	0x200004a0
 80013f0:	43030000 	.word	0x43030000
 80013f4:	42830000 	.word	0x42830000
 80013f8:	42033333 	.word	0x42033333
 80013fc:	41833333 	.word	0x41833333
 8001400:	2000049c 	.word	0x2000049c

08001404 <MPU9250_ProcessData>:

void MPU9250_ProcessData(imu_9250_t *mpu9250)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	MPU9250_Get6AxisRawData(mpu9250);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f000 f80a 	bl	8001426 <MPU9250_Get6AxisRawData>
	MPU9250_GetMagRawData(mpu9250);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f856 	bl	80014c4 <MPU9250_GetMagRawData>
	MPU9250_DataConvert(mpu9250);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 f8c1 	bl	80015a0 <MPU9250_DataConvert>
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <MPU9250_Get6AxisRawData>:

void MPU9250_Get6AxisRawData(imu_9250_t *mpu9250)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b086      	sub	sp, #24
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
	uint8_t data[14];
	MPU9250_Readbytes(MPU9250_ADDR, MPU9250_ACCEL_XOUT_H, 14, data);
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	220e      	movs	r2, #14
 8001434:	213b      	movs	r1, #59	; 0x3b
 8001436:	20d0      	movs	r0, #208	; 0xd0
 8001438:	f7ff fe54 	bl	80010e4 <MPU9250_Readbytes>

	mpu9250->pt1_p.acc_x_raw = (data[0] << 8) | data[1];
 800143c:	7a3b      	ldrb	r3, [r7, #8]
 800143e:	021b      	lsls	r3, r3, #8
 8001440:	b21a      	sxth	r2, r3
 8001442:	7a7b      	ldrb	r3, [r7, #9]
 8001444:	b21b      	sxth	r3, r3
 8001446:	4313      	orrs	r3, r2
 8001448:	b21a      	sxth	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	809a      	strh	r2, [r3, #4]
	mpu9250->pt1_p.acc_y_raw = (data[2] << 8) | data[3];
 800144e:	7abb      	ldrb	r3, [r7, #10]
 8001450:	021b      	lsls	r3, r3, #8
 8001452:	b21a      	sxth	r2, r3
 8001454:	7afb      	ldrb	r3, [r7, #11]
 8001456:	b21b      	sxth	r3, r3
 8001458:	4313      	orrs	r3, r2
 800145a:	b21a      	sxth	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	80da      	strh	r2, [r3, #6]
	mpu9250->pt1_p.acc_z_raw = (data[4] << 8) | data[5];
 8001460:	7b3b      	ldrb	r3, [r7, #12]
 8001462:	021b      	lsls	r3, r3, #8
 8001464:	b21a      	sxth	r2, r3
 8001466:	7b7b      	ldrb	r3, [r7, #13]
 8001468:	b21b      	sxth	r3, r3
 800146a:	4313      	orrs	r3, r2
 800146c:	b21a      	sxth	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	811a      	strh	r2, [r3, #8]

	mpu9250->pt1_p.temperature_raw = (data[6] << 8) | data[7];
 8001472:	7bbb      	ldrb	r3, [r7, #14]
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	b21a      	sxth	r2, r3
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	b21b      	sxth	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b21a      	sxth	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	815a      	strh	r2, [r3, #10]

	mpu9250->pt1_p.gyro_x_raw = ((data[8] << 8) | data[9]);
 8001484:	7c3b      	ldrb	r3, [r7, #16]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b21a      	sxth	r2, r3
 800148a:	7c7b      	ldrb	r3, [r7, #17]
 800148c:	b21b      	sxth	r3, r3
 800148e:	4313      	orrs	r3, r2
 8001490:	b21a      	sxth	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	819a      	strh	r2, [r3, #12]
	mpu9250->pt1_p.gyro_y_raw = ((data[10] << 8) | data[11]);
 8001496:	7cbb      	ldrb	r3, [r7, #18]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	b21a      	sxth	r2, r3
 800149c:	7cfb      	ldrb	r3, [r7, #19]
 800149e:	b21b      	sxth	r3, r3
 80014a0:	4313      	orrs	r3, r2
 80014a2:	b21a      	sxth	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	81da      	strh	r2, [r3, #14]
	mpu9250->pt1_p.gyro_z_raw = ((data[12] << 8) | data[13]);
 80014a8:	7d3b      	ldrb	r3, [r7, #20]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	7d7b      	ldrb	r3, [r7, #21]
 80014b0:	b21b      	sxth	r3, r3
 80014b2:	4313      	orrs	r3, r2
 80014b4:	b21a      	sxth	r2, r3
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	821a      	strh	r2, [r3, #16]
}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
	...

080014c4 <MPU9250_GetMagRawData>:

void MPU9250_GetMagRawData(imu_9250_t *mpu9250)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	uint8_t readData = 0;
 80014cc:	2300      	movs	r3, #0
 80014ce:	75bb      	strb	r3, [r7, #22]
	MPU9250_Readbyte(AK8963_ADDRESS, AK8963_ST1, &readData);
 80014d0:	f107 0316 	add.w	r3, r7, #22
 80014d4:	461a      	mov	r2, r3
 80014d6:	2102      	movs	r1, #2
 80014d8:	2018      	movs	r0, #24
 80014da:	f7ff fde7 	bl	80010ac <MPU9250_Readbyte>
	if (readData & 0x01) {                                                    // wait for magnetometer data ready bit to be set
 80014de:	7dbb      	ldrb	r3, [r7, #22]
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d055      	beq.n	8001594 <MPU9250_GetMagRawData+0xd0>
		uint8_t raw_data[7];                                             // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
		MPU9250_Readbytes(AK8963_ADDRESS, AK8963_XOUT_L, 7, &raw_data[0]);      // Read the six raw data and ST2 registers sequentially into data array
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2207      	movs	r2, #7
 80014ee:	2103      	movs	r1, #3
 80014f0:	2018      	movs	r0, #24
 80014f2:	f7ff fdf7 	bl	80010e4 <MPU9250_Readbytes>

		uint8_t c = raw_data[6];                                         // End data read by reading ST2 register
 80014f6:	7cbb      	ldrb	r3, [r7, #18]
 80014f8:	75fb      	strb	r3, [r7, #23]
		if (!(c & 0x08)) {                                               // Check if magnetic sensor overflow set, if not then report data
 80014fa:	7dfb      	ldrb	r3, [r7, #23]
 80014fc:	f003 0308 	and.w	r3, r3, #8
 8001500:	2b00      	cmp	r3, #0
 8001502:	d147      	bne.n	8001594 <MPU9250_GetMagRawData+0xd0>
			mpu9250->pt1_p.mag_x_raw = ((int16_t)raw_data[1] << 8) | raw_data[0];  // Turn the MSB and LSB into a signed 16-bit value
 8001504:	7b7b      	ldrb	r3, [r7, #13]
 8001506:	021b      	lsls	r3, r3, #8
 8001508:	b21a      	sxth	r2, r3
 800150a:	7b3b      	ldrb	r3, [r7, #12]
 800150c:	b21b      	sxth	r3, r3
 800150e:	4313      	orrs	r3, r2
 8001510:	b21a      	sxth	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	825a      	strh	r2, [r3, #18]
			mpu9250->pt1_p.mag_y_raw = ((int16_t)raw_data[3] << 8) | raw_data[2];  // Data stored as little Endian
 8001516:	7bfb      	ldrb	r3, [r7, #15]
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	b21a      	sxth	r2, r3
 800151c:	7bbb      	ldrb	r3, [r7, #14]
 800151e:	b21b      	sxth	r3, r3
 8001520:	4313      	orrs	r3, r2
 8001522:	b21a      	sxth	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	829a      	strh	r2, [r3, #20]
			mpu9250->pt1_p.mag_z_raw = ((int16_t)raw_data[5] << 8) | raw_data[4];
 8001528:	7c7b      	ldrb	r3, [r7, #17]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b21a      	sxth	r2, r3
 800152e:	7c3b      	ldrb	r3, [r7, #16]
 8001530:	b21b      	sxth	r3, r3
 8001532:	4313      	orrs	r3, r2
 8001534:	b21a      	sxth	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	82da      	strh	r2, [r3, #22]

			mpu9250->pt1_p.mag_x = mpu9250->pt1_p.mag_x_raw * mag_bias_factory[0];
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001548:	4b14      	ldr	r3, [pc, #80]	; (800159c <MPU9250_GetMagRawData+0xd8>)
 800154a:	edd3 7a00 	vldr	s15, [r3]
 800154e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
			mpu9250->pt1_p.mag_y = mpu9250->pt1_p.mag_y_raw * mag_bias_factory[1];
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800155e:	ee07 3a90 	vmov	s15, r3
 8001562:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001566:	4b0d      	ldr	r3, [pc, #52]	; (800159c <MPU9250_GetMagRawData+0xd8>)
 8001568:	edd3 7a01 	vldr	s15, [r3, #4]
 800156c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			mpu9250->pt1_p.mag_z = mpu9250->pt1_p.mag_z_raw * mag_bias_factory[2];
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800157c:	ee07 3a90 	vmov	s15, r3
 8001580:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <MPU9250_GetMagRawData+0xd8>)
 8001586:	edd3 7a02 	vldr	s15, [r3, #8]
 800158a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		}
	}
}
 8001594:	bf00      	nop
 8001596:	3718      	adds	r7, #24
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	200004a4 	.word	0x200004a4

080015a0 <MPU9250_DataConvert>:

void MPU9250_DataConvert(imu_9250_t *mpu9250)
{
 80015a0:	b5b0      	push	{r4, r5, r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	// printf("LSB_Sensitivity_GYRO: %f, LSB_Sensitivity_ACC: %f\n",LSB_Sensitivity_GYRO,LSB_Sensitivity_ACC);
	mpu9250->pt1_p.acc_x = 9.8 * mpu9250->pt1_p.acc_x_raw / LSB_Sensitivity_ACC;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ff64 	bl	800047c <__aeabi_i2d>
 80015b4:	a35e      	add	r3, pc, #376	; (adr r3, 8001730 <MPU9250_DataConvert+0x190>)
 80015b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ba:	f7fe ffc9 	bl	8000550 <__aeabi_dmul>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4614      	mov	r4, r2
 80015c4:	461d      	mov	r5, r3
 80015c6:	4b5e      	ldr	r3, [pc, #376]	; (8001740 <MPU9250_DataConvert+0x1a0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ff68 	bl	80004a0 <__aeabi_f2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4620      	mov	r0, r4
 80015d6:	4629      	mov	r1, r5
 80015d8:	f7ff f8e4 	bl	80007a4 <__aeabi_ddiv>
 80015dc:	4602      	mov	r2, r0
 80015de:	460b      	mov	r3, r1
 80015e0:	4610      	mov	r0, r2
 80015e2:	4619      	mov	r1, r3
 80015e4:	f7ff f9c6 	bl	8000974 <__aeabi_d2f>
 80015e8:	4602      	mov	r2, r0
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	619a      	str	r2, [r3, #24]
	mpu9250->pt1_p.acc_y = 9.8 * mpu9250->pt1_p.acc_y_raw / LSB_Sensitivity_ACC;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ff41 	bl	800047c <__aeabi_i2d>
 80015fa:	a34d      	add	r3, pc, #308	; (adr r3, 8001730 <MPU9250_DataConvert+0x190>)
 80015fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001600:	f7fe ffa6 	bl	8000550 <__aeabi_dmul>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4614      	mov	r4, r2
 800160a:	461d      	mov	r5, r3
 800160c:	4b4c      	ldr	r3, [pc, #304]	; (8001740 <MPU9250_DataConvert+0x1a0>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ff45 	bl	80004a0 <__aeabi_f2d>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	4620      	mov	r0, r4
 800161c:	4629      	mov	r1, r5
 800161e:	f7ff f8c1 	bl	80007a4 <__aeabi_ddiv>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4610      	mov	r0, r2
 8001628:	4619      	mov	r1, r3
 800162a:	f7ff f9a3 	bl	8000974 <__aeabi_d2f>
 800162e:	4602      	mov	r2, r0
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	61da      	str	r2, [r3, #28]
	mpu9250->pt1_p.acc_z = 9.8 * mpu9250->pt1_p.acc_z_raw / LSB_Sensitivity_ACC;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff1e 	bl	800047c <__aeabi_i2d>
 8001640:	a33b      	add	r3, pc, #236	; (adr r3, 8001730 <MPU9250_DataConvert+0x190>)
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ff83 	bl	8000550 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4614      	mov	r4, r2
 8001650:	461d      	mov	r5, r3
 8001652:	4b3b      	ldr	r3, [pc, #236]	; (8001740 <MPU9250_DataConvert+0x1a0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff22 	bl	80004a0 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4620      	mov	r0, r4
 8001662:	4629      	mov	r1, r5
 8001664:	f7ff f89e 	bl	80007a4 <__aeabi_ddiv>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	f7ff f980 	bl	8000974 <__aeabi_d2f>
 8001674:	4602      	mov	r2, r0
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	621a      	str	r2, [r3, #32]

	mpu9250->pt1_p.temperature = (float)(mpu9250->pt1_p.temperature_raw) / 340 + 36.53;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001680:	ee07 3a90 	vmov	s15, r3
 8001684:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001688:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001744 <MPU9250_DataConvert+0x1a4>
 800168c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001690:	ee16 0a90 	vmov	r0, s13
 8001694:	f7fe ff04 	bl	80004a0 <__aeabi_f2d>
 8001698:	a327      	add	r3, pc, #156	; (adr r3, 8001738 <MPU9250_DataConvert+0x198>)
 800169a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169e:	f7fe fda1 	bl	80001e4 <__adddf3>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f7ff f963 	bl	8000974 <__aeabi_d2f>
 80016ae:	4602      	mov	r2, r0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	625a      	str	r2, [r3, #36]	; 0x24

	mpu9250->pt1_p.gyro_x = DEG_TO_RAD * (mpu9250->pt1_p.gyro_x_raw) / LSB_Sensitivity_GYRO;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80016ba:	ee07 3a90 	vmov	s15, r3
 80016be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016c2:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001748 <MPU9250_DataConvert+0x1a8>
 80016c6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016ca:	4b20      	ldr	r3, [pc, #128]	; (800174c <MPU9250_DataConvert+0x1ac>)
 80016cc:	ed93 7a00 	vldr	s14, [r3]
 80016d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	mpu9250->pt1_p.gyro_y = DEG_TO_RAD * (mpu9250->pt1_p.gyro_y_raw) / LSB_Sensitivity_GYRO;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016e8:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001748 <MPU9250_DataConvert+0x1a8>
 80016ec:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016f0:	4b16      	ldr	r3, [pc, #88]	; (800174c <MPU9250_DataConvert+0x1ac>)
 80016f2:	ed93 7a00 	vldr	s14, [r3]
 80016f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	mpu9250->pt1_p.gyro_z = DEG_TO_RAD * (mpu9250->pt1_p.gyro_z_raw) / LSB_Sensitivity_GYRO;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001706:	ee07 3a90 	vmov	s15, r3
 800170a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800170e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001748 <MPU9250_DataConvert+0x1a8>
 8001712:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001716:	4b0d      	ldr	r3, [pc, #52]	; (800174c <MPU9250_DataConvert+0x1ac>)
 8001718:	ed93 7a00 	vldr	s14, [r3]
 800171c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	//mpu9250->pt1_p.gyro_z = (mpu9250->pt1_p.gyro_z_raw - mpu9250->pt1_p.cal_gyz) / (LSB_Sensitivity_GYRO * 10);
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bdb0      	pop	{r4, r5, r7, pc}
 800172e:	bf00      	nop
 8001730:	9999999a 	.word	0x9999999a
 8001734:	40239999 	.word	0x40239999
 8001738:	0a3d70a4 	.word	0x0a3d70a4
 800173c:	404243d7 	.word	0x404243d7
 8001740:	2000049c 	.word	0x2000049c
 8001744:	43aa0000 	.word	0x43aa0000
 8001748:	3c8efa33 	.word	0x3c8efa33
 800174c:	200004a0 	.word	0x200004a0

08001750 <calibrateGyro>:

void calibrateGyro(imu_9250_t *mpu9250, uint16_t numCalPoints)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	807b      	strh	r3, [r7, #2]
	// Init
	int32_t xx = 0;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
	int32_t yy = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
	int32_t zz = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]

	// Zero guard
	if (numCalPoints == 0)
 8001768:	887b      	ldrh	r3, [r7, #2]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <calibrateGyro+0x22>
	{
		numCalPoints = 1;
 800176e:	2301      	movs	r3, #1
 8001770:	807b      	strh	r3, [r7, #2]
	}

	// Save specified number of points
	for (uint16_t ii = 0; ii < numCalPoints; ii++)
 8001772:	2300      	movs	r3, #0
 8001774:	817b      	strh	r3, [r7, #10]
 8001776:	e01d      	b.n	80017b4 <calibrateGyro+0x64>
	{
		MPU9250_Get6AxisRawData(mpu9250);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fe54 	bl	8001426 <MPU9250_Get6AxisRawData>
		xx += mpu9250->pt1_p.gyro_x_raw;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001784:	461a      	mov	r2, r3
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	4413      	add	r3, r2
 800178a:	617b      	str	r3, [r7, #20]
		yy += mpu9250->pt1_p.gyro_y_raw;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001792:	461a      	mov	r2, r3
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	4413      	add	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
		zz += mpu9250->pt1_p.gyro_z_raw;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80017a0:	461a      	mov	r2, r3
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	4413      	add	r3, r2
 80017a6:	60fb      	str	r3, [r7, #12]
		HAL_Delay(3);
 80017a8:	2003      	movs	r0, #3
 80017aa:	f003 fbb1 	bl	8004f10 <HAL_Delay>
	for (uint16_t ii = 0; ii < numCalPoints; ii++)
 80017ae:	897b      	ldrh	r3, [r7, #10]
 80017b0:	3301      	adds	r3, #1
 80017b2:	817b      	strh	r3, [r7, #10]
 80017b4:	897a      	ldrh	r2, [r7, #10]
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d3dd      	bcc.n	8001778 <calibrateGyro+0x28>
	}

	// Average the saved data points to find the gyroscope offset
	mpu9250->pt1_p.cal_gyx = (float)xx / (float)numCalPoints;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	ee07 3a90 	vmov	s15, r3
 80017c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017c6:	887b      	ldrh	r3, [r7, #2]
 80017c8:	ee07 3a90 	vmov	s15, r3
 80017cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	mpu9250->pt1_p.cal_gyy = (float)yy / (float)numCalPoints;
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	ee07 3a90 	vmov	s15, r3
 80017e0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80017e4:	887b      	ldrh	r3, [r7, #2]
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	mpu9250->pt1_p.cal_gyz = (float)zz / (float)numCalPoints;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001802:	887b      	ldrh	r3, [r7, #2]
 8001804:	ee07 3a90 	vmov	s15, r3
 8001808:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800180c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
}
 8001816:	bf00      	nop
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <IMU_9250_Init>:

void IMU_9250_Init(imu_9250_t *imu_p, void (*get_data_func)(imu_9250_t *imu_p))
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b082      	sub	sp, #8
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
 8001826:	6039      	str	r1, [r7, #0]
	imu_p->get_data = get_data_func;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	601a      	str	r2, [r3, #0]
	start_imu();
 800182e:	f7ff fc79 	bl	8001124 <start_imu>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <IMU_9250_Create>:
 * The function creates and initializes a new instance of the IMU_9250 structure.
 *
 * @return a pointer to a structure of type imu_9250_t.
 */
imu_9250_t *IMU_9250_Create()
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
	imu_9250_t *imu_p = malloc(sizeof(imu_9250_t));
 8001842:	2064      	movs	r0, #100	; 0x64
 8001844:	f008 f9f6 	bl	8009c34 <malloc>
 8001848:	4603      	mov	r3, r0
 800184a:	607b      	str	r3, [r7, #4]
	if (imu_p != NULL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d003      	beq.n	800185a <IMU_9250_Create+0x1e>
	{
		IMU_9250_Init(imu_p, MPU9250_ProcessData);
 8001852:	4904      	ldr	r1, [pc, #16]	; (8001864 <IMU_9250_Create+0x28>)
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ffe2 	bl	800181e <IMU_9250_Init>
	}
	return imu_p;
 800185a:	687b      	ldr	r3, [r7, #4]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	08001405 	.word	0x08001405

08001868 <HAL_TIM_IC_CaptureCallback>:
imu_9250_t* imu_9250_0;
Struct_Angle Angle;
motor_t* motor_0;
int timer;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4a0e      	ldr	r2, [pc, #56]	; (80018ac <HAL_TIM_IC_CaptureCallback+0x44>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d113      	bne.n	80018a0 <HAL_TIM_IC_CaptureCallback+0x38>
	{
		motor_0->Prop_p.timer_counter = __HAL_TIM_GET_COUNTER(&htim2);
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <HAL_TIM_IC_CaptureCallback+0x44>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800187e:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	b212      	sxth	r2, r2
 8001884:	80da      	strh	r2, [r3, #6]
		motor_0->Prop_p.measure_speed = motor_0->Prop_p.timer_counter /4;
 8001886:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 800188e:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	460b      	mov	r3, r1
 8001894:	2b00      	cmp	r3, #0
 8001896:	da00      	bge.n	800189a <HAL_TIM_IC_CaptureCallback+0x32>
 8001898:	3303      	adds	r3, #3
 800189a:	109b      	asrs	r3, r3, #2
 800189c:	b21b      	sxth	r3, r3
 800189e:	8113      	strh	r3, [r2, #8]
	}
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	20000550 	.word	0x20000550
 80018b0:	20000700 	.word	0x20000700

080018b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b8:	f003 fab8 	bl	8004e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018bc:	f000 f840 	bl	8001940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c0:	f000 fa32 	bl	8001d28 <MX_GPIO_Init>
  MX_DMA_Init();
 80018c4:	f000 f9f2 	bl	8001cac <MX_DMA_Init>
  MX_I2C1_Init();
 80018c8:	f000 f8a4 	bl	8001a14 <MX_I2C1_Init>
  MX_TIM1_Init();
 80018cc:	f000 f8d0 	bl	8001a70 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80018d0:	f000 f9c2 	bl	8001c58 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80018d4:	f000 f96c 	bl	8001bb0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  imu_9250_0 = IMU_9250_Create();
 80018d8:	f7ff ffb0 	bl	800183c <IMU_9250_Create>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a15      	ldr	r2, [pc, #84]	; (8001934 <main+0x80>)
 80018e0:	6013      	str	r3, [r2, #0]
  calibrateGyro(imu_9250_0, 500);
 80018e2:	4b14      	ldr	r3, [pc, #80]	; (8001934 <main+0x80>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff ff30 	bl	8001750 <calibrateGyro>
  motor_0 = MOTOR_Create();
 80018f0:	f002 ff60 	bl	80047b4 <MOTOR_Create>
 80018f4:	4603      	mov	r3, r0
 80018f6:	4a10      	ldr	r2, [pc, #64]	; (8001938 <main+0x84>)
 80018f8:	6013      	str	r3, [r2, #0]
  motor_0->Prop_p.out_speed = 20;
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <main+0x84>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2214      	movs	r2, #20
 8001900:	809a      	strh	r2, [r3, #4]
  setup();
 8001902:	f002 f92f 	bl	8003b64 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  imu_9250_0->get_data(imu_9250_0);			// pointer store address of MPU9250_ProcessData function
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <main+0x80>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a09      	ldr	r2, [pc, #36]	; (8001934 <main+0x80>)
 800190e:	6812      	ldr	r2, [r2, #0]
 8001910:	4610      	mov	r0, r2
 8001912:	4798      	blx	r3
//	  CalculateGyroAngle(&Angle, imu_9250_0);
	  motor_0->control_speed(motor_0);
 8001914:	4b08      	ldr	r3, [pc, #32]	; (8001938 <main+0x84>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a07      	ldr	r2, [pc, #28]	; (8001938 <main+0x84>)
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	4610      	mov	r0, r2
 8001920:	4798      	blx	r3
	  timer++;
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <main+0x88>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	3301      	adds	r3, #1
 8001928:	4a04      	ldr	r2, [pc, #16]	; (800193c <main+0x88>)
 800192a:	6013      	str	r3, [r2, #0]
	  loop();
 800192c:	f002 f93c 	bl	8003ba8 <loop>
	  imu_9250_0->get_data(imu_9250_0);			// pointer store address of MPU9250_ProcessData function
 8001930:	e7e9      	b.n	8001906 <main+0x52>
 8001932:	bf00      	nop
 8001934:	200006fc 	.word	0x200006fc
 8001938:	20000700 	.word	0x20000700
 800193c:	20000704 	.word	0x20000704

08001940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b094      	sub	sp, #80	; 0x50
 8001944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001946:	f107 0320 	add.w	r3, r7, #32
 800194a:	2230      	movs	r2, #48	; 0x30
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f008 fa5b 	bl	8009e0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001954:	f107 030c 	add.w	r3, r7, #12
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001964:	2300      	movs	r3, #0
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	4b28      	ldr	r3, [pc, #160]	; (8001a0c <SystemClock_Config+0xcc>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	4a27      	ldr	r2, [pc, #156]	; (8001a0c <SystemClock_Config+0xcc>)
 800196e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001972:	6413      	str	r3, [r2, #64]	; 0x40
 8001974:	4b25      	ldr	r3, [pc, #148]	; (8001a0c <SystemClock_Config+0xcc>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001980:	2300      	movs	r3, #0
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	4b22      	ldr	r3, [pc, #136]	; (8001a10 <SystemClock_Config+0xd0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a21      	ldr	r2, [pc, #132]	; (8001a10 <SystemClock_Config+0xd0>)
 800198a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b1f      	ldr	r3, [pc, #124]	; (8001a10 <SystemClock_Config+0xd0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800199c:	2301      	movs	r3, #1
 800199e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019a6:	2302      	movs	r3, #2
 80019a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019b0:	2308      	movs	r3, #8
 80019b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019b4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80019b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ba:	2302      	movs	r3, #2
 80019bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019be:	2307      	movs	r3, #7
 80019c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	4618      	mov	r0, r3
 80019c8:	f005 f950 	bl	8006c6c <HAL_RCC_OscConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80019d2:	f000 f9fb 	bl	8001dcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d6:	230f      	movs	r3, #15
 80019d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019da:	2302      	movs	r3, #2
 80019dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	2105      	movs	r1, #5
 80019f4:	4618      	mov	r0, r3
 80019f6:	f005 fbb1 	bl	800715c <HAL_RCC_ClockConfig>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a00:	f000 f9e4 	bl	8001dcc <Error_Handler>
  }
}
 8001a04:	bf00      	nop
 8001a06:	3750      	adds	r7, #80	; 0x50
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40007000 	.word	0x40007000

08001a14 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a18:	4b12      	ldr	r3, [pc, #72]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a1a:	4a13      	ldr	r2, [pc, #76]	; (8001a68 <MX_I2C1_Init+0x54>)
 8001a1c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a1e:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a20:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <MX_I2C1_Init+0x58>)
 8001a22:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a30:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a36:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a38:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a44:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a4a:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a50:	4804      	ldr	r0, [pc, #16]	; (8001a64 <MX_I2C1_Init+0x50>)
 8001a52:	f004 f94b 	bl	8005cec <HAL_I2C_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a5c:	f000 f9b6 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200004b4 	.word	0x200004b4
 8001a68:	40005400 	.word	0x40005400
 8001a6c:	00061a80 	.word	0x00061a80

08001a70 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b096      	sub	sp, #88	; 0x58
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a84:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	609a      	str	r2, [r3, #8]
 8001a9a:	60da      	str	r2, [r3, #12]
 8001a9c:	611a      	str	r2, [r3, #16]
 8001a9e:	615a      	str	r2, [r3, #20]
 8001aa0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f008 f9ae 	bl	8009e0a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aae:	4b3e      	ldr	r3, [pc, #248]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ab0:	4a3e      	ldr	r2, [pc, #248]	; (8001bac <MX_TIM1_Init+0x13c>)
 8001ab2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8001ab4:	4b3c      	ldr	r3, [pc, #240]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ab6:	22a7      	movs	r2, #167	; 0xa7
 8001ab8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aba:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001ac0:	4b39      	ldr	r3, [pc, #228]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ac2:	2263      	movs	r2, #99	; 0x63
 8001ac4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b38      	ldr	r3, [pc, #224]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001acc:	4b36      	ldr	r3, [pc, #216]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad2:	4b35      	ldr	r3, [pc, #212]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ad8:	4833      	ldr	r0, [pc, #204]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001ada:	f005 fd5f 	bl	800759c <HAL_TIM_Base_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001ae4:	f000 f972 	bl	8001dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aec:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001aee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001af2:	4619      	mov	r1, r3
 8001af4:	482c      	ldr	r0, [pc, #176]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001af6:	f006 f9df 	bl	8007eb8 <HAL_TIM_ConfigClockSource>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001b00:	f000 f964 	bl	8001dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b04:	4828      	ldr	r0, [pc, #160]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001b06:	f005 fd98 	bl	800763a <HAL_TIM_PWM_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001b10:	f000 f95c 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b1c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b20:	4619      	mov	r1, r3
 8001b22:	4821      	ldr	r0, [pc, #132]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001b24:	f006 fdc8 	bl	80086b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001b2e:	f000 f94d 	bl	8001dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b32:	2360      	movs	r3, #96	; 0x60
 8001b34:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b42:	2300      	movs	r3, #0
 8001b44:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b46:	2300      	movs	r3, #0
 8001b48:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b52:	2200      	movs	r2, #0
 8001b54:	4619      	mov	r1, r3
 8001b56:	4814      	ldr	r0, [pc, #80]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001b58:	f006 f8ec 	bl	8007d34 <HAL_TIM_PWM_ConfigChannel>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001b62:	f000 f933 	bl	8001dcc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b7e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b84:	1d3b      	adds	r3, r7, #4
 8001b86:	4619      	mov	r1, r3
 8001b88:	4807      	ldr	r0, [pc, #28]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001b8a:	f006 fe11 	bl	80087b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001b94:	f000 f91a 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b98:	4803      	ldr	r0, [pc, #12]	; (8001ba8 <MX_TIM1_Init+0x138>)
 8001b9a:	f002 ff5d 	bl	8004a58 <HAL_TIM_MspPostInit>

}
 8001b9e:	bf00      	nop
 8001ba0:	3758      	adds	r7, #88	; 0x58
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000508 	.word	0x20000508
 8001bac:	40010000 	.word	0x40010000

08001bb0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08c      	sub	sp, #48	; 0x30
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	2224      	movs	r2, #36	; 0x24
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f008 f923 	bl	8009e0a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bcc:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001bce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bd2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bd4:	4b1f      	ldr	r3, [pc, #124]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bda:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001be0:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001be2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001be6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be8:	4b1a      	ldr	r3, [pc, #104]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bee:	4b19      	ldr	r3, [pc, #100]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c10:	2300      	movs	r3, #0
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	480d      	ldr	r0, [pc, #52]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001c20:	f005 fe2c 	bl	800787c <HAL_TIM_Encoder_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001c2a:	f000 f8cf 	bl	8001dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4806      	ldr	r0, [pc, #24]	; (8001c54 <MX_TIM2_Init+0xa4>)
 8001c3c:	f006 fd3c 	bl	80086b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001c46:	f000 f8c1 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c4a:	bf00      	nop
 8001c4c:	3730      	adds	r7, #48	; 0x30
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000550 	.word	0x20000550

08001c58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <MX_USART2_UART_Init+0x50>)
 8001c60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c70:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c76:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c7c:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c7e:	220c      	movs	r2, #12
 8001c80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c82:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c8e:	4805      	ldr	r0, [pc, #20]	; (8001ca4 <MX_USART2_UART_Init+0x4c>)
 8001c90:	f006 fdf4 	bl	800887c <HAL_UART_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c9a:	f000 f897 	bl	8001dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200005f8 	.word	0x200005f8
 8001ca8:	40004400 	.word	0x40004400

08001cac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a1a      	ldr	r2, [pc, #104]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cca:	607b      	str	r3, [r7, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	603b      	str	r3, [r7, #0]
 8001cd2:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a13      	ldr	r2, [pc, #76]	; (8001d24 <MX_DMA_Init+0x78>)
 8001cd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <MX_DMA_Init+0x78>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce6:	603b      	str	r3, [r7, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	2010      	movs	r0, #16
 8001cf0:	f003 fa0d 	bl	800510e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001cf4:	2010      	movs	r0, #16
 8001cf6:	f003 fa26 	bl	8005146 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	2011      	movs	r0, #17
 8001d00:	f003 fa05 	bl	800510e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d04:	2011      	movs	r0, #17
 8001d06:	f003 fa1e 	bl	8005146 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	2039      	movs	r0, #57	; 0x39
 8001d10:	f003 f9fd 	bl	800510e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001d14:	2039      	movs	r0, #57	; 0x39
 8001d16:	f003 fa16 	bl	8005146 <HAL_NVIC_EnableIRQ>

}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800

08001d28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b087      	sub	sp, #28
 8001d2c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	4b25      	ldr	r3, [pc, #148]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a24      	ldr	r2, [pc, #144]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d38:	f043 0304 	orr.w	r3, r3, #4
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b22      	ldr	r3, [pc, #136]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0304 	and.w	r3, r3, #4
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	4b1e      	ldr	r3, [pc, #120]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a1d      	ldr	r2, [pc, #116]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b1b      	ldr	r3, [pc, #108]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	4b17      	ldr	r3, [pc, #92]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6e:	4a16      	ldr	r2, [pc, #88]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6313      	str	r3, [r2, #48]	; 0x30
 8001d76:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a0f      	ldr	r2, [pc, #60]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d8c:	f043 0310 	orr.w	r3, r3, #16
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	4b09      	ldr	r3, [pc, #36]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a08      	ldr	r2, [pc, #32]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <MX_GPIO_Init+0xa0>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dba:	bf00      	nop
 8001dbc:	371c      	adds	r7, #28
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800

08001dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dd0:	b672      	cpsid	i
}
 8001dd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dd4:	e7fe      	b.n	8001dd4 <Error_Handler+0x8>
	...

08001dd8 <_ZN13STM32HardwareC1Ev>:
// Create Serial Buffer with UART2:
extern BufferedSerial buff_serial;

class STM32Hardware {
 public:
  STM32Hardware() : serial(&buff_serial) {}
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a04      	ldr	r2, [pc, #16]	; (8001df4 <_ZN13STM32HardwareC1Ev+0x1c>)
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	2000008c 	.word	0x2000008c

08001df8 <_ZN13STM32Hardware4initEv>:

  // Any initialization code necessary to use the serial port:
  void init() { serial->init(); }
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe ffa3 	bl	8000d50 <_ZN14BufferedSerial4initEv>
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <_ZN13STM32Hardware4readEv>:

  // Read a byte from the serial port. -1 = failure:
  int read() { return serial->read(); }
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b082      	sub	sp, #8
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe ffa1 	bl	8000d66 <_ZN14BufferedSerial4readEv>
 8001e24:	4603      	mov	r3, r0
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <_ZN13STM32Hardware5writeEPhi>:

  // Write data to the connection to ROS:
  void write(uint8_t* data, int length) { serial->write(data, length); }
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b084      	sub	sp, #16
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	60f8      	str	r0, [r7, #12]
 8001e36:	60b9      	str	r1, [r7, #8]
 8001e38:	607a      	str	r2, [r7, #4]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	68b9      	ldr	r1, [r7, #8]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe ffc5 	bl	8000dd2 <_ZN14BufferedSerial5writeEPKhi>
 8001e48:	bf00      	nop
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <_ZN13STM32Hardware4timeEv>:

  // Returns milliseconds since start of program:
  unsigned long time() { return HAL_GetTick(); };
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	f003 f84e 	bl	8004ef8 <HAL_GetTick>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 8001e66:	b480      	push	{r7}
 8001e68:	b087      	sub	sp, #28
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
 8001e6e:	ed87 0a00 	vstr	s0, [r7]
 8001e72:	683b      	ldr	r3, [r7, #0]
  {
    int32_t val;
    memcpy(&val, &f, sizeof(val));
 8001e74:	60fb      	str	r3, [r7, #12]

    int16_t exp = ((val >> 23) & 255);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	15db      	asrs	r3, r3, #23
 8001e7a:	b21b      	sxth	r3, r3
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	82fb      	strh	r3, [r7, #22]
    uint32_t mantissa = val & 0x7FFFFF;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8001e86:	613b      	str	r3, [r7, #16]

    if (exp == 255)
 8001e88:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001e8c:	2bff      	cmp	r3, #255	; 0xff
 8001e8e:	d103      	bne.n	8001e98 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x32>
    {
      exp = 2047; // Special value for NaN, infinity etc.
 8001e90:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001e94:	82fb      	strh	r3, [r7, #22]
 8001e96:	e02a      	b.n	8001eee <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x88>
    }
    else if (exp != 0)
 8001e98:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d005      	beq.n	8001eac <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x46>
    {
      exp += 1023 - 127; // Normal case
 8001ea0:	8afb      	ldrh	r3, [r7, #22]
 8001ea2:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	82fb      	strh	r3, [r7, #22]
 8001eaa:	e020      	b.n	8001eee <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x88>
    }
    else if (!mantissa)
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d102      	bne.n	8001eb8 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x52>
    {
      exp = 0; // Zero
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	82fb      	strh	r3, [r7, #22]
 8001eb6:	e01a      	b.n	8001eee <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x88>
    }
    else
    {
      // Denormalized value in float, will fit as normalized value in double
      exp += 1023 - 127;
 8001eb8:	8afb      	ldrh	r3, [r7, #22]
 8001eba:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	82fb      	strh	r3, [r7, #22]
      mantissa <<= 1;
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	613b      	str	r3, [r7, #16]
      while (!(mantissa & 0x800000))
 8001ec8:	e008      	b.n	8001edc <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x76>
      {
          mantissa <<= 1;
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
          exp--;
 8001ed0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	82fb      	strh	r3, [r7, #22]
      while (!(mantissa & 0x800000))
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0f1      	beq.n	8001eca <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x64>
      }
      mantissa &= 0x7FFFFF;
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8001eec:	613b      	str	r3, [r7, #16]
    }

    *(outbuffer++) = 0;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	1c5a      	adds	r2, r3, #1
 8001ef2:	607a      	str	r2, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	1c5a      	adds	r2, r3, #1
 8001efc:	607a      	str	r2, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	607a      	str	r2, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (mantissa << 5) & 0xff;
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	1c59      	adds	r1, r3, #1
 8001f14:	6079      	str	r1, [r7, #4]
 8001f16:	0152      	lsls	r2, r2, #5
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (mantissa >> 3) & 0xff;
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	08d9      	lsrs	r1, r3, #3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	1c5a      	adds	r2, r3, #1
 8001f24:	607a      	str	r2, [r7, #4]
 8001f26:	b2ca      	uxtb	r2, r1
 8001f28:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (mantissa >> 11) & 0xff;
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	0ad9      	lsrs	r1, r3, #11
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	b2ca      	uxtb	r2, r1
 8001f36:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((mantissa >> 19) & 0x0F);
 8001f38:	8afb      	ldrh	r3, [r7, #22]
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	011b      	lsls	r3, r3, #4
 8001f3e:	b2d9      	uxtb	r1, r3
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	0cdb      	lsrs	r3, r3, #19
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	1c58      	adds	r0, r3, #1
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	430a      	orrs	r2, r1
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 8001f58:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001f5c:	111b      	asrs	r3, r3, #4
 8001f5e:	b21b      	sxth	r3, r3
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	1c59      	adds	r1, r3, #1
 8001f66:	6079      	str	r1, [r7, #4]
 8001f68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 8001f70:	edd7 7a00 	vldr	s15, [r7]
 8001f74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7c:	d508      	bpl.n	8001f90 <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x12a>
    {
      *(outbuffer - 1) |= 0x80;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	781a      	ldrb	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001f8c:	b2d2      	uxtb	r2, r2
 8001f8e:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 8001f90:	2308      	movs	r3, #8
  }
 8001f92:	4618      	mov	r0, r3
 8001f94:	371c      	adds	r7, #28
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 8001f9e:	b480      	push	{r7}
 8001fa0:	b087      	sub	sp, #28
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	6039      	str	r1, [r7, #0]
  {
    int16_t exp;
    uint32_t mantissa;

    // Skip lowest 24 bits
    inbuffer += 3;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3303      	adds	r3, #3
 8001fac:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    mantissa = ((uint32_t)(*(inbuffer++)) >> 4 & 0x0F);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	1c5a      	adds	r2, r3, #1
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	091b      	lsrs	r3, r3, #4
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	613b      	str	r3, [r7, #16]
    mantissa |= ((uint32_t)(*(inbuffer++)) & 0xff) << 4;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	607a      	str	r2, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	011b      	lsls	r3, r3, #4
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
    mantissa |= ((uint32_t)(*(inbuffer++)) & 0xff) << 12;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	607a      	str	r2, [r7, #4]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	031b      	lsls	r3, r3, #12
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
    mantissa |= ((uint32_t)(*inbuffer) & 0x0f) << 20;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	051b      	lsls	r3, r3, #20
 8001fe6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]

    // Copy exponent.
    exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	b21b      	sxth	r3, r3
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	82fb      	strh	r3, [r7, #22]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	b29b      	uxth	r3, r3
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	b29b      	uxth	r3, r3
 800200e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8002012:	b29a      	uxth	r2, r3
 8002014:	8afb      	ldrh	r3, [r7, #22]
 8002016:	4313      	orrs	r3, r2
 8002018:	b29b      	uxth	r3, r3
 800201a:	82fb      	strh	r3, [r7, #22]

    if (exp == 2047)
 800201c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002020:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002024:	4293      	cmp	r3, r2
 8002026:	d102      	bne.n	800202e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x90>
    {
      exp = 255; // NaN, infinity etc.
 8002028:	23ff      	movs	r3, #255	; 0xff
 800202a:	82fb      	strh	r3, [r7, #22]
 800202c:	e02c      	b.n	8002088 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else if (exp - 1023 > 127)
 800202e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002032:	f240 427e 	movw	r2, #1150	; 0x47e
 8002036:	4293      	cmp	r3, r2
 8002038:	dd04      	ble.n	8002044 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xa6>
    {
      exp = 255;
 800203a:	23ff      	movs	r3, #255	; 0xff
 800203c:	82fb      	strh	r3, [r7, #22]
      mantissa = 0; // Too large for float, convert to infinity
 800203e:	2300      	movs	r3, #0
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	e021      	b.n	8002088 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else if (exp - 1023 >= -126)
 8002044:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002048:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800204c:	dd05      	ble.n	800205a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xbc>
    {
      exp -= 1023 - 127; // Normal case
 800204e:	8afb      	ldrh	r3, [r7, #22]
 8002050:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8002054:	b29b      	uxth	r3, r3
 8002056:	82fb      	strh	r3, [r7, #22]
 8002058:	e016      	b.n	8002088 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else if (exp - 1023 < -150)
 800205a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800205e:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 8002062:	dc02      	bgt.n	800206a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xcc>
    {
      exp = 0; // Too small or zero
 8002064:	2300      	movs	r3, #0
 8002066:	82fb      	strh	r3, [r7, #22]
 8002068:	e00e      	b.n	8002088 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xea>
    }
    else
    {
      // Have to convert to denormalized representation for float
      mantissa |= 0x1000000;
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002070:	613b      	str	r3, [r7, #16]
      mantissa >>= ((-126 + 1023) - exp);
 8002072:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002076:	f5c3 7360 	rsb	r3, r3, #896	; 0x380
 800207a:	3301      	adds	r3, #1
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	fa22 f303 	lsr.w	r3, r2, r3
 8002082:	613b      	str	r3, [r7, #16]
      exp = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	82fb      	strh	r3, [r7, #22]
    }

    // Round off mantissa
    if (mantissa != 0xFFFFFF)
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 800208e:	4293      	cmp	r3, r2
 8002090:	d002      	beq.n	8002098 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0xfa>
      mantissa += 1;
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	3301      	adds	r3, #1
 8002096:	613b      	str	r3, [r7, #16]

    mantissa >>= 1;
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	085b      	lsrs	r3, r3, #1
 800209c:	613b      	str	r3, [r7, #16]

    // Put mantissa and exponent into place
    uint32_t val = mantissa;
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	60fb      	str	r3, [r7, #12]
    val |= static_cast<uint32_t>(exp) << 23;
 80020a2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80020a6:	05da      	lsls	r2, r3, #23
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	60fb      	str	r3, [r7, #12]

    // Copy negative sign.
    val |= (static_cast<uint32_t>(*(inbuffer++)) & 0x80) << 24;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	1c5a      	adds	r2, r3, #1
 80020b2:	607a      	str	r2, [r7, #4]
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	061b      	lsls	r3, r3, #24
 80020b8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4313      	orrs	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	68fa      	ldr	r2, [r7, #12]

    memcpy(f, &val, sizeof(val));
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	601a      	str	r2, [r3, #0]
    return 8;
 80020c8:	2308      	movs	r3, #8
  }
 80020ca:	4618      	mov	r0, r3
 80020cc:	371c      	adds	r7, #28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_ZN3ros3MsgC1Ev>:
class Msg
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	4a04      	ldr	r2, [pc, #16]	; (8002114 <_ZN3ros3MsgC1Ev+0x1c>)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4618      	mov	r0, r3
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	0800a3bc 	.word	0x0800a3bc

08002118 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
      data()
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ffe8 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8002128:	4a06      	ldr	r2, [pc, #24]	; (8002144 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3304      	adds	r3, #4
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff ffcf 	bl	80020d6 <_ZN3ros4TimeC1Ev>
    {
    }
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4618      	mov	r0, r3
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	0800a3a4 	.word	0x0800a3a4

08002148 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6859      	ldr	r1, [r3, #4]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	4413      	add	r3, r2
 8002160:	b2ca      	uxtb	r2, r1
 8002162:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	0a19      	lsrs	r1, r3, #8
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3301      	adds	r3, #1
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	4413      	add	r3, r2
 8002172:	b2ca      	uxtb	r2, r1
 8002174:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	0c19      	lsrs	r1, r3, #16
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	3302      	adds	r3, #2
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	4413      	add	r3, r2
 8002184:	b2ca      	uxtb	r2, r1
 8002186:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	0e19      	lsrs	r1, r3, #24
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	3303      	adds	r3, #3
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	4413      	add	r3, r2
 8002196:	b2ca      	uxtb	r2, r1
 8002198:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	3304      	adds	r3, #4
 800219e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6899      	ldr	r1, [r3, #8]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	4413      	add	r3, r2
 80021aa:	b2ca      	uxtb	r2, r1
 80021ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	0a19      	lsrs	r1, r3, #8
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	3301      	adds	r3, #1
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	4413      	add	r3, r2
 80021bc:	b2ca      	uxtb	r2, r1
 80021be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	0c19      	lsrs	r1, r3, #16
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	3302      	adds	r3, #2
 80021ca:	683a      	ldr	r2, [r7, #0]
 80021cc:	4413      	add	r3, r2
 80021ce:	b2ca      	uxtb	r2, r1
 80021d0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	0e19      	lsrs	r1, r3, #24
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3303      	adds	r3, #3
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	4413      	add	r3, r2
 80021e0:	b2ca      	uxtb	r2, r1
 80021e2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	3304      	adds	r3, #4
 80021e8:	60fb      	str	r3, [r7, #12]
      return offset;
 80021ea:	68fb      	ldr	r3, [r7, #12]
    }
 80021ec:	4618      	mov	r0, r3
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	4413      	add	r3, r2
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	3301      	adds	r3, #1
 800221c:	6839      	ldr	r1, [r7, #0]
 800221e:	440b      	add	r3, r1
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	021b      	lsls	r3, r3, #8
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3302      	adds	r3, #2
 8002232:	6839      	ldr	r1, [r7, #0]
 8002234:	440b      	add	r3, r1
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	041b      	lsls	r3, r3, #16
 800223a:	431a      	orrs	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685a      	ldr	r2, [r3, #4]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	3303      	adds	r3, #3
 8002248:	6839      	ldr	r1, [r7, #0]
 800224a:	440b      	add	r3, r1
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	061b      	lsls	r3, r3, #24
 8002250:	431a      	orrs	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	3304      	adds	r3, #4
 800225a:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	4413      	add	r3, r2
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	461a      	mov	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	3301      	adds	r3, #1
 8002272:	6839      	ldr	r1, [r7, #0]
 8002274:	440b      	add	r3, r1
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	3302      	adds	r3, #2
 8002288:	6839      	ldr	r1, [r7, #0]
 800228a:	440b      	add	r3, r1
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	041b      	lsls	r3, r3, #16
 8002290:	431a      	orrs	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	3303      	adds	r3, #3
 800229e:	6839      	ldr	r1, [r7, #0]
 80022a0:	440b      	add	r3, r1
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	061b      	lsls	r3, r3, #24
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	3304      	adds	r3, #4
 80022b0:	60fb      	str	r3, [r7, #12]
     return offset;
 80022b2:	68fb      	ldr	r3, [r7, #12]
    }
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	08009f70 	.word	0x08009f70

080022dc <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 80022e6:	4618      	mov	r0, r3
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	08009f80 	.word	0x08009f80

080022f8 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff fef8 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8002308:	4a0b      	ldr	r2, [pc, #44]	; (8002338 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	601a      	str	r2, [r3, #0]
      topic_id(0),
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a09      	ldr	r2, [pc, #36]	; (800233c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002318:	609a      	str	r2, [r3, #8]
      message_type(""),
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a07      	ldr	r2, [pc, #28]	; (800233c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800231e:	60da      	str	r2, [r3, #12]
      md5sum(""),
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a06      	ldr	r2, [pc, #24]	; (800233c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002324:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	615a      	str	r2, [r3, #20]
    {
    }
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4618      	mov	r0, r3
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	0800a38c 	.word	0x0800a38c
 800233c:	08009fa4 	.word	0x08009fa4

08002340 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	8899      	ldrh	r1, [r3, #4]
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	4413      	add	r3, r2
 8002358:	b2ca      	uxtb	r2, r1
 800235a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	889b      	ldrh	r3, [r3, #4]
 8002360:	0a1b      	lsrs	r3, r3, #8
 8002362:	b299      	uxth	r1, r3
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	3301      	adds	r3, #1
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	4413      	add	r3, r2
 800236c:	b2ca      	uxtb	r2, r1
 800236e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	3302      	adds	r3, #2
 8002374:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	4618      	mov	r0, r3
 800237c:	f7fd ff24 	bl	80001c8 <strlen>
 8002380:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	4413      	add	r3, r2
 8002388:	69b9      	ldr	r1, [r7, #24]
 800238a:	4618      	mov	r0, r3
 800238c:	f001 fc68 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	3304      	adds	r3, #4
 8002394:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	18d0      	adds	r0, r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	4619      	mov	r1, r3
 80023a4:	f007 fd76 	bl	8009e94 <memcpy>
      offset += length_topic_name;
 80023a8:	69fa      	ldr	r2, [r7, #28]
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	4413      	add	r3, r2
 80023ae:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fd ff07 	bl	80001c8 <strlen>
 80023ba:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	4413      	add	r3, r2
 80023c2:	6979      	ldr	r1, [r7, #20]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f001 fc4b 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3304      	adds	r3, #4
 80023ce:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	18d0      	adds	r0, r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	697a      	ldr	r2, [r7, #20]
 80023dc:	4619      	mov	r1, r3
 80023de:	f007 fd59 	bl	8009e94 <memcpy>
      offset += length_message_type;
 80023e2:	69fa      	ldr	r2, [r7, #28]
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	4413      	add	r3, r2
 80023e8:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fd feea 	bl	80001c8 <strlen>
 80023f4:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	683a      	ldr	r2, [r7, #0]
 80023fa:	4413      	add	r3, r2
 80023fc:	6939      	ldr	r1, [r7, #16]
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fc2e 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	3304      	adds	r3, #4
 8002408:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	18d0      	adds	r0, r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4619      	mov	r1, r3
 8002418:	f007 fd3c 	bl	8009e94 <memcpy>
      offset += length_md5sum;
 800241c:	69fa      	ldr	r2, [r7, #28]
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	4413      	add	r3, r2
 8002422:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800242a:	68f9      	ldr	r1, [r7, #12]
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	4413      	add	r3, r2
 8002432:	b2ca      	uxtb	r2, r1
 8002434:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	0a19      	lsrs	r1, r3, #8
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	3301      	adds	r3, #1
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	4413      	add	r3, r2
 8002442:	b2ca      	uxtb	r2, r1
 8002444:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	0c19      	lsrs	r1, r3, #16
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	3302      	adds	r3, #2
 800244e:	683a      	ldr	r2, [r7, #0]
 8002450:	4413      	add	r3, r2
 8002452:	b2ca      	uxtb	r2, r1
 8002454:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	0e19      	lsrs	r1, r3, #24
 800245a:	69fb      	ldr	r3, [r7, #28]
 800245c:	3303      	adds	r3, #3
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	4413      	add	r3, r2
 8002462:	b2ca      	uxtb	r2, r1
 8002464:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	3304      	adds	r3, #4
 800246a:	61fb      	str	r3, [r7, #28]
      return offset;
 800246c:	69fb      	ldr	r3, [r7, #28]
    }
 800246e:	4618      	mov	r0, r3
 8002470:	3720      	adds	r7, #32
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002476:	b580      	push	{r7, lr}
 8002478:	b08a      	sub	sp, #40	; 0x28
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	4413      	add	r3, r2
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	b29a      	uxth	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	889b      	ldrh	r3, [r3, #4]
 8002496:	b21a      	sxth	r2, r3
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	3301      	adds	r3, #1
 800249c:	6839      	ldr	r1, [r7, #0]
 800249e:	440b      	add	r3, r1
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	b21b      	sxth	r3, r3
 80024a6:	4313      	orrs	r3, r2
 80024a8:	b21b      	sxth	r3, r3
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	3302      	adds	r3, #2
 80024b4:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	441a      	add	r2, r3
 80024bc:	f107 0314 	add.w	r3, r7, #20
 80024c0:	4611      	mov	r1, r2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f001 fbeb 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	3304      	adds	r3, #4
 80024cc:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
 80024d2:	e00b      	b.n	80024ec <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d8:	441a      	add	r2, r3
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	3b01      	subs	r3, #1
 80024de:	6839      	ldr	r1, [r7, #0]
 80024e0:	440b      	add	r3, r1
 80024e2:	7812      	ldrb	r2, [r2, #0]
 80024e4:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80024e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e8:	3301      	adds	r3, #1
 80024ea:	627b      	str	r3, [r7, #36]	; 0x24
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	4413      	add	r3, r2
 80024f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d3ed      	bcc.n	80024d4 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	4413      	add	r3, r2
 80024fe:	3b01      	subs	r3, #1
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	4413      	add	r3, r2
 8002504:	2200      	movs	r2, #0
 8002506:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	3b01      	subs	r3, #1
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	441a      	add	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	4413      	add	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	441a      	add	r2, r3
 8002522:	f107 0310 	add.w	r3, r7, #16
 8002526:	4611      	mov	r1, r2
 8002528:	4618      	mov	r0, r3
 800252a:	f001 fbb8 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	3304      	adds	r3, #4
 8002532:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	623b      	str	r3, [r7, #32]
 8002538:	e00b      	b.n	8002552 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	441a      	add	r2, r3
 8002540:	6a3b      	ldr	r3, [r7, #32]
 8002542:	3b01      	subs	r3, #1
 8002544:	6839      	ldr	r1, [r7, #0]
 8002546:	440b      	add	r3, r1
 8002548:	7812      	ldrb	r2, [r2, #0]
 800254a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800254c:	6a3b      	ldr	r3, [r7, #32]
 800254e:	3301      	adds	r3, #1
 8002550:	623b      	str	r3, [r7, #32]
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	4413      	add	r3, r2
 8002558:	6a3a      	ldr	r2, [r7, #32]
 800255a:	429a      	cmp	r2, r3
 800255c:	d3ed      	bcc.n	800253a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	4413      	add	r3, r2
 8002564:	3b01      	subs	r3, #1
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	4413      	add	r3, r2
 800256a:	2200      	movs	r2, #0
 800256c:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	3b01      	subs	r3, #1
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	441a      	add	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	4413      	add	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	441a      	add	r2, r3
 8002588:	f107 030c 	add.w	r3, r7, #12
 800258c:	4611      	mov	r1, r2
 800258e:	4618      	mov	r0, r3
 8002590:	f001 fb85 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	3304      	adds	r3, #4
 8002598:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	e00b      	b.n	80025b8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	441a      	add	r2, r3
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3b01      	subs	r3, #1
 80025aa:	6839      	ldr	r1, [r7, #0]
 80025ac:	440b      	add	r3, r1
 80025ae:	7812      	ldrb	r2, [r2, #0]
 80025b0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3301      	adds	r3, #1
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4413      	add	r3, r2
 80025be:	69fa      	ldr	r2, [r7, #28]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d3ed      	bcc.n	80025a0 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	4413      	add	r3, r2
 80025ca:	3b01      	subs	r3, #1
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	2200      	movs	r2, #0
 80025d2:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	683a      	ldr	r2, [r7, #0]
 80025da:	441a      	add	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	4413      	add	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	6839      	ldr	r1, [r7, #0]
 80025f2:	440a      	add	r2, r1
 80025f4:	7812      	ldrb	r2, [r2, #0]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	3301      	adds	r3, #1
 8002600:	6839      	ldr	r1, [r7, #0]
 8002602:	440b      	add	r3, r1
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	021b      	lsls	r3, r3, #8
 8002608:	4313      	orrs	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	3302      	adds	r3, #2
 8002612:	6839      	ldr	r1, [r7, #0]
 8002614:	440b      	add	r3, r1
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	041b      	lsls	r3, r3, #16
 800261a:	4313      	orrs	r3, r2
 800261c:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	3303      	adds	r3, #3
 8002624:	6839      	ldr	r1, [r7, #0]
 8002626:	440b      	add	r3, r1
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	061b      	lsls	r3, r3, #24
 800262c:	4313      	orrs	r3, r2
 800262e:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8002630:	68ba      	ldr	r2, [r7, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	3304      	adds	r3, #4
 800263a:	61bb      	str	r3, [r7, #24]
     return offset;
 800263c:	69bb      	ldr	r3, [r7, #24]
    }
 800263e:	4618      	mov	r0, r3
 8002640:	3728      	adds	r7, #40	; 0x28
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	4b03      	ldr	r3, [pc, #12]	; (8002660 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8002652:	4618      	mov	r0, r3
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	08009fa8 	.word	0x08009fa8

08002664 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	4b03      	ldr	r3, [pc, #12]	; (800267c <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 800266e:	4618      	mov	r0, r3
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	08009fc4 	.word	0x08009fc4

08002680 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fd34 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8002690:	4a06      	ldr	r2, [pc, #24]	; (80026ac <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	601a      	str	r2, [r3, #0]
      level(0),
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	711a      	strb	r2, [r3, #4]
      msg("")
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a04      	ldr	r2, [pc, #16]	; (80026b0 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 80026a0:	609a      	str	r2, [r3, #8]
    {
    }
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4618      	mov	r0, r3
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	0800a374 	.word	0x0800a374
 80026b0:	08009fa4 	.word	0x08009fa4

080026b4 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	4413      	add	r3, r2
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	7912      	ldrb	r2, [r2, #4]
 80026cc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	3301      	adds	r3, #1
 80026d2:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fd fd75 	bl	80001c8 <strlen>
 80026de:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	4413      	add	r3, r2
 80026e6:	68b9      	ldr	r1, [r7, #8]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f001 fab9 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	3304      	adds	r3, #4
 80026f2:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	18d0      	adds	r0, r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	68ba      	ldr	r2, [r7, #8]
 8002700:	4619      	mov	r1, r3
 8002702:	f007 fbc7 	bl	8009e94 <memcpy>
      offset += length_msg;
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	4413      	add	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
      return offset;
 800270e:	68fb      	ldr	r3, [r7, #12]
    }
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002722:	2300      	movs	r3, #0
 8002724:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	4413      	add	r3, r2
 800272c:	781a      	ldrb	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	3301      	adds	r3, #1
 8002736:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	683a      	ldr	r2, [r7, #0]
 800273c:	441a      	add	r2, r3
 800273e:	f107 030c 	add.w	r3, r7, #12
 8002742:	4611      	mov	r1, r2
 8002744:	4618      	mov	r0, r3
 8002746:	f001 faaa 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	3304      	adds	r3, #4
 800274e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	e00b      	b.n	800276e <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
          inbuffer[k-1]=inbuffer[k];
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	441a      	add	r2, r3
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	3b01      	subs	r3, #1
 8002760:	6839      	ldr	r1, [r7, #0]
 8002762:	440b      	add	r3, r1
 8002764:	7812      	ldrb	r2, [r2, #0]
 8002766:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	3301      	adds	r3, #1
 800276c:	617b      	str	r3, [r7, #20]
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	429a      	cmp	r2, r3
 8002778:	d3ed      	bcc.n	8002756 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
      }
      inbuffer[offset+length_msg-1]=0;
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4413      	add	r3, r2
 8002780:	3b01      	subs	r3, #1
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	4413      	add	r3, r2
 8002786:	2200      	movs	r2, #0
 8002788:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	3b01      	subs	r3, #1
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	441a      	add	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4413      	add	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
     return offset;
 800279e:	693b      	ldr	r3, [r7, #16]
    }
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <_ZN14rosserial_msgs3Log7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/Log"; };
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	4b03      	ldr	r3, [pc, #12]	; (80027c0 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	08009fe8 	.word	0x08009fe8

080027c4 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    virtual const char * getMD5() override { return "11abd731c25933261cd6183bd12d6295"; };
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	4b03      	ldr	r3, [pc, #12]	; (80027dc <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	08009ffc 	.word	0x08009ffc

080027e0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff fc84 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 80027f0:	4a11      	ldr	r2, [pc, #68]	; (8002838 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	605a      	str	r2, [r3, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	615a      	str	r2, [r3, #20]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	61da      	str	r2, [r3, #28]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	621a      	str	r2, [r3, #32]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4618      	mov	r0, r3
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	0800a35c 	.word	0x0800a35c

0800283c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 800283c:	b580      	push	{r7, lr}
 800283e:	b08a      	sub	sp, #40	; 0x28
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002846:	2300      	movs	r3, #0
 8002848:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6859      	ldr	r1, [r3, #4]
 800284e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	4413      	add	r3, r2
 8002854:	b2ca      	uxtb	r2, r1
 8002856:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	0a19      	lsrs	r1, r3, #8
 800285e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002860:	3301      	adds	r3, #1
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	4413      	add	r3, r2
 8002866:	b2ca      	uxtb	r2, r1
 8002868:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	0c19      	lsrs	r1, r3, #16
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	3302      	adds	r3, #2
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	4413      	add	r3, r2
 8002878:	b2ca      	uxtb	r2, r1
 800287a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	0e19      	lsrs	r1, r3, #24
 8002882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002884:	3303      	adds	r3, #3
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	4413      	add	r3, r2
 800288a:	b2ca      	uxtb	r2, r1
 800288c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 800288e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002890:	3304      	adds	r3, #4
 8002892:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002894:	2300      	movs	r3, #0
 8002896:	623b      	str	r3, [r7, #32]
 8002898:	e02a      	b.n	80028f0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	4413      	add	r3, r2
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 80028a8:	6939      	ldr	r1, [r7, #16]
 80028aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	4413      	add	r3, r2
 80028b0:	b2ca      	uxtb	r2, r1
 80028b2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	0a19      	lsrs	r1, r3, #8
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	3301      	adds	r3, #1
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	4413      	add	r3, r2
 80028c0:	b2ca      	uxtb	r2, r1
 80028c2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	0c19      	lsrs	r1, r3, #16
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	3302      	adds	r3, #2
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	4413      	add	r3, r2
 80028d0:	b2ca      	uxtb	r2, r1
 80028d2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	0e19      	lsrs	r1, r3, #24
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	3303      	adds	r3, #3
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	4413      	add	r3, r2
 80028e0:	b2ca      	uxtb	r2, r1
 80028e2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	3304      	adds	r3, #4
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 80028ea:	6a3b      	ldr	r3, [r7, #32]
 80028ec:	3301      	adds	r3, #1
 80028ee:	623b      	str	r3, [r7, #32]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	6a3a      	ldr	r2, [r7, #32]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d3cf      	bcc.n	800289a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6919      	ldr	r1, [r3, #16]
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	4413      	add	r3, r2
 8002904:	b2ca      	uxtb	r2, r1
 8002906:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	0a19      	lsrs	r1, r3, #8
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	3301      	adds	r3, #1
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	4413      	add	r3, r2
 8002916:	b2ca      	uxtb	r2, r1
 8002918:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	0c19      	lsrs	r1, r3, #16
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	3302      	adds	r3, #2
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	4413      	add	r3, r2
 8002928:	b2ca      	uxtb	r2, r1
 800292a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	0e19      	lsrs	r1, r3, #24
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	3303      	adds	r3, #3
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	4413      	add	r3, r2
 800293a:	b2ca      	uxtb	r2, r1
 800293c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	3304      	adds	r3, #4
 8002942:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002944:	2300      	movs	r3, #0
 8002946:	61fb      	str	r3, [r7, #28]
 8002948:	e02a      	b.n	80029a0 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	699a      	ldr	r2, [r3, #24]
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4413      	add	r3, r2
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8002958:	68f9      	ldr	r1, [r7, #12]
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	4413      	add	r3, r2
 8002960:	b2ca      	uxtb	r2, r1
 8002962:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	0a19      	lsrs	r1, r3, #8
 8002968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296a:	3301      	adds	r3, #1
 800296c:	683a      	ldr	r2, [r7, #0]
 800296e:	4413      	add	r3, r2
 8002970:	b2ca      	uxtb	r2, r1
 8002972:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	0c19      	lsrs	r1, r3, #16
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	3302      	adds	r3, #2
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	4413      	add	r3, r2
 8002980:	b2ca      	uxtb	r2, r1
 8002982:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	0e19      	lsrs	r1, r3, #24
 8002988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298a:	3303      	adds	r3, #3
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	4413      	add	r3, r2
 8002990:	b2ca      	uxtb	r2, r1
 8002992:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002996:	3304      	adds	r3, #4
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	3301      	adds	r3, #1
 800299e:	61fb      	str	r3, [r7, #28]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	69fa      	ldr	r2, [r7, #28]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d3cf      	bcc.n	800294a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69d9      	ldr	r1, [r3, #28]
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	4413      	add	r3, r2
 80029b4:	b2ca      	uxtb	r2, r1
 80029b6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	0a19      	lsrs	r1, r3, #8
 80029be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c0:	3301      	adds	r3, #1
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	4413      	add	r3, r2
 80029c6:	b2ca      	uxtb	r2, r1
 80029c8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	0c19      	lsrs	r1, r3, #16
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	3302      	adds	r3, #2
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	4413      	add	r3, r2
 80029d8:	b2ca      	uxtb	r2, r1
 80029da:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	0e19      	lsrs	r1, r3, #24
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	3303      	adds	r3, #3
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	4413      	add	r3, r2
 80029ea:	b2ca      	uxtb	r2, r1
 80029ec:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 80029ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f0:	3304      	adds	r3, #4
 80029f2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80029f4:	2300      	movs	r3, #0
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	e027      	b.n	8002a4a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7fd fbde 	bl	80001c8 <strlen>
 8002a0c:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	4413      	add	r3, r2
 8002a14:	6979      	ldr	r1, [r7, #20]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f001 f922 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	3304      	adds	r3, #4
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	18d0      	adds	r0, r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4413      	add	r3, r2
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	4619      	mov	r1, r3
 8002a38:	f007 fa2c 	bl	8009e94 <memcpy>
      offset += length_stringsi;
 8002a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	4413      	add	r3, r2
 8002a42:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	3301      	adds	r3, #1
 8002a48:	61bb      	str	r3, [r7, #24]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d3d2      	bcc.n	80029fa <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002a56:	4618      	mov	r0, r3
 8002a58:	3728      	adds	r7, #40	; 0x28
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b08e      	sub	sp, #56	; 0x38
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002a6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a6e:	683a      	ldr	r2, [r7, #0]
 8002a70:	4413      	add	r3, r2
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a78:	3301      	adds	r3, #1
 8002a7a:	683a      	ldr	r2, [r7, #0]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	6a3a      	ldr	r2, [r7, #32]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a8a:	3302      	adds	r3, #2
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	4413      	add	r3, r2
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	041b      	lsls	r3, r3, #16
 8002a94:	6a3a      	ldr	r2, [r7, #32]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a9c:	3303      	adds	r3, #3
 8002a9e:	683a      	ldr	r2, [r7, #0]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	061b      	lsls	r3, r3, #24
 8002aa6:	6a3a      	ldr	r2, [r7, #32]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aae:	3304      	adds	r3, #4
 8002ab0:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	6a3a      	ldr	r2, [r7, #32]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d90a      	bls.n	8002ad2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	6a3b      	ldr	r3, [r7, #32]
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	f007 f968 	bl	8009d9c <realloc>
 8002acc:	4602      	mov	r2, r0
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a3a      	ldr	r2, [r7, #32]
 8002ad6:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002ad8:	2300      	movs	r3, #0
 8002ada:	633b      	str	r3, [r7, #48]	; 0x30
 8002adc:	e035      	b.n	8002b4a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ae6:	6839      	ldr	r1, [r7, #0]
 8002ae8:	440a      	add	r2, r1
 8002aea:	7812      	ldrb	r2, [r2, #0]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002af4:	3301      	adds	r3, #1
 8002af6:	6839      	ldr	r1, [r7, #0]
 8002af8:	440b      	add	r3, r1
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	4313      	orrs	r3, r2
 8002b00:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b06:	3302      	adds	r3, #2
 8002b08:	6839      	ldr	r1, [r7, #0]
 8002b0a:	440b      	add	r3, r1
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	041b      	lsls	r3, r3, #16
 8002b10:	4313      	orrs	r3, r2
 8002b12:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b18:	3303      	adds	r3, #3
 8002b1a:	6839      	ldr	r1, [r7, #0]
 8002b1c:	440b      	add	r3, r1
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	061b      	lsls	r3, r3, #24
 8002b22:	4313      	orrs	r3, r2
 8002b24:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b2e:	3304      	adds	r3, #4
 8002b30:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	3208      	adds	r2, #8
 8002b40:	6812      	ldr	r2, [r2, #0]
 8002b42:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b46:	3301      	adds	r3, #1
 8002b48:	633b      	str	r3, [r7, #48]	; 0x30
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d3c4      	bcc.n	8002ade <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	4413      	add	r3, r2
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b60:	3301      	adds	r3, #1
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	4413      	add	r3, r2
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	021b      	lsls	r3, r3, #8
 8002b6a:	69fa      	ldr	r2, [r7, #28]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b72:	3302      	adds	r3, #2
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	4413      	add	r3, r2
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	69fa      	ldr	r2, [r7, #28]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b84:	3303      	adds	r3, #3
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	4413      	add	r3, r2
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	061b      	lsls	r3, r3, #24
 8002b8e:	69fa      	ldr	r2, [r7, #28]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002b94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b96:	3304      	adds	r3, #4
 8002b98:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	69fa      	ldr	r2, [r7, #28]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d90a      	bls.n	8002bba <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	699a      	ldr	r2, [r3, #24]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4619      	mov	r1, r3
 8002bae:	4610      	mov	r0, r2
 8002bb0:	f007 f8f4 	bl	8009d9c <realloc>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bc4:	e035      	b.n	8002c32 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bce:	6839      	ldr	r1, [r7, #0]
 8002bd0:	440a      	add	r2, r1
 8002bd2:	7812      	ldrb	r2, [r2, #0]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bdc:	3301      	adds	r3, #1
 8002bde:	6839      	ldr	r1, [r7, #0]
 8002be0:	440b      	add	r3, r1
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	021b      	lsls	r3, r3, #8
 8002be6:	4313      	orrs	r3, r2
 8002be8:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bee:	3302      	adds	r3, #2
 8002bf0:	6839      	ldr	r1, [r7, #0]
 8002bf2:	440b      	add	r3, r1
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	041b      	lsls	r3, r3, #16
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c00:	3303      	adds	r3, #3
 8002c02:	6839      	ldr	r1, [r7, #0]
 8002c04:	440b      	add	r3, r1
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	061b      	lsls	r3, r3, #24
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c16:	3304      	adds	r3, #4
 8002c18:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699a      	ldr	r2, [r3, #24]
 8002c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	3214      	adds	r2, #20
 8002c28:	6812      	ldr	r2, [r2, #0]
 8002c2a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2e:	3301      	adds	r3, #1
 8002c30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d3c4      	bcc.n	8002bc6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002c3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	4413      	add	r3, r2
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c48:	3301      	adds	r3, #1
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c5a:	3302      	adds	r3, #2
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	4413      	add	r3, r2
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	041b      	lsls	r3, r3, #16
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6c:	3303      	adds	r3, #3
 8002c6e:	683a      	ldr	r2, [r7, #0]
 8002c70:	4413      	add	r3, r2
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	061b      	lsls	r3, r3, #24
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c7e:	3304      	adds	r3, #4
 8002c80:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d90a      	bls.n	8002ca2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4619      	mov	r1, r3
 8002c96:	4610      	mov	r0, r2
 8002c98:	f007 f880 	bl	8009d9c <realloc>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002ca8:	2300      	movs	r3, #0
 8002caa:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cac:	e03e      	b.n	8002d2c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8002cae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cb0:	683a      	ldr	r2, [r7, #0]
 8002cb2:	441a      	add	r2, r3
 8002cb4:	f107 030c 	add.w	r3, r7, #12
 8002cb8:	4611      	mov	r1, r2
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 ffef 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002cc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc2:	3304      	adds	r3, #4
 8002cc4:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002cc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8002cca:	e00b      	b.n	8002ce4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd0:	441a      	add	r2, r3
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	6839      	ldr	r1, [r7, #0]
 8002cd8:	440b      	add	r3, r1
 8002cda:	7812      	ldrb	r2, [r2, #0]
 8002cdc:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	4413      	add	r3, r2
 8002cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d3ed      	bcc.n	8002ccc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8002cf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	4413      	add	r3, r2
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8002d00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d02:	3b01      	subs	r3, #1
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	441a      	add	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8002d0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4413      	add	r3, r2
 8002d12:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	4413      	add	r3, r2
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	3220      	adds	r2, #32
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8002d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d28:	3301      	adds	r3, #1
 8002d2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	69db      	ldr	r3, [r3, #28]
 8002d30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d3bb      	bcc.n	8002cae <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 8002d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3738      	adds	r7, #56	; 0x38
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	4b03      	ldr	r3, [pc, #12]	; (8002d58 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	0800a238 	.word	0x0800a238

08002d5c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	4b03      	ldr	r3, [pc, #12]	; (8002d74 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8002d66:	4618      	mov	r0, r3
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	0800a020 	.word	0x0800a020

08002d78 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
 8002d84:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	611a      	str	r2, [r3, #16]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr

08002da6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
 8002dae:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68d8      	ldr	r0, [r3, #12]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	6891      	ldr	r1, [r2, #8]
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	4798      	blx	r3
 8002dc4:	4603      	mov	r3, r0
  };
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	691b      	ldr	r3, [r3, #16]
  }
 8002dda:	4618      	mov	r0, r3
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
	...

08002de8 <_ZN8std_msgs5EmptyC1Ev>:

  class Empty : public ros::Msg
  {
    public:

    Empty()
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b082      	sub	sp, #8
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
    {
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff f980 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8002df8:	4a03      	ldr	r2, [pc, #12]	; (8002e08 <_ZN8std_msgs5EmptyC1Ev+0x20>)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	601a      	str	r2, [r3, #0]
    }
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4618      	mov	r0, r3
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	0800a318 	.word	0x0800a318

08002e0c <_ZNK8std_msgs5Empty9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e16:	2300      	movs	r3, #0
 8002e18:	60fb      	str	r3, [r7, #12]
      return offset;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
    }
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <_ZN8std_msgs5Empty11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
     return offset;
 8002e36:	68fb      	ldr	r3, [r7, #12]
    }
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <_ZN8std_msgs5Empty7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Empty"; };
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <_ZN8std_msgs5Empty7getTypeEv+0x18>)
 8002e4e:	4618      	mov	r0, r3
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	0800a044 	.word	0x0800a044

08002e60 <_ZN8std_msgs5Empty6getMD5Ev>:
    virtual const char * getMD5() override { return "d41d8cd98f00b204e9800998ecf8427e"; };
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	4b03      	ldr	r3, [pc, #12]	; (8002e78 <_ZN8std_msgs5Empty6getMD5Ev+0x18>)
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	0800a054 	.word	0x0800a054

08002e7c <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
      data("")
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff f936 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8002e8c:	4a05      	ldr	r2, [pc, #20]	; (8002ea4 <_ZN8std_msgs6StringC1Ev+0x28>)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a04      	ldr	r2, [pc, #16]	; (8002ea8 <_ZN8std_msgs6StringC1Ev+0x2c>)
 8002e96:	605a      	str	r2, [r3, #4]
    {
    }
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	0800a300 	.word	0x0800a300
 8002ea8:	08009fa4 	.word	0x08009fa4

08002eac <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fd f982 	bl	80001c8 <strlen>
 8002ec4:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	683a      	ldr	r2, [r7, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	68b9      	ldr	r1, [r7, #8]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 fec6 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3304      	adds	r3, #4
 8002ed8:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	18d0      	adds	r0, r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f006 ffd4 	bl	8009e94 <memcpy>
      offset += length_data;
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]
      return offset;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
    }
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b086      	sub	sp, #24
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	441a      	add	r2, r3
 8002f12:	f107 030c 	add.w	r3, r7, #12
 8002f16:	4611      	mov	r1, r2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f000 fec0 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	3304      	adds	r3, #4
 8002f22:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	e00b      	b.n	8002f42 <_ZN8std_msgs6String11deserializeEPh+0x44>
          inbuffer[k-1]=inbuffer[k];
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	441a      	add	r2, r3
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	6839      	ldr	r1, [r7, #0]
 8002f36:	440b      	add	r3, r1
 8002f38:	7812      	ldrb	r2, [r2, #0]
 8002f3a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4413      	add	r3, r2
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d3ed      	bcc.n	8002f2a <_ZN8std_msgs6String11deserializeEPh+0x2c>
      }
      inbuffer[offset+length_data-1]=0;
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4413      	add	r3, r2
 8002f54:	3b01      	subs	r3, #1
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	4413      	add	r3, r2
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	3b01      	subs	r3, #1
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	441a      	add	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	605a      	str	r2, [r3, #4]
      offset += length_data;
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4413      	add	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
     return offset;
 8002f72:	693b      	ldr	r3, [r7, #16]
    }
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <_ZN8std_msgs6String7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/String"; };
 8002f7c:	b480      	push	{r7}
 8002f7e:	b083      	sub	sp, #12
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	4b03      	ldr	r3, [pc, #12]	; (8002f94 <_ZN8std_msgs6String7getTypeEv+0x18>)
 8002f86:	4618      	mov	r0, r3
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
 8002f92:	bf00      	nop
 8002f94:	0800a078 	.word	0x0800a078

08002f98 <_ZN8std_msgs6String6getMD5Ev>:
    virtual const char * getMD5() override { return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	4b03      	ldr	r3, [pc, #12]	; (8002fb0 <_ZN8std_msgs6String6getMD5Ev+0x18>)
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	0800a088 	.word	0x0800a088

08002fb4 <_ZN8std_msgs6HeaderC1Ev>:
      typedef ros::Time _stamp_type;
      _stamp_type stamp;
      typedef const char* _frame_id_type;
      _frame_id_type frame_id;

    Header():
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
      seq(0),
      stamp(),
      frame_id("")
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff f89a 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8002fc4:	4a09      	ldr	r2, [pc, #36]	; (8002fec <_ZN8std_msgs6HeaderC1Ev+0x38>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	601a      	str	r2, [r3, #0]
      seq(0),
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	605a      	str	r2, [r3, #4]
      stamp(),
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3308      	adds	r3, #8
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff f87e 	bl	80020d6 <_ZN3ros4TimeC1Ev>
      frame_id("")
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a04      	ldr	r2, [pc, #16]	; (8002ff0 <_ZN8std_msgs6HeaderC1Ev+0x3c>)
 8002fde:	611a      	str	r2, [r3, #16]
    {
    }
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	0800a2e8 	.word	0x0800a2e8
 8002ff0:	08009fa4 	.word	0x08009fa4

08002ff4 <_ZNK8std_msgs6Header9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	4413      	add	r3, r2
 800300c:	b2ca      	uxtb	r2, r1
 800300e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	0a19      	lsrs	r1, r3, #8
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	3301      	adds	r3, #1
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	4413      	add	r3, r2
 800301e:	b2ca      	uxtb	r2, r1
 8003020:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	0c19      	lsrs	r1, r3, #16
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	3302      	adds	r3, #2
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	4413      	add	r3, r2
 8003030:	b2ca      	uxtb	r2, r1
 8003032:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	0e19      	lsrs	r1, r3, #24
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	3303      	adds	r3, #3
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	4413      	add	r3, r2
 8003042:	b2ca      	uxtb	r2, r1
 8003044:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->seq);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	3304      	adds	r3, #4
 800304a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6899      	ldr	r1, [r3, #8]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	4413      	add	r3, r2
 8003056:	b2ca      	uxtb	r2, r1
 8003058:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	0a19      	lsrs	r1, r3, #8
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	3301      	adds	r3, #1
 8003064:	683a      	ldr	r2, [r7, #0]
 8003066:	4413      	add	r3, r2
 8003068:	b2ca      	uxtb	r2, r1
 800306a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	0c19      	lsrs	r1, r3, #16
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	3302      	adds	r3, #2
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	4413      	add	r3, r2
 800307a:	b2ca      	uxtb	r2, r1
 800307c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	0e19      	lsrs	r1, r3, #24
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	3303      	adds	r3, #3
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	4413      	add	r3, r2
 800308c:	b2ca      	uxtb	r2, r1
 800308e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.sec);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	3304      	adds	r3, #4
 8003094:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	68d9      	ldr	r1, [r3, #12]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	4413      	add	r3, r2
 80030a0:	b2ca      	uxtb	r2, r1
 80030a2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	0a19      	lsrs	r1, r3, #8
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3301      	adds	r3, #1
 80030ae:	683a      	ldr	r2, [r7, #0]
 80030b0:	4413      	add	r3, r2
 80030b2:	b2ca      	uxtb	r2, r1
 80030b4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	0c19      	lsrs	r1, r3, #16
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	3302      	adds	r3, #2
 80030c0:	683a      	ldr	r2, [r7, #0]
 80030c2:	4413      	add	r3, r2
 80030c4:	b2ca      	uxtb	r2, r1
 80030c6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	0e19      	lsrs	r1, r3, #24
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	3303      	adds	r3, #3
 80030d2:	683a      	ldr	r2, [r7, #0]
 80030d4:	4413      	add	r3, r2
 80030d6:	b2ca      	uxtb	r2, r1
 80030d8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.nsec);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	3304      	adds	r3, #4
 80030de:	60fb      	str	r3, [r7, #12]
      uint32_t length_frame_id = strlen(this->frame_id);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fd f86f 	bl	80001c8 <strlen>
 80030ea:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_frame_id);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	683a      	ldr	r2, [r7, #0]
 80030f0:	4413      	add	r3, r2
 80030f2:	68b9      	ldr	r1, [r7, #8]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f000 fdb3 	bl	8003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	3304      	adds	r3, #4
 80030fe:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	18d0      	adds	r0, r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	4619      	mov	r1, r3
 800310e:	f006 fec1 	bl	8009e94 <memcpy>
      offset += length_frame_id;
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4413      	add	r3, r2
 8003118:	60fb      	str	r3, [r7, #12]
      return offset;
 800311a:	68fb      	ldr	r3, [r7, #12]
    }
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <_ZN8std_msgs6Header11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800312e:	2300      	movs	r3, #0
 8003130:	613b      	str	r3, [r7, #16]
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	4413      	add	r3, r2
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	3301      	adds	r3, #1
 8003148:	6839      	ldr	r1, [r7, #0]
 800314a:	440b      	add	r3, r1
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	431a      	orrs	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	3302      	adds	r3, #2
 800315e:	6839      	ldr	r1, [r7, #0]
 8003160:	440b      	add	r3, r1
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	3303      	adds	r3, #3
 8003174:	6839      	ldr	r1, [r7, #0]
 8003176:	440b      	add	r3, r1
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	061b      	lsls	r3, r3, #24
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	3304      	adds	r3, #4
 8003186:	613b      	str	r3, [r7, #16]
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	683a      	ldr	r2, [r7, #0]
 800318c:	4413      	add	r3, r2
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	461a      	mov	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	3301      	adds	r3, #1
 800319e:	6839      	ldr	r1, [r7, #0]
 80031a0:	440b      	add	r3, r1
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	3302      	adds	r3, #2
 80031b4:	6839      	ldr	r1, [r7, #0]
 80031b6:	440b      	add	r3, r1
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	041b      	lsls	r3, r3, #16
 80031bc:	431a      	orrs	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	3303      	adds	r3, #3
 80031ca:	6839      	ldr	r1, [r7, #0]
 80031cc:	440b      	add	r3, r1
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	061b      	lsls	r3, r3, #24
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	3304      	adds	r3, #4
 80031dc:	613b      	str	r3, [r7, #16]
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	4413      	add	r3, r2
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	461a      	mov	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68da      	ldr	r2, [r3, #12]
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	3301      	adds	r3, #1
 80031f4:	6839      	ldr	r1, [r7, #0]
 80031f6:	440b      	add	r3, r1
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	021b      	lsls	r3, r3, #8
 80031fc:	431a      	orrs	r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68da      	ldr	r2, [r3, #12]
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	3302      	adds	r3, #2
 800320a:	6839      	ldr	r1, [r7, #0]
 800320c:	440b      	add	r3, r1
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	041b      	lsls	r3, r3, #16
 8003212:	431a      	orrs	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	3303      	adds	r3, #3
 8003220:	6839      	ldr	r1, [r7, #0]
 8003222:	440b      	add	r3, r1
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	061b      	lsls	r3, r3, #24
 8003228:	431a      	orrs	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	3304      	adds	r3, #4
 8003232:	613b      	str	r3, [r7, #16]
      uint32_t length_frame_id;
      arrToVar(length_frame_id, (inbuffer + offset));
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	683a      	ldr	r2, [r7, #0]
 8003238:	441a      	add	r2, r3
 800323a:	f107 030c 	add.w	r3, r7, #12
 800323e:	4611      	mov	r1, r2
 8003240:	4618      	mov	r0, r3
 8003242:	f000 fd2c 	bl	8003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	3304      	adds	r3, #4
 800324a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	617b      	str	r3, [r7, #20]
 8003250:	e00b      	b.n	800326a <_ZN8std_msgs6Header11deserializeEPh+0x146>
          inbuffer[k-1]=inbuffer[k];
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	441a      	add	r2, r3
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	3b01      	subs	r3, #1
 800325c:	6839      	ldr	r1, [r7, #0]
 800325e:	440b      	add	r3, r1
 8003260:	7812      	ldrb	r2, [r2, #0]
 8003262:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	3301      	adds	r3, #1
 8003268:	617b      	str	r3, [r7, #20]
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	4413      	add	r3, r2
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	429a      	cmp	r2, r3
 8003274:	d3ed      	bcc.n	8003252 <_ZN8std_msgs6Header11deserializeEPh+0x12e>
      }
      inbuffer[offset+length_frame_id-1]=0;
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4413      	add	r3, r2
 800327c:	3b01      	subs	r3, #1
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	4413      	add	r3, r2
 8003282:	2200      	movs	r2, #0
 8003284:	701a      	strb	r2, [r3, #0]
      this->frame_id = (char *)(inbuffer + offset-1);
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	3b01      	subs	r3, #1
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	441a      	add	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	611a      	str	r2, [r3, #16]
      offset += length_frame_id;
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4413      	add	r3, r2
 8003298:	613b      	str	r3, [r7, #16]
     return offset;
 800329a:	693b      	ldr	r3, [r7, #16]
    }
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <_ZN8std_msgs6Header7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Header"; };
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	4b03      	ldr	r3, [pc, #12]	; (80032bc <_ZN8std_msgs6Header7getTypeEv+0x18>)
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	0800a0ac 	.word	0x0800a0ac

080032c0 <_ZN8std_msgs6Header6getMD5Ev>:
    virtual const char * getMD5() override { return "2176decaecbce78abc3b96ef049fabed"; };
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	4b03      	ldr	r3, [pc, #12]	; (80032d8 <_ZN8std_msgs6Header6getMD5Ev+0x18>)
 80032ca:	4618      	mov	r0, r3
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	0800a0bc 	.word	0x0800a0bc

080032dc <_ZN13geometry_msgs10QuaternionC1Ev>:
      typedef float _z_type;
      _z_type z;
      typedef float _w_type;
      _w_type w;

    Quaternion():
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0),
      w(0)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fe ff06 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 80032ec:	4a0b      	ldr	r2, [pc, #44]	; (800331c <_ZN13geometry_msgs10QuaternionC1Ev+0x40>)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	601a      	str	r2, [r3, #0]
      x(0),
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f04f 0200 	mov.w	r2, #0
 80032f8:	605a      	str	r2, [r3, #4]
      y(0),
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
      z(0),
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	60da      	str	r2, [r3, #12]
      w(0)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	611a      	str	r2, [r3, #16]
    {
    }
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4618      	mov	r0, r3
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	0800a2d0 	.word	0x0800a2d0

08003320 <_ZNK13geometry_msgs10Quaternion9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	683a      	ldr	r2, [r7, #0]
 8003332:	441a      	add	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	edd3 7a01 	vldr	s15, [r3, #4]
 800333a:	eeb0 0a67 	vmov.f32	s0, s15
 800333e:	4610      	mov	r0, r2
 8003340:	f7fe fd91 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003344:	4602      	mov	r2, r0
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	4413      	add	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	441a      	add	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	edd3 7a02 	vldr	s15, [r3, #8]
 8003358:	eeb0 0a67 	vmov.f32	s0, s15
 800335c:	4610      	mov	r0, r2
 800335e:	f7fe fd82 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003362:	4602      	mov	r2, r0
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4413      	add	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	441a      	add	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	edd3 7a03 	vldr	s15, [r3, #12]
 8003376:	eeb0 0a67 	vmov.f32	s0, s15
 800337a:	4610      	mov	r0, r2
 800337c:	f7fe fd73 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003380:	4602      	mov	r2, r0
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	4413      	add	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->w);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	441a      	add	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	edd3 7a04 	vldr	s15, [r3, #16]
 8003394:	eeb0 0a67 	vmov.f32	s0, s15
 8003398:	4610      	mov	r0, r2
 800339a:	f7fe fd64 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 800339e:	4602      	mov	r2, r0
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4413      	add	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
      return offset;
 80033a6:	68fb      	ldr	r3, [r7, #12]
    }
 80033a8:	4618      	mov	r0, r3
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <_ZN13geometry_msgs10Quaternion11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	441a      	add	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3304      	adds	r3, #4
 80033c8:	4619      	mov	r1, r3
 80033ca:	4610      	mov	r0, r2
 80033cc:	f7fe fde7 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80033d0:	4602      	mov	r2, r0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	4413      	add	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	441a      	add	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	3308      	adds	r3, #8
 80033e2:	4619      	mov	r1, r3
 80033e4:	4610      	mov	r0, r2
 80033e6:	f7fe fdda 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80033ea:	4602      	mov	r2, r0
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4413      	add	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	441a      	add	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	330c      	adds	r3, #12
 80033fc:	4619      	mov	r1, r3
 80033fe:	4610      	mov	r0, r2
 8003400:	f7fe fdcd 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003404:	4602      	mov	r2, r0
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4413      	add	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->w));
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	441a      	add	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3310      	adds	r3, #16
 8003416:	4619      	mov	r1, r3
 8003418:	4610      	mov	r0, r2
 800341a:	f7fe fdc0 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800341e:	4602      	mov	r2, r0
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	4413      	add	r3, r2
 8003424:	60fb      	str	r3, [r7, #12]
     return offset;
 8003426:	68fb      	ldr	r3, [r7, #12]
    }
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <_ZN13geometry_msgs10Quaternion7getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Quaternion"; };
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	4b03      	ldr	r3, [pc, #12]	; (8003448 <_ZN13geometry_msgs10Quaternion7getTypeEv+0x18>)
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	0800a0e0 	.word	0x0800a0e0

0800344c <_ZN13geometry_msgs10Quaternion6getMD5Ev>:
    virtual const char * getMD5() override { return "a779879fadf0160734f906b8c19c7004"; };
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	4b03      	ldr	r3, [pc, #12]	; (8003464 <_ZN13geometry_msgs10Quaternion6getMD5Ev+0x18>)
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	0800a0fc 	.word	0x0800a0fc

08003468 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Vector3():
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fe40 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 8003478:	4a09      	ldr	r2, [pc, #36]	; (80034a0 <_ZN13geometry_msgs7Vector3C1Ev+0x38>)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	601a      	str	r2, [r3, #0]
      x(0),
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	605a      	str	r2, [r3, #4]
      y(0),
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
      z(0)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	f04f 0200 	mov.w	r2, #0
 8003494:	60da      	str	r2, [r3, #12]
    {
    }
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	0800a2b8 	.word	0x0800a2b8

080034a4 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	441a      	add	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80034be:	eeb0 0a67 	vmov.f32	s0, s15
 80034c2:	4610      	mov	r0, r2
 80034c4:	f7fe fccf 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80034c8:	4602      	mov	r2, r0
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	4413      	add	r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	441a      	add	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80034dc:	eeb0 0a67 	vmov.f32	s0, s15
 80034e0:	4610      	mov	r0, r2
 80034e2:	f7fe fcc0 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80034e6:	4602      	mov	r2, r0
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4413      	add	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	441a      	add	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80034fa:	eeb0 0a67 	vmov.f32	s0, s15
 80034fe:	4610      	mov	r0, r2
 8003500:	f7fe fcb1 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003504:	4602      	mov	r2, r0
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	4413      	add	r3, r2
 800350a:	60fb      	str	r3, [r7, #12]
      return offset;
 800350c:	68fb      	ldr	r3, [r7, #12]
    }
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003516:	b580      	push	{r7, lr}
 8003518:	b084      	sub	sp, #16
 800351a:	af00      	add	r7, sp, #0
 800351c:	6078      	str	r0, [r7, #4]
 800351e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	441a      	add	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	3304      	adds	r3, #4
 800352e:	4619      	mov	r1, r3
 8003530:	4610      	mov	r0, r2
 8003532:	f7fe fd34 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003536:	4602      	mov	r2, r0
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4413      	add	r3, r2
 800353c:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	441a      	add	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3308      	adds	r3, #8
 8003548:	4619      	mov	r1, r3
 800354a:	4610      	mov	r0, r2
 800354c:	f7fe fd27 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	4413      	add	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	441a      	add	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	330c      	adds	r3, #12
 8003562:	4619      	mov	r1, r3
 8003564:	4610      	mov	r0, r2
 8003566:	f7fe fd1a 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800356a:	4602      	mov	r2, r0
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4413      	add	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
     return offset;
 8003572:	68fb      	ldr	r3, [r7, #12]
    }
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <_ZN13geometry_msgs7Vector37getTypeEv>:

    virtual const char * getType() override { return "geometry_msgs/Vector3"; };
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	4b03      	ldr	r3, [pc, #12]	; (8003594 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	0800a120 	.word	0x0800a120

08003598 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    virtual const char * getMD5() override { return "4a842b65f413084dc2b10fb484ea7f17"; };
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 80035a2:	4618      	mov	r0, r3
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	0800a138 	.word	0x0800a138

080035b4 <_ZN11sensor_msgs3ImuC1Ev>:
      float angular_velocity_covariance[9];
      typedef geometry_msgs::Vector3 _linear_acceleration_type;
      _linear_acceleration_type linear_acceleration;
      float linear_acceleration_covariance[9];

    Imu():
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
      orientation(),
      orientation_covariance(),
      angular_velocity(),
      angular_velocity_covariance(),
      linear_acceleration(),
      linear_acceleration_covariance()
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fe fd9a 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 80035c4:	4a1f      	ldr	r2, [pc, #124]	; (8003644 <_ZN11sensor_msgs3ImuC1Ev+0x90>)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	601a      	str	r2, [r3, #0]
      header(),
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	3304      	adds	r3, #4
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff fcf0 	bl	8002fb4 <_ZN8std_msgs6HeaderC1Ev>
      orientation(),
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3318      	adds	r3, #24
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff fe7f 	bl	80032dc <_ZN13geometry_msgs10QuaternionC1Ev>
      orientation_covariance(),
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 80035e4:	2308      	movs	r3, #8
 80035e6:	e004      	b.n	80035f2 <_ZN11sensor_msgs3ImuC1Ev+0x3e>
 80035e8:	f04f 0100 	mov.w	r1, #0
 80035ec:	6011      	str	r1, [r2, #0]
 80035ee:	3204      	adds	r2, #4
 80035f0:	3b01      	subs	r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	daf8      	bge.n	80035e8 <_ZN11sensor_msgs3ImuC1Ev+0x34>
      angular_velocity(),
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3350      	adds	r3, #80	; 0x50
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff ff34 	bl	8003468 <_ZN13geometry_msgs7Vector3C1Ev>
      angular_velocity_covariance(),
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8003606:	2308      	movs	r3, #8
 8003608:	e004      	b.n	8003614 <_ZN11sensor_msgs3ImuC1Ev+0x60>
 800360a:	f04f 0100 	mov.w	r1, #0
 800360e:	6011      	str	r1, [r2, #0]
 8003610:	3204      	adds	r2, #4
 8003612:	3b01      	subs	r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	daf8      	bge.n	800360a <_ZN11sensor_msgs3ImuC1Ev+0x56>
      linear_acceleration(),
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3384      	adds	r3, #132	; 0x84
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff ff23 	bl	8003468 <_ZN13geometry_msgs7Vector3C1Ev>
      linear_acceleration_covariance()
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f103 0294 	add.w	r2, r3, #148	; 0x94
 8003628:	2308      	movs	r3, #8
 800362a:	e004      	b.n	8003636 <_ZN11sensor_msgs3ImuC1Ev+0x82>
 800362c:	f04f 0100 	mov.w	r1, #0
 8003630:	6011      	str	r1, [r2, #0]
 8003632:	3204      	adds	r2, #4
 8003634:	3b01      	subs	r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	daf8      	bge.n	800362c <_ZN11sensor_msgs3ImuC1Ev+0x78>
    {
    }
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4618      	mov	r0, r3
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	0800a2a0 	.word	0x0800a2a0

08003648 <_ZNK11sensor_msgs3Imu9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
      offset += this->header.serialize(outbuffer + offset);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	1d18      	adds	r0, r3, #4
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	4413      	add	r3, r2
 8003660:	4619      	mov	r1, r3
 8003662:	f7ff fcc7 	bl	8002ff4 <_ZNK8std_msgs6Header9serializeEPh>
 8003666:	4602      	mov	r2, r0
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	4413      	add	r3, r2
 800366c:	617b      	str	r3, [r7, #20]
      offset += this->orientation.serialize(outbuffer + offset);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f103 0018 	add.w	r0, r3, #24
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	4413      	add	r3, r2
 800367a:	4619      	mov	r1, r3
 800367c:	f7ff fe50 	bl	8003320 <_ZNK13geometry_msgs10Quaternion9serializeEPh>
 8003680:	4602      	mov	r2, r0
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	4413      	add	r3, r2
 8003686:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 8003688:	2300      	movs	r3, #0
 800368a:	613b      	str	r3, [r7, #16]
 800368c:	e016      	b.n	80036bc <_ZNK11sensor_msgs3Imu9serializeEPh+0x74>
      offset += serializeAvrFloat64(outbuffer + offset, this->orientation_covariance[i]);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	18d1      	adds	r1, r2, r3
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	330a      	adds	r3, #10
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	4413      	add	r3, r2
 800369e:	3304      	adds	r3, #4
 80036a0:	edd3 7a00 	vldr	s15, [r3]
 80036a4:	eeb0 0a67 	vmov.f32	s0, s15
 80036a8:	4608      	mov	r0, r1
 80036aa:	f7fe fbdc 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80036ae:	4602      	mov	r2, r0
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	4413      	add	r3, r2
 80036b4:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	3301      	adds	r3, #1
 80036ba:	613b      	str	r3, [r7, #16]
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	2b08      	cmp	r3, #8
 80036c0:	d9e5      	bls.n	800368e <_ZNK11sensor_msgs3Imu9serializeEPh+0x46>
      }
      offset += this->angular_velocity.serialize(outbuffer + offset);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f103 0050 	add.w	r0, r3, #80	; 0x50
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	4413      	add	r3, r2
 80036ce:	4619      	mov	r1, r3
 80036d0:	f7ff fee8 	bl	80034a4 <_ZNK13geometry_msgs7Vector39serializeEPh>
 80036d4:	4602      	mov	r2, r0
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	4413      	add	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80036dc:	2300      	movs	r3, #0
 80036de:	60fb      	str	r3, [r7, #12]
 80036e0:	e015      	b.n	800370e <_ZNK11sensor_msgs3Imu9serializeEPh+0xc6>
      offset += serializeAvrFloat64(outbuffer + offset, this->angular_velocity_covariance[i]);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	18d1      	adds	r1, r2, r3
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	3318      	adds	r3, #24
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	4413      	add	r3, r2
 80036f2:	edd3 7a00 	vldr	s15, [r3]
 80036f6:	eeb0 0a67 	vmov.f32	s0, s15
 80036fa:	4608      	mov	r0, r1
 80036fc:	f7fe fbb3 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003700:	4602      	mov	r2, r0
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	4413      	add	r3, r2
 8003706:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	3301      	adds	r3, #1
 800370c:	60fb      	str	r3, [r7, #12]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b08      	cmp	r3, #8
 8003712:	d9e6      	bls.n	80036e2 <_ZNK11sensor_msgs3Imu9serializeEPh+0x9a>
      }
      offset += this->linear_acceleration.serialize(outbuffer + offset);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f103 0084 	add.w	r0, r3, #132	; 0x84
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	4413      	add	r3, r2
 8003720:	4619      	mov	r1, r3
 8003722:	f7ff febf 	bl	80034a4 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8003726:	4602      	mov	r2, r0
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	4413      	add	r3, r2
 800372c:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800372e:	2300      	movs	r3, #0
 8003730:	60bb      	str	r3, [r7, #8]
 8003732:	e016      	b.n	8003762 <_ZNK11sensor_msgs3Imu9serializeEPh+0x11a>
      offset += serializeAvrFloat64(outbuffer + offset, this->linear_acceleration_covariance[i]);
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	18d1      	adds	r1, r2, r3
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	3324      	adds	r3, #36	; 0x24
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	3304      	adds	r3, #4
 8003746:	edd3 7a00 	vldr	s15, [r3]
 800374a:	eeb0 0a67 	vmov.f32	s0, s15
 800374e:	4608      	mov	r0, r1
 8003750:	f7fe fb89 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003754:	4602      	mov	r2, r0
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	4413      	add	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	3301      	adds	r3, #1
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d9e5      	bls.n	8003734 <_ZNK11sensor_msgs3Imu9serializeEPh+0xec>
      }
      return offset;
 8003768:	697b      	ldr	r3, [r7, #20]
    }
 800376a:	4618      	mov	r0, r3
 800376c:	3718      	adds	r7, #24
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <_ZN11sensor_msgs3Imu11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003772:	b580      	push	{r7, lr}
 8003774:	b086      	sub	sp, #24
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
 800377a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800377c:	2300      	movs	r3, #0
 800377e:	617b      	str	r3, [r7, #20]
      offset += this->header.deserialize(inbuffer + offset);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	1d18      	adds	r0, r3, #4
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	4413      	add	r3, r2
 800378a:	4619      	mov	r1, r3
 800378c:	f7ff fcca 	bl	8003124 <_ZN8std_msgs6Header11deserializeEPh>
 8003790:	4602      	mov	r2, r0
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	4413      	add	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
      offset += this->orientation.deserialize(inbuffer + offset);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f103 0018 	add.w	r0, r3, #24
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	683a      	ldr	r2, [r7, #0]
 80037a2:	4413      	add	r3, r2
 80037a4:	4619      	mov	r1, r3
 80037a6:	f7ff fe03 	bl	80033b0 <_ZN13geometry_msgs10Quaternion11deserializeEPh>
 80037aa:	4602      	mov	r2, r0
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	4413      	add	r3, r2
 80037b0:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80037b2:	2300      	movs	r3, #0
 80037b4:	613b      	str	r3, [r7, #16]
 80037b6:	e012      	b.n	80037de <_ZN11sensor_msgs3Imu11deserializeEPh+0x6c>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->orientation_covariance[i]));
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	18d0      	adds	r0, r2, r3
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	330a      	adds	r3, #10
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	4413      	add	r3, r2
 80037c8:	3304      	adds	r3, #4
 80037ca:	4619      	mov	r1, r3
 80037cc:	f7fe fbe7 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80037d0:	4602      	mov	r2, r0
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	4413      	add	r3, r2
 80037d6:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	3301      	adds	r3, #1
 80037dc:	613b      	str	r3, [r7, #16]
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d9e9      	bls.n	80037b8 <_ZN11sensor_msgs3Imu11deserializeEPh+0x46>
      }
      offset += this->angular_velocity.deserialize(inbuffer + offset);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f103 0050 	add.w	r0, r3, #80	; 0x50
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	4413      	add	r3, r2
 80037f0:	4619      	mov	r1, r3
 80037f2:	f7ff fe90 	bl	8003516 <_ZN13geometry_msgs7Vector311deserializeEPh>
 80037f6:	4602      	mov	r2, r0
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	4413      	add	r3, r2
 80037fc:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	e011      	b.n	8003828 <_ZN11sensor_msgs3Imu11deserializeEPh+0xb6>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->angular_velocity_covariance[i]));
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	18d0      	adds	r0, r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	3318      	adds	r3, #24
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	4413      	add	r3, r2
 8003814:	4619      	mov	r1, r3
 8003816:	f7fe fbc2 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800381a:	4602      	mov	r2, r0
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	4413      	add	r3, r2
 8003820:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	3301      	adds	r3, #1
 8003826:	60fb      	str	r3, [r7, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b08      	cmp	r3, #8
 800382c:	d9ea      	bls.n	8003804 <_ZN11sensor_msgs3Imu11deserializeEPh+0x92>
      }
      offset += this->linear_acceleration.deserialize(inbuffer + offset);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f103 0084 	add.w	r0, r3, #132	; 0x84
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	4413      	add	r3, r2
 800383a:	4619      	mov	r1, r3
 800383c:	f7ff fe6b 	bl	8003516 <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003840:	4602      	mov	r2, r0
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4413      	add	r3, r2
 8003846:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 8003848:	2300      	movs	r3, #0
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	e012      	b.n	8003874 <_ZN11sensor_msgs3Imu11deserializeEPh+0x102>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->linear_acceleration_covariance[i]));
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	18d0      	adds	r0, r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	3324      	adds	r3, #36	; 0x24
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	4413      	add	r3, r2
 800385e:	3304      	adds	r3, #4
 8003860:	4619      	mov	r1, r3
 8003862:	f7fe fb9c 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003866:	4602      	mov	r2, r0
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	4413      	add	r3, r2
 800386c:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < 9; i++){
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	3301      	adds	r3, #1
 8003872:	60bb      	str	r3, [r7, #8]
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	2b08      	cmp	r3, #8
 8003878:	d9e9      	bls.n	800384e <_ZN11sensor_msgs3Imu11deserializeEPh+0xdc>
      }
     return offset;
 800387a:	697b      	ldr	r3, [r7, #20]
    }
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <_ZN11sensor_msgs3Imu7getTypeEv>:

    virtual const char * getType() override { return "sensor_msgs/Imu"; };
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	4b03      	ldr	r3, [pc, #12]	; (800389c <_ZN11sensor_msgs3Imu7getTypeEv+0x18>)
 800388e:	4618      	mov	r0, r3
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	0800a15c 	.word	0x0800a15c

080038a0 <_ZN11sensor_msgs3Imu6getMD5Ev>:
    virtual const char * getMD5() override { return "6a62c6daae103f4ff57a132d6f95cec2"; };
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	4b03      	ldr	r3, [pc, #12]	; (80038b8 <_ZN11sensor_msgs3Imu6getMD5Ev+0x18>)
 80038aa:	4618      	mov	r0, r3
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	0800a16c 	.word	0x0800a16c

080038bc <_ZN11sensor_msgs13MagneticFieldC1Ev>:
      _header_type header;
      typedef geometry_msgs::Vector3 _magnetic_field_type;
      _magnetic_field_type magnetic_field;
      float magnetic_field_covariance[9];

    MagneticField():
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
      header(),
      magnetic_field(),
      magnetic_field_covariance()
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe fc16 	bl	80020f8 <_ZN3ros3MsgC1Ev>
 80038cc:	4a0e      	ldr	r2, [pc, #56]	; (8003908 <_ZN11sensor_msgs13MagneticFieldC1Ev+0x4c>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	601a      	str	r2, [r3, #0]
      header(),
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fb6c 	bl	8002fb4 <_ZN8std_msgs6HeaderC1Ev>
      magnetic_field(),
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3318      	adds	r3, #24
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fdc1 	bl	8003468 <_ZN13geometry_msgs7Vector3C1Ev>
      magnetic_field_covariance()
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80038ec:	2308      	movs	r3, #8
 80038ee:	e004      	b.n	80038fa <_ZN11sensor_msgs13MagneticFieldC1Ev+0x3e>
 80038f0:	f04f 0100 	mov.w	r1, #0
 80038f4:	6011      	str	r1, [r2, #0]
 80038f6:	3204      	adds	r2, #4
 80038f8:	3b01      	subs	r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	daf8      	bge.n	80038f0 <_ZN11sensor_msgs13MagneticFieldC1Ev+0x34>
    {
    }
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4618      	mov	r0, r3
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	0800a288 	.word	0x0800a288

0800390c <_ZNK11sensor_msgs13MagneticField9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003916:	2300      	movs	r3, #0
 8003918:	60fb      	str	r3, [r7, #12]
      offset += this->header.serialize(outbuffer + offset);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	1d18      	adds	r0, r3, #4
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	4413      	add	r3, r2
 8003924:	4619      	mov	r1, r3
 8003926:	f7ff fb65 	bl	8002ff4 <_ZNK8std_msgs6Header9serializeEPh>
 800392a:	4602      	mov	r2, r0
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	4413      	add	r3, r2
 8003930:	60fb      	str	r3, [r7, #12]
      offset += this->magnetic_field.serialize(outbuffer + offset);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f103 0018 	add.w	r0, r3, #24
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	683a      	ldr	r2, [r7, #0]
 800393c:	4413      	add	r3, r2
 800393e:	4619      	mov	r1, r3
 8003940:	f7ff fdb0 	bl	80034a4 <_ZNK13geometry_msgs7Vector39serializeEPh>
 8003944:	4602      	mov	r2, r0
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4413      	add	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 9; i++){
 800394c:	2300      	movs	r3, #0
 800394e:	60bb      	str	r3, [r7, #8]
 8003950:	e015      	b.n	800397e <_ZNK11sensor_msgs13MagneticField9serializeEPh+0x72>
      offset += serializeAvrFloat64(outbuffer + offset, this->magnetic_field_covariance[i]);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	18d1      	adds	r1, r2, r3
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	330a      	adds	r3, #10
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	edd3 7a00 	vldr	s15, [r3]
 8003966:	eeb0 0a67 	vmov.f32	s0, s15
 800396a:	4608      	mov	r0, r1
 800396c:	f7fe fa7b 	bl	8001e66 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4413      	add	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 9; i++){
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	3301      	adds	r3, #1
 800397c:	60bb      	str	r3, [r7, #8]
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	2b08      	cmp	r3, #8
 8003982:	d9e6      	bls.n	8003952 <_ZNK11sensor_msgs13MagneticField9serializeEPh+0x46>
      }
      return offset;
 8003984:	68fb      	ldr	r3, [r7, #12]
    }
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <_ZN11sensor_msgs13MagneticField11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
 8003996:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003998:	2300      	movs	r3, #0
 800399a:	60fb      	str	r3, [r7, #12]
      offset += this->header.deserialize(inbuffer + offset);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	1d18      	adds	r0, r3, #4
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	4413      	add	r3, r2
 80039a6:	4619      	mov	r1, r3
 80039a8:	f7ff fbbc 	bl	8003124 <_ZN8std_msgs6Header11deserializeEPh>
 80039ac:	4602      	mov	r2, r0
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4413      	add	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]
      offset += this->magnetic_field.deserialize(inbuffer + offset);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	f103 0018 	add.w	r0, r3, #24
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	4413      	add	r3, r2
 80039c0:	4619      	mov	r1, r3
 80039c2:	f7ff fda8 	bl	8003516 <_ZN13geometry_msgs7Vector311deserializeEPh>
 80039c6:	4602      	mov	r2, r0
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4413      	add	r3, r2
 80039cc:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 9; i++){
 80039ce:	2300      	movs	r3, #0
 80039d0:	60bb      	str	r3, [r7, #8]
 80039d2:	e011      	b.n	80039f8 <_ZN11sensor_msgs13MagneticField11deserializeEPh+0x6a>
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->magnetic_field_covariance[i]));
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	18d0      	adds	r0, r2, r3
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	330a      	adds	r3, #10
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	4413      	add	r3, r2
 80039e4:	4619      	mov	r1, r3
 80039e6:	f7fe fada 	bl	8001f9e <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80039ea:	4602      	mov	r2, r0
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < 9; i++){
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	3301      	adds	r3, #1
 80039f6:	60bb      	str	r3, [r7, #8]
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d9ea      	bls.n	80039d4 <_ZN11sensor_msgs13MagneticField11deserializeEPh+0x46>
      }
     return offset;
 80039fe:	68fb      	ldr	r3, [r7, #12]
    }
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <_ZN11sensor_msgs13MagneticField7getTypeEv>:

    virtual const char * getType() override { return "sensor_msgs/MagneticField"; };
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	4b03      	ldr	r3, [pc, #12]	; (8003a20 <_ZN11sensor_msgs13MagneticField7getTypeEv+0x18>)
 8003a12:	4618      	mov	r0, r3
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	0800a190 	.word	0x0800a190

08003a24 <_ZN11sensor_msgs13MagneticField6getMD5Ev>:
    virtual const char * getMD5() override { return "2f3b0b43eed0c9501de0fa3ff89a45aa"; };
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	4b03      	ldr	r3, [pc, #12]	; (8003a3c <_ZN11sensor_msgs13MagneticField6getMD5Ev+0x18>)
 8003a2e:	4618      	mov	r0, r3
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	0800a1ac 	.word	0x0800a1ac

08003a40 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	4a04      	ldr	r2, [pc, #16]	; (8003a5c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	0800a348 	.word	0x0800a348

08003a60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 512,
         int OUTPUT_SIZE = 512>
class NodeHandle_ : public NodeHandleBase_
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff ffe8 	bl	8003a40 <_ZN3ros15NodeHandleBase_C1Ev>
 8003a70:	4a33      	ldr	r2, [pc, #204]	; (8003b40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xe0>)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3304      	adds	r3, #4
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fe f9ac 	bl	8001dd8 <_ZN13STM32HardwareC1Ev>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	609a      	str	r2, [r3, #8]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	60da      	str	r2, [r3, #12]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	611a      	str	r2, [r3, #16]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	615a      	str	r2, [r3, #20]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3318      	adds	r3, #24
 8003a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f006 f9b1 	bl	8009e0a <memset>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8003aae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f006 f9a8 	bl	8009e0a <memset>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8003ac0:	2264      	movs	r2, #100	; 0x64
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f006 f9a0 	bl	8009e0a <memset>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f203 437c 	addw	r3, r3, #1148	; 0x47c
 8003ad0:	2264      	movs	r2, #100	; 0x64
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f006 f998 	bl	8009e0a <memset>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f503 63a1 	add.w	r3, r3, #1288	; 0x508
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fe fe55 	bl	80027e0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	0800a274 	.word	0x0800a274

08003b44 <_Z6led_cbRKN8std_msgs5EmptyE>:
std_msgs::String str_msg;
ros::Publisher chatter("chatter", &str_msg);
char hello[] = "Hello world!";

// Subscriber:
void led_cb(const std_msgs::Empty &msg) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8003b4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b50:	4803      	ldr	r0, [pc, #12]	; (8003b60 <_Z6led_cbRKN8std_msgs5EmptyE+0x1c>)
 8003b52:	f002 f8b1 	bl	8005cb8 <HAL_GPIO_TogglePin>
}
 8003b56:	bf00      	nop
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40020c00 	.word	0x40020c00

08003b64 <setup>:
ros::Publisher mpu9250("imu/data_raw", &imu_msg);
sensor_msgs::MagneticField mag_msg;
ros::Publisher magnetic("imu/mag",&mag_msg);

// Setup node:
void setup(void) {
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  nh.initNode();
 8003b68:	480a      	ldr	r0, [pc, #40]	; (8003b94 <setup+0x30>)
 8003b6a:	f000 f8f3 	bl	8003d54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  nh.advertise(chatter);
 8003b6e:	490a      	ldr	r1, [pc, #40]	; (8003b98 <setup+0x34>)
 8003b70:	4808      	ldr	r0, [pc, #32]	; (8003b94 <setup+0x30>)
 8003b72:	f000 f90c 	bl	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.advertise(mpu9250);
 8003b76:	4909      	ldr	r1, [pc, #36]	; (8003b9c <setup+0x38>)
 8003b78:	4806      	ldr	r0, [pc, #24]	; (8003b94 <setup+0x30>)
 8003b7a:	f000 f908 	bl	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.advertise(magnetic);
 8003b7e:	4908      	ldr	r1, [pc, #32]	; (8003ba0 <setup+0x3c>)
 8003b80:	4804      	ldr	r0, [pc, #16]	; (8003b94 <setup+0x30>)
 8003b82:	f000 f904 	bl	8003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.subscribe(led_sub);
 8003b86:	4907      	ldr	r1, [pc, #28]	; (8003ba4 <setup+0x40>)
 8003b88:	4802      	ldr	r0, [pc, #8]	; (8003b94 <setup+0x30>)
 8003b8a:	f000 f92e 	bl	8003dea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E>
}
 8003b8e:	bf00      	nop
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000708 	.word	0x20000708
 8003b98:	20000c40 	.word	0x20000c40
 8003b9c:	20000d24 	.word	0x20000d24
 8003ba0:	20000d84 	.word	0x20000d84
 8003ba4:	20000c54 	.word	0x20000c54

08003ba8 <loop>:

// Loop:
void loop(void) {
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
  // Publish message:
  str_msg.data = hello;
 8003bac:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <loop+0x94>)
 8003bae:	4a24      	ldr	r2, [pc, #144]	; (8003c40 <loop+0x98>)
 8003bb0:	605a      	str	r2, [r3, #4]
  chatter.publish(&str_msg);
 8003bb2:	4922      	ldr	r1, [pc, #136]	; (8003c3c <loop+0x94>)
 8003bb4:	4823      	ldr	r0, [pc, #140]	; (8003c44 <loop+0x9c>)
 8003bb6:	f7ff f8f6 	bl	8002da6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
  // Imu message:
  imu_msg.linear_acceleration.x = imu_9250_0->pt1_p.acc_x;
 8003bba:	4b23      	ldr	r3, [pc, #140]	; (8003c48 <loop+0xa0>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	4a22      	ldr	r2, [pc, #136]	; (8003c4c <loop+0xa4>)
 8003bc2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  imu_msg.linear_acceleration.y = imu_9250_0->pt1_p.acc_y;
 8003bc6:	4b20      	ldr	r3, [pc, #128]	; (8003c48 <loop+0xa0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	4a1f      	ldr	r2, [pc, #124]	; (8003c4c <loop+0xa4>)
 8003bce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  imu_msg.linear_acceleration.z = imu_9250_0->pt1_p.acc_z;
 8003bd2:	4b1d      	ldr	r3, [pc, #116]	; (8003c48 <loop+0xa0>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	4a1c      	ldr	r2, [pc, #112]	; (8003c4c <loop+0xa4>)
 8003bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  imu_msg.angular_velocity.x = imu_9250_0->pt1_p.gyro_x;
 8003bde:	4b1a      	ldr	r3, [pc, #104]	; (8003c48 <loop+0xa0>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be4:	4a19      	ldr	r2, [pc, #100]	; (8003c4c <loop+0xa4>)
 8003be6:	6553      	str	r3, [r2, #84]	; 0x54
  imu_msg.angular_velocity.y = imu_9250_0->pt1_p.gyro_y;
 8003be8:	4b17      	ldr	r3, [pc, #92]	; (8003c48 <loop+0xa0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bee:	4a17      	ldr	r2, [pc, #92]	; (8003c4c <loop+0xa4>)
 8003bf0:	6593      	str	r3, [r2, #88]	; 0x58
  imu_msg.angular_velocity.z = imu_9250_0->pt1_p.gyro_z;
 8003bf2:	4b15      	ldr	r3, [pc, #84]	; (8003c48 <loop+0xa0>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf8:	4a14      	ldr	r2, [pc, #80]	; (8003c4c <loop+0xa4>)
 8003bfa:	65d3      	str	r3, [r2, #92]	; 0x5c
  mpu9250.publish(&imu_msg);
 8003bfc:	4913      	ldr	r1, [pc, #76]	; (8003c4c <loop+0xa4>)
 8003bfe:	4814      	ldr	r0, [pc, #80]	; (8003c50 <loop+0xa8>)
 8003c00:	f7ff f8d1 	bl	8002da6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

  mag_msg.magnetic_field.x = imu_9250_0->pt1_p.mag_x;
 8003c04:	4b10      	ldr	r3, [pc, #64]	; (8003c48 <loop+0xa0>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c0a:	4a12      	ldr	r2, [pc, #72]	; (8003c54 <loop+0xac>)
 8003c0c:	61d3      	str	r3, [r2, #28]
  mag_msg.magnetic_field.y = imu_9250_0->pt1_p.mag_y;
 8003c0e:	4b0e      	ldr	r3, [pc, #56]	; (8003c48 <loop+0xa0>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c14:	4a0f      	ldr	r2, [pc, #60]	; (8003c54 <loop+0xac>)
 8003c16:	6213      	str	r3, [r2, #32]
  mag_msg.magnetic_field.z = imu_9250_0->pt1_p.mag_z;
 8003c18:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <loop+0xa0>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1e:	4a0d      	ldr	r2, [pc, #52]	; (8003c54 <loop+0xac>)
 8003c20:	6253      	str	r3, [r2, #36]	; 0x24
  magnetic.publish(&mag_msg);
 8003c22:	490c      	ldr	r1, [pc, #48]	; (8003c54 <loop+0xac>)
 8003c24:	480c      	ldr	r0, [pc, #48]	; (8003c58 <loop+0xb0>)
 8003c26:	f7ff f8be 	bl	8002da6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

  nh.spinOnce();
 8003c2a:	480c      	ldr	r0, [pc, #48]	; (8003c5c <loop+0xb4>)
 8003c2c:	f000 f90a 	bl	8003e44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
  HAL_Delay(500);
 8003c30:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003c34:	f001 f96c 	bl	8004f10 <HAL_Delay>
}
 8003c38:	bf00      	nop
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	20000c38 	.word	0x20000c38
 8003c40:	20000004 	.word	0x20000004
 8003c44:	20000c40 	.word	0x20000c40
 8003c48:	200006fc 	.word	0x200006fc
 8003c4c:	20000c6c 	.word	0x20000c6c
 8003c50:	20000d24 	.word	0x20000d24
 8003c54:	20000d38 	.word	0x20000d38
 8003c58:	20000d84 	.word	0x20000d84
 8003c5c:	20000708 	.word	0x20000708

08003c60 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	e00c      	b.n	8003c8a <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	fa22 f103 	lsr.w	r1, r2, r3
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	4413      	add	r3, r2
 8003c80:	b2ca      	uxtb	r2, r1
 8003c82:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	3301      	adds	r3, #1
 8003c88:	60fb      	str	r3, [r7, #12]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d9ef      	bls.n	8003c70 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 8003c90:	bf00      	nop
 8003c92:	bf00      	nop
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr

08003c9e <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8003c9e:	b480      	push	{r7}
 8003ca0:	b085      	sub	sp, #20
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
 8003ca6:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	e010      	b.n	8003cd6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6839      	ldr	r1, [r7, #0]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	440a      	add	r2, r1
 8003cbe:	7812      	ldrb	r2, [r2, #0]
 8003cc0:	4611      	mov	r1, r2
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	00d2      	lsls	r2, r2, #3
 8003cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	60fb      	str	r3, [r7, #12]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2b03      	cmp	r3, #3
 8003cda:	d9eb      	bls.n	8003cb4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8003cdc:	bf00      	nop
 8003cde:	bf00      	nop
 8003ce0:	3714      	adds	r7, #20
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
	...

08003cec <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	4a04      	ldr	r2, [pc, #16]	; (8003d08 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	0800a330 	.word	0x0800a330

08003d0c <_ZN3ros10SubscriberIN8std_msgs5EmptyEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
 8003d18:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff ffe5 	bl	8003cec <_ZN3ros11Subscriber_C1Ev>
 8003d22:	4a0b      	ldr	r2, [pc, #44]	; (8003d50 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvEC1EPKcPFvRKS2_Ei+0x44>)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	601a      	str	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	330c      	adds	r3, #12
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff f85b 	bl	8002de8 <_ZN8std_msgs5EmptyC1Ev>
    cb_(cb),
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	611a      	str	r2, [r3, #16]
    endpoint_(endpoint)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	615a      	str	r2, [r3, #20]
  {
    topic_ = topic_name;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	609a      	str	r2, [r3, #8]
  };
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4618      	mov	r0, r3
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	0800a25c 	.word	0x0800a25c

08003d54 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fe f849 	bl	8001df8 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
    bytes_ = 0;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
    index_ = 0;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
    topic_ = 0;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
  };
 8003d86:	bf00      	nop
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 8003d8e:	b480      	push	{r7}
 8003d90:	b085      	sub	sp, #20
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	e01b      	b.n	8003dd6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x48>
    {
      if (publishers[i] == 0) // empty slot
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003da6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d110      	bne.n	8003dd0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x42>
      {
        publishers[i] = &p;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8003db6:	6839      	ldr	r1, [r7, #0]
 8003db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	60da      	str	r2, [r3, #12]
        return true;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e006      	b.n	8003dde <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x50>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2b18      	cmp	r3, #24
 8003dda:	dde0      	ble.n	8003d9e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x10>
      }
    }
    return false;
 8003ddc:	2300      	movs	r3, #0
  }
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E>:

  /* Register a new subscriber */
  bool subscribe(Subscriber_& s)
 8003dea:	b480      	push	{r7}
 8003dec:	b085      	sub	sp, #20
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
 8003df2:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]
 8003df8:	e01a      	b.n	8003e30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x46>
    {
      if (subscribers[i] == 0) // empty slot
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10e      	bne.n	8003e2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x40>
      {
        subscribers[i] = &s;
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	4413      	add	r3, r2
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	605a      	str	r2, [r3, #4]
        s.id_ = i + 100;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	605a      	str	r2, [r3, #4]
        return true;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e006      	b.n	8003e38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x4e>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2b18      	cmp	r3, #24
 8003e34:	dde1      	ble.n	8003dfa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x10>
      }
    }
    return false;
 8003e36:	2300      	movs	r3, #0
  }
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3714      	adds	r7, #20
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce() override
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	3304      	adds	r3, #4
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7fd fffd 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 8003e56:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d903      	bls.n	8003e72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
    if (mode_ != MODE_FIRST_FF)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d009      	beq.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d903      	bls.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
      if (spin_timeout_ > 0)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d013      	beq.n	8003ec0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fd ffd7 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1ad2      	subs	r2, r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	bf8c      	ite	hi
 8003eb0:	2301      	movhi	r3, #1
 8003eb2:	2300      	movls	r3, #0
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 8003eba:	f06f 0301 	mvn.w	r3, #1
 8003ebe:	e190      	b.n	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39e>
      int data = hardware_.read();
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fd ffa4 	bl	8001e12 <_ZN13STM32Hardware4readEv>
 8003eca:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f2c0 8170 	blt.w	80041b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x370>
      checksum_ += data;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f8d3 24f0 	ldr.w	r2, [r3, #1264]	; 0x4f0
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	441a      	add	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003eea:	2b07      	cmp	r3, #7
 8003eec:	d11d      	bne.n	8003f2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f8d3 34ec 	ldr.w	r3, [r3, #1260]	; 0x4ec
 8003ef4:	1c59      	adds	r1, r3, #1
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	f8c2 14ec 	str.w	r1, [r2, #1260]	; 0x4ec
 8003efc:	68ba      	ldr	r2, [r7, #8]
 8003efe:	b2d1      	uxtb	r1, r2
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	4413      	add	r3, r2
 8003f04:	460a      	mov	r2, r1
 8003f06:	761a      	strb	r2, [r3, #24]
        bytes_--;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003f0e:	1e5a      	subs	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1b7      	bne.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2208      	movs	r2, #8
 8003f24:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003f28:	e7b2      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d128      	bne.n	8003f86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x142>
        if (data == 0xff)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2bff      	cmp	r3, #255	; 0xff
 8003f38:	d10d      	bne.n	8003f56 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x112>
          mode_++;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f103 0214 	add.w	r2, r3, #20
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8003f54:	e79c      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fd ff78 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	bf8c      	ite	hi
 8003f6e:	2301      	movhi	r3, #1
 8003f70:	2300      	movls	r3, #0
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d08b      	beq.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
          return SPIN_TIMEOUT;
 8003f80:	f06f 0301 	mvn.w	r3, #1
 8003f84:	e12d      	b.n	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39e>
      else if (mode_ == MODE_PROTOCOL_VER)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d118      	bne.n	8003fc2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x17e>
        if (data == PROTOCOL_VER)
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	2bfe      	cmp	r3, #254	; 0xfe
 8003f94:	d107      	bne.n	8003fa6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x162>
          mode_++;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8003fa4:	e774      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
          if (configured_ == false)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	f47f af6b 	bne.w	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f915 	bl	80041ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8003fc0:	e766      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d113      	bne.n	8003ff4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b0>
        bytes_ = data;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        index_ = 0;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f8c3 24ec 	str.w	r2, [r3, #1260]	; 0x4ec
        mode_++;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte for calculating size checksum */
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8003ff2:	e74d      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d110      	bne.n	8004020 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1dc>
        bytes_ += data << 8;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f8d3 24e4 	ldr.w	r2, [r3, #1252]	; 0x4e4
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	441a      	add	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8c3 24e4 	str.w	r2, [r3, #1252]	; 0x4e4
        mode_++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 800401e:	e737      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004026:	2b04      	cmp	r3, #4
 8004028:	d116      	bne.n	8004058 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x214>
        if ((checksum_ % 256) == 255)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 8004030:	425a      	negs	r2, r3
 8004032:	b2db      	uxtb	r3, r3
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	bf58      	it	pl
 8004038:	4253      	negpl	r3, r2
 800403a:	2bff      	cmp	r3, #255	; 0xff
 800403c:	d107      	bne.n	800404e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x20a>
          mode_++;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 800404c:	e720      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 8004056:	e71b      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800405e:	2b05      	cmp	r3, #5
 8004060:	d10f      	bne.n	8004082 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x23e>
        topic_ = data;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_++;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        checksum_ = data;               /* first byte included in checksum */
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	f8c3 24f0 	str.w	r2, [r3, #1264]	; 0x4f0
 8004080:	e706      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 8004088:	2b06      	cmp	r3, #6
 800408a:	d117      	bne.n	80040bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x278>
        topic_ += data << 8;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8d3 24e8 	ldr.w	r2, [r3, #1256]	; 0x4e8
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	021b      	lsls	r3, r3, #8
 8004096:	441a      	add	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8c3 24e8 	str.w	r2, [r3, #1256]	; 0x4e8
        mode_ = MODE_MESSAGE;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2207      	movs	r2, #7
 80040a2:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if (bytes_ == 0)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f8d3 34e4 	ldr.w	r3, [r3, #1252]	; 0x4e4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f47f aeef 	bne.w	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2208      	movs	r2, #8
 80040b6:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
 80040ba:	e6e9      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	f47f aee4 	bne.w	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f8c3 24e0 	str.w	r2, [r3, #1248]	; 0x4e0
        if ((checksum_ % 256) == 255)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f8d3 34f0 	ldr.w	r3, [r3, #1264]	; 0x4f0
 80040d6:	425a      	negs	r2, r3
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	b2d2      	uxtb	r2, r2
 80040dc:	bf58      	it	pl
 80040de:	4253      	negpl	r3, r2
 80040e0:	2bff      	cmp	r3, #255	; 0xff
 80040e2:	f47f aed5 	bne.w	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d110      	bne.n	8004112 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ce>
            requestSyncTime();
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f87a 	bl	80041ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f894 	bl	8004224 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
            last_sync_receive_time = c_time;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
            return SPIN_ERR;
 800410c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004110:	e067      	b.n	80041e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39e>
          else if (topic_ == TopicInfo::ID_TIME)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004118:	2b0a      	cmp	r3, #10
 800411a:	d106      	bne.n	800412a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e6>
            syncTime(message_in);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3318      	adds	r3, #24
 8004120:	4619      	mov	r1, r3
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 f95e 	bl	80043e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8004128:	e6b2      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004130:	2b06      	cmp	r3, #6
 8004132:	d10d      	bne.n	8004150 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x30c>
            req_param_resp.deserialize(message_in);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f503 62a1 	add.w	r2, r3, #1288	; 0x508
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	3318      	adds	r3, #24
 800413e:	4619      	mov	r1, r3
 8004140:	4610      	mov	r0, r2
 8004142:	f7fe fc8c 	bl	8002a5e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2504 	strb.w	r2, [r3, #1284]	; 0x504
 800414e:	e69f      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004156:	2b0b      	cmp	r3, #11
 8004158:	d104      	bne.n	8004164 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x320>
            configured_ = false;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
 8004162:	e695      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 800416a:	3b64      	subs	r3, #100	; 0x64
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4413      	add	r3, r2
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	f43f ae89 	beq.w	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004184:	3b64      	subs	r3, #100	; 0x64
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	4413      	add	r3, r2
 8004190:	6858      	ldr	r0, [r3, #4]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	; 0x4e8
 8004198:	3b64      	subs	r3, #100	; 0x64
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	3218      	adds	r2, #24
 80041ae:	4611      	mov	r1, r2
 80041b0:	4798      	blx	r3
    while (true)
 80041b2:	e66d      	b.n	8003e90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 80041b4:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00f      	beq.n	80041e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39c>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 34f8 	ldr.w	r3, [r3, #1272]	; 0x4f8
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d906      	bls.n	80041e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x39c>
      requestSyncTime();
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f809 	bl	80041ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    return SPIN_OK;
 80041e0:	2300      	movs	r3, #0
  }
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b086      	sub	sp, #24
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 80041f2:	f107 030c 	add.w	r3, r7, #12
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7fd ff8e 	bl	8002118 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f107 020c 	add.w	r2, r7, #12
 8004206:	210a      	movs	r1, #10
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	4798      	blx	r3
    rt_time = hardware_.time();
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3304      	adds	r3, #4
 8004210:	4618      	mov	r0, r3
 8004212:	f7fd fe1d 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 8004216:	4602      	mov	r2, r0
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	609a      	str	r2, [r3, #8]
  }
 800421c:	bf00      	nop
 800421e:	3718      	adds	r7, #24
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8004224:	b590      	push	{r4, r7, lr}
 8004226:	b08b      	sub	sp, #44	; 0x2c
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 800422c:	f107 030c 	add.w	r3, r7, #12
 8004230:	4618      	mov	r0, r3
 8004232:	f7fe f861 	bl	80022f8 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8004236:	2300      	movs	r3, #0
 8004238:	627b      	str	r3, [r7, #36]	; 0x24
 800423a:	e05a      	b.n	80042f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xce>
    {
      if (publishers[i] != 0) // non-empty slot
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004240:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d04f      	beq.n	80042ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xc8>
      {
        ti.topic_id = publishers[i]->id_;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004250:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	b29b      	uxth	r3, r3
 800425c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004262:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004272:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800427a:	6859      	ldr	r1, [r3, #4]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004280:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8004284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3308      	adds	r3, #8
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4608      	mov	r0, r1
 8004292:	4798      	blx	r3
 8004294:	4603      	mov	r3, r0
 8004296:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800429c:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80042a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042a4:	6859      	ldr	r1, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042aa:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80042ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	330c      	adds	r3, #12
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4608      	mov	r0, r1
 80042bc:	4798      	blx	r3
 80042be:	4603      	mov	r3, r0
 80042c0:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 80042c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042c6:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681c      	ldr	r4, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d2:	f502 7283 	add.w	r2, r2, #262	; 0x106
 80042d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fe fd77 	bl	8002dce <_ZN3ros9Publisher15getEndpointTypeEv>
 80042e0:	4601      	mov	r1, r0
 80042e2:	f107 030c 	add.w	r3, r7, #12
 80042e6:	461a      	mov	r2, r3
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80042ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ee:	3301      	adds	r3, #1
 80042f0:	627b      	str	r3, [r7, #36]	; 0x24
 80042f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f4:	2b18      	cmp	r3, #24
 80042f6:	dda1      	ble.n	800423c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80042f8:	2300      	movs	r3, #0
 80042fa:	627b      	str	r3, [r7, #36]	; 0x24
 80042fc:	e067      	b.n	80043ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1aa>
    {
      if (subscribers[i] != 0) // non-empty slot
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004302:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4413      	add	r3, r2
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d05b      	beq.n	80043c8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a4>
      {
        ti.topic_id = subscribers[i]->id_;
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004314:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4413      	add	r3, r2
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	b29b      	uxth	r3, r3
 8004322:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004328:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4413      	add	r3, r2
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4413      	add	r3, r2
 8004342:	6859      	ldr	r1, [r3, #4]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004348:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3308      	adds	r3, #8
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4608      	mov	r0, r1
 800435a:	4798      	blx	r3
 800435c:	4603      	mov	r3, r0
 800435e:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004364:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	6859      	ldr	r1, [r3, #4]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	330c      	adds	r3, #12
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4608      	mov	r0, r1
 8004384:	4798      	blx	r3
 8004386:	4603      	mov	r3, r0
 8004388:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 800438a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800438e:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681c      	ldr	r4, [r3, #0]
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439a:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	6859      	ldr	r1, [r3, #4]
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a8:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	3304      	adds	r3, #4
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4608      	mov	r0, r1
 80043ba:	4798      	blx	r3
 80043bc:	4601      	mov	r1, r0
 80043be:	f107 030c 	add.w	r3, r7, #12
 80043c2:	461a      	mov	r2, r3
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80043c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ca:	3301      	adds	r3, #1
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
 80043ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d0:	2b18      	cmp	r3, #24
 80043d2:	dd94      	ble.n	80042fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xda>
      }
    }
    configured_ = true;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  }
 80043dc:	bf00      	nop
 80043de:	372c      	adds	r7, #44	; 0x2c
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd90      	pop	{r4, r7, pc}

080043e4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 80043ee:	f107 0308 	add.w	r3, r7, #8
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fd fe90 	bl	8002118 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	3304      	adds	r3, #4
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fd fd27 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 8004402:	4602      	mov	r2, r0
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800440c:	f107 0308 	add.w	r3, r7, #8
 8004410:	6839      	ldr	r1, [r7, #0]
 8004412:	4618      	mov	r0, r3
 8004414:	f7fd fef0 	bl	80021f8 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	4914      	ldr	r1, [pc, #80]	; (8004470 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 800441e:	fba1 1303 	umull	r1, r3, r1, r3
 8004422:	099b      	lsrs	r3, r3, #6
 8004424:	4413      	add	r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8004428:	6939      	ldr	r1, [r7, #16]
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4b10      	ldr	r3, [pc, #64]	; (8004470 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x8c>)
 800442e:	fba3 0302 	umull	r0, r3, r3, r2
 8004432:	099b      	lsrs	r3, r3, #6
 8004434:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004438:	fb00 f303 	mul.w	r3, r0, r3
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	4a0d      	ldr	r2, [pc, #52]	; (8004474 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8004440:	fb02 f303 	mul.w	r3, r2, r3
 8004444:	440b      	add	r3, r1
 8004446:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004448:	f107 0308 	add.w	r3, r7, #8
 800444c:	3304      	adds	r3, #4
 800444e:	4619      	mov	r1, r3
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f8a5 	bl	80045a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3304      	adds	r3, #4
 800445a:	4618      	mov	r0, r3
 800445c:	f7fd fcf8 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 8004460:	4602      	mov	r2, r0
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc
  }
 8004468:	bf00      	nop
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	10624dd3 	.word	0x10624dd3
 8004474:	000f4240 	.word	0x000f4240

08004478 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2b63      	cmp	r3, #99	; 0x63
 8004488:	dd09      	ble.n	800449e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004490:	f083 0301 	eor.w	r3, r3, #1
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d001      	beq.n	800449e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 800449a:	2300      	movs	r3, #0
 800449c:	e079      	b.n	8004592 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	f502 7206 	add.w	r2, r2, #536	; 0x218
 80044aa:	3207      	adds	r2, #7
 80044ac:	4611      	mov	r1, r2
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	4798      	blx	r3
 80044b2:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	22ff      	movs	r2, #255	; 0xff
 80044b8:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218
    message_out[1] = PROTOCOL_VER;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	22fe      	movs	r2, #254	; 0xfe
 80044c0:	f883 2219 	strb.w	r2, [r3, #537]	; 0x219
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f883 221a 	strb.w	r2, [r3, #538]	; 0x21a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	0a1b      	lsrs	r3, r3, #8
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	b2da      	uxtb	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f883 221b 	strb.w	r2, [r3, #539]	; 0x21b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f893 221a 	ldrb.w	r2, [r3, #538]	; 0x21a
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 80044ea:	4413      	add	r3, r2
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	43db      	mvns	r3, r3
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	b2da      	uxtb	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f883 221d 	strb.w	r2, [r3, #541]	; 0x21d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	b21b      	sxth	r3, r3
 8004506:	121b      	asrs	r3, r3, #8
 8004508:	b21b      	sxth	r3, r3
 800450a:	b2da      	uxtb	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f883 221e 	strb.w	r2, [r3, #542]	; 0x21e

    /* calculate checksum */
    int chk = 0;
 8004512:	2300      	movs	r3, #0
 8004514:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004516:	2305      	movs	r3, #5
 8004518:	61bb      	str	r3, [r7, #24]
 800451a:	e00c      	b.n	8004536 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xbe>
      chk += message_out[i];
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	4413      	add	r3, r2
 8004522:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	461a      	mov	r2, r3
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	4413      	add	r3, r2
 800452e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	3301      	adds	r3, #1
 8004534:	61bb      	str	r3, [r7, #24]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	3306      	adds	r3, #6
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	429a      	cmp	r2, r3
 800453e:	dded      	ble.n	800451c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa4>
    l += 7;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	3307      	adds	r3, #7
 8004544:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	425a      	negs	r2, r3
 800454a:	b2db      	uxtb	r3, r3
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	bf58      	it	pl
 8004550:	4253      	negpl	r3, r2
 8004552:	b2da      	uxtb	r2, r3
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	1c59      	adds	r1, r3, #1
 8004558:	6179      	str	r1, [r7, #20]
 800455a:	43d2      	mvns	r2, r2
 800455c:	b2d1      	uxtb	r1, r2
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4413      	add	r3, r2
 8004562:	460a      	mov	r2, r1
 8004564:	f883 2218 	strb.w	r2, [r3, #536]	; 0x218

    if (l <= OUTPUT_SIZE)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800456e:	dc0a      	bgt.n	8004586 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	1d18      	adds	r0, r3, #4
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f503 7306 	add.w	r3, r3, #536	; 0x218
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	4619      	mov	r1, r3
 800457e:	f7fd fc56 	bl	8001e2e <_ZN13STM32Hardware5writeEPhi>
      return l;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	e005      	b.n	8004592 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004586:	4905      	ldr	r1, [pc, #20]	; (800459c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f847 	bl	800461c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 800458e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 8004592:	4618      	mov	r0, r3
 8004594:	3720      	adds	r7, #32
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	0800a1d0 	.word	0x0800a1d0

080045a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fd fc4e 	bl	8001e50 <_ZN13STM32Hardware4timeEv>
 80045b4:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4914      	ldr	r1, [pc, #80]	; (8004610 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x70>)
 80045be:	fba1 1303 	umull	r1, r3, r1, r3
 80045c2:	099b      	lsrs	r3, r3, #6
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	1e5a      	subs	r2, r3, #1
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	60da      	str	r2, [r3, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	6859      	ldr	r1, [r3, #4]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	4b0f      	ldr	r3, [pc, #60]	; (8004610 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x70>)
 80045d4:	fba3 0302 	umull	r0, r3, r3, r2
 80045d8:	099b      	lsrs	r3, r3, #6
 80045da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80045de:	fb00 f303 	mul.w	r3, r0, r3
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	4a0b      	ldr	r2, [pc, #44]	; (8004614 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 80045e6:	fb02 f303 	mul.w	r3, r2, r3
 80045ea:	1aca      	subs	r2, r1, r3
 80045ec:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x78>)
 80045ee:	4413      	add	r3, r2
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6113      	str	r3, [r2, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f103 020c 	add.w	r2, r3, #12
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3310      	adds	r3, #16
 80045fe:	4619      	mov	r1, r3
 8004600:	4610      	mov	r0, r2
 8004602:	f000 fbbd 	bl	8004d80 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004606:	bf00      	nop
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	10624dd3 	.word	0x10624dd3
 8004614:	000f4240 	.word	0x000f4240
 8004618:	3b9aca00 	.word	0x3b9aca00

0800461c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	2103      	movs	r1, #3
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f804 	bl	8004638 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8004630:	bf00      	nop
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	460b      	mov	r3, r1
 8004642:	607a      	str	r2, [r7, #4]
 8004644:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004646:	f107 0314 	add.w	r3, r7, #20
 800464a:	4618      	mov	r0, r3
 800464c:	f7fe f818 	bl	8002680 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004650:	7afb      	ldrb	r3, [r7, #11]
 8004652:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f107 0214 	add.w	r2, r7, #20
 8004662:	2107      	movs	r1, #7
 8004664:	68f8      	ldr	r0, [r7, #12]
 8004666:	4798      	blx	r3
  }
 8004668:	bf00      	nop
 800466a:	3720      	adds	r7, #32
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <_Z41__static_initialization_and_destruction_0ii>:
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d128      	bne.n	80046d2 <_Z41__static_initialization_and_destruction_0ii+0x62>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004686:	4293      	cmp	r3, r2
 8004688:	d123      	bne.n	80046d2 <_Z41__static_initialization_and_destruction_0ii+0x62>
ros::NodeHandle nh;
 800468a:	4814      	ldr	r0, [pc, #80]	; (80046dc <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800468c:	f7ff f9e8 	bl	8003a60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String str_msg;
 8004690:	4813      	ldr	r0, [pc, #76]	; (80046e0 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004692:	f7fe fbf3 	bl	8002e7c <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 8004696:	2300      	movs	r3, #0
 8004698:	4a11      	ldr	r2, [pc, #68]	; (80046e0 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 800469a:	4912      	ldr	r1, [pc, #72]	; (80046e4 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800469c:	4812      	ldr	r0, [pc, #72]	; (80046e8 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800469e:	f7fe fb6b 	bl	8002d78 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Empty> led_sub("toggle_led", &led_cb);
 80046a2:	2301      	movs	r3, #1
 80046a4:	4a11      	ldr	r2, [pc, #68]	; (80046ec <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80046a6:	4912      	ldr	r1, [pc, #72]	; (80046f0 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80046a8:	4812      	ldr	r0, [pc, #72]	; (80046f4 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80046aa:	f7ff fb2f 	bl	8003d0c <_ZN3ros10SubscriberIN8std_msgs5EmptyEvEC1EPKcPFvRKS2_Ei>
sensor_msgs::Imu imu_msg;
 80046ae:	4812      	ldr	r0, [pc, #72]	; (80046f8 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80046b0:	f7fe ff80 	bl	80035b4 <_ZN11sensor_msgs3ImuC1Ev>
ros::Publisher mpu9250("imu/data_raw", &imu_msg);
 80046b4:	2300      	movs	r3, #0
 80046b6:	4a10      	ldr	r2, [pc, #64]	; (80046f8 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 80046b8:	4910      	ldr	r1, [pc, #64]	; (80046fc <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 80046ba:	4811      	ldr	r0, [pc, #68]	; (8004700 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80046bc:	f7fe fb5c 	bl	8002d78 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
sensor_msgs::MagneticField mag_msg;
 80046c0:	4810      	ldr	r0, [pc, #64]	; (8004704 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80046c2:	f7ff f8fb 	bl	80038bc <_ZN11sensor_msgs13MagneticFieldC1Ev>
ros::Publisher magnetic("imu/mag",&mag_msg);
 80046c6:	2300      	movs	r3, #0
 80046c8:	4a0e      	ldr	r2, [pc, #56]	; (8004704 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80046ca:	490f      	ldr	r1, [pc, #60]	; (8004708 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80046cc:	480f      	ldr	r0, [pc, #60]	; (800470c <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80046ce:	f7fe fb53 	bl	8002d78 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 80046d2:	bf00      	nop
 80046d4:	3708      	adds	r7, #8
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20000708 	.word	0x20000708
 80046e0:	20000c38 	.word	0x20000c38
 80046e4:	0800a20c 	.word	0x0800a20c
 80046e8:	20000c40 	.word	0x20000c40
 80046ec:	08003b45 	.word	0x08003b45
 80046f0:	0800a214 	.word	0x0800a214
 80046f4:	20000c54 	.word	0x20000c54
 80046f8:	20000c6c 	.word	0x20000c6c
 80046fc:	0800a220 	.word	0x0800a220
 8004700:	20000d24 	.word	0x20000d24
 8004704:	20000d38 	.word	0x20000d38
 8004708:	0800a230 	.word	0x0800a230
 800470c:	20000d84 	.word	0x20000d84

08004710 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE8callbackEPh>:

  virtual void callback(unsigned char* data) override
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	330c      	adds	r3, #12
 800471e:	6839      	ldr	r1, [r7, #0]
 8004720:	4618      	mov	r0, r3
 8004722:	f7fe fb81 	bl	8002e28 <_ZN8std_msgs5Empty11deserializeEPh>
    this->cb_(msg);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	320c      	adds	r2, #12
 800472e:	4610      	mov	r0, r2
 8004730:	4798      	blx	r3
  }
 8004732:	bf00      	nop
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5() override
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType() override
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	695b      	ldr	r3, [r3, #20]
  }
 8004746:	4618      	mov	r0, r3
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 8004752:	b580      	push	{r7, lr}
 8004754:	b082      	sub	sp, #8
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	330c      	adds	r3, #12
 800475e:	4618      	mov	r0, r3
 8004760:	f7fe fb70 	bl	8002e44 <_ZN8std_msgs5Empty7getTypeEv>
 8004764:	4603      	mov	r3, r0
  }
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 800476e:	b580      	push	{r7, lr}
 8004770:	b082      	sub	sp, #8
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	330c      	adds	r3, #12
 800477a:	4618      	mov	r0, r3
 800477c:	f7fe fb70 	bl	8002e60 <_ZN8std_msgs5Empty6getMD5Ev>
 8004780:	4603      	mov	r3, r0
  }
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected() override
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
    return configured_;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
  };
 8004798:	4618      	mov	r0, r3
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <_GLOBAL__sub_I_nh>:
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80047ac:	2001      	movs	r0, #1
 80047ae:	f7ff ff5f 	bl	8004670 <_Z41__static_initialization_and_destruction_0ii>
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <MOTOR_Create>:
 * The function creates and initializes a new instance of the MOTOR structure.
 *
 * @return a pointer to a structure of type motor_t;
 */
motor_t *MOTOR_Create()
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
	motor_t *motor_p = malloc(sizeof(motor_t));
 80047ba:	200c      	movs	r0, #12
 80047bc:	f005 fa3a 	bl	8009c34 <malloc>
 80047c0:	4603      	mov	r3, r0
 80047c2:	607b      	str	r3, [r7, #4]
	if(motor_p != NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <MOTOR_Create+0x1e>
	{
		MOTOR_Init(motor_p,MOTOR_ControlSpeed);
 80047ca:	4904      	ldr	r1, [pc, #16]	; (80047dc <MOTOR_Create+0x28>)
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f807 	bl	80047e0 <MOTOR_Init>
	}
	return motor_p;
 80047d2:	687b      	ldr	r3, [r7, #4]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	08004811 	.word	0x08004811

080047e0 <MOTOR_Init>:
 *
 * @param1: motor_p is a pointer to a structure of type motor_t.
 * @param2: (*ctrl_speed_func)(motor_t *motor_p) is a control speed function.
 */
void MOTOR_Init(motor_t *motor_p, void (*ctrl_speed_func)(motor_t *motor_p))
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
	motor_p->control_speed = ctrl_speed_func;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80047f0:	2100      	movs	r1, #0
 80047f2:	4805      	ldr	r0, [pc, #20]	; (8004808 <MOTOR_Init+0x28>)
 80047f4:	f002 ff7a 	bl	80076ec <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 80047f8:	213c      	movs	r1, #60	; 0x3c
 80047fa:	4804      	ldr	r0, [pc, #16]	; (800480c <MOTOR_Init+0x2c>)
 80047fc:	f003 f8e4 	bl	80079c8 <HAL_TIM_Encoder_Start_IT>
}
 8004800:	bf00      	nop
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	20000508 	.word	0x20000508
 800480c:	20000550 	.word	0x20000550

08004810 <MOTOR_ControlSpeed>:
 * The function MOTOR_ControlSpeed controls speed of the motor.
 *
 * @param1: motor_p is a pointer to a structure of type motor_t.
 */
void MOTOR_ControlSpeed(motor_t *motor_p)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
//	TIM1->CCR1 = motor_p->Prop_p.speed;
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,motor_p->Prop_p.out_speed);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800481e:	4b04      	ldr	r3, [pc, #16]	; (8004830 <MOTOR_ControlSpeed+0x20>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	20000508 	.word	0x20000508

08004834 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800483a:	2300      	movs	r3, #0
 800483c:	607b      	str	r3, [r7, #4]
 800483e:	4b10      	ldr	r3, [pc, #64]	; (8004880 <HAL_MspInit+0x4c>)
 8004840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004842:	4a0f      	ldr	r2, [pc, #60]	; (8004880 <HAL_MspInit+0x4c>)
 8004844:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004848:	6453      	str	r3, [r2, #68]	; 0x44
 800484a:	4b0d      	ldr	r3, [pc, #52]	; (8004880 <HAL_MspInit+0x4c>)
 800484c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004852:	607b      	str	r3, [r7, #4]
 8004854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004856:	2300      	movs	r3, #0
 8004858:	603b      	str	r3, [r7, #0]
 800485a:	4b09      	ldr	r3, [pc, #36]	; (8004880 <HAL_MspInit+0x4c>)
 800485c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485e:	4a08      	ldr	r2, [pc, #32]	; (8004880 <HAL_MspInit+0x4c>)
 8004860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004864:	6413      	str	r3, [r2, #64]	; 0x40
 8004866:	4b06      	ldr	r3, [pc, #24]	; (8004880 <HAL_MspInit+0x4c>)
 8004868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486e:	603b      	str	r3, [r7, #0]
 8004870:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004872:	2007      	movs	r0, #7
 8004874:	f000 fc40 	bl	80050f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004878:	bf00      	nop
 800487a:	3708      	adds	r7, #8
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40023800 	.word	0x40023800

08004884 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08a      	sub	sp, #40	; 0x28
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800488c:	f107 0314 	add.w	r3, r7, #20
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]
 8004894:	605a      	str	r2, [r3, #4]
 8004896:	609a      	str	r2, [r3, #8]
 8004898:	60da      	str	r2, [r3, #12]
 800489a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a19      	ldr	r2, [pc, #100]	; (8004908 <HAL_I2C_MspInit+0x84>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d12b      	bne.n	80048fe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048a6:	2300      	movs	r3, #0
 80048a8:	613b      	str	r3, [r7, #16]
 80048aa:	4b18      	ldr	r3, [pc, #96]	; (800490c <HAL_I2C_MspInit+0x88>)
 80048ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ae:	4a17      	ldr	r2, [pc, #92]	; (800490c <HAL_I2C_MspInit+0x88>)
 80048b0:	f043 0302 	orr.w	r3, r3, #2
 80048b4:	6313      	str	r3, [r2, #48]	; 0x30
 80048b6:	4b15      	ldr	r3, [pc, #84]	; (800490c <HAL_I2C_MspInit+0x88>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	613b      	str	r3, [r7, #16]
 80048c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048c2:	23c0      	movs	r3, #192	; 0xc0
 80048c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048c6:	2312      	movs	r3, #18
 80048c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ca:	2300      	movs	r3, #0
 80048cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ce:	2303      	movs	r3, #3
 80048d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80048d2:	2304      	movs	r3, #4
 80048d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048d6:	f107 0314 	add.w	r3, r7, #20
 80048da:	4619      	mov	r1, r3
 80048dc:	480c      	ldr	r0, [pc, #48]	; (8004910 <HAL_I2C_MspInit+0x8c>)
 80048de:	f001 f84f 	bl	8005980 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80048e2:	2300      	movs	r3, #0
 80048e4:	60fb      	str	r3, [r7, #12]
 80048e6:	4b09      	ldr	r3, [pc, #36]	; (800490c <HAL_I2C_MspInit+0x88>)
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	4a08      	ldr	r2, [pc, #32]	; (800490c <HAL_I2C_MspInit+0x88>)
 80048ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80048f0:	6413      	str	r3, [r2, #64]	; 0x40
 80048f2:	4b06      	ldr	r3, [pc, #24]	; (800490c <HAL_I2C_MspInit+0x88>)
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80048fe:	bf00      	nop
 8004900:	3728      	adds	r7, #40	; 0x28
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	40005400 	.word	0x40005400
 800490c:	40023800 	.word	0x40023800
 8004910:	40020400 	.word	0x40020400

08004914 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a22      	ldr	r2, [pc, #136]	; (80049ac <HAL_TIM_Base_MspInit+0x98>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d13d      	bne.n	80049a2 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	4b21      	ldr	r3, [pc, #132]	; (80049b0 <HAL_TIM_Base_MspInit+0x9c>)
 800492c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492e:	4a20      	ldr	r2, [pc, #128]	; (80049b0 <HAL_TIM_Base_MspInit+0x9c>)
 8004930:	f043 0301 	orr.w	r3, r3, #1
 8004934:	6453      	str	r3, [r2, #68]	; 0x44
 8004936:	4b1e      	ldr	r3, [pc, #120]	; (80049b0 <HAL_TIM_Base_MspInit+0x9c>)
 8004938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8004942:	4b1c      	ldr	r3, [pc, #112]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004944:	4a1c      	ldr	r2, [pc, #112]	; (80049b8 <HAL_TIM_Base_MspInit+0xa4>)
 8004946:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8004948:	4b1a      	ldr	r3, [pc, #104]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 800494a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800494e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004950:	4b18      	ldr	r3, [pc, #96]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004952:	2200      	movs	r2, #0
 8004954:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004956:	4b17      	ldr	r3, [pc, #92]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004958:	2200      	movs	r2, #0
 800495a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800495c:	4b15      	ldr	r3, [pc, #84]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 800495e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004962:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004964:	4b13      	ldr	r3, [pc, #76]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004966:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800496a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800496c:	4b11      	ldr	r3, [pc, #68]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 800496e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004972:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8004974:	4b0f      	ldr	r3, [pc, #60]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004976:	2200      	movs	r2, #0
 8004978:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800497a:	4b0e      	ldr	r3, [pc, #56]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 800497c:	2200      	movs	r2, #0
 800497e:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004980:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004982:	2200      	movs	r2, #0
 8004984:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8004986:	480b      	ldr	r0, [pc, #44]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 8004988:	f000 fbf8 	bl	800517c <HAL_DMA_Init>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8004992:	f7fd fa1b 	bl	8001dcc <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a06      	ldr	r2, [pc, #24]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 800499a:	625a      	str	r2, [r3, #36]	; 0x24
 800499c:	4a05      	ldr	r2, [pc, #20]	; (80049b4 <HAL_TIM_Base_MspInit+0xa0>)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80049a2:	bf00      	nop
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40010000 	.word	0x40010000
 80049b0:	40023800 	.word	0x40023800
 80049b4:	20000598 	.word	0x20000598
 80049b8:	40026428 	.word	0x40026428

080049bc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08a      	sub	sp, #40	; 0x28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c4:	f107 0314 	add.w	r3, r7, #20
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	605a      	str	r2, [r3, #4]
 80049ce:	609a      	str	r2, [r3, #8]
 80049d0:	60da      	str	r2, [r3, #12]
 80049d2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049dc:	d133      	bne.n	8004a46 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049de:	2300      	movs	r3, #0
 80049e0:	613b      	str	r3, [r7, #16]
 80049e2:	4b1b      	ldr	r3, [pc, #108]	; (8004a50 <HAL_TIM_Encoder_MspInit+0x94>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	4a1a      	ldr	r2, [pc, #104]	; (8004a50 <HAL_TIM_Encoder_MspInit+0x94>)
 80049e8:	f043 0301 	orr.w	r3, r3, #1
 80049ec:	6413      	str	r3, [r2, #64]	; 0x40
 80049ee:	4b18      	ldr	r3, [pc, #96]	; (8004a50 <HAL_TIM_Encoder_MspInit+0x94>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	613b      	str	r3, [r7, #16]
 80049f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049fa:	2300      	movs	r3, #0
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	4b14      	ldr	r3, [pc, #80]	; (8004a50 <HAL_TIM_Encoder_MspInit+0x94>)
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	4a13      	ldr	r2, [pc, #76]	; (8004a50 <HAL_TIM_Encoder_MspInit+0x94>)
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	6313      	str	r3, [r2, #48]	; 0x30
 8004a0a:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <HAL_TIM_Encoder_MspInit+0x94>)
 8004a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	60fb      	str	r3, [r7, #12]
 8004a14:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004a16:	2303      	movs	r3, #3
 8004a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a22:	2300      	movs	r3, #0
 8004a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a26:	2301      	movs	r3, #1
 8004a28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a2a:	f107 0314 	add.w	r3, r7, #20
 8004a2e:	4619      	mov	r1, r3
 8004a30:	4808      	ldr	r0, [pc, #32]	; (8004a54 <HAL_TIM_Encoder_MspInit+0x98>)
 8004a32:	f000 ffa5 	bl	8005980 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004a36:	2200      	movs	r2, #0
 8004a38:	2100      	movs	r1, #0
 8004a3a:	201c      	movs	r0, #28
 8004a3c:	f000 fb67 	bl	800510e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004a40:	201c      	movs	r0, #28
 8004a42:	f000 fb80 	bl	8005146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004a46:	bf00      	nop
 8004a48:	3728      	adds	r7, #40	; 0x28
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	40023800 	.word	0x40023800
 8004a54:	40020000 	.word	0x40020000

08004a58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b088      	sub	sp, #32
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a60:	f107 030c 	add.w	r3, r7, #12
 8004a64:	2200      	movs	r2, #0
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	609a      	str	r2, [r3, #8]
 8004a6c:	60da      	str	r2, [r3, #12]
 8004a6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a12      	ldr	r2, [pc, #72]	; (8004ac0 <HAL_TIM_MspPostInit+0x68>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d11e      	bne.n	8004ab8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	60bb      	str	r3, [r7, #8]
 8004a7e:	4b11      	ldr	r3, [pc, #68]	; (8004ac4 <HAL_TIM_MspPostInit+0x6c>)
 8004a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a82:	4a10      	ldr	r2, [pc, #64]	; (8004ac4 <HAL_TIM_MspPostInit+0x6c>)
 8004a84:	f043 0310 	orr.w	r3, r3, #16
 8004a88:	6313      	str	r3, [r2, #48]	; 0x30
 8004a8a:	4b0e      	ldr	r3, [pc, #56]	; (8004ac4 <HAL_TIM_MspPostInit+0x6c>)
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8e:	f003 0310 	and.w	r3, r3, #16
 8004a92:	60bb      	str	r3, [r7, #8]
 8004a94:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004a96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004aac:	f107 030c 	add.w	r3, r7, #12
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	4805      	ldr	r0, [pc, #20]	; (8004ac8 <HAL_TIM_MspPostInit+0x70>)
 8004ab4:	f000 ff64 	bl	8005980 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004ab8:	bf00      	nop
 8004aba:	3720      	adds	r7, #32
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	40010000 	.word	0x40010000
 8004ac4:	40023800 	.word	0x40023800
 8004ac8:	40021000 	.word	0x40021000

08004acc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b08a      	sub	sp, #40	; 0x28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad4:	f107 0314 	add.w	r3, r7, #20
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	605a      	str	r2, [r3, #4]
 8004ade:	609a      	str	r2, [r3, #8]
 8004ae0:	60da      	str	r2, [r3, #12]
 8004ae2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a4c      	ldr	r2, [pc, #304]	; (8004c1c <HAL_UART_MspInit+0x150>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	f040 8092 	bne.w	8004c14 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004af0:	2300      	movs	r3, #0
 8004af2:	613b      	str	r3, [r7, #16]
 8004af4:	4b4a      	ldr	r3, [pc, #296]	; (8004c20 <HAL_UART_MspInit+0x154>)
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	4a49      	ldr	r2, [pc, #292]	; (8004c20 <HAL_UART_MspInit+0x154>)
 8004afa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004afe:	6413      	str	r3, [r2, #64]	; 0x40
 8004b00:	4b47      	ldr	r3, [pc, #284]	; (8004c20 <HAL_UART_MspInit+0x154>)
 8004b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]
 8004b10:	4b43      	ldr	r3, [pc, #268]	; (8004c20 <HAL_UART_MspInit+0x154>)
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	4a42      	ldr	r2, [pc, #264]	; (8004c20 <HAL_UART_MspInit+0x154>)
 8004b16:	f043 0301 	orr.w	r3, r3, #1
 8004b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8004b1c:	4b40      	ldr	r3, [pc, #256]	; (8004c20 <HAL_UART_MspInit+0x154>)
 8004b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	60fb      	str	r3, [r7, #12]
 8004b26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b28:	230c      	movs	r3, #12
 8004b2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b34:	2303      	movs	r3, #3
 8004b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b38:	2307      	movs	r3, #7
 8004b3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b3c:	f107 0314 	add.w	r3, r7, #20
 8004b40:	4619      	mov	r1, r3
 8004b42:	4838      	ldr	r0, [pc, #224]	; (8004c24 <HAL_UART_MspInit+0x158>)
 8004b44:	f000 ff1c 	bl	8005980 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004b48:	4b37      	ldr	r3, [pc, #220]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b4a:	4a38      	ldr	r2, [pc, #224]	; (8004c2c <HAL_UART_MspInit+0x160>)
 8004b4c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004b4e:	4b36      	ldr	r3, [pc, #216]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b50:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b54:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b56:	4b34      	ldr	r3, [pc, #208]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b5c:	4b32      	ldr	r3, [pc, #200]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b62:	4b31      	ldr	r3, [pc, #196]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b68:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b6a:	4b2f      	ldr	r3, [pc, #188]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b70:	4b2d      	ldr	r3, [pc, #180]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004b76:	4b2c      	ldr	r3, [pc, #176]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004b7c:	4b2a      	ldr	r3, [pc, #168]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b82:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b84:	4b28      	ldr	r3, [pc, #160]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004b8a:	4827      	ldr	r0, [pc, #156]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b8c:	f000 faf6 	bl	800517c <HAL_DMA_Init>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8004b96:	f7fd f919 	bl	8001dcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a22      	ldr	r2, [pc, #136]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004b9e:	639a      	str	r2, [r3, #56]	; 0x38
 8004ba0:	4a21      	ldr	r2, [pc, #132]	; (8004c28 <HAL_UART_MspInit+0x15c>)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004ba6:	4b22      	ldr	r3, [pc, #136]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004ba8:	4a22      	ldr	r2, [pc, #136]	; (8004c34 <HAL_UART_MspInit+0x168>)
 8004baa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004bac:	4b20      	ldr	r3, [pc, #128]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bb2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bb4:	4b1e      	ldr	r3, [pc, #120]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bb6:	2240      	movs	r2, #64	; 0x40
 8004bb8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bba:	4b1d      	ldr	r3, [pc, #116]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004bc0:	4b1b      	ldr	r3, [pc, #108]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bc6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bc8:	4b19      	ldr	r3, [pc, #100]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bce:	4b18      	ldr	r3, [pc, #96]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004bd4:	4b16      	ldr	r3, [pc, #88]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004bda:	4b15      	ldr	r3, [pc, #84]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bdc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004be0:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004be2:	4b13      	ldr	r3, [pc, #76]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004be8:	4811      	ldr	r0, [pc, #68]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bea:	f000 fac7 	bl	800517c <HAL_DMA_Init>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d001      	beq.n	8004bf8 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8004bf4:	f7fd f8ea 	bl	8001dcc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a0d      	ldr	r2, [pc, #52]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004bfc:	635a      	str	r2, [r3, #52]	; 0x34
 8004bfe:	4a0c      	ldr	r2, [pc, #48]	; (8004c30 <HAL_UART_MspInit+0x164>)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c04:	2200      	movs	r2, #0
 8004c06:	2100      	movs	r1, #0
 8004c08:	2026      	movs	r0, #38	; 0x26
 8004c0a:	f000 fa80 	bl	800510e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c0e:	2026      	movs	r0, #38	; 0x26
 8004c10:	f000 fa99 	bl	8005146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004c14:	bf00      	nop
 8004c16:	3728      	adds	r7, #40	; 0x28
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	40004400 	.word	0x40004400
 8004c20:	40023800 	.word	0x40023800
 8004c24:	40020000 	.word	0x40020000
 8004c28:	2000063c 	.word	0x2000063c
 8004c2c:	40026088 	.word	0x40026088
 8004c30:	2000069c 	.word	0x2000069c
 8004c34:	400260a0 	.word	0x400260a0

08004c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c3c:	e7fe      	b.n	8004c3c <NMI_Handler+0x4>

08004c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c42:	e7fe      	b.n	8004c42 <HardFault_Handler+0x4>

08004c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c48:	e7fe      	b.n	8004c48 <MemManage_Handler+0x4>

08004c4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c4e:	e7fe      	b.n	8004c4e <BusFault_Handler+0x4>

08004c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c54:	e7fe      	b.n	8004c54 <UsageFault_Handler+0x4>

08004c56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c56:	b480      	push	{r7}
 8004c58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c68:	bf00      	nop
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr

08004c72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c72:	b480      	push	{r7}
 8004c74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c76:	bf00      	nop
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c84:	f000 f924 	bl	8004ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c88:	bf00      	nop
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004c90:	4802      	ldr	r0, [pc, #8]	; (8004c9c <DMA1_Stream5_IRQHandler+0x10>)
 8004c92:	f000 fc0b 	bl	80054ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004c96:	bf00      	nop
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	2000063c 	.word	0x2000063c

08004ca0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004ca4:	4802      	ldr	r0, [pc, #8]	; (8004cb0 <DMA1_Stream6_IRQHandler+0x10>)
 8004ca6:	f000 fc01 	bl	80054ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004caa:	bf00      	nop
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	2000069c 	.word	0x2000069c

08004cb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004cb8:	4802      	ldr	r0, [pc, #8]	; (8004cc4 <TIM2_IRQHandler+0x10>)
 8004cba:	f002 ff33 	bl	8007b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004cbe:	bf00      	nop
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20000550 	.word	0x20000550

08004cc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004ccc:	4802      	ldr	r0, [pc, #8]	; (8004cd8 <USART2_IRQHandler+0x10>)
 8004cce:	f003 fed1 	bl	8008a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004cd2:	bf00      	nop
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	200005f8 	.word	0x200005f8

08004cdc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8004ce0:	4802      	ldr	r0, [pc, #8]	; (8004cec <DMA2_Stream1_IRQHandler+0x10>)
 8004ce2:	f000 fbe3 	bl	80054ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004ce6:	bf00      	nop
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	20000598 	.word	0x20000598

08004cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004cf8:	4a14      	ldr	r2, [pc, #80]	; (8004d4c <_sbrk+0x5c>)
 8004cfa:	4b15      	ldr	r3, [pc, #84]	; (8004d50 <_sbrk+0x60>)
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d04:	4b13      	ldr	r3, [pc, #76]	; (8004d54 <_sbrk+0x64>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d102      	bne.n	8004d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d0c:	4b11      	ldr	r3, [pc, #68]	; (8004d54 <_sbrk+0x64>)
 8004d0e:	4a12      	ldr	r2, [pc, #72]	; (8004d58 <_sbrk+0x68>)
 8004d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d12:	4b10      	ldr	r3, [pc, #64]	; (8004d54 <_sbrk+0x64>)
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4413      	add	r3, r2
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d207      	bcs.n	8004d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d20:	f005 f88c 	bl	8009e3c <__errno>
 8004d24:	4603      	mov	r3, r0
 8004d26:	220c      	movs	r2, #12
 8004d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d2e:	e009      	b.n	8004d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d30:	4b08      	ldr	r3, [pc, #32]	; (8004d54 <_sbrk+0x64>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d36:	4b07      	ldr	r3, [pc, #28]	; (8004d54 <_sbrk+0x64>)
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	4a05      	ldr	r2, [pc, #20]	; (8004d54 <_sbrk+0x64>)
 8004d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d42:	68fb      	ldr	r3, [r7, #12]
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	20020000 	.word	0x20020000
 8004d50:	00000400 	.word	0x00000400
 8004d54:	20000d98 	.word	0x20000d98
 8004d58:	20000ee8 	.word	0x20000ee8

08004d5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004d60:	4b06      	ldr	r3, [pc, #24]	; (8004d7c <SystemInit+0x20>)
 8004d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d66:	4a05      	ldr	r2, [pc, #20]	; (8004d7c <SystemInit+0x20>)
 8004d68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004d70:	bf00      	nop
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	e000ed00 	.word	0xe000ed00

08004d80 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	0a5a      	lsrs	r2, r3, #9
 8004d90:	490f      	ldr	r1, [pc, #60]	; (8004dd0 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8004d92:	fba1 1202 	umull	r1, r2, r1, r2
 8004d96:	09d2      	lsrs	r2, r2, #7
 8004d98:	490e      	ldr	r1, [pc, #56]	; (8004dd4 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8004d9a:	fb01 f202 	mul.w	r2, r1, r2
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	0a5b      	lsrs	r3, r3, #9
 8004da8:	4a09      	ldr	r2, [pc, #36]	; (8004dd0 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8004daa:	fba2 2303 	umull	r2, r3, r2, r3
 8004dae:	09db      	lsrs	r3, r3, #7
 8004db0:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	441a      	add	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	601a      	str	r2, [r3, #0]
}
 8004dc4:	bf00      	nop
 8004dc6:	3714      	adds	r7, #20
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr
 8004dd0:	00044b83 	.word	0x00044b83
 8004dd4:	3b9aca00 	.word	0x3b9aca00

08004dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004dd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ddc:	480d      	ldr	r0, [pc, #52]	; (8004e14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004dde:	490e      	ldr	r1, [pc, #56]	; (8004e18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004de0:	4a0e      	ldr	r2, [pc, #56]	; (8004e1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004de4:	e002      	b.n	8004dec <LoopCopyDataInit>

08004de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dea:	3304      	adds	r3, #4

08004dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004df0:	d3f9      	bcc.n	8004de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004df2:	4a0b      	ldr	r2, [pc, #44]	; (8004e20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004df4:	4c0b      	ldr	r4, [pc, #44]	; (8004e24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004df8:	e001      	b.n	8004dfe <LoopFillZerobss>

08004dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dfc:	3204      	adds	r2, #4

08004dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e00:	d3fb      	bcc.n	8004dfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e02:	f7ff ffab 	bl	8004d5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e06:	f005 f81f 	bl	8009e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e0a:	f7fc fd53 	bl	80018b4 <main>
  bx  lr    
 8004e0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004e10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e18:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8004e1c:	0800a404 	.word	0x0800a404
  ldr r2, =_sbss
 8004e20:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8004e24:	20000ee8 	.word	0x20000ee8

08004e28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e28:	e7fe      	b.n	8004e28 <ADC_IRQHandler>
	...

08004e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e30:	4b0e      	ldr	r3, [pc, #56]	; (8004e6c <HAL_Init+0x40>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a0d      	ldr	r2, [pc, #52]	; (8004e6c <HAL_Init+0x40>)
 8004e36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004e3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e3c:	4b0b      	ldr	r3, [pc, #44]	; (8004e6c <HAL_Init+0x40>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a0a      	ldr	r2, [pc, #40]	; (8004e6c <HAL_Init+0x40>)
 8004e42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004e46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e48:	4b08      	ldr	r3, [pc, #32]	; (8004e6c <HAL_Init+0x40>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a07      	ldr	r2, [pc, #28]	; (8004e6c <HAL_Init+0x40>)
 8004e4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e54:	2003      	movs	r0, #3
 8004e56:	f000 f94f 	bl	80050f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	f000 f808 	bl	8004e70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e60:	f7ff fce8 	bl	8004834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	40023c00 	.word	0x40023c00

08004e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e78:	4b12      	ldr	r3, [pc, #72]	; (8004ec4 <HAL_InitTick+0x54>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4b12      	ldr	r3, [pc, #72]	; (8004ec8 <HAL_InitTick+0x58>)
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	4619      	mov	r1, r3
 8004e82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e86:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f000 f967 	bl	8005162 <HAL_SYSTICK_Config>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e00e      	b.n	8004ebc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b0f      	cmp	r3, #15
 8004ea2:	d80a      	bhi.n	8004eba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004eac:	f000 f92f 	bl	800510e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004eb0:	4a06      	ldr	r2, [pc, #24]	; (8004ecc <HAL_InitTick+0x5c>)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	e000      	b.n	8004ebc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	20000014 	.word	0x20000014
 8004ec8:	2000001c 	.word	0x2000001c
 8004ecc:	20000018 	.word	0x20000018

08004ed0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ed4:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <HAL_IncTick+0x20>)
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	461a      	mov	r2, r3
 8004eda:	4b06      	ldr	r3, [pc, #24]	; (8004ef4 <HAL_IncTick+0x24>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4413      	add	r3, r2
 8004ee0:	4a04      	ldr	r2, [pc, #16]	; (8004ef4 <HAL_IncTick+0x24>)
 8004ee2:	6013      	str	r3, [r2, #0]
}
 8004ee4:	bf00      	nop
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	2000001c 	.word	0x2000001c
 8004ef4:	20000d9c 	.word	0x20000d9c

08004ef8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	af00      	add	r7, sp, #0
  return uwTick;
 8004efc:	4b03      	ldr	r3, [pc, #12]	; (8004f0c <HAL_GetTick+0x14>)
 8004efe:	681b      	ldr	r3, [r3, #0]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	20000d9c 	.word	0x20000d9c

08004f10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f18:	f7ff ffee 	bl	8004ef8 <HAL_GetTick>
 8004f1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f28:	d005      	beq.n	8004f36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f2a:	4b0a      	ldr	r3, [pc, #40]	; (8004f54 <HAL_Delay+0x44>)
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	461a      	mov	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	4413      	add	r3, r2
 8004f34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f36:	bf00      	nop
 8004f38:	f7ff ffde 	bl	8004ef8 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d8f7      	bhi.n	8004f38 <HAL_Delay+0x28>
  {
  }
}
 8004f48:	bf00      	nop
 8004f4a:	bf00      	nop
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	2000001c 	.word	0x2000001c

08004f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f003 0307 	and.w	r3, r3, #7
 8004f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f68:	4b0c      	ldr	r3, [pc, #48]	; (8004f9c <__NVIC_SetPriorityGrouping+0x44>)
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f74:	4013      	ands	r3, r2
 8004f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f8a:	4a04      	ldr	r2, [pc, #16]	; (8004f9c <__NVIC_SetPriorityGrouping+0x44>)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	60d3      	str	r3, [r2, #12]
}
 8004f90:	bf00      	nop
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	e000ed00 	.word	0xe000ed00

08004fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fa4:	4b04      	ldr	r3, [pc, #16]	; (8004fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	0a1b      	lsrs	r3, r3, #8
 8004faa:	f003 0307 	and.w	r3, r3, #7
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	e000ed00 	.word	0xe000ed00

08004fbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b083      	sub	sp, #12
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	db0b      	blt.n	8004fe6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fce:	79fb      	ldrb	r3, [r7, #7]
 8004fd0:	f003 021f 	and.w	r2, r3, #31
 8004fd4:	4907      	ldr	r1, [pc, #28]	; (8004ff4 <__NVIC_EnableIRQ+0x38>)
 8004fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fda:	095b      	lsrs	r3, r3, #5
 8004fdc:	2001      	movs	r0, #1
 8004fde:	fa00 f202 	lsl.w	r2, r0, r2
 8004fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004fe6:	bf00      	nop
 8004fe8:	370c      	adds	r7, #12
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	e000e100 	.word	0xe000e100

08004ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	4603      	mov	r3, r0
 8005000:	6039      	str	r1, [r7, #0]
 8005002:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005008:	2b00      	cmp	r3, #0
 800500a:	db0a      	blt.n	8005022 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	b2da      	uxtb	r2, r3
 8005010:	490c      	ldr	r1, [pc, #48]	; (8005044 <__NVIC_SetPriority+0x4c>)
 8005012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005016:	0112      	lsls	r2, r2, #4
 8005018:	b2d2      	uxtb	r2, r2
 800501a:	440b      	add	r3, r1
 800501c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005020:	e00a      	b.n	8005038 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	b2da      	uxtb	r2, r3
 8005026:	4908      	ldr	r1, [pc, #32]	; (8005048 <__NVIC_SetPriority+0x50>)
 8005028:	79fb      	ldrb	r3, [r7, #7]
 800502a:	f003 030f 	and.w	r3, r3, #15
 800502e:	3b04      	subs	r3, #4
 8005030:	0112      	lsls	r2, r2, #4
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	440b      	add	r3, r1
 8005036:	761a      	strb	r2, [r3, #24]
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	e000e100 	.word	0xe000e100
 8005048:	e000ed00 	.word	0xe000ed00

0800504c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800504c:	b480      	push	{r7}
 800504e:	b089      	sub	sp, #36	; 0x24
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f003 0307 	and.w	r3, r3, #7
 800505e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	f1c3 0307 	rsb	r3, r3, #7
 8005066:	2b04      	cmp	r3, #4
 8005068:	bf28      	it	cs
 800506a:	2304      	movcs	r3, #4
 800506c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	3304      	adds	r3, #4
 8005072:	2b06      	cmp	r3, #6
 8005074:	d902      	bls.n	800507c <NVIC_EncodePriority+0x30>
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	3b03      	subs	r3, #3
 800507a:	e000      	b.n	800507e <NVIC_EncodePriority+0x32>
 800507c:	2300      	movs	r3, #0
 800507e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005080:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	43da      	mvns	r2, r3
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	401a      	ands	r2, r3
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005094:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	fa01 f303 	lsl.w	r3, r1, r3
 800509e:	43d9      	mvns	r1, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050a4:	4313      	orrs	r3, r2
         );
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3724      	adds	r7, #36	; 0x24
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
	...

080050b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	3b01      	subs	r3, #1
 80050c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050c4:	d301      	bcc.n	80050ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050c6:	2301      	movs	r3, #1
 80050c8:	e00f      	b.n	80050ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050ca:	4a0a      	ldr	r2, [pc, #40]	; (80050f4 <SysTick_Config+0x40>)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050d2:	210f      	movs	r1, #15
 80050d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050d8:	f7ff ff8e 	bl	8004ff8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050dc:	4b05      	ldr	r3, [pc, #20]	; (80050f4 <SysTick_Config+0x40>)
 80050de:	2200      	movs	r2, #0
 80050e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050e2:	4b04      	ldr	r3, [pc, #16]	; (80050f4 <SysTick_Config+0x40>)
 80050e4:	2207      	movs	r2, #7
 80050e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	e000e010 	.word	0xe000e010

080050f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f7ff ff29 	bl	8004f58 <__NVIC_SetPriorityGrouping>
}
 8005106:	bf00      	nop
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800510e:	b580      	push	{r7, lr}
 8005110:	b086      	sub	sp, #24
 8005112:	af00      	add	r7, sp, #0
 8005114:	4603      	mov	r3, r0
 8005116:	60b9      	str	r1, [r7, #8]
 8005118:	607a      	str	r2, [r7, #4]
 800511a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800511c:	2300      	movs	r3, #0
 800511e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005120:	f7ff ff3e 	bl	8004fa0 <__NVIC_GetPriorityGrouping>
 8005124:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	6978      	ldr	r0, [r7, #20]
 800512c:	f7ff ff8e 	bl	800504c <NVIC_EncodePriority>
 8005130:	4602      	mov	r2, r0
 8005132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005136:	4611      	mov	r1, r2
 8005138:	4618      	mov	r0, r3
 800513a:	f7ff ff5d 	bl	8004ff8 <__NVIC_SetPriority>
}
 800513e:	bf00      	nop
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b082      	sub	sp, #8
 800514a:	af00      	add	r7, sp, #0
 800514c:	4603      	mov	r3, r0
 800514e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff ff31 	bl	8004fbc <__NVIC_EnableIRQ>
}
 800515a:	bf00      	nop
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b082      	sub	sp, #8
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7ff ffa2 	bl	80050b4 <SysTick_Config>
 8005170:	4603      	mov	r3, r0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3708      	adds	r7, #8
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}
	...

0800517c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b086      	sub	sp, #24
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005188:	f7ff feb6 	bl	8004ef8 <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e099      	b.n	80052cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2202      	movs	r2, #2
 800519c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 0201 	bic.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80051b8:	e00f      	b.n	80051da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80051ba:	f7ff fe9d 	bl	8004ef8 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b05      	cmp	r3, #5
 80051c6:	d908      	bls.n	80051da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2220      	movs	r2, #32
 80051cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2203      	movs	r2, #3
 80051d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e078      	b.n	80052cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d1e8      	bne.n	80051ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80051f0:	697a      	ldr	r2, [r7, #20]
 80051f2:	4b38      	ldr	r3, [pc, #224]	; (80052d4 <HAL_DMA_Init+0x158>)
 80051f4:	4013      	ands	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005206:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005212:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800521e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	4313      	orrs	r3, r2
 800522a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005230:	2b04      	cmp	r3, #4
 8005232:	d107      	bne.n	8005244 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523c:	4313      	orrs	r3, r2
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	697a      	ldr	r2, [r7, #20]
 800524a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f023 0307 	bic.w	r3, r3, #7
 800525a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526a:	2b04      	cmp	r3, #4
 800526c:	d117      	bne.n	800529e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800527c:	2b00      	cmp	r3, #0
 800527e:	d00e      	beq.n	800529e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fb01 	bl	8005888 <DMA_CheckFifoParam>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d008      	beq.n	800529e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2240      	movs	r2, #64	; 0x40
 8005290:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800529a:	2301      	movs	r3, #1
 800529c:	e016      	b.n	80052cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fab8 	bl	800581c <DMA_CalcBaseAndBitshift>
 80052ac:	4603      	mov	r3, r0
 80052ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052b4:	223f      	movs	r2, #63	; 0x3f
 80052b6:	409a      	lsls	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	f010803f 	.word	0xf010803f

080052d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
 80052e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052e6:	2300      	movs	r3, #0
 80052e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d101      	bne.n	80052fe <HAL_DMA_Start_IT+0x26>
 80052fa:	2302      	movs	r3, #2
 80052fc:	e040      	b.n	8005380 <HAL_DMA_Start_IT+0xa8>
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b01      	cmp	r3, #1
 8005310:	d12f      	bne.n	8005372 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2202      	movs	r2, #2
 8005316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	f000 fa4a 	bl	80057c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005330:	223f      	movs	r2, #63	; 0x3f
 8005332:	409a      	lsls	r2, r3
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0216 	orr.w	r2, r2, #22
 8005346:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534c:	2b00      	cmp	r3, #0
 800534e:	d007      	beq.n	8005360 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f042 0208 	orr.w	r2, r2, #8
 800535e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0201 	orr.w	r2, r2, #1
 800536e:	601a      	str	r2, [r3, #0]
 8005370:	e005      	b.n	800537e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800537a:	2302      	movs	r3, #2
 800537c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800537e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005380:	4618      	mov	r0, r3
 8005382:	3718      	adds	r7, #24
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005394:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005396:	f7ff fdaf 	bl	8004ef8 <HAL_GetTick>
 800539a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d008      	beq.n	80053ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2280      	movs	r2, #128	; 0x80
 80053ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e052      	b.n	8005460 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0216 	bic.w	r2, r2, #22
 80053c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	695a      	ldr	r2, [r3, #20]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d103      	bne.n	80053ea <HAL_DMA_Abort+0x62>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d007      	beq.n	80053fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0208 	bic.w	r2, r2, #8
 80053f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f022 0201 	bic.w	r2, r2, #1
 8005408:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800540a:	e013      	b.n	8005434 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800540c:	f7ff fd74 	bl	8004ef8 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b05      	cmp	r3, #5
 8005418:	d90c      	bls.n	8005434 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2220      	movs	r2, #32
 800541e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2203      	movs	r2, #3
 8005424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e015      	b.n	8005460 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1e4      	bne.n	800540c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005446:	223f      	movs	r2, #63	; 0x3f
 8005448:	409a      	lsls	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2201      	movs	r2, #1
 8005452:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3710      	adds	r7, #16
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d004      	beq.n	8005486 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2280      	movs	r2, #128	; 0x80
 8005480:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e00c      	b.n	80054a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2205      	movs	r2, #5
 800548a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 0201 	bic.w	r2, r2, #1
 800549c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80054b4:	2300      	movs	r3, #0
 80054b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80054b8:	4b8e      	ldr	r3, [pc, #568]	; (80056f4 <HAL_DMA_IRQHandler+0x248>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a8e      	ldr	r2, [pc, #568]	; (80056f8 <HAL_DMA_IRQHandler+0x24c>)
 80054be:	fba2 2303 	umull	r2, r3, r2, r3
 80054c2:	0a9b      	lsrs	r3, r3, #10
 80054c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054d6:	2208      	movs	r2, #8
 80054d8:	409a      	lsls	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	4013      	ands	r3, r2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d01a      	beq.n	8005518 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0304 	and.w	r3, r3, #4
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d013      	beq.n	8005518 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0204 	bic.w	r2, r2, #4
 80054fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005504:	2208      	movs	r2, #8
 8005506:	409a      	lsls	r2, r3
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005510:	f043 0201 	orr.w	r2, r3, #1
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551c:	2201      	movs	r2, #1
 800551e:	409a      	lsls	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	4013      	ands	r3, r2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d012      	beq.n	800554e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	695b      	ldr	r3, [r3, #20]
 800552e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00b      	beq.n	800554e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800553a:	2201      	movs	r2, #1
 800553c:	409a      	lsls	r2, r3
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005546:	f043 0202 	orr.w	r2, r3, #2
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005552:	2204      	movs	r2, #4
 8005554:	409a      	lsls	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	4013      	ands	r3, r2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d012      	beq.n	8005584 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0302 	and.w	r3, r3, #2
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00b      	beq.n	8005584 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005570:	2204      	movs	r2, #4
 8005572:	409a      	lsls	r2, r3
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557c:	f043 0204 	orr.w	r2, r3, #4
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005588:	2210      	movs	r2, #16
 800558a:	409a      	lsls	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4013      	ands	r3, r2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d043      	beq.n	800561c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d03c      	beq.n	800561c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a6:	2210      	movs	r2, #16
 80055a8:	409a      	lsls	r2, r3
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d018      	beq.n	80055ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d108      	bne.n	80055dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d024      	beq.n	800561c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
 80055da:	e01f      	b.n	800561c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d01b      	beq.n	800561c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	4798      	blx	r3
 80055ec:	e016      	b.n	800561c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d107      	bne.n	800560c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0208 	bic.w	r2, r2, #8
 800560a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005620:	2220      	movs	r2, #32
 8005622:	409a      	lsls	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4013      	ands	r3, r2
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 808f 	beq.w	800574c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0310 	and.w	r3, r3, #16
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8087 	beq.w	800574c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005642:	2220      	movs	r2, #32
 8005644:	409a      	lsls	r2, r3
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b05      	cmp	r3, #5
 8005654:	d136      	bne.n	80056c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0216 	bic.w	r2, r2, #22
 8005664:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695a      	ldr	r2, [r3, #20]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005674:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567a:	2b00      	cmp	r3, #0
 800567c:	d103      	bne.n	8005686 <HAL_DMA_IRQHandler+0x1da>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005682:	2b00      	cmp	r3, #0
 8005684:	d007      	beq.n	8005696 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f022 0208 	bic.w	r2, r2, #8
 8005694:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800569a:	223f      	movs	r2, #63	; 0x3f
 800569c:	409a      	lsls	r2, r3
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d07e      	beq.n	80057b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	4798      	blx	r3
        }
        return;
 80056c2:	e079      	b.n	80057b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d01d      	beq.n	800570e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10d      	bne.n	80056fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d031      	beq.n	800574c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	4798      	blx	r3
 80056f0:	e02c      	b.n	800574c <HAL_DMA_IRQHandler+0x2a0>
 80056f2:	bf00      	nop
 80056f4:	20000014 	.word	0x20000014
 80056f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005700:	2b00      	cmp	r3, #0
 8005702:	d023      	beq.n	800574c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	4798      	blx	r3
 800570c:	e01e      	b.n	800574c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10f      	bne.n	800573c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f022 0210 	bic.w	r2, r2, #16
 800572a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005740:	2b00      	cmp	r3, #0
 8005742:	d003      	beq.n	800574c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005750:	2b00      	cmp	r3, #0
 8005752:	d032      	beq.n	80057ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d022      	beq.n	80057a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2205      	movs	r2, #5
 8005764:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 0201 	bic.w	r2, r2, #1
 8005776:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	3301      	adds	r3, #1
 800577c:	60bb      	str	r3, [r7, #8]
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	429a      	cmp	r2, r3
 8005782:	d307      	bcc.n	8005794 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d1f2      	bne.n	8005778 <HAL_DMA_IRQHandler+0x2cc>
 8005792:	e000      	b.n	8005796 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005794:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d005      	beq.n	80057ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	4798      	blx	r3
 80057b6:	e000      	b.n	80057ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80057b8:	bf00      	nop
    }
  }
}
 80057ba:	3718      	adds	r7, #24
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
 80057cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80057dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	683a      	ldr	r2, [r7, #0]
 80057e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	2b40      	cmp	r3, #64	; 0x40
 80057ec:	d108      	bne.n	8005800 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68ba      	ldr	r2, [r7, #8]
 80057fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80057fe:	e007      	b.n	8005810 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68ba      	ldr	r2, [r7, #8]
 8005806:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	60da      	str	r2, [r3, #12]
}
 8005810:	bf00      	nop
 8005812:	3714      	adds	r7, #20
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	b2db      	uxtb	r3, r3
 800582a:	3b10      	subs	r3, #16
 800582c:	4a14      	ldr	r2, [pc, #80]	; (8005880 <DMA_CalcBaseAndBitshift+0x64>)
 800582e:	fba2 2303 	umull	r2, r3, r2, r3
 8005832:	091b      	lsrs	r3, r3, #4
 8005834:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005836:	4a13      	ldr	r2, [pc, #76]	; (8005884 <DMA_CalcBaseAndBitshift+0x68>)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4413      	add	r3, r2
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	461a      	mov	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2b03      	cmp	r3, #3
 8005848:	d909      	bls.n	800585e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005852:	f023 0303 	bic.w	r3, r3, #3
 8005856:	1d1a      	adds	r2, r3, #4
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	659a      	str	r2, [r3, #88]	; 0x58
 800585c:	e007      	b.n	800586e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005866:	f023 0303 	bic.w	r3, r3, #3
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005872:	4618      	mov	r0, r3
 8005874:	3714      	adds	r7, #20
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	aaaaaaab 	.word	0xaaaaaaab
 8005884:	0800a3e4 	.word	0x0800a3e4

08005888 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005890:	2300      	movs	r3, #0
 8005892:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005898:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d11f      	bne.n	80058e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	2b03      	cmp	r3, #3
 80058a6:	d856      	bhi.n	8005956 <DMA_CheckFifoParam+0xce>
 80058a8:	a201      	add	r2, pc, #4	; (adr r2, 80058b0 <DMA_CheckFifoParam+0x28>)
 80058aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ae:	bf00      	nop
 80058b0:	080058c1 	.word	0x080058c1
 80058b4:	080058d3 	.word	0x080058d3
 80058b8:	080058c1 	.word	0x080058c1
 80058bc:	08005957 	.word	0x08005957
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d046      	beq.n	800595a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058d0:	e043      	b.n	800595a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80058da:	d140      	bne.n	800595e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058e0:	e03d      	b.n	800595e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058ea:	d121      	bne.n	8005930 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2b03      	cmp	r3, #3
 80058f0:	d837      	bhi.n	8005962 <DMA_CheckFifoParam+0xda>
 80058f2:	a201      	add	r2, pc, #4	; (adr r2, 80058f8 <DMA_CheckFifoParam+0x70>)
 80058f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f8:	08005909 	.word	0x08005909
 80058fc:	0800590f 	.word	0x0800590f
 8005900:	08005909 	.word	0x08005909
 8005904:	08005921 	.word	0x08005921
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	73fb      	strb	r3, [r7, #15]
      break;
 800590c:	e030      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005912:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d025      	beq.n	8005966 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800591e:	e022      	b.n	8005966 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005924:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005928:	d11f      	bne.n	800596a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800592e:	e01c      	b.n	800596a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b02      	cmp	r3, #2
 8005934:	d903      	bls.n	800593e <DMA_CheckFifoParam+0xb6>
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	2b03      	cmp	r3, #3
 800593a:	d003      	beq.n	8005944 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800593c:	e018      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	73fb      	strb	r3, [r7, #15]
      break;
 8005942:	e015      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005948:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00e      	beq.n	800596e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	73fb      	strb	r3, [r7, #15]
      break;
 8005954:	e00b      	b.n	800596e <DMA_CheckFifoParam+0xe6>
      break;
 8005956:	bf00      	nop
 8005958:	e00a      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      break;
 800595a:	bf00      	nop
 800595c:	e008      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      break;
 800595e:	bf00      	nop
 8005960:	e006      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      break;
 8005962:	bf00      	nop
 8005964:	e004      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      break;
 8005966:	bf00      	nop
 8005968:	e002      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      break;   
 800596a:	bf00      	nop
 800596c:	e000      	b.n	8005970 <DMA_CheckFifoParam+0xe8>
      break;
 800596e:	bf00      	nop
    }
  } 
  
  return status; 
 8005970:	7bfb      	ldrb	r3, [r7, #15]
}
 8005972:	4618      	mov	r0, r3
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr
 800597e:	bf00      	nop

08005980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005980:	b480      	push	{r7}
 8005982:	b089      	sub	sp, #36	; 0x24
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800598a:	2300      	movs	r3, #0
 800598c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800598e:	2300      	movs	r3, #0
 8005990:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005992:	2300      	movs	r3, #0
 8005994:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005996:	2300      	movs	r3, #0
 8005998:	61fb      	str	r3, [r7, #28]
 800599a:	e16b      	b.n	8005c74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800599c:	2201      	movs	r2, #1
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	697a      	ldr	r2, [r7, #20]
 80059ac:	4013      	ands	r3, r2
 80059ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	f040 815a 	bne.w	8005c6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d005      	beq.n	80059d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d130      	bne.n	8005a34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	005b      	lsls	r3, r3, #1
 80059dc:	2203      	movs	r2, #3
 80059de:	fa02 f303 	lsl.w	r3, r2, r3
 80059e2:	43db      	mvns	r3, r3
 80059e4:	69ba      	ldr	r2, [r7, #24]
 80059e6:	4013      	ands	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a08:	2201      	movs	r2, #1
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	43db      	mvns	r3, r3
 8005a12:	69ba      	ldr	r2, [r7, #24]
 8005a14:	4013      	ands	r3, r2
 8005a16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	091b      	lsrs	r3, r3, #4
 8005a1e:	f003 0201 	and.w	r2, r3, #1
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	fa02 f303 	lsl.w	r3, r2, r3
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f003 0303 	and.w	r3, r3, #3
 8005a3c:	2b03      	cmp	r3, #3
 8005a3e:	d017      	beq.n	8005a70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	2203      	movs	r2, #3
 8005a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a50:	43db      	mvns	r3, r3
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	4013      	ands	r3, r2
 8005a56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f003 0303 	and.w	r3, r3, #3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d123      	bne.n	8005ac4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	08da      	lsrs	r2, r3, #3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	3208      	adds	r2, #8
 8005a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	f003 0307 	and.w	r3, r3, #7
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	220f      	movs	r2, #15
 8005a94:	fa02 f303 	lsl.w	r3, r2, r3
 8005a98:	43db      	mvns	r3, r3
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	691a      	ldr	r2, [r3, #16]
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	f003 0307 	and.w	r3, r3, #7
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab0:	69ba      	ldr	r2, [r7, #24]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	08da      	lsrs	r2, r3, #3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3208      	adds	r2, #8
 8005abe:	69b9      	ldr	r1, [r7, #24]
 8005ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	005b      	lsls	r3, r3, #1
 8005ace:	2203      	movs	r2, #3
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	43db      	mvns	r3, r3
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	4013      	ands	r3, r2
 8005ada:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f003 0203 	and.w	r2, r3, #3
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	005b      	lsls	r3, r3, #1
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 80b4 	beq.w	8005c6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b06:	2300      	movs	r3, #0
 8005b08:	60fb      	str	r3, [r7, #12]
 8005b0a:	4b60      	ldr	r3, [pc, #384]	; (8005c8c <HAL_GPIO_Init+0x30c>)
 8005b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0e:	4a5f      	ldr	r2, [pc, #380]	; (8005c8c <HAL_GPIO_Init+0x30c>)
 8005b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b14:	6453      	str	r3, [r2, #68]	; 0x44
 8005b16:	4b5d      	ldr	r3, [pc, #372]	; (8005c8c <HAL_GPIO_Init+0x30c>)
 8005b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b22:	4a5b      	ldr	r2, [pc, #364]	; (8005c90 <HAL_GPIO_Init+0x310>)
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	089b      	lsrs	r3, r3, #2
 8005b28:	3302      	adds	r3, #2
 8005b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	f003 0303 	and.w	r3, r3, #3
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	220f      	movs	r2, #15
 8005b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3e:	43db      	mvns	r3, r3
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	4013      	ands	r3, r2
 8005b44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a52      	ldr	r2, [pc, #328]	; (8005c94 <HAL_GPIO_Init+0x314>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d02b      	beq.n	8005ba6 <HAL_GPIO_Init+0x226>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	4a51      	ldr	r2, [pc, #324]	; (8005c98 <HAL_GPIO_Init+0x318>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d025      	beq.n	8005ba2 <HAL_GPIO_Init+0x222>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a50      	ldr	r2, [pc, #320]	; (8005c9c <HAL_GPIO_Init+0x31c>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d01f      	beq.n	8005b9e <HAL_GPIO_Init+0x21e>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a4f      	ldr	r2, [pc, #316]	; (8005ca0 <HAL_GPIO_Init+0x320>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d019      	beq.n	8005b9a <HAL_GPIO_Init+0x21a>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a4e      	ldr	r2, [pc, #312]	; (8005ca4 <HAL_GPIO_Init+0x324>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d013      	beq.n	8005b96 <HAL_GPIO_Init+0x216>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a4d      	ldr	r2, [pc, #308]	; (8005ca8 <HAL_GPIO_Init+0x328>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00d      	beq.n	8005b92 <HAL_GPIO_Init+0x212>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a4c      	ldr	r2, [pc, #304]	; (8005cac <HAL_GPIO_Init+0x32c>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d007      	beq.n	8005b8e <HAL_GPIO_Init+0x20e>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a4b      	ldr	r2, [pc, #300]	; (8005cb0 <HAL_GPIO_Init+0x330>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d101      	bne.n	8005b8a <HAL_GPIO_Init+0x20a>
 8005b86:	2307      	movs	r3, #7
 8005b88:	e00e      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005b8a:	2308      	movs	r3, #8
 8005b8c:	e00c      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005b8e:	2306      	movs	r3, #6
 8005b90:	e00a      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005b92:	2305      	movs	r3, #5
 8005b94:	e008      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005b96:	2304      	movs	r3, #4
 8005b98:	e006      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e004      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	e002      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <HAL_GPIO_Init+0x228>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	69fa      	ldr	r2, [r7, #28]
 8005baa:	f002 0203 	and.w	r2, r2, #3
 8005bae:	0092      	lsls	r2, r2, #2
 8005bb0:	4093      	lsls	r3, r2
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005bb8:	4935      	ldr	r1, [pc, #212]	; (8005c90 <HAL_GPIO_Init+0x310>)
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	089b      	lsrs	r3, r3, #2
 8005bbe:	3302      	adds	r3, #2
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005bc6:	4b3b      	ldr	r3, [pc, #236]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	43db      	mvns	r3, r3
 8005bd0:	69ba      	ldr	r2, [r7, #24]
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005bea:	4a32      	ldr	r2, [pc, #200]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005bf0:	4b30      	ldr	r3, [pc, #192]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005bf2:	68db      	ldr	r3, [r3, #12]
 8005bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005c14:	4a27      	ldr	r2, [pc, #156]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005c1a:	4b26      	ldr	r3, [pc, #152]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	43db      	mvns	r3, r3
 8005c24:	69ba      	ldr	r2, [r7, #24]
 8005c26:	4013      	ands	r3, r2
 8005c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d003      	beq.n	8005c3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005c36:	69ba      	ldr	r2, [r7, #24]
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005c3e:	4a1d      	ldr	r2, [pc, #116]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005c44:	4b1b      	ldr	r3, [pc, #108]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	43db      	mvns	r3, r3
 8005c4e:	69ba      	ldr	r2, [r7, #24]
 8005c50:	4013      	ands	r3, r2
 8005c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d003      	beq.n	8005c68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005c68:	4a12      	ldr	r2, [pc, #72]	; (8005cb4 <HAL_GPIO_Init+0x334>)
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	3301      	adds	r3, #1
 8005c72:	61fb      	str	r3, [r7, #28]
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	2b0f      	cmp	r3, #15
 8005c78:	f67f ae90 	bls.w	800599c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005c7c:	bf00      	nop
 8005c7e:	bf00      	nop
 8005c80:	3724      	adds	r7, #36	; 0x24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	40023800 	.word	0x40023800
 8005c90:	40013800 	.word	0x40013800
 8005c94:	40020000 	.word	0x40020000
 8005c98:	40020400 	.word	0x40020400
 8005c9c:	40020800 	.word	0x40020800
 8005ca0:	40020c00 	.word	0x40020c00
 8005ca4:	40021000 	.word	0x40021000
 8005ca8:	40021400 	.word	0x40021400
 8005cac:	40021800 	.word	0x40021800
 8005cb0:	40021c00 	.word	0x40021c00
 8005cb4:	40013c00 	.word	0x40013c00

08005cb8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005cca:	887a      	ldrh	r2, [r7, #2]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	4013      	ands	r3, r2
 8005cd0:	041a      	lsls	r2, r3, #16
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	43d9      	mvns	r1, r3
 8005cd6:	887b      	ldrh	r3, [r7, #2]
 8005cd8:	400b      	ands	r3, r1
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	619a      	str	r2, [r3, #24]
}
 8005ce0:	bf00      	nop
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e12b      	b.n	8005f56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fe fdb6 	bl	8004884 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2224      	movs	r2, #36	; 0x24
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0201 	bic.w	r2, r2, #1
 8005d2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005d50:	f001 fbfc 	bl	800754c <HAL_RCC_GetPCLK1Freq>
 8005d54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	4a81      	ldr	r2, [pc, #516]	; (8005f60 <HAL_I2C_Init+0x274>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d807      	bhi.n	8005d70 <HAL_I2C_Init+0x84>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4a80      	ldr	r2, [pc, #512]	; (8005f64 <HAL_I2C_Init+0x278>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	bf94      	ite	ls
 8005d68:	2301      	movls	r3, #1
 8005d6a:	2300      	movhi	r3, #0
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	e006      	b.n	8005d7e <HAL_I2C_Init+0x92>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	4a7d      	ldr	r2, [pc, #500]	; (8005f68 <HAL_I2C_Init+0x27c>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	bf94      	ite	ls
 8005d78:	2301      	movls	r3, #1
 8005d7a:	2300      	movhi	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e0e7      	b.n	8005f56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	4a78      	ldr	r2, [pc, #480]	; (8005f6c <HAL_I2C_Init+0x280>)
 8005d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8e:	0c9b      	lsrs	r3, r3, #18
 8005d90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	430a      	orrs	r2, r1
 8005da4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6a1b      	ldr	r3, [r3, #32]
 8005dac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	4a6a      	ldr	r2, [pc, #424]	; (8005f60 <HAL_I2C_Init+0x274>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d802      	bhi.n	8005dc0 <HAL_I2C_Init+0xd4>
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	3301      	adds	r3, #1
 8005dbe:	e009      	b.n	8005dd4 <HAL_I2C_Init+0xe8>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005dc6:	fb02 f303 	mul.w	r3, r2, r3
 8005dca:	4a69      	ldr	r2, [pc, #420]	; (8005f70 <HAL_I2C_Init+0x284>)
 8005dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd0:	099b      	lsrs	r3, r3, #6
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6812      	ldr	r2, [r2, #0]
 8005dd8:	430b      	orrs	r3, r1
 8005dda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	69db      	ldr	r3, [r3, #28]
 8005de2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005de6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	495c      	ldr	r1, [pc, #368]	; (8005f60 <HAL_I2C_Init+0x274>)
 8005df0:	428b      	cmp	r3, r1
 8005df2:	d819      	bhi.n	8005e28 <HAL_I2C_Init+0x13c>
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	1e59      	subs	r1, r3, #1
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e02:	1c59      	adds	r1, r3, #1
 8005e04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005e08:	400b      	ands	r3, r1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00a      	beq.n	8005e24 <HAL_I2C_Init+0x138>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	1e59      	subs	r1, r3, #1
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	005b      	lsls	r3, r3, #1
 8005e18:	fbb1 f3f3 	udiv	r3, r1, r3
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e22:	e051      	b.n	8005ec8 <HAL_I2C_Init+0x1dc>
 8005e24:	2304      	movs	r3, #4
 8005e26:	e04f      	b.n	8005ec8 <HAL_I2C_Init+0x1dc>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d111      	bne.n	8005e54 <HAL_I2C_Init+0x168>
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	1e58      	subs	r0, r3, #1
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6859      	ldr	r1, [r3, #4]
 8005e38:	460b      	mov	r3, r1
 8005e3a:	005b      	lsls	r3, r3, #1
 8005e3c:	440b      	add	r3, r1
 8005e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e42:	3301      	adds	r3, #1
 8005e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	bf0c      	ite	eq
 8005e4c:	2301      	moveq	r3, #1
 8005e4e:	2300      	movne	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	e012      	b.n	8005e7a <HAL_I2C_Init+0x18e>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	1e58      	subs	r0, r3, #1
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6859      	ldr	r1, [r3, #4]
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	440b      	add	r3, r1
 8005e62:	0099      	lsls	r1, r3, #2
 8005e64:	440b      	add	r3, r1
 8005e66:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	bf0c      	ite	eq
 8005e74:	2301      	moveq	r3, #1
 8005e76:	2300      	movne	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <HAL_I2C_Init+0x196>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e022      	b.n	8005ec8 <HAL_I2C_Init+0x1dc>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10e      	bne.n	8005ea8 <HAL_I2C_Init+0x1bc>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	1e58      	subs	r0, r3, #1
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6859      	ldr	r1, [r3, #4]
 8005e92:	460b      	mov	r3, r1
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	440b      	add	r3, r1
 8005e98:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ea6:	e00f      	b.n	8005ec8 <HAL_I2C_Init+0x1dc>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	1e58      	subs	r0, r3, #1
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6859      	ldr	r1, [r3, #4]
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	440b      	add	r3, r1
 8005eb6:	0099      	lsls	r1, r3, #2
 8005eb8:	440b      	add	r3, r1
 8005eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ec4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005ec8:	6879      	ldr	r1, [r7, #4]
 8005eca:	6809      	ldr	r1, [r1, #0]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	69da      	ldr	r2, [r3, #28]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a1b      	ldr	r3, [r3, #32]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ef6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6911      	ldr	r1, [r2, #16]
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	68d2      	ldr	r2, [r2, #12]
 8005f02:	4311      	orrs	r1, r2
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6812      	ldr	r2, [r2, #0]
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	695a      	ldr	r2, [r3, #20]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2220      	movs	r2, #32
 8005f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	000186a0 	.word	0x000186a0
 8005f64:	001e847f 	.word	0x001e847f
 8005f68:	003d08ff 	.word	0x003d08ff
 8005f6c:	431bde83 	.word	0x431bde83
 8005f70:	10624dd3 	.word	0x10624dd3

08005f74 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b088      	sub	sp, #32
 8005f78:	af02      	add	r7, sp, #8
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	4608      	mov	r0, r1
 8005f7e:	4611      	mov	r1, r2
 8005f80:	461a      	mov	r2, r3
 8005f82:	4603      	mov	r3, r0
 8005f84:	817b      	strh	r3, [r7, #10]
 8005f86:	460b      	mov	r3, r1
 8005f88:	813b      	strh	r3, [r7, #8]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f8e:	f7fe ffb3 	bl	8004ef8 <HAL_GetTick>
 8005f92:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	f040 80d9 	bne.w	8006154 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	9300      	str	r3, [sp, #0]
 8005fa6:	2319      	movs	r3, #25
 8005fa8:	2201      	movs	r2, #1
 8005faa:	496d      	ldr	r1, [pc, #436]	; (8006160 <HAL_I2C_Mem_Write+0x1ec>)
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 fc7f 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e0cc      	b.n	8006156 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_I2C_Mem_Write+0x56>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e0c5      	b.n	8006156 <HAL_I2C_Mem_Write+0x1e2>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d007      	beq.n	8005ff0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0201 	orr.w	r2, r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ffe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2221      	movs	r2, #33	; 0x21
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2240      	movs	r2, #64	; 0x40
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6a3a      	ldr	r2, [r7, #32]
 800601a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006020:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006026:	b29a      	uxth	r2, r3
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	4a4d      	ldr	r2, [pc, #308]	; (8006164 <HAL_I2C_Mem_Write+0x1f0>)
 8006030:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006032:	88f8      	ldrh	r0, [r7, #6]
 8006034:	893a      	ldrh	r2, [r7, #8]
 8006036:	8979      	ldrh	r1, [r7, #10]
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	9301      	str	r3, [sp, #4]
 800603c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	4603      	mov	r3, r0
 8006042:	68f8      	ldr	r0, [r7, #12]
 8006044:	f000 fab6 	bl	80065b4 <I2C_RequestMemoryWrite>
 8006048:	4603      	mov	r3, r0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d052      	beq.n	80060f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e081      	b.n	8006156 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 fd00 	bl	8006a5c <I2C_WaitOnTXEFlagUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00d      	beq.n	800607e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006066:	2b04      	cmp	r3, #4
 8006068:	d107      	bne.n	800607a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006078:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e06b      	b.n	8006156 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006082:	781a      	ldrb	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006098:	3b01      	subs	r3, #1
 800609a:	b29a      	uxth	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	3b01      	subs	r3, #1
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	695b      	ldr	r3, [r3, #20]
 80060b4:	f003 0304 	and.w	r3, r3, #4
 80060b8:	2b04      	cmp	r3, #4
 80060ba:	d11b      	bne.n	80060f4 <HAL_I2C_Mem_Write+0x180>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d017      	beq.n	80060f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c8:	781a      	ldrb	r2, [r3, #0]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1aa      	bne.n	8006052 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060fc:	697a      	ldr	r2, [r7, #20]
 80060fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 fcec 	bl	8006ade <I2C_WaitOnBTFFlagUntilTimeout>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00d      	beq.n	8006128 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006110:	2b04      	cmp	r3, #4
 8006112:	d107      	bne.n	8006124 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006122:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e016      	b.n	8006156 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006136:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2200      	movs	r2, #0
 800614c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006150:	2300      	movs	r3, #0
 8006152:	e000      	b.n	8006156 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006154:	2302      	movs	r3, #2
  }
}
 8006156:	4618      	mov	r0, r3
 8006158:	3718      	adds	r7, #24
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	00100002 	.word	0x00100002
 8006164:	ffff0000 	.word	0xffff0000

08006168 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b08c      	sub	sp, #48	; 0x30
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	4608      	mov	r0, r1
 8006172:	4611      	mov	r1, r2
 8006174:	461a      	mov	r2, r3
 8006176:	4603      	mov	r3, r0
 8006178:	817b      	strh	r3, [r7, #10]
 800617a:	460b      	mov	r3, r1
 800617c:	813b      	strh	r3, [r7, #8]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006182:	f7fe feb9 	bl	8004ef8 <HAL_GetTick>
 8006186:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b20      	cmp	r3, #32
 8006192:	f040 8208 	bne.w	80065a6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	2319      	movs	r3, #25
 800619c:	2201      	movs	r2, #1
 800619e:	497b      	ldr	r1, [pc, #492]	; (800638c <HAL_I2C_Mem_Read+0x224>)
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 fb85 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d001      	beq.n	80061b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80061ac:	2302      	movs	r3, #2
 80061ae:	e1fb      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d101      	bne.n	80061be <HAL_I2C_Mem_Read+0x56>
 80061ba:	2302      	movs	r3, #2
 80061bc:	e1f4      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0301 	and.w	r3, r3, #1
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d007      	beq.n	80061e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2222      	movs	r2, #34	; 0x22
 80061f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2240      	movs	r2, #64	; 0x40
 8006200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800620e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006214:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800621a:	b29a      	uxth	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	4a5b      	ldr	r2, [pc, #364]	; (8006390 <HAL_I2C_Mem_Read+0x228>)
 8006224:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006226:	88f8      	ldrh	r0, [r7, #6]
 8006228:	893a      	ldrh	r2, [r7, #8]
 800622a:	8979      	ldrh	r1, [r7, #10]
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	4603      	mov	r3, r0
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 fa52 	bl	80066e0 <I2C_RequestMemoryRead>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e1b0      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800624a:	2b00      	cmp	r3, #0
 800624c:	d113      	bne.n	8006276 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800624e:	2300      	movs	r3, #0
 8006250:	623b      	str	r3, [r7, #32]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	695b      	ldr	r3, [r3, #20]
 8006258:	623b      	str	r3, [r7, #32]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	699b      	ldr	r3, [r3, #24]
 8006260:	623b      	str	r3, [r7, #32]
 8006262:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006272:	601a      	str	r2, [r3, #0]
 8006274:	e184      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800627a:	2b01      	cmp	r3, #1
 800627c:	d11b      	bne.n	80062b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800628c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800628e:	2300      	movs	r3, #0
 8006290:	61fb      	str	r3, [r7, #28]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	695b      	ldr	r3, [r3, #20]
 8006298:	61fb      	str	r3, [r7, #28]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	61fb      	str	r3, [r7, #28]
 80062a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	e164      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d11b      	bne.n	80062f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681a      	ldr	r2, [r3, #0]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062de:	2300      	movs	r3, #0
 80062e0:	61bb      	str	r3, [r7, #24]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	695b      	ldr	r3, [r3, #20]
 80062e8:	61bb      	str	r3, [r7, #24]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	61bb      	str	r3, [r7, #24]
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	e144      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062f6:	2300      	movs	r3, #0
 80062f8:	617b      	str	r3, [r7, #20]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	695b      	ldr	r3, [r3, #20]
 8006300:	617b      	str	r3, [r7, #20]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	617b      	str	r3, [r7, #20]
 800630a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800630c:	e138      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006312:	2b03      	cmp	r3, #3
 8006314:	f200 80f1 	bhi.w	80064fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631c:	2b01      	cmp	r3, #1
 800631e:	d123      	bne.n	8006368 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006322:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006324:	68f8      	ldr	r0, [r7, #12]
 8006326:	f000 fc1b 	bl	8006b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d001      	beq.n	8006334 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e139      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	691a      	ldr	r2, [r3, #16]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	b2d2      	uxtb	r2, r2
 8006340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006350:	3b01      	subs	r3, #1
 8006352:	b29a      	uxth	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006366:	e10b      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800636c:	2b02      	cmp	r3, #2
 800636e:	d14e      	bne.n	800640e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006376:	2200      	movs	r2, #0
 8006378:	4906      	ldr	r1, [pc, #24]	; (8006394 <HAL_I2C_Mem_Read+0x22c>)
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f000 fa98 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d008      	beq.n	8006398 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e10e      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
 800638a:	bf00      	nop
 800638c:	00100002 	.word	0x00100002
 8006390:	ffff0000 	.word	0xffff0000
 8006394:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	691a      	ldr	r2, [r3, #16]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b2:	b2d2      	uxtb	r2, r2
 80063b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063c4:	3b01      	subs	r3, #1
 80063c6:	b29a      	uxth	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	3b01      	subs	r3, #1
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	691a      	ldr	r2, [r3, #16]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f6:	3b01      	subs	r3, #1
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006402:	b29b      	uxth	r3, r3
 8006404:	3b01      	subs	r3, #1
 8006406:	b29a      	uxth	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800640c:	e0b8      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800640e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006414:	2200      	movs	r2, #0
 8006416:	4966      	ldr	r1, [pc, #408]	; (80065b0 <HAL_I2C_Mem_Read+0x448>)
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fa49 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e0bf      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	691a      	ldr	r2, [r3, #16]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	b2d2      	uxtb	r2, r2
 8006444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644a:	1c5a      	adds	r2, r3, #1
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006454:	3b01      	subs	r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006460:	b29b      	uxth	r3, r3
 8006462:	3b01      	subs	r3, #1
 8006464:	b29a      	uxth	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800646a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646c:	9300      	str	r3, [sp, #0]
 800646e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006470:	2200      	movs	r2, #0
 8006472:	494f      	ldr	r1, [pc, #316]	; (80065b0 <HAL_I2C_Mem_Read+0x448>)
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 fa1b 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d001      	beq.n	8006484 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e091      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006492:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b0:	3b01      	subs	r3, #1
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	691a      	ldr	r2, [r3, #16]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d0:	b2d2      	uxtb	r2, r2
 80064d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	1c5a      	adds	r2, r3, #1
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e2:	3b01      	subs	r3, #1
 80064e4:	b29a      	uxth	r2, r3
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	3b01      	subs	r3, #1
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064f8:	e042      	b.n	8006580 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f000 fb2e 	bl	8006b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e04c      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006518:	b2d2      	uxtb	r2, r2
 800651a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006520:	1c5a      	adds	r2, r3, #1
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800652a:	3b01      	subs	r3, #1
 800652c:	b29a      	uxth	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006536:	b29b      	uxth	r3, r3
 8006538:	3b01      	subs	r3, #1
 800653a:	b29a      	uxth	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	f003 0304 	and.w	r3, r3, #4
 800654a:	2b04      	cmp	r3, #4
 800654c:	d118      	bne.n	8006580 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	691a      	ldr	r2, [r3, #16]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800656a:	3b01      	subs	r3, #1
 800656c:	b29a      	uxth	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006576:	b29b      	uxth	r3, r3
 8006578:	3b01      	subs	r3, #1
 800657a:	b29a      	uxth	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006584:	2b00      	cmp	r3, #0
 8006586:	f47f aec2 	bne.w	800630e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2220      	movs	r2, #32
 800658e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2200      	movs	r2, #0
 8006596:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065a2:	2300      	movs	r3, #0
 80065a4:	e000      	b.n	80065a8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80065a6:	2302      	movs	r3, #2
  }
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3728      	adds	r7, #40	; 0x28
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	00010004 	.word	0x00010004

080065b4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b088      	sub	sp, #32
 80065b8:	af02      	add	r7, sp, #8
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	4608      	mov	r0, r1
 80065be:	4611      	mov	r1, r2
 80065c0:	461a      	mov	r2, r3
 80065c2:	4603      	mov	r3, r0
 80065c4:	817b      	strh	r3, [r7, #10]
 80065c6:	460b      	mov	r3, r1
 80065c8:	813b      	strh	r3, [r7, #8]
 80065ca:	4613      	mov	r3, r2
 80065cc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f000 f960 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00d      	beq.n	8006612 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006604:	d103      	bne.n	800660e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f44f 7200 	mov.w	r2, #512	; 0x200
 800660c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e05f      	b.n	80066d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006612:	897b      	ldrh	r3, [r7, #10]
 8006614:	b2db      	uxtb	r3, r3
 8006616:	461a      	mov	r2, r3
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006620:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006624:	6a3a      	ldr	r2, [r7, #32]
 8006626:	492d      	ldr	r1, [pc, #180]	; (80066dc <I2C_RequestMemoryWrite+0x128>)
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f000 f998 	bl	800695e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e04c      	b.n	80066d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006638:	2300      	movs	r3, #0
 800663a:	617b      	str	r3, [r7, #20]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	617b      	str	r3, [r7, #20]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	617b      	str	r3, [r7, #20]
 800664c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800664e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006650:	6a39      	ldr	r1, [r7, #32]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 fa02 	bl	8006a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00d      	beq.n	800667a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006662:	2b04      	cmp	r3, #4
 8006664:	d107      	bne.n	8006676 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006674:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e02b      	b.n	80066d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800667a:	88fb      	ldrh	r3, [r7, #6]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d105      	bne.n	800668c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006680:	893b      	ldrh	r3, [r7, #8]
 8006682:	b2da      	uxtb	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	611a      	str	r2, [r3, #16]
 800668a:	e021      	b.n	80066d0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800668c:	893b      	ldrh	r3, [r7, #8]
 800668e:	0a1b      	lsrs	r3, r3, #8
 8006690:	b29b      	uxth	r3, r3
 8006692:	b2da      	uxtb	r2, r3
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800669a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800669c:	6a39      	ldr	r1, [r7, #32]
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f000 f9dc 	bl	8006a5c <I2C_WaitOnTXEFlagUntilTimeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00d      	beq.n	80066c6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d107      	bne.n	80066c2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e005      	b.n	80066d2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80066c6:	893b      	ldrh	r3, [r7, #8]
 80066c8:	b2da      	uxtb	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80066d0:	2300      	movs	r3, #0
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3718      	adds	r7, #24
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd80      	pop	{r7, pc}
 80066da:	bf00      	nop
 80066dc:	00010002 	.word	0x00010002

080066e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b088      	sub	sp, #32
 80066e4:	af02      	add	r7, sp, #8
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	4608      	mov	r0, r1
 80066ea:	4611      	mov	r1, r2
 80066ec:	461a      	mov	r2, r3
 80066ee:	4603      	mov	r3, r0
 80066f0:	817b      	strh	r3, [r7, #10]
 80066f2:	460b      	mov	r3, r1
 80066f4:	813b      	strh	r3, [r7, #8]
 80066f6:	4613      	mov	r3, r2
 80066f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006708:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006718:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800671a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	2200      	movs	r2, #0
 8006722:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 f8c2 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00d      	beq.n	800674e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800673c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006740:	d103      	bne.n	800674a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006748:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e0aa      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800674e:	897b      	ldrh	r3, [r7, #10]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	461a      	mov	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800675c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800675e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006760:	6a3a      	ldr	r2, [r7, #32]
 8006762:	4952      	ldr	r1, [pc, #328]	; (80068ac <I2C_RequestMemoryRead+0x1cc>)
 8006764:	68f8      	ldr	r0, [r7, #12]
 8006766:	f000 f8fa 	bl	800695e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d001      	beq.n	8006774 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e097      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006774:	2300      	movs	r3, #0
 8006776:	617b      	str	r3, [r7, #20]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	617b      	str	r3, [r7, #20]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	617b      	str	r3, [r7, #20]
 8006788:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800678a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800678c:	6a39      	ldr	r1, [r7, #32]
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f000 f964 	bl	8006a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00d      	beq.n	80067b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800679e:	2b04      	cmp	r3, #4
 80067a0:	d107      	bne.n	80067b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e076      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067b6:	88fb      	ldrh	r3, [r7, #6]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d105      	bne.n	80067c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80067bc:	893b      	ldrh	r3, [r7, #8]
 80067be:	b2da      	uxtb	r2, r3
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	611a      	str	r2, [r3, #16]
 80067c6:	e021      	b.n	800680c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80067c8:	893b      	ldrh	r3, [r7, #8]
 80067ca:	0a1b      	lsrs	r3, r3, #8
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067d8:	6a39      	ldr	r1, [r7, #32]
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 f93e 	bl	8006a5c <I2C_WaitOnTXEFlagUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00d      	beq.n	8006802 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	2b04      	cmp	r3, #4
 80067ec:	d107      	bne.n	80067fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	e050      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006802:	893b      	ldrh	r3, [r7, #8]
 8006804:	b2da      	uxtb	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800680c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800680e:	6a39      	ldr	r1, [r7, #32]
 8006810:	68f8      	ldr	r0, [r7, #12]
 8006812:	f000 f923 	bl	8006a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00d      	beq.n	8006838 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006820:	2b04      	cmp	r3, #4
 8006822:	d107      	bne.n	8006834 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006832:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e035      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006846:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800684a:	9300      	str	r3, [sp, #0]
 800684c:	6a3b      	ldr	r3, [r7, #32]
 800684e:	2200      	movs	r2, #0
 8006850:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006854:	68f8      	ldr	r0, [r7, #12]
 8006856:	f000 f82b 	bl	80068b0 <I2C_WaitOnFlagUntilTimeout>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00d      	beq.n	800687c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800686a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800686e:	d103      	bne.n	8006878 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006876:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e013      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800687c:	897b      	ldrh	r3, [r7, #10]
 800687e:	b2db      	uxtb	r3, r3
 8006880:	f043 0301 	orr.w	r3, r3, #1
 8006884:	b2da      	uxtb	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	6a3a      	ldr	r2, [r7, #32]
 8006890:	4906      	ldr	r1, [pc, #24]	; (80068ac <I2C_RequestMemoryRead+0x1cc>)
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f000 f863 	bl	800695e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e000      	b.n	80068a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3718      	adds	r7, #24
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	00010002 	.word	0x00010002

080068b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	4613      	mov	r3, r2
 80068be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068c0:	e025      	b.n	800690e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068c8:	d021      	beq.n	800690e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068ca:	f7fe fb15 	bl	8004ef8 <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d302      	bcc.n	80068e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d116      	bne.n	800690e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2200      	movs	r2, #0
 80068e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2220      	movs	r2, #32
 80068ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fa:	f043 0220 	orr.w	r2, r3, #32
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e023      	b.n	8006956 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	0c1b      	lsrs	r3, r3, #16
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b01      	cmp	r3, #1
 8006916:	d10d      	bne.n	8006934 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	43da      	mvns	r2, r3
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	4013      	ands	r3, r2
 8006924:	b29b      	uxth	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	bf0c      	ite	eq
 800692a:	2301      	moveq	r3, #1
 800692c:	2300      	movne	r3, #0
 800692e:	b2db      	uxtb	r3, r3
 8006930:	461a      	mov	r2, r3
 8006932:	e00c      	b.n	800694e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	43da      	mvns	r2, r3
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	4013      	ands	r3, r2
 8006940:	b29b      	uxth	r3, r3
 8006942:	2b00      	cmp	r3, #0
 8006944:	bf0c      	ite	eq
 8006946:	2301      	moveq	r3, #1
 8006948:	2300      	movne	r3, #0
 800694a:	b2db      	uxtb	r3, r3
 800694c:	461a      	mov	r2, r3
 800694e:	79fb      	ldrb	r3, [r7, #7]
 8006950:	429a      	cmp	r2, r3
 8006952:	d0b6      	beq.n	80068c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b084      	sub	sp, #16
 8006962:	af00      	add	r7, sp, #0
 8006964:	60f8      	str	r0, [r7, #12]
 8006966:	60b9      	str	r1, [r7, #8]
 8006968:	607a      	str	r2, [r7, #4]
 800696a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800696c:	e051      	b.n	8006a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800697c:	d123      	bne.n	80069c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800698c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006996:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b2:	f043 0204 	orr.w	r2, r3, #4
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e046      	b.n	8006a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069cc:	d021      	beq.n	8006a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069ce:	f7fe fa93 	bl	8004ef8 <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d302      	bcc.n	80069e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d116      	bne.n	8006a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2200      	movs	r2, #0
 80069e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2220      	movs	r2, #32
 80069ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fe:	f043 0220 	orr.w	r2, r3, #32
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e020      	b.n	8006a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	0c1b      	lsrs	r3, r3, #16
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d10c      	bne.n	8006a36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	43da      	mvns	r2, r3
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	4013      	ands	r3, r2
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	bf14      	ite	ne
 8006a2e:	2301      	movne	r3, #1
 8006a30:	2300      	moveq	r3, #0
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	e00b      	b.n	8006a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	699b      	ldr	r3, [r3, #24]
 8006a3c:	43da      	mvns	r2, r3
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	4013      	ands	r3, r2
 8006a42:	b29b      	uxth	r3, r3
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	bf14      	ite	ne
 8006a48:	2301      	movne	r3, #1
 8006a4a:	2300      	moveq	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d18d      	bne.n	800696e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	60f8      	str	r0, [r7, #12]
 8006a64:	60b9      	str	r1, [r7, #8]
 8006a66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a68:	e02d      	b.n	8006ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 f8ce 	bl	8006c0c <I2C_IsAcknowledgeFailed>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d001      	beq.n	8006a7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e02d      	b.n	8006ad6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a80:	d021      	beq.n	8006ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a82:	f7fe fa39 	bl	8004ef8 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	68ba      	ldr	r2, [r7, #8]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d302      	bcc.n	8006a98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d116      	bne.n	8006ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab2:	f043 0220 	orr.w	r2, r3, #32
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e007      	b.n	8006ad6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ad0:	2b80      	cmp	r3, #128	; 0x80
 8006ad2:	d1ca      	bne.n	8006a6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b084      	sub	sp, #16
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	60f8      	str	r0, [r7, #12]
 8006ae6:	60b9      	str	r1, [r7, #8]
 8006ae8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006aea:	e02d      	b.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006aec:	68f8      	ldr	r0, [r7, #12]
 8006aee:	f000 f88d 	bl	8006c0c <I2C_IsAcknowledgeFailed>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d001      	beq.n	8006afc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e02d      	b.n	8006b58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b02:	d021      	beq.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b04:	f7fe f9f8 	bl	8004ef8 <HAL_GetTick>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	1ad3      	subs	r3, r2, r3
 8006b0e:	68ba      	ldr	r2, [r7, #8]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d302      	bcc.n	8006b1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d116      	bne.n	8006b48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2220      	movs	r2, #32
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b34:	f043 0220 	orr.w	r2, r3, #32
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e007      	b.n	8006b58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	f003 0304 	and.w	r3, r3, #4
 8006b52:	2b04      	cmp	r3, #4
 8006b54:	d1ca      	bne.n	8006aec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b6c:	e042      	b.n	8006bf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	f003 0310 	and.w	r3, r3, #16
 8006b78:	2b10      	cmp	r3, #16
 8006b7a:	d119      	bne.n	8006bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0210 	mvn.w	r2, #16
 8006b84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2220      	movs	r2, #32
 8006b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e029      	b.n	8006c04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bb0:	f7fe f9a2 	bl	8004ef8 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d302      	bcc.n	8006bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d116      	bne.n	8006bf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be0:	f043 0220 	orr.w	r2, r3, #32
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e007      	b.n	8006c04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bfe:	2b40      	cmp	r3, #64	; 0x40
 8006c00:	d1b5      	bne.n	8006b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3710      	adds	r7, #16
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c22:	d11b      	bne.n	8006c5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c48:	f043 0204 	orr.w	r2, r3, #4
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e000      	b.n	8006c5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006c5c:	2300      	movs	r3, #0
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr
	...

08006c6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b086      	sub	sp, #24
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d101      	bne.n	8006c7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	e267      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0301 	and.w	r3, r3, #1
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d075      	beq.n	8006d76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c8a:	4b88      	ldr	r3, [pc, #544]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f003 030c 	and.w	r3, r3, #12
 8006c92:	2b04      	cmp	r3, #4
 8006c94:	d00c      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c96:	4b85      	ldr	r3, [pc, #532]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c9e:	2b08      	cmp	r3, #8
 8006ca0:	d112      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ca2:	4b82      	ldr	r3, [pc, #520]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006caa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006cae:	d10b      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cb0:	4b7e      	ldr	r3, [pc, #504]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d05b      	beq.n	8006d74 <HAL_RCC_OscConfig+0x108>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d157      	bne.n	8006d74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e242      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cd0:	d106      	bne.n	8006ce0 <HAL_RCC_OscConfig+0x74>
 8006cd2:	4b76      	ldr	r3, [pc, #472]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a75      	ldr	r2, [pc, #468]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cdc:	6013      	str	r3, [r2, #0]
 8006cde:	e01d      	b.n	8006d1c <HAL_RCC_OscConfig+0xb0>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ce8:	d10c      	bne.n	8006d04 <HAL_RCC_OscConfig+0x98>
 8006cea:	4b70      	ldr	r3, [pc, #448]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a6f      	ldr	r2, [pc, #444]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	4b6d      	ldr	r3, [pc, #436]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a6c      	ldr	r2, [pc, #432]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d00:	6013      	str	r3, [r2, #0]
 8006d02:	e00b      	b.n	8006d1c <HAL_RCC_OscConfig+0xb0>
 8006d04:	4b69      	ldr	r3, [pc, #420]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a68      	ldr	r2, [pc, #416]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	4b66      	ldr	r3, [pc, #408]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a65      	ldr	r2, [pc, #404]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d013      	beq.n	8006d4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d24:	f7fe f8e8 	bl	8004ef8 <HAL_GetTick>
 8006d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d2a:	e008      	b.n	8006d3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d2c:	f7fe f8e4 	bl	8004ef8 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	2b64      	cmp	r3, #100	; 0x64
 8006d38:	d901      	bls.n	8006d3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e207      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d3e:	4b5b      	ldr	r3, [pc, #364]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d0f0      	beq.n	8006d2c <HAL_RCC_OscConfig+0xc0>
 8006d4a:	e014      	b.n	8006d76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d4c:	f7fe f8d4 	bl	8004ef8 <HAL_GetTick>
 8006d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d52:	e008      	b.n	8006d66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d54:	f7fe f8d0 	bl	8004ef8 <HAL_GetTick>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	1ad3      	subs	r3, r2, r3
 8006d5e:	2b64      	cmp	r3, #100	; 0x64
 8006d60:	d901      	bls.n	8006d66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e1f3      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d66:	4b51      	ldr	r3, [pc, #324]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1f0      	bne.n	8006d54 <HAL_RCC_OscConfig+0xe8>
 8006d72:	e000      	b.n	8006d76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0302 	and.w	r3, r3, #2
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d063      	beq.n	8006e4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d82:	4b4a      	ldr	r3, [pc, #296]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f003 030c 	and.w	r3, r3, #12
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00b      	beq.n	8006da6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d8e:	4b47      	ldr	r3, [pc, #284]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d11c      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d9a:	4b44      	ldr	r3, [pc, #272]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d116      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006da6:	4b41      	ldr	r3, [pc, #260]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0302 	and.w	r3, r3, #2
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d005      	beq.n	8006dbe <HAL_RCC_OscConfig+0x152>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d001      	beq.n	8006dbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e1c7      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dbe:	4b3b      	ldr	r3, [pc, #236]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	00db      	lsls	r3, r3, #3
 8006dcc:	4937      	ldr	r1, [pc, #220]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dd2:	e03a      	b.n	8006e4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d020      	beq.n	8006e1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ddc:	4b34      	ldr	r3, [pc, #208]	; (8006eb0 <HAL_RCC_OscConfig+0x244>)
 8006dde:	2201      	movs	r2, #1
 8006de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006de2:	f7fe f889 	bl	8004ef8 <HAL_GetTick>
 8006de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006de8:	e008      	b.n	8006dfc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dea:	f7fe f885 	bl	8004ef8 <HAL_GetTick>
 8006dee:	4602      	mov	r2, r0
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	2b02      	cmp	r3, #2
 8006df6:	d901      	bls.n	8006dfc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006df8:	2303      	movs	r3, #3
 8006dfa:	e1a8      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dfc:	4b2b      	ldr	r3, [pc, #172]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d0f0      	beq.n	8006dea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e08:	4b28      	ldr	r3, [pc, #160]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	691b      	ldr	r3, [r3, #16]
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	4925      	ldr	r1, [pc, #148]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	600b      	str	r3, [r1, #0]
 8006e1c:	e015      	b.n	8006e4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e1e:	4b24      	ldr	r3, [pc, #144]	; (8006eb0 <HAL_RCC_OscConfig+0x244>)
 8006e20:	2200      	movs	r2, #0
 8006e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e24:	f7fe f868 	bl	8004ef8 <HAL_GetTick>
 8006e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e2a:	e008      	b.n	8006e3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e2c:	f7fe f864 	bl	8004ef8 <HAL_GetTick>
 8006e30:	4602      	mov	r2, r0
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d901      	bls.n	8006e3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e187      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e3e:	4b1b      	ldr	r3, [pc, #108]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1f0      	bne.n	8006e2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0308 	and.w	r3, r3, #8
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d036      	beq.n	8006ec4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d016      	beq.n	8006e8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e5e:	4b15      	ldr	r3, [pc, #84]	; (8006eb4 <HAL_RCC_OscConfig+0x248>)
 8006e60:	2201      	movs	r2, #1
 8006e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e64:	f7fe f848 	bl	8004ef8 <HAL_GetTick>
 8006e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e6a:	e008      	b.n	8006e7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e6c:	f7fe f844 	bl	8004ef8 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	2b02      	cmp	r3, #2
 8006e78:	d901      	bls.n	8006e7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e167      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e7e:	4b0b      	ldr	r3, [pc, #44]	; (8006eac <HAL_RCC_OscConfig+0x240>)
 8006e80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e82:	f003 0302 	and.w	r3, r3, #2
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d0f0      	beq.n	8006e6c <HAL_RCC_OscConfig+0x200>
 8006e8a:	e01b      	b.n	8006ec4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e8c:	4b09      	ldr	r3, [pc, #36]	; (8006eb4 <HAL_RCC_OscConfig+0x248>)
 8006e8e:	2200      	movs	r2, #0
 8006e90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e92:	f7fe f831 	bl	8004ef8 <HAL_GetTick>
 8006e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e98:	e00e      	b.n	8006eb8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e9a:	f7fe f82d 	bl	8004ef8 <HAL_GetTick>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	2b02      	cmp	r3, #2
 8006ea6:	d907      	bls.n	8006eb8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	e150      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
 8006eac:	40023800 	.word	0x40023800
 8006eb0:	42470000 	.word	0x42470000
 8006eb4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006eb8:	4b88      	ldr	r3, [pc, #544]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006eba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ebc:	f003 0302 	and.w	r3, r3, #2
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d1ea      	bne.n	8006e9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 0304 	and.w	r3, r3, #4
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 8097 	beq.w	8007000 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ed6:	4b81      	ldr	r3, [pc, #516]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d10f      	bne.n	8006f02 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	60bb      	str	r3, [r7, #8]
 8006ee6:	4b7d      	ldr	r3, [pc, #500]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eea:	4a7c      	ldr	r2, [pc, #496]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006eec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ef0:	6413      	str	r3, [r2, #64]	; 0x40
 8006ef2:	4b7a      	ldr	r3, [pc, #488]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006efa:	60bb      	str	r3, [r7, #8]
 8006efc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006efe:	2301      	movs	r3, #1
 8006f00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f02:	4b77      	ldr	r3, [pc, #476]	; (80070e0 <HAL_RCC_OscConfig+0x474>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d118      	bne.n	8006f40 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f0e:	4b74      	ldr	r3, [pc, #464]	; (80070e0 <HAL_RCC_OscConfig+0x474>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a73      	ldr	r2, [pc, #460]	; (80070e0 <HAL_RCC_OscConfig+0x474>)
 8006f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f1a:	f7fd ffed 	bl	8004ef8 <HAL_GetTick>
 8006f1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f20:	e008      	b.n	8006f34 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f22:	f7fd ffe9 	bl	8004ef8 <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d901      	bls.n	8006f34 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e10c      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f34:	4b6a      	ldr	r3, [pc, #424]	; (80070e0 <HAL_RCC_OscConfig+0x474>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d0f0      	beq.n	8006f22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d106      	bne.n	8006f56 <HAL_RCC_OscConfig+0x2ea>
 8006f48:	4b64      	ldr	r3, [pc, #400]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4c:	4a63      	ldr	r2, [pc, #396]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f4e:	f043 0301 	orr.w	r3, r3, #1
 8006f52:	6713      	str	r3, [r2, #112]	; 0x70
 8006f54:	e01c      	b.n	8006f90 <HAL_RCC_OscConfig+0x324>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	2b05      	cmp	r3, #5
 8006f5c:	d10c      	bne.n	8006f78 <HAL_RCC_OscConfig+0x30c>
 8006f5e:	4b5f      	ldr	r3, [pc, #380]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f62:	4a5e      	ldr	r2, [pc, #376]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f64:	f043 0304 	orr.w	r3, r3, #4
 8006f68:	6713      	str	r3, [r2, #112]	; 0x70
 8006f6a:	4b5c      	ldr	r3, [pc, #368]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f6e:	4a5b      	ldr	r2, [pc, #364]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f70:	f043 0301 	orr.w	r3, r3, #1
 8006f74:	6713      	str	r3, [r2, #112]	; 0x70
 8006f76:	e00b      	b.n	8006f90 <HAL_RCC_OscConfig+0x324>
 8006f78:	4b58      	ldr	r3, [pc, #352]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f7c:	4a57      	ldr	r2, [pc, #348]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f7e:	f023 0301 	bic.w	r3, r3, #1
 8006f82:	6713      	str	r3, [r2, #112]	; 0x70
 8006f84:	4b55      	ldr	r3, [pc, #340]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f88:	4a54      	ldr	r2, [pc, #336]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006f8a:	f023 0304 	bic.w	r3, r3, #4
 8006f8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d015      	beq.n	8006fc4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f98:	f7fd ffae 	bl	8004ef8 <HAL_GetTick>
 8006f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f9e:	e00a      	b.n	8006fb6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fa0:	f7fd ffaa 	bl	8004ef8 <HAL_GetTick>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	1ad3      	subs	r3, r2, r3
 8006faa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d901      	bls.n	8006fb6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e0cb      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fb6:	4b49      	ldr	r3, [pc, #292]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d0ee      	beq.n	8006fa0 <HAL_RCC_OscConfig+0x334>
 8006fc2:	e014      	b.n	8006fee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fc4:	f7fd ff98 	bl	8004ef8 <HAL_GetTick>
 8006fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fca:	e00a      	b.n	8006fe2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fcc:	f7fd ff94 	bl	8004ef8 <HAL_GetTick>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	1ad3      	subs	r3, r2, r3
 8006fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d901      	bls.n	8006fe2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e0b5      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fe2:	4b3e      	ldr	r3, [pc, #248]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fe6:	f003 0302 	and.w	r3, r3, #2
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1ee      	bne.n	8006fcc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fee:	7dfb      	ldrb	r3, [r7, #23]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d105      	bne.n	8007000 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ff4:	4b39      	ldr	r3, [pc, #228]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff8:	4a38      	ldr	r2, [pc, #224]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8006ffa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ffe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	2b00      	cmp	r3, #0
 8007006:	f000 80a1 	beq.w	800714c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800700a:	4b34      	ldr	r3, [pc, #208]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	f003 030c 	and.w	r3, r3, #12
 8007012:	2b08      	cmp	r3, #8
 8007014:	d05c      	beq.n	80070d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	699b      	ldr	r3, [r3, #24]
 800701a:	2b02      	cmp	r3, #2
 800701c:	d141      	bne.n	80070a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800701e:	4b31      	ldr	r3, [pc, #196]	; (80070e4 <HAL_RCC_OscConfig+0x478>)
 8007020:	2200      	movs	r2, #0
 8007022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007024:	f7fd ff68 	bl	8004ef8 <HAL_GetTick>
 8007028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800702a:	e008      	b.n	800703e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800702c:	f7fd ff64 	bl	8004ef8 <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	2b02      	cmp	r3, #2
 8007038:	d901      	bls.n	800703e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800703a:	2303      	movs	r3, #3
 800703c:	e087      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800703e:	4b27      	ldr	r3, [pc, #156]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1f0      	bne.n	800702c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	69da      	ldr	r2, [r3, #28]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	431a      	orrs	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007058:	019b      	lsls	r3, r3, #6
 800705a:	431a      	orrs	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007060:	085b      	lsrs	r3, r3, #1
 8007062:	3b01      	subs	r3, #1
 8007064:	041b      	lsls	r3, r3, #16
 8007066:	431a      	orrs	r2, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706c:	061b      	lsls	r3, r3, #24
 800706e:	491b      	ldr	r1, [pc, #108]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8007070:	4313      	orrs	r3, r2
 8007072:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007074:	4b1b      	ldr	r3, [pc, #108]	; (80070e4 <HAL_RCC_OscConfig+0x478>)
 8007076:	2201      	movs	r2, #1
 8007078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800707a:	f7fd ff3d 	bl	8004ef8 <HAL_GetTick>
 800707e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007080:	e008      	b.n	8007094 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007082:	f7fd ff39 	bl	8004ef8 <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b02      	cmp	r3, #2
 800708e:	d901      	bls.n	8007094 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e05c      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007094:	4b11      	ldr	r3, [pc, #68]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0f0      	beq.n	8007082 <HAL_RCC_OscConfig+0x416>
 80070a0:	e054      	b.n	800714c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070a2:	4b10      	ldr	r3, [pc, #64]	; (80070e4 <HAL_RCC_OscConfig+0x478>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070a8:	f7fd ff26 	bl	8004ef8 <HAL_GetTick>
 80070ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070ae:	e008      	b.n	80070c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070b0:	f7fd ff22 	bl	8004ef8 <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d901      	bls.n	80070c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e045      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070c2:	4b06      	ldr	r3, [pc, #24]	; (80070dc <HAL_RCC_OscConfig+0x470>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1f0      	bne.n	80070b0 <HAL_RCC_OscConfig+0x444>
 80070ce:	e03d      	b.n	800714c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	699b      	ldr	r3, [r3, #24]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d107      	bne.n	80070e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	e038      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
 80070dc:	40023800 	.word	0x40023800
 80070e0:	40007000 	.word	0x40007000
 80070e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070e8:	4b1b      	ldr	r3, [pc, #108]	; (8007158 <HAL_RCC_OscConfig+0x4ec>)
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d028      	beq.n	8007148 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007100:	429a      	cmp	r2, r3
 8007102:	d121      	bne.n	8007148 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800710e:	429a      	cmp	r2, r3
 8007110:	d11a      	bne.n	8007148 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007118:	4013      	ands	r3, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800711e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007120:	4293      	cmp	r3, r2
 8007122:	d111      	bne.n	8007148 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800712e:	085b      	lsrs	r3, r3, #1
 8007130:	3b01      	subs	r3, #1
 8007132:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007134:	429a      	cmp	r2, r3
 8007136:	d107      	bne.n	8007148 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007144:	429a      	cmp	r2, r3
 8007146:	d001      	beq.n	800714c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e000      	b.n	800714e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3718      	adds	r7, #24
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	40023800 	.word	0x40023800

0800715c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d101      	bne.n	8007170 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e0cc      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007170:	4b68      	ldr	r3, [pc, #416]	; (8007314 <HAL_RCC_ClockConfig+0x1b8>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 0307 	and.w	r3, r3, #7
 8007178:	683a      	ldr	r2, [r7, #0]
 800717a:	429a      	cmp	r2, r3
 800717c:	d90c      	bls.n	8007198 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800717e:	4b65      	ldr	r3, [pc, #404]	; (8007314 <HAL_RCC_ClockConfig+0x1b8>)
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	b2d2      	uxtb	r2, r2
 8007184:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007186:	4b63      	ldr	r3, [pc, #396]	; (8007314 <HAL_RCC_ClockConfig+0x1b8>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0307 	and.w	r3, r3, #7
 800718e:	683a      	ldr	r2, [r7, #0]
 8007190:	429a      	cmp	r2, r3
 8007192:	d001      	beq.n	8007198 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e0b8      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0302 	and.w	r3, r3, #2
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d020      	beq.n	80071e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0304 	and.w	r3, r3, #4
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d005      	beq.n	80071bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071b0:	4b59      	ldr	r3, [pc, #356]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	4a58      	ldr	r2, [pc, #352]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80071ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 0308 	and.w	r3, r3, #8
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d005      	beq.n	80071d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071c8:	4b53      	ldr	r3, [pc, #332]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	4a52      	ldr	r2, [pc, #328]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80071d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071d4:	4b50      	ldr	r3, [pc, #320]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	494d      	ldr	r1, [pc, #308]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071e2:	4313      	orrs	r3, r2
 80071e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d044      	beq.n	800727c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d107      	bne.n	800720a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071fa:	4b47      	ldr	r3, [pc, #284]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007202:	2b00      	cmp	r3, #0
 8007204:	d119      	bne.n	800723a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e07f      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	2b02      	cmp	r3, #2
 8007210:	d003      	beq.n	800721a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007216:	2b03      	cmp	r3, #3
 8007218:	d107      	bne.n	800722a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800721a:	4b3f      	ldr	r3, [pc, #252]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007222:	2b00      	cmp	r3, #0
 8007224:	d109      	bne.n	800723a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e06f      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800722a:	4b3b      	ldr	r3, [pc, #236]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0302 	and.w	r3, r3, #2
 8007232:	2b00      	cmp	r3, #0
 8007234:	d101      	bne.n	800723a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e067      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800723a:	4b37      	ldr	r3, [pc, #220]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	f023 0203 	bic.w	r2, r3, #3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	4934      	ldr	r1, [pc, #208]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 8007248:	4313      	orrs	r3, r2
 800724a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800724c:	f7fd fe54 	bl	8004ef8 <HAL_GetTick>
 8007250:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007252:	e00a      	b.n	800726a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007254:	f7fd fe50 	bl	8004ef8 <HAL_GetTick>
 8007258:	4602      	mov	r2, r0
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007262:	4293      	cmp	r3, r2
 8007264:	d901      	bls.n	800726a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007266:	2303      	movs	r3, #3
 8007268:	e04f      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800726a:	4b2b      	ldr	r3, [pc, #172]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f003 020c 	and.w	r2, r3, #12
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	009b      	lsls	r3, r3, #2
 8007278:	429a      	cmp	r2, r3
 800727a:	d1eb      	bne.n	8007254 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800727c:	4b25      	ldr	r3, [pc, #148]	; (8007314 <HAL_RCC_ClockConfig+0x1b8>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0307 	and.w	r3, r3, #7
 8007284:	683a      	ldr	r2, [r7, #0]
 8007286:	429a      	cmp	r2, r3
 8007288:	d20c      	bcs.n	80072a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800728a:	4b22      	ldr	r3, [pc, #136]	; (8007314 <HAL_RCC_ClockConfig+0x1b8>)
 800728c:	683a      	ldr	r2, [r7, #0]
 800728e:	b2d2      	uxtb	r2, r2
 8007290:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007292:	4b20      	ldr	r3, [pc, #128]	; (8007314 <HAL_RCC_ClockConfig+0x1b8>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0307 	and.w	r3, r3, #7
 800729a:	683a      	ldr	r2, [r7, #0]
 800729c:	429a      	cmp	r2, r3
 800729e:	d001      	beq.n	80072a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e032      	b.n	800730a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 0304 	and.w	r3, r3, #4
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d008      	beq.n	80072c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072b0:	4b19      	ldr	r3, [pc, #100]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	4916      	ldr	r1, [pc, #88]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0308 	and.w	r3, r3, #8
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d009      	beq.n	80072e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072ce:	4b12      	ldr	r3, [pc, #72]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	00db      	lsls	r3, r3, #3
 80072dc:	490e      	ldr	r1, [pc, #56]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80072e2:	f000 f821 	bl	8007328 <HAL_RCC_GetSysClockFreq>
 80072e6:	4602      	mov	r2, r0
 80072e8:	4b0b      	ldr	r3, [pc, #44]	; (8007318 <HAL_RCC_ClockConfig+0x1bc>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	091b      	lsrs	r3, r3, #4
 80072ee:	f003 030f 	and.w	r3, r3, #15
 80072f2:	490a      	ldr	r1, [pc, #40]	; (800731c <HAL_RCC_ClockConfig+0x1c0>)
 80072f4:	5ccb      	ldrb	r3, [r1, r3]
 80072f6:	fa22 f303 	lsr.w	r3, r2, r3
 80072fa:	4a09      	ldr	r2, [pc, #36]	; (8007320 <HAL_RCC_ClockConfig+0x1c4>)
 80072fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80072fe:	4b09      	ldr	r3, [pc, #36]	; (8007324 <HAL_RCC_ClockConfig+0x1c8>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4618      	mov	r0, r3
 8007304:	f7fd fdb4 	bl	8004e70 <HAL_InitTick>

  return HAL_OK;
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3710      	adds	r7, #16
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	40023c00 	.word	0x40023c00
 8007318:	40023800 	.word	0x40023800
 800731c:	0800a3cc 	.word	0x0800a3cc
 8007320:	20000014 	.word	0x20000014
 8007324:	20000018 	.word	0x20000018

08007328 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800732c:	b094      	sub	sp, #80	; 0x50
 800732e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007330:	2300      	movs	r3, #0
 8007332:	647b      	str	r3, [r7, #68]	; 0x44
 8007334:	2300      	movs	r3, #0
 8007336:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007338:	2300      	movs	r3, #0
 800733a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800733c:	2300      	movs	r3, #0
 800733e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007340:	4b79      	ldr	r3, [pc, #484]	; (8007528 <HAL_RCC_GetSysClockFreq+0x200>)
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	f003 030c 	and.w	r3, r3, #12
 8007348:	2b08      	cmp	r3, #8
 800734a:	d00d      	beq.n	8007368 <HAL_RCC_GetSysClockFreq+0x40>
 800734c:	2b08      	cmp	r3, #8
 800734e:	f200 80e1 	bhi.w	8007514 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <HAL_RCC_GetSysClockFreq+0x34>
 8007356:	2b04      	cmp	r3, #4
 8007358:	d003      	beq.n	8007362 <HAL_RCC_GetSysClockFreq+0x3a>
 800735a:	e0db      	b.n	8007514 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800735c:	4b73      	ldr	r3, [pc, #460]	; (800752c <HAL_RCC_GetSysClockFreq+0x204>)
 800735e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007360:	e0db      	b.n	800751a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007362:	4b73      	ldr	r3, [pc, #460]	; (8007530 <HAL_RCC_GetSysClockFreq+0x208>)
 8007364:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007366:	e0d8      	b.n	800751a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007368:	4b6f      	ldr	r3, [pc, #444]	; (8007528 <HAL_RCC_GetSysClockFreq+0x200>)
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007370:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007372:	4b6d      	ldr	r3, [pc, #436]	; (8007528 <HAL_RCC_GetSysClockFreq+0x200>)
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800737a:	2b00      	cmp	r3, #0
 800737c:	d063      	beq.n	8007446 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800737e:	4b6a      	ldr	r3, [pc, #424]	; (8007528 <HAL_RCC_GetSysClockFreq+0x200>)
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	099b      	lsrs	r3, r3, #6
 8007384:	2200      	movs	r2, #0
 8007386:	63bb      	str	r3, [r7, #56]	; 0x38
 8007388:	63fa      	str	r2, [r7, #60]	; 0x3c
 800738a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800738c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007390:	633b      	str	r3, [r7, #48]	; 0x30
 8007392:	2300      	movs	r3, #0
 8007394:	637b      	str	r3, [r7, #52]	; 0x34
 8007396:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800739a:	4622      	mov	r2, r4
 800739c:	462b      	mov	r3, r5
 800739e:	f04f 0000 	mov.w	r0, #0
 80073a2:	f04f 0100 	mov.w	r1, #0
 80073a6:	0159      	lsls	r1, r3, #5
 80073a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073ac:	0150      	lsls	r0, r2, #5
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4621      	mov	r1, r4
 80073b4:	1a51      	subs	r1, r2, r1
 80073b6:	6139      	str	r1, [r7, #16]
 80073b8:	4629      	mov	r1, r5
 80073ba:	eb63 0301 	sbc.w	r3, r3, r1
 80073be:	617b      	str	r3, [r7, #20]
 80073c0:	f04f 0200 	mov.w	r2, #0
 80073c4:	f04f 0300 	mov.w	r3, #0
 80073c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073cc:	4659      	mov	r1, fp
 80073ce:	018b      	lsls	r3, r1, #6
 80073d0:	4651      	mov	r1, sl
 80073d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80073d6:	4651      	mov	r1, sl
 80073d8:	018a      	lsls	r2, r1, #6
 80073da:	4651      	mov	r1, sl
 80073dc:	ebb2 0801 	subs.w	r8, r2, r1
 80073e0:	4659      	mov	r1, fp
 80073e2:	eb63 0901 	sbc.w	r9, r3, r1
 80073e6:	f04f 0200 	mov.w	r2, #0
 80073ea:	f04f 0300 	mov.w	r3, #0
 80073ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073fa:	4690      	mov	r8, r2
 80073fc:	4699      	mov	r9, r3
 80073fe:	4623      	mov	r3, r4
 8007400:	eb18 0303 	adds.w	r3, r8, r3
 8007404:	60bb      	str	r3, [r7, #8]
 8007406:	462b      	mov	r3, r5
 8007408:	eb49 0303 	adc.w	r3, r9, r3
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	f04f 0200 	mov.w	r2, #0
 8007412:	f04f 0300 	mov.w	r3, #0
 8007416:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800741a:	4629      	mov	r1, r5
 800741c:	024b      	lsls	r3, r1, #9
 800741e:	4621      	mov	r1, r4
 8007420:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007424:	4621      	mov	r1, r4
 8007426:	024a      	lsls	r2, r1, #9
 8007428:	4610      	mov	r0, r2
 800742a:	4619      	mov	r1, r3
 800742c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800742e:	2200      	movs	r2, #0
 8007430:	62bb      	str	r3, [r7, #40]	; 0x28
 8007432:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007434:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007438:	f7f9 faec 	bl	8000a14 <__aeabi_uldivmod>
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	4613      	mov	r3, r2
 8007442:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007444:	e058      	b.n	80074f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007446:	4b38      	ldr	r3, [pc, #224]	; (8007528 <HAL_RCC_GetSysClockFreq+0x200>)
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	099b      	lsrs	r3, r3, #6
 800744c:	2200      	movs	r2, #0
 800744e:	4618      	mov	r0, r3
 8007450:	4611      	mov	r1, r2
 8007452:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007456:	623b      	str	r3, [r7, #32]
 8007458:	2300      	movs	r3, #0
 800745a:	627b      	str	r3, [r7, #36]	; 0x24
 800745c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007460:	4642      	mov	r2, r8
 8007462:	464b      	mov	r3, r9
 8007464:	f04f 0000 	mov.w	r0, #0
 8007468:	f04f 0100 	mov.w	r1, #0
 800746c:	0159      	lsls	r1, r3, #5
 800746e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007472:	0150      	lsls	r0, r2, #5
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	4641      	mov	r1, r8
 800747a:	ebb2 0a01 	subs.w	sl, r2, r1
 800747e:	4649      	mov	r1, r9
 8007480:	eb63 0b01 	sbc.w	fp, r3, r1
 8007484:	f04f 0200 	mov.w	r2, #0
 8007488:	f04f 0300 	mov.w	r3, #0
 800748c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007490:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007494:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007498:	ebb2 040a 	subs.w	r4, r2, sl
 800749c:	eb63 050b 	sbc.w	r5, r3, fp
 80074a0:	f04f 0200 	mov.w	r2, #0
 80074a4:	f04f 0300 	mov.w	r3, #0
 80074a8:	00eb      	lsls	r3, r5, #3
 80074aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074ae:	00e2      	lsls	r2, r4, #3
 80074b0:	4614      	mov	r4, r2
 80074b2:	461d      	mov	r5, r3
 80074b4:	4643      	mov	r3, r8
 80074b6:	18e3      	adds	r3, r4, r3
 80074b8:	603b      	str	r3, [r7, #0]
 80074ba:	464b      	mov	r3, r9
 80074bc:	eb45 0303 	adc.w	r3, r5, r3
 80074c0:	607b      	str	r3, [r7, #4]
 80074c2:	f04f 0200 	mov.w	r2, #0
 80074c6:	f04f 0300 	mov.w	r3, #0
 80074ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074ce:	4629      	mov	r1, r5
 80074d0:	028b      	lsls	r3, r1, #10
 80074d2:	4621      	mov	r1, r4
 80074d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074d8:	4621      	mov	r1, r4
 80074da:	028a      	lsls	r2, r1, #10
 80074dc:	4610      	mov	r0, r2
 80074de:	4619      	mov	r1, r3
 80074e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074e2:	2200      	movs	r2, #0
 80074e4:	61bb      	str	r3, [r7, #24]
 80074e6:	61fa      	str	r2, [r7, #28]
 80074e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074ec:	f7f9 fa92 	bl	8000a14 <__aeabi_uldivmod>
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4613      	mov	r3, r2
 80074f6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80074f8:	4b0b      	ldr	r3, [pc, #44]	; (8007528 <HAL_RCC_GetSysClockFreq+0x200>)
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	0c1b      	lsrs	r3, r3, #16
 80074fe:	f003 0303 	and.w	r3, r3, #3
 8007502:	3301      	adds	r3, #1
 8007504:	005b      	lsls	r3, r3, #1
 8007506:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007508:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800750a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800750c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007510:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007512:	e002      	b.n	800751a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007514:	4b05      	ldr	r3, [pc, #20]	; (800752c <HAL_RCC_GetSysClockFreq+0x204>)
 8007516:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800751a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800751c:	4618      	mov	r0, r3
 800751e:	3750      	adds	r7, #80	; 0x50
 8007520:	46bd      	mov	sp, r7
 8007522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007526:	bf00      	nop
 8007528:	40023800 	.word	0x40023800
 800752c:	00f42400 	.word	0x00f42400
 8007530:	007a1200 	.word	0x007a1200

08007534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007534:	b480      	push	{r7}
 8007536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007538:	4b03      	ldr	r3, [pc, #12]	; (8007548 <HAL_RCC_GetHCLKFreq+0x14>)
 800753a:	681b      	ldr	r3, [r3, #0]
}
 800753c:	4618      	mov	r0, r3
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr
 8007546:	bf00      	nop
 8007548:	20000014 	.word	0x20000014

0800754c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007550:	f7ff fff0 	bl	8007534 <HAL_RCC_GetHCLKFreq>
 8007554:	4602      	mov	r2, r0
 8007556:	4b05      	ldr	r3, [pc, #20]	; (800756c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	0a9b      	lsrs	r3, r3, #10
 800755c:	f003 0307 	and.w	r3, r3, #7
 8007560:	4903      	ldr	r1, [pc, #12]	; (8007570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007562:	5ccb      	ldrb	r3, [r1, r3]
 8007564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007568:	4618      	mov	r0, r3
 800756a:	bd80      	pop	{r7, pc}
 800756c:	40023800 	.word	0x40023800
 8007570:	0800a3dc 	.word	0x0800a3dc

08007574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007578:	f7ff ffdc 	bl	8007534 <HAL_RCC_GetHCLKFreq>
 800757c:	4602      	mov	r2, r0
 800757e:	4b05      	ldr	r3, [pc, #20]	; (8007594 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	0b5b      	lsrs	r3, r3, #13
 8007584:	f003 0307 	and.w	r3, r3, #7
 8007588:	4903      	ldr	r1, [pc, #12]	; (8007598 <HAL_RCC_GetPCLK2Freq+0x24>)
 800758a:	5ccb      	ldrb	r3, [r1, r3]
 800758c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007590:	4618      	mov	r0, r3
 8007592:	bd80      	pop	{r7, pc}
 8007594:	40023800 	.word	0x40023800
 8007598:	0800a3dc 	.word	0x0800a3dc

0800759c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b082      	sub	sp, #8
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075aa:	2301      	movs	r3, #1
 80075ac:	e041      	b.n	8007632 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d106      	bne.n	80075c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f7fd f9a6 	bl	8004914 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2202      	movs	r2, #2
 80075cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	3304      	adds	r3, #4
 80075d8:	4619      	mov	r1, r3
 80075da:	4610      	mov	r0, r2
 80075dc:	f000 fd5c 	bl	8008098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3708      	adds	r7, #8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b082      	sub	sp, #8
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d101      	bne.n	800764c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007648:	2301      	movs	r3, #1
 800764a:	e041      	b.n	80076d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b00      	cmp	r3, #0
 8007656:	d106      	bne.n	8007666 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f000 f839 	bl	80076d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2202      	movs	r2, #2
 800766a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	3304      	adds	r3, #4
 8007676:	4619      	mov	r1, r3
 8007678:	4610      	mov	r0, r2
 800767a:	f000 fd0d 	bl	8008098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2201      	movs	r2, #1
 8007682:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2201      	movs	r2, #1
 800768a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2201      	movs	r2, #1
 8007692:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2201      	movs	r2, #1
 80076a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2201      	movs	r2, #1
 80076b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b084      	sub	sp, #16
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d109      	bne.n	8007710 <HAL_TIM_PWM_Start+0x24>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b01      	cmp	r3, #1
 8007706:	bf14      	ite	ne
 8007708:	2301      	movne	r3, #1
 800770a:	2300      	moveq	r3, #0
 800770c:	b2db      	uxtb	r3, r3
 800770e:	e022      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b04      	cmp	r3, #4
 8007714:	d109      	bne.n	800772a <HAL_TIM_PWM_Start+0x3e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800771c:	b2db      	uxtb	r3, r3
 800771e:	2b01      	cmp	r3, #1
 8007720:	bf14      	ite	ne
 8007722:	2301      	movne	r3, #1
 8007724:	2300      	moveq	r3, #0
 8007726:	b2db      	uxtb	r3, r3
 8007728:	e015      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2b08      	cmp	r3, #8
 800772e:	d109      	bne.n	8007744 <HAL_TIM_PWM_Start+0x58>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b01      	cmp	r3, #1
 800773a:	bf14      	ite	ne
 800773c:	2301      	movne	r3, #1
 800773e:	2300      	moveq	r3, #0
 8007740:	b2db      	uxtb	r3, r3
 8007742:	e008      	b.n	8007756 <HAL_TIM_PWM_Start+0x6a>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800774a:	b2db      	uxtb	r3, r3
 800774c:	2b01      	cmp	r3, #1
 800774e:	bf14      	ite	ne
 8007750:	2301      	movne	r3, #1
 8007752:	2300      	moveq	r3, #0
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e07c      	b.n	8007858 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d104      	bne.n	800776e <HAL_TIM_PWM_Start+0x82>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2202      	movs	r2, #2
 8007768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800776c:	e013      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d104      	bne.n	800777e <HAL_TIM_PWM_Start+0x92>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800777c:	e00b      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	2b08      	cmp	r3, #8
 8007782:	d104      	bne.n	800778e <HAL_TIM_PWM_Start+0xa2>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800778c:	e003      	b.n	8007796 <HAL_TIM_PWM_Start+0xaa>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2202      	movs	r2, #2
 8007792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2201      	movs	r2, #1
 800779c:	6839      	ldr	r1, [r7, #0]
 800779e:	4618      	mov	r0, r3
 80077a0:	f000 ff64 	bl	800866c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a2d      	ldr	r2, [pc, #180]	; (8007860 <HAL_TIM_PWM_Start+0x174>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d004      	beq.n	80077b8 <HAL_TIM_PWM_Start+0xcc>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a2c      	ldr	r2, [pc, #176]	; (8007864 <HAL_TIM_PWM_Start+0x178>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d101      	bne.n	80077bc <HAL_TIM_PWM_Start+0xd0>
 80077b8:	2301      	movs	r3, #1
 80077ba:	e000      	b.n	80077be <HAL_TIM_PWM_Start+0xd2>
 80077bc:	2300      	movs	r3, #0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d007      	beq.n	80077d2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80077d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a22      	ldr	r2, [pc, #136]	; (8007860 <HAL_TIM_PWM_Start+0x174>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d022      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077e4:	d01d      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a1f      	ldr	r2, [pc, #124]	; (8007868 <HAL_TIM_PWM_Start+0x17c>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d018      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a1d      	ldr	r2, [pc, #116]	; (800786c <HAL_TIM_PWM_Start+0x180>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d013      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a1c      	ldr	r2, [pc, #112]	; (8007870 <HAL_TIM_PWM_Start+0x184>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d00e      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a16      	ldr	r2, [pc, #88]	; (8007864 <HAL_TIM_PWM_Start+0x178>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d009      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a18      	ldr	r2, [pc, #96]	; (8007874 <HAL_TIM_PWM_Start+0x188>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d004      	beq.n	8007822 <HAL_TIM_PWM_Start+0x136>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a16      	ldr	r2, [pc, #88]	; (8007878 <HAL_TIM_PWM_Start+0x18c>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d111      	bne.n	8007846 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f003 0307 	and.w	r3, r3, #7
 800782c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2b06      	cmp	r3, #6
 8007832:	d010      	beq.n	8007856 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f042 0201 	orr.w	r2, r2, #1
 8007842:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007844:	e007      	b.n	8007856 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f042 0201 	orr.w	r2, r2, #1
 8007854:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007856:	2300      	movs	r3, #0
}
 8007858:	4618      	mov	r0, r3
 800785a:	3710      	adds	r7, #16
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	40010000 	.word	0x40010000
 8007864:	40010400 	.word	0x40010400
 8007868:	40000400 	.word	0x40000400
 800786c:	40000800 	.word	0x40000800
 8007870:	40000c00 	.word	0x40000c00
 8007874:	40014000 	.word	0x40014000
 8007878:	40001800 	.word	0x40001800

0800787c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b086      	sub	sp, #24
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d101      	bne.n	8007890 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	e097      	b.n	80079c0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007896:	b2db      	uxtb	r3, r3
 8007898:	2b00      	cmp	r3, #0
 800789a:	d106      	bne.n	80078aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7fd f889 	bl	80049bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2202      	movs	r2, #2
 80078ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6812      	ldr	r2, [r2, #0]
 80078bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078c0:	f023 0307 	bic.w	r3, r3, #7
 80078c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	3304      	adds	r3, #4
 80078ce:	4619      	mov	r1, r3
 80078d0:	4610      	mov	r0, r2
 80078d2:	f000 fbe1 	bl	8008098 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	6a1b      	ldr	r3, [r3, #32]
 80078ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078fe:	f023 0303 	bic.w	r3, r3, #3
 8007902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	689a      	ldr	r2, [r3, #8]
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	021b      	lsls	r3, r3, #8
 800790e:	4313      	orrs	r3, r2
 8007910:	693a      	ldr	r2, [r7, #16]
 8007912:	4313      	orrs	r3, r2
 8007914:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800791c:	f023 030c 	bic.w	r3, r3, #12
 8007920:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007928:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800792c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	68da      	ldr	r2, [r3, #12]
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	021b      	lsls	r3, r3, #8
 8007938:	4313      	orrs	r3, r2
 800793a:	693a      	ldr	r2, [r7, #16]
 800793c:	4313      	orrs	r3, r2
 800793e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	691b      	ldr	r3, [r3, #16]
 8007944:	011a      	lsls	r2, r3, #4
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	031b      	lsls	r3, r3, #12
 800794c:	4313      	orrs	r3, r2
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	4313      	orrs	r3, r2
 8007952:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800795a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007962:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	011b      	lsls	r3, r3, #4
 800796e:	4313      	orrs	r3, r2
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68fa      	ldr	r2, [r7, #12]
 800798c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2201      	movs	r2, #1
 80079b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3718      	adds	r7, #24
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b084      	sub	sp, #16
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80079e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80079f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d110      	bne.n	8007a1a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d102      	bne.n	8007a04 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80079fe:	7b7b      	ldrb	r3, [r7, #13]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d001      	beq.n	8007a08 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e089      	b.n	8007b1c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2202      	movs	r2, #2
 8007a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2202      	movs	r2, #2
 8007a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a18:	e031      	b.n	8007a7e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	2b04      	cmp	r3, #4
 8007a1e:	d110      	bne.n	8007a42 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a20:	7bbb      	ldrb	r3, [r7, #14]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d102      	bne.n	8007a2c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a26:	7b3b      	ldrb	r3, [r7, #12]
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d001      	beq.n	8007a30 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e075      	b.n	8007b1c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2202      	movs	r2, #2
 8007a34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2202      	movs	r2, #2
 8007a3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a40:	e01d      	b.n	8007a7e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d108      	bne.n	8007a5a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a48:	7bbb      	ldrb	r3, [r7, #14]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d105      	bne.n	8007a5a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a4e:	7b7b      	ldrb	r3, [r7, #13]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d102      	bne.n	8007a5a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a54:	7b3b      	ldrb	r3, [r7, #12]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d001      	beq.n	8007a5e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e05e      	b.n	8007b1c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2202      	movs	r2, #2
 8007a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2202      	movs	r2, #2
 8007a6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2202      	movs	r2, #2
 8007a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2202      	movs	r2, #2
 8007a7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d003      	beq.n	8007a8c <HAL_TIM_Encoder_Start_IT+0xc4>
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	2b04      	cmp	r3, #4
 8007a88:	d010      	beq.n	8007aac <HAL_TIM_Encoder_Start_IT+0xe4>
 8007a8a:	e01f      	b.n	8007acc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2201      	movs	r2, #1
 8007a92:	2100      	movs	r1, #0
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 fde9 	bl	800866c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f042 0202 	orr.w	r2, r2, #2
 8007aa8:	60da      	str	r2, [r3, #12]
      break;
 8007aaa:	e02e      	b.n	8007b0a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	2104      	movs	r1, #4
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f000 fdd9 	bl	800866c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68da      	ldr	r2, [r3, #12]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f042 0204 	orr.w	r2, r2, #4
 8007ac8:	60da      	str	r2, [r3, #12]
      break;
 8007aca:	e01e      	b.n	8007b0a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f000 fdc9 	bl	800866c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	2104      	movs	r1, #4
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 fdc2 	bl	800866c <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f042 0202 	orr.w	r2, r2, #2
 8007af6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68da      	ldr	r2, [r3, #12]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0204 	orr.w	r2, r2, #4
 8007b06:	60da      	str	r2, [r3, #12]
      break;
 8007b08:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	681a      	ldr	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f042 0201 	orr.w	r2, r2, #1
 8007b18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3710      	adds	r7, #16
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	691b      	ldr	r3, [r3, #16]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d122      	bne.n	8007b80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	f003 0302 	and.w	r3, r3, #2
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d11b      	bne.n	8007b80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f06f 0202 	mvn.w	r2, #2
 8007b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2201      	movs	r2, #1
 8007b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	699b      	ldr	r3, [r3, #24]
 8007b5e:	f003 0303 	and.w	r3, r3, #3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d003      	beq.n	8007b6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7f9 fe7e 	bl	8001868 <HAL_TIM_IC_CaptureCallback>
 8007b6c:	e005      	b.n	8007b7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 fa73 	bl	800805a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 fa7a 	bl	800806e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	f003 0304 	and.w	r3, r3, #4
 8007b8a:	2b04      	cmp	r3, #4
 8007b8c:	d122      	bne.n	8007bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	f003 0304 	and.w	r3, r3, #4
 8007b98:	2b04      	cmp	r3, #4
 8007b9a:	d11b      	bne.n	8007bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f06f 0204 	mvn.w	r2, #4
 8007ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2202      	movs	r2, #2
 8007baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d003      	beq.n	8007bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7f9 fe54 	bl	8001868 <HAL_TIM_IC_CaptureCallback>
 8007bc0:	e005      	b.n	8007bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 fa49 	bl	800805a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 fa50 	bl	800806e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	f003 0308 	and.w	r3, r3, #8
 8007bde:	2b08      	cmp	r3, #8
 8007be0:	d122      	bne.n	8007c28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	f003 0308 	and.w	r3, r3, #8
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d11b      	bne.n	8007c28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f06f 0208 	mvn.w	r2, #8
 8007bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2204      	movs	r2, #4
 8007bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	69db      	ldr	r3, [r3, #28]
 8007c06:	f003 0303 	and.w	r3, r3, #3
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d003      	beq.n	8007c16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f7f9 fe2a 	bl	8001868 <HAL_TIM_IC_CaptureCallback>
 8007c14:	e005      	b.n	8007c22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f000 fa1f 	bl	800805a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 fa26 	bl	800806e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	f003 0310 	and.w	r3, r3, #16
 8007c32:	2b10      	cmp	r3, #16
 8007c34:	d122      	bne.n	8007c7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	f003 0310 	and.w	r3, r3, #16
 8007c40:	2b10      	cmp	r3, #16
 8007c42:	d11b      	bne.n	8007c7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f06f 0210 	mvn.w	r2, #16
 8007c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2208      	movs	r2, #8
 8007c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	69db      	ldr	r3, [r3, #28]
 8007c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d003      	beq.n	8007c6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f7f9 fe00 	bl	8001868 <HAL_TIM_IC_CaptureCallback>
 8007c68:	e005      	b.n	8007c76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f9f5 	bl	800805a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 f9fc 	bl	800806e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	f003 0301 	and.w	r3, r3, #1
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d10e      	bne.n	8007ca8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	68db      	ldr	r3, [r3, #12]
 8007c90:	f003 0301 	and.w	r3, r3, #1
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d107      	bne.n	8007ca8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f06f 0201 	mvn.w	r2, #1
 8007ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 f9cf 	bl	8008046 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cb2:	2b80      	cmp	r3, #128	; 0x80
 8007cb4:	d10e      	bne.n	8007cd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc0:	2b80      	cmp	r3, #128	; 0x80
 8007cc2:	d107      	bne.n	8007cd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 fdca 	bl	8008868 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	691b      	ldr	r3, [r3, #16]
 8007cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cde:	2b40      	cmp	r3, #64	; 0x40
 8007ce0:	d10e      	bne.n	8007d00 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cec:	2b40      	cmp	r3, #64	; 0x40
 8007cee:	d107      	bne.n	8007d00 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 f9c1 	bl	8008082 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	f003 0320 	and.w	r3, r3, #32
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	d10e      	bne.n	8007d2c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68db      	ldr	r3, [r3, #12]
 8007d14:	f003 0320 	and.w	r3, r3, #32
 8007d18:	2b20      	cmp	r3, #32
 8007d1a:	d107      	bne.n	8007d2c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f06f 0220 	mvn.w	r2, #32
 8007d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fd94 	bl	8008854 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d2c:	bf00      	nop
 8007d2e:	3708      	adds	r7, #8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b086      	sub	sp, #24
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d40:	2300      	movs	r3, #0
 8007d42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d101      	bne.n	8007d52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007d4e:	2302      	movs	r3, #2
 8007d50:	e0ae      	b.n	8007eb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2201      	movs	r2, #1
 8007d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2b0c      	cmp	r3, #12
 8007d5e:	f200 809f 	bhi.w	8007ea0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007d62:	a201      	add	r2, pc, #4	; (adr r2, 8007d68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d68:	08007d9d 	.word	0x08007d9d
 8007d6c:	08007ea1 	.word	0x08007ea1
 8007d70:	08007ea1 	.word	0x08007ea1
 8007d74:	08007ea1 	.word	0x08007ea1
 8007d78:	08007ddd 	.word	0x08007ddd
 8007d7c:	08007ea1 	.word	0x08007ea1
 8007d80:	08007ea1 	.word	0x08007ea1
 8007d84:	08007ea1 	.word	0x08007ea1
 8007d88:	08007e1f 	.word	0x08007e1f
 8007d8c:	08007ea1 	.word	0x08007ea1
 8007d90:	08007ea1 	.word	0x08007ea1
 8007d94:	08007ea1 	.word	0x08007ea1
 8007d98:	08007e5f 	.word	0x08007e5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68b9      	ldr	r1, [r7, #8]
 8007da2:	4618      	mov	r0, r3
 8007da4:	f000 fa18 	bl	80081d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	699a      	ldr	r2, [r3, #24]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f042 0208 	orr.w	r2, r2, #8
 8007db6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	699a      	ldr	r2, [r3, #24]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f022 0204 	bic.w	r2, r2, #4
 8007dc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	6999      	ldr	r1, [r3, #24]
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	691a      	ldr	r2, [r3, #16]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	430a      	orrs	r2, r1
 8007dd8:	619a      	str	r2, [r3, #24]
      break;
 8007dda:	e064      	b.n	8007ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68b9      	ldr	r1, [r7, #8]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 fa68 	bl	80082b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	699a      	ldr	r2, [r3, #24]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007df6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	699a      	ldr	r2, [r3, #24]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	6999      	ldr	r1, [r3, #24]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	021a      	lsls	r2, r3, #8
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	430a      	orrs	r2, r1
 8007e1a:	619a      	str	r2, [r3, #24]
      break;
 8007e1c:	e043      	b.n	8007ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68b9      	ldr	r1, [r7, #8]
 8007e24:	4618      	mov	r0, r3
 8007e26:	f000 fabd 	bl	80083a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	69da      	ldr	r2, [r3, #28]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f042 0208 	orr.w	r2, r2, #8
 8007e38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	69da      	ldr	r2, [r3, #28]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f022 0204 	bic.w	r2, r2, #4
 8007e48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	69d9      	ldr	r1, [r3, #28]
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	691a      	ldr	r2, [r3, #16]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	430a      	orrs	r2, r1
 8007e5a:	61da      	str	r2, [r3, #28]
      break;
 8007e5c:	e023      	b.n	8007ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68b9      	ldr	r1, [r7, #8]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f000 fb11 	bl	800848c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	69da      	ldr	r2, [r3, #28]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	69da      	ldr	r2, [r3, #28]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	69d9      	ldr	r1, [r3, #28]
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	021a      	lsls	r2, r3, #8
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	430a      	orrs	r2, r1
 8007e9c:	61da      	str	r2, [r3, #28]
      break;
 8007e9e:	e002      	b.n	8007ea6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8007ea4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	3718      	adds	r7, #24
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d101      	bne.n	8007ed4 <HAL_TIM_ConfigClockSource+0x1c>
 8007ed0:	2302      	movs	r3, #2
 8007ed2:	e0b4      	b.n	800803e <HAL_TIM_ConfigClockSource+0x186>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2202      	movs	r2, #2
 8007ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007ef2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007efa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f0c:	d03e      	beq.n	8007f8c <HAL_TIM_ConfigClockSource+0xd4>
 8007f0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f12:	f200 8087 	bhi.w	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f1a:	f000 8086 	beq.w	800802a <HAL_TIM_ConfigClockSource+0x172>
 8007f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f22:	d87f      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f24:	2b70      	cmp	r3, #112	; 0x70
 8007f26:	d01a      	beq.n	8007f5e <HAL_TIM_ConfigClockSource+0xa6>
 8007f28:	2b70      	cmp	r3, #112	; 0x70
 8007f2a:	d87b      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f2c:	2b60      	cmp	r3, #96	; 0x60
 8007f2e:	d050      	beq.n	8007fd2 <HAL_TIM_ConfigClockSource+0x11a>
 8007f30:	2b60      	cmp	r3, #96	; 0x60
 8007f32:	d877      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f34:	2b50      	cmp	r3, #80	; 0x50
 8007f36:	d03c      	beq.n	8007fb2 <HAL_TIM_ConfigClockSource+0xfa>
 8007f38:	2b50      	cmp	r3, #80	; 0x50
 8007f3a:	d873      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f3c:	2b40      	cmp	r3, #64	; 0x40
 8007f3e:	d058      	beq.n	8007ff2 <HAL_TIM_ConfigClockSource+0x13a>
 8007f40:	2b40      	cmp	r3, #64	; 0x40
 8007f42:	d86f      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f44:	2b30      	cmp	r3, #48	; 0x30
 8007f46:	d064      	beq.n	8008012 <HAL_TIM_ConfigClockSource+0x15a>
 8007f48:	2b30      	cmp	r3, #48	; 0x30
 8007f4a:	d86b      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f4c:	2b20      	cmp	r3, #32
 8007f4e:	d060      	beq.n	8008012 <HAL_TIM_ConfigClockSource+0x15a>
 8007f50:	2b20      	cmp	r3, #32
 8007f52:	d867      	bhi.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d05c      	beq.n	8008012 <HAL_TIM_ConfigClockSource+0x15a>
 8007f58:	2b10      	cmp	r3, #16
 8007f5a:	d05a      	beq.n	8008012 <HAL_TIM_ConfigClockSource+0x15a>
 8007f5c:	e062      	b.n	8008024 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6818      	ldr	r0, [r3, #0]
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	6899      	ldr	r1, [r3, #8]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	685a      	ldr	r2, [r3, #4]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	f000 fb5d 	bl	800862c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007f80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68ba      	ldr	r2, [r7, #8]
 8007f88:	609a      	str	r2, [r3, #8]
      break;
 8007f8a:	e04f      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6818      	ldr	r0, [r3, #0]
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	6899      	ldr	r1, [r3, #8]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	685a      	ldr	r2, [r3, #4]
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	f000 fb46 	bl	800862c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	689a      	ldr	r2, [r3, #8]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007fae:	609a      	str	r2, [r3, #8]
      break;
 8007fb0:	e03c      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6818      	ldr	r0, [r3, #0]
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	6859      	ldr	r1, [r3, #4]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	f000 faba 	bl	8008538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2150      	movs	r1, #80	; 0x50
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f000 fb13 	bl	80085f6 <TIM_ITRx_SetConfig>
      break;
 8007fd0:	e02c      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6818      	ldr	r0, [r3, #0]
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	6859      	ldr	r1, [r3, #4]
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	f000 fad9 	bl	8008596 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2160      	movs	r1, #96	; 0x60
 8007fea:	4618      	mov	r0, r3
 8007fec:	f000 fb03 	bl	80085f6 <TIM_ITRx_SetConfig>
      break;
 8007ff0:	e01c      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6818      	ldr	r0, [r3, #0]
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	6859      	ldr	r1, [r3, #4]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	68db      	ldr	r3, [r3, #12]
 8007ffe:	461a      	mov	r2, r3
 8008000:	f000 fa9a 	bl	8008538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2140      	movs	r1, #64	; 0x40
 800800a:	4618      	mov	r0, r3
 800800c:	f000 faf3 	bl	80085f6 <TIM_ITRx_SetConfig>
      break;
 8008010:	e00c      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4619      	mov	r1, r3
 800801c:	4610      	mov	r0, r2
 800801e:	f000 faea 	bl	80085f6 <TIM_ITRx_SetConfig>
      break;
 8008022:	e003      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	73fb      	strb	r3, [r7, #15]
      break;
 8008028:	e000      	b.n	800802c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800802a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800803c:	7bfb      	ldrb	r3, [r7, #15]
}
 800803e:	4618      	mov	r0, r3
 8008040:	3710      	adds	r7, #16
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008046:	b480      	push	{r7}
 8008048:	b083      	sub	sp, #12
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800804e:	bf00      	nop
 8008050:	370c      	adds	r7, #12
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800805a:	b480      	push	{r7}
 800805c:	b083      	sub	sp, #12
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008062:	bf00      	nop
 8008064:	370c      	adds	r7, #12
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr

0800806e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800806e:	b480      	push	{r7}
 8008070:	b083      	sub	sp, #12
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008076:	bf00      	nop
 8008078:	370c      	adds	r7, #12
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr

08008082 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008082:	b480      	push	{r7}
 8008084:	b083      	sub	sp, #12
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800808a:	bf00      	nop
 800808c:	370c      	adds	r7, #12
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr
	...

08008098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4a40      	ldr	r2, [pc, #256]	; (80081ac <TIM_Base_SetConfig+0x114>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d013      	beq.n	80080d8 <TIM_Base_SetConfig+0x40>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080b6:	d00f      	beq.n	80080d8 <TIM_Base_SetConfig+0x40>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a3d      	ldr	r2, [pc, #244]	; (80081b0 <TIM_Base_SetConfig+0x118>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d00b      	beq.n	80080d8 <TIM_Base_SetConfig+0x40>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a3c      	ldr	r2, [pc, #240]	; (80081b4 <TIM_Base_SetConfig+0x11c>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d007      	beq.n	80080d8 <TIM_Base_SetConfig+0x40>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4a3b      	ldr	r2, [pc, #236]	; (80081b8 <TIM_Base_SetConfig+0x120>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d003      	beq.n	80080d8 <TIM_Base_SetConfig+0x40>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	4a3a      	ldr	r2, [pc, #232]	; (80081bc <TIM_Base_SetConfig+0x124>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d108      	bne.n	80080ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	4a2f      	ldr	r2, [pc, #188]	; (80081ac <TIM_Base_SetConfig+0x114>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d02b      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080f8:	d027      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	4a2c      	ldr	r2, [pc, #176]	; (80081b0 <TIM_Base_SetConfig+0x118>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d023      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	4a2b      	ldr	r2, [pc, #172]	; (80081b4 <TIM_Base_SetConfig+0x11c>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d01f      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	4a2a      	ldr	r2, [pc, #168]	; (80081b8 <TIM_Base_SetConfig+0x120>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d01b      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4a29      	ldr	r2, [pc, #164]	; (80081bc <TIM_Base_SetConfig+0x124>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d017      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a28      	ldr	r2, [pc, #160]	; (80081c0 <TIM_Base_SetConfig+0x128>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d013      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a27      	ldr	r2, [pc, #156]	; (80081c4 <TIM_Base_SetConfig+0x12c>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d00f      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4a26      	ldr	r2, [pc, #152]	; (80081c8 <TIM_Base_SetConfig+0x130>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d00b      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	4a25      	ldr	r2, [pc, #148]	; (80081cc <TIM_Base_SetConfig+0x134>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d007      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a24      	ldr	r2, [pc, #144]	; (80081d0 <TIM_Base_SetConfig+0x138>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d003      	beq.n	800814a <TIM_Base_SetConfig+0xb2>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a23      	ldr	r2, [pc, #140]	; (80081d4 <TIM_Base_SetConfig+0x13c>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d108      	bne.n	800815c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	4313      	orrs	r3, r2
 800815a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	4313      	orrs	r3, r2
 8008168:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	68fa      	ldr	r2, [r7, #12]
 800816e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	689a      	ldr	r2, [r3, #8]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4a0a      	ldr	r2, [pc, #40]	; (80081ac <TIM_Base_SetConfig+0x114>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d003      	beq.n	8008190 <TIM_Base_SetConfig+0xf8>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a0c      	ldr	r2, [pc, #48]	; (80081bc <TIM_Base_SetConfig+0x124>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d103      	bne.n	8008198 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	691a      	ldr	r2, [r3, #16]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	615a      	str	r2, [r3, #20]
}
 800819e:	bf00      	nop
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	40010000 	.word	0x40010000
 80081b0:	40000400 	.word	0x40000400
 80081b4:	40000800 	.word	0x40000800
 80081b8:	40000c00 	.word	0x40000c00
 80081bc:	40010400 	.word	0x40010400
 80081c0:	40014000 	.word	0x40014000
 80081c4:	40014400 	.word	0x40014400
 80081c8:	40014800 	.word	0x40014800
 80081cc:	40001800 	.word	0x40001800
 80081d0:	40001c00 	.word	0x40001c00
 80081d4:	40002000 	.word	0x40002000

080081d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6a1b      	ldr	r3, [r3, #32]
 80081e6:	f023 0201 	bic.w	r2, r3, #1
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6a1b      	ldr	r3, [r3, #32]
 80081f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	699b      	ldr	r3, [r3, #24]
 80081fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008206:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f023 0303 	bic.w	r3, r3, #3
 800820e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	4313      	orrs	r3, r2
 8008218:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	f023 0302 	bic.w	r3, r3, #2
 8008220:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	697a      	ldr	r2, [r7, #20]
 8008228:	4313      	orrs	r3, r2
 800822a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	4a20      	ldr	r2, [pc, #128]	; (80082b0 <TIM_OC1_SetConfig+0xd8>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d003      	beq.n	800823c <TIM_OC1_SetConfig+0x64>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a1f      	ldr	r2, [pc, #124]	; (80082b4 <TIM_OC1_SetConfig+0xdc>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d10c      	bne.n	8008256 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	f023 0308 	bic.w	r3, r3, #8
 8008242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	697a      	ldr	r2, [r7, #20]
 800824a:	4313      	orrs	r3, r2
 800824c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f023 0304 	bic.w	r3, r3, #4
 8008254:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a15      	ldr	r2, [pc, #84]	; (80082b0 <TIM_OC1_SetConfig+0xd8>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d003      	beq.n	8008266 <TIM_OC1_SetConfig+0x8e>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a14      	ldr	r2, [pc, #80]	; (80082b4 <TIM_OC1_SetConfig+0xdc>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d111      	bne.n	800828a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800826c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	695b      	ldr	r3, [r3, #20]
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	4313      	orrs	r3, r2
 800827e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	699b      	ldr	r3, [r3, #24]
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	4313      	orrs	r3, r2
 8008288:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	693a      	ldr	r2, [r7, #16]
 800828e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	68fa      	ldr	r2, [r7, #12]
 8008294:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	685a      	ldr	r2, [r3, #4]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	697a      	ldr	r2, [r7, #20]
 80082a2:	621a      	str	r2, [r3, #32]
}
 80082a4:	bf00      	nop
 80082a6:	371c      	adds	r7, #28
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr
 80082b0:	40010000 	.word	0x40010000
 80082b4:	40010400 	.word	0x40010400

080082b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b087      	sub	sp, #28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a1b      	ldr	r3, [r3, #32]
 80082c6:	f023 0210 	bic.w	r2, r3, #16
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a1b      	ldr	r3, [r3, #32]
 80082d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	699b      	ldr	r3, [r3, #24]
 80082de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	021b      	lsls	r3, r3, #8
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	f023 0320 	bic.w	r3, r3, #32
 8008302:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	011b      	lsls	r3, r3, #4
 800830a:	697a      	ldr	r2, [r7, #20]
 800830c:	4313      	orrs	r3, r2
 800830e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a22      	ldr	r2, [pc, #136]	; (800839c <TIM_OC2_SetConfig+0xe4>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d003      	beq.n	8008320 <TIM_OC2_SetConfig+0x68>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a21      	ldr	r2, [pc, #132]	; (80083a0 <TIM_OC2_SetConfig+0xe8>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d10d      	bne.n	800833c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	011b      	lsls	r3, r3, #4
 800832e:	697a      	ldr	r2, [r7, #20]
 8008330:	4313      	orrs	r3, r2
 8008332:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800833a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	4a17      	ldr	r2, [pc, #92]	; (800839c <TIM_OC2_SetConfig+0xe4>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d003      	beq.n	800834c <TIM_OC2_SetConfig+0x94>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a16      	ldr	r2, [pc, #88]	; (80083a0 <TIM_OC2_SetConfig+0xe8>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d113      	bne.n	8008374 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008352:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800835a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	695b      	ldr	r3, [r3, #20]
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	4313      	orrs	r3, r2
 8008366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	699b      	ldr	r3, [r3, #24]
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	4313      	orrs	r3, r2
 8008372:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	685a      	ldr	r2, [r3, #4]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	697a      	ldr	r2, [r7, #20]
 800838c:	621a      	str	r2, [r3, #32]
}
 800838e:	bf00      	nop
 8008390:	371c      	adds	r7, #28
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	40010000 	.word	0x40010000
 80083a0:	40010400 	.word	0x40010400

080083a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b087      	sub	sp, #28
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6a1b      	ldr	r3, [r3, #32]
 80083be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	69db      	ldr	r3, [r3, #28]
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f023 0303 	bic.w	r3, r3, #3
 80083da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	021b      	lsls	r3, r3, #8
 80083f4:	697a      	ldr	r2, [r7, #20]
 80083f6:	4313      	orrs	r3, r2
 80083f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	4a21      	ldr	r2, [pc, #132]	; (8008484 <TIM_OC3_SetConfig+0xe0>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d003      	beq.n	800840a <TIM_OC3_SetConfig+0x66>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4a20      	ldr	r2, [pc, #128]	; (8008488 <TIM_OC3_SetConfig+0xe4>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d10d      	bne.n	8008426 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008410:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	68db      	ldr	r3, [r3, #12]
 8008416:	021b      	lsls	r3, r3, #8
 8008418:	697a      	ldr	r2, [r7, #20]
 800841a:	4313      	orrs	r3, r2
 800841c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008424:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a16      	ldr	r2, [pc, #88]	; (8008484 <TIM_OC3_SetConfig+0xe0>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d003      	beq.n	8008436 <TIM_OC3_SetConfig+0x92>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a15      	ldr	r2, [pc, #84]	; (8008488 <TIM_OC3_SetConfig+0xe4>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d113      	bne.n	800845e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800843c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	695b      	ldr	r3, [r3, #20]
 800844a:	011b      	lsls	r3, r3, #4
 800844c:	693a      	ldr	r2, [r7, #16]
 800844e:	4313      	orrs	r3, r2
 8008450:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	699b      	ldr	r3, [r3, #24]
 8008456:	011b      	lsls	r3, r3, #4
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	4313      	orrs	r3, r2
 800845c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	685a      	ldr	r2, [r3, #4]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	621a      	str	r2, [r3, #32]
}
 8008478:	bf00      	nop
 800847a:	371c      	adds	r7, #28
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr
 8008484:	40010000 	.word	0x40010000
 8008488:	40010400 	.word	0x40010400

0800848c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800848c:	b480      	push	{r7}
 800848e:	b087      	sub	sp, #28
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6a1b      	ldr	r3, [r3, #32]
 800849a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a1b      	ldr	r3, [r3, #32]
 80084a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	69db      	ldr	r3, [r3, #28]
 80084b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	021b      	lsls	r3, r3, #8
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80084d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	031b      	lsls	r3, r3, #12
 80084de:	693a      	ldr	r2, [r7, #16]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4a12      	ldr	r2, [pc, #72]	; (8008530 <TIM_OC4_SetConfig+0xa4>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d003      	beq.n	80084f4 <TIM_OC4_SetConfig+0x68>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a11      	ldr	r2, [pc, #68]	; (8008534 <TIM_OC4_SetConfig+0xa8>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d109      	bne.n	8008508 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	695b      	ldr	r3, [r3, #20]
 8008500:	019b      	lsls	r3, r3, #6
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	4313      	orrs	r3, r2
 8008506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	697a      	ldr	r2, [r7, #20]
 800850c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	685a      	ldr	r2, [r3, #4]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	693a      	ldr	r2, [r7, #16]
 8008520:	621a      	str	r2, [r3, #32]
}
 8008522:	bf00      	nop
 8008524:	371c      	adds	r7, #28
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	40010000 	.word	0x40010000
 8008534:	40010400 	.word	0x40010400

08008538 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008538:	b480      	push	{r7}
 800853a:	b087      	sub	sp, #28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6a1b      	ldr	r3, [r3, #32]
 8008548:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6a1b      	ldr	r3, [r3, #32]
 800854e:	f023 0201 	bic.w	r2, r3, #1
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	699b      	ldr	r3, [r3, #24]
 800855a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	011b      	lsls	r3, r3, #4
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	4313      	orrs	r3, r2
 800856c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	f023 030a 	bic.w	r3, r3, #10
 8008574:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008576:	697a      	ldr	r2, [r7, #20]
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	4313      	orrs	r3, r2
 800857c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	693a      	ldr	r2, [r7, #16]
 8008582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	697a      	ldr	r2, [r7, #20]
 8008588:	621a      	str	r2, [r3, #32]
}
 800858a:	bf00      	nop
 800858c:	371c      	adds	r7, #28
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr

08008596 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008596:	b480      	push	{r7}
 8008598:	b087      	sub	sp, #28
 800859a:	af00      	add	r7, sp, #0
 800859c:	60f8      	str	r0, [r7, #12]
 800859e:	60b9      	str	r1, [r7, #8]
 80085a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	f023 0210 	bic.w	r2, r3, #16
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	699b      	ldr	r3, [r3, #24]
 80085b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6a1b      	ldr	r3, [r3, #32]
 80085b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	031b      	lsls	r3, r3, #12
 80085c6:	697a      	ldr	r2, [r7, #20]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80085d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	011b      	lsls	r3, r3, #4
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	4313      	orrs	r3, r2
 80085dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	697a      	ldr	r2, [r7, #20]
 80085e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	693a      	ldr	r2, [r7, #16]
 80085e8:	621a      	str	r2, [r3, #32]
}
 80085ea:	bf00      	nop
 80085ec:	371c      	adds	r7, #28
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr

080085f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085f6:	b480      	push	{r7}
 80085f8:	b085      	sub	sp, #20
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
 80085fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800860c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800860e:	683a      	ldr	r2, [r7, #0]
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	4313      	orrs	r3, r2
 8008614:	f043 0307 	orr.w	r3, r3, #7
 8008618:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	609a      	str	r2, [r3, #8]
}
 8008620:	bf00      	nop
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800862c:	b480      	push	{r7}
 800862e:	b087      	sub	sp, #28
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	607a      	str	r2, [r7, #4]
 8008638:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	689b      	ldr	r3, [r3, #8]
 800863e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008646:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	021a      	lsls	r2, r3, #8
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	431a      	orrs	r2, r3
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	4313      	orrs	r3, r2
 8008654:	697a      	ldr	r2, [r7, #20]
 8008656:	4313      	orrs	r3, r2
 8008658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	697a      	ldr	r2, [r7, #20]
 800865e:	609a      	str	r2, [r3, #8]
}
 8008660:	bf00      	nop
 8008662:	371c      	adds	r7, #28
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800866c:	b480      	push	{r7}
 800866e:	b087      	sub	sp, #28
 8008670:	af00      	add	r7, sp, #0
 8008672:	60f8      	str	r0, [r7, #12]
 8008674:	60b9      	str	r1, [r7, #8]
 8008676:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	f003 031f 	and.w	r3, r3, #31
 800867e:	2201      	movs	r2, #1
 8008680:	fa02 f303 	lsl.w	r3, r2, r3
 8008684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	6a1a      	ldr	r2, [r3, #32]
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	43db      	mvns	r3, r3
 800868e:	401a      	ands	r2, r3
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	6a1a      	ldr	r2, [r3, #32]
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	f003 031f 	and.w	r3, r3, #31
 800869e:	6879      	ldr	r1, [r7, #4]
 80086a0:	fa01 f303 	lsl.w	r3, r1, r3
 80086a4:	431a      	orrs	r2, r3
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	621a      	str	r2, [r3, #32]
}
 80086aa:	bf00      	nop
 80086ac:	371c      	adds	r7, #28
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
	...

080086b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d101      	bne.n	80086d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086cc:	2302      	movs	r3, #2
 80086ce:	e05a      	b.n	8008786 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2202      	movs	r2, #2
 80086dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	4313      	orrs	r3, r2
 8008700:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68fa      	ldr	r2, [r7, #12]
 8008708:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a21      	ldr	r2, [pc, #132]	; (8008794 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d022      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800871c:	d01d      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a1d      	ldr	r2, [pc, #116]	; (8008798 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d018      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a1b      	ldr	r2, [pc, #108]	; (800879c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d013      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a1a      	ldr	r2, [pc, #104]	; (80087a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d00e      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a18      	ldr	r2, [pc, #96]	; (80087a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d009      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a17      	ldr	r2, [pc, #92]	; (80087a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d004      	beq.n	800875a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a15      	ldr	r2, [pc, #84]	; (80087ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d10c      	bne.n	8008774 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008760:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	68ba      	ldr	r2, [r7, #8]
 8008768:	4313      	orrs	r3, r2
 800876a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	68ba      	ldr	r2, [r7, #8]
 8008772:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008784:	2300      	movs	r3, #0
}
 8008786:	4618      	mov	r0, r3
 8008788:	3714      	adds	r7, #20
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	40010000 	.word	0x40010000
 8008798:	40000400 	.word	0x40000400
 800879c:	40000800 	.word	0x40000800
 80087a0:	40000c00 	.word	0x40000c00
 80087a4:	40010400 	.word	0x40010400
 80087a8:	40014000 	.word	0x40014000
 80087ac:	40001800 	.word	0x40001800

080087b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80087ba:	2300      	movs	r3, #0
 80087bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d101      	bne.n	80087cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80087c8:	2302      	movs	r3, #2
 80087ca:	e03d      	b.n	8008848 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	68db      	ldr	r3, [r3, #12]
 80087de:	4313      	orrs	r3, r2
 80087e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	4313      	orrs	r3, r2
 80087ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4313      	orrs	r3, r2
 800880a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	691b      	ldr	r3, [r3, #16]
 8008816:	4313      	orrs	r3, r2
 8008818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	695b      	ldr	r3, [r3, #20]
 8008824:	4313      	orrs	r3, r2
 8008826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	69db      	ldr	r3, [r3, #28]
 8008832:	4313      	orrs	r3, r2
 8008834:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008846:	2300      	movs	r3, #0
}
 8008848:	4618      	mov	r0, r3
 800884a:	3714      	adds	r7, #20
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008854:	b480      	push	{r7}
 8008856:	b083      	sub	sp, #12
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008870:	bf00      	nop
 8008872:	370c      	adds	r7, #12
 8008874:	46bd      	mov	sp, r7
 8008876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887a:	4770      	bx	lr

0800887c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b082      	sub	sp, #8
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d101      	bne.n	800888e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	e03f      	b.n	800890e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008894:	b2db      	uxtb	r3, r3
 8008896:	2b00      	cmp	r3, #0
 8008898:	d106      	bne.n	80088a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7fc f912 	bl	8004acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2224      	movs	r2, #36	; 0x24
 80088ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68da      	ldr	r2, [r3, #12]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f000 ff43 	bl	800974c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	691a      	ldr	r2, [r3, #16]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	695a      	ldr	r2, [r3, #20]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	68da      	ldr	r2, [r3, #12]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2220      	movs	r2, #32
 8008900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2220      	movs	r2, #32
 8008908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	3708      	adds	r7, #8
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
	...

08008918 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b08c      	sub	sp, #48	; 0x30
 800891c:	af00      	add	r7, sp, #0
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	4613      	mov	r3, r2
 8008924:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800892c:	b2db      	uxtb	r3, r3
 800892e:	2b20      	cmp	r3, #32
 8008930:	d165      	bne.n	80089fe <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <HAL_UART_Transmit_DMA+0x26>
 8008938:	88fb      	ldrh	r3, [r7, #6]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d101      	bne.n	8008942 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	e05e      	b.n	8008a00 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008948:	2b01      	cmp	r3, #1
 800894a:	d101      	bne.n	8008950 <HAL_UART_Transmit_DMA+0x38>
 800894c:	2302      	movs	r3, #2
 800894e:	e057      	b.n	8008a00 <HAL_UART_Transmit_DMA+0xe8>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	2201      	movs	r2, #1
 8008954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	88fa      	ldrh	r2, [r7, #6]
 8008962:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	88fa      	ldrh	r2, [r7, #6]
 8008968:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2200      	movs	r2, #0
 800896e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2221      	movs	r2, #33	; 0x21
 8008974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800897c:	4a22      	ldr	r2, [pc, #136]	; (8008a08 <HAL_UART_Transmit_DMA+0xf0>)
 800897e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008984:	4a21      	ldr	r2, [pc, #132]	; (8008a0c <HAL_UART_Transmit_DMA+0xf4>)
 8008986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800898c:	4a20      	ldr	r2, [pc, #128]	; (8008a10 <HAL_UART_Transmit_DMA+0xf8>)
 800898e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008994:	2200      	movs	r2, #0
 8008996:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008998:	f107 0308 	add.w	r3, r7, #8
 800899c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80089a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089a4:	6819      	ldr	r1, [r3, #0]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	3304      	adds	r3, #4
 80089ac:	461a      	mov	r2, r3
 80089ae:	88fb      	ldrh	r3, [r7, #6]
 80089b0:	f7fc fc92 	bl	80052d8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80089bc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	3314      	adds	r3, #20
 80089cc:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	e853 3f00 	ldrex	r3, [r3]
 80089d4:	617b      	str	r3, [r7, #20]
   return(result);
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	3314      	adds	r3, #20
 80089e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089e6:	627a      	str	r2, [r7, #36]	; 0x24
 80089e8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ea:	6a39      	ldr	r1, [r7, #32]
 80089ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ee:	e841 2300 	strex	r3, r2, [r1]
 80089f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1e5      	bne.n	80089c6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80089fa:	2300      	movs	r3, #0
 80089fc:	e000      	b.n	8008a00 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80089fe:	2302      	movs	r3, #2
  }
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3730      	adds	r7, #48	; 0x30
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	08008fe5 	.word	0x08008fe5
 8008a0c:	0800907f 	.word	0x0800907f
 8008a10:	080091f7 	.word	0x080091f7

08008a14 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b084      	sub	sp, #16
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	2b20      	cmp	r3, #32
 8008a2c:	d11d      	bne.n	8008a6a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d002      	beq.n	8008a3a <HAL_UART_Receive_DMA+0x26>
 8008a34:	88fb      	ldrh	r3, [r7, #6]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e016      	b.n	8008a6c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <HAL_UART_Receive_DMA+0x38>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e00f      	b.n	8008a6c <HAL_UART_Receive_DMA+0x58>
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2200      	movs	r2, #0
 8008a58:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008a5a:	88fb      	ldrh	r3, [r7, #6]
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	68b9      	ldr	r1, [r7, #8]
 8008a60:	68f8      	ldr	r0, [r7, #12]
 8008a62:	f000 fc13 	bl	800928c <UART_Start_Receive_DMA>
 8008a66:	4603      	mov	r3, r0
 8008a68:	e000      	b.n	8008a6c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008a6a:	2302      	movs	r3, #2
  }
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3710      	adds	r7, #16
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd80      	pop	{r7, pc}

08008a74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b0ba      	sub	sp, #232	; 0xe8
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008aaa:	f003 030f 	and.w	r3, r3, #15
 8008aae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008ab2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10f      	bne.n	8008ada <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d009      	beq.n	8008ada <HAL_UART_IRQHandler+0x66>
 8008ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008aca:	f003 0320 	and.w	r3, r3, #32
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d003      	beq.n	8008ada <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 fd7f 	bl	80095d6 <UART_Receive_IT>
      return;
 8008ad8:	e256      	b.n	8008f88 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f000 80de 	beq.w	8008ca0 <HAL_UART_IRQHandler+0x22c>
 8008ae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d106      	bne.n	8008afe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008af4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	f000 80d1 	beq.w	8008ca0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00b      	beq.n	8008b22 <HAL_UART_IRQHandler+0xae>
 8008b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d005      	beq.n	8008b22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b1a:	f043 0201 	orr.w	r2, r3, #1
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b26:	f003 0304 	and.w	r3, r3, #4
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d00b      	beq.n	8008b46 <HAL_UART_IRQHandler+0xd2>
 8008b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b32:	f003 0301 	and.w	r3, r3, #1
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d005      	beq.n	8008b46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3e:	f043 0202 	orr.w	r2, r3, #2
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b4a:	f003 0302 	and.w	r3, r3, #2
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00b      	beq.n	8008b6a <HAL_UART_IRQHandler+0xf6>
 8008b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b56:	f003 0301 	and.w	r3, r3, #1
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d005      	beq.n	8008b6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b62:	f043 0204 	orr.w	r2, r3, #4
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b6e:	f003 0308 	and.w	r3, r3, #8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d011      	beq.n	8008b9a <HAL_UART_IRQHandler+0x126>
 8008b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b7a:	f003 0320 	and.w	r3, r3, #32
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d105      	bne.n	8008b8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b86:	f003 0301 	and.w	r3, r3, #1
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d005      	beq.n	8008b9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b92:	f043 0208 	orr.w	r2, r3, #8
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	f000 81ed 	beq.w	8008f7e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ba8:	f003 0320 	and.w	r3, r3, #32
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d008      	beq.n	8008bc2 <HAL_UART_IRQHandler+0x14e>
 8008bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bb4:	f003 0320 	and.w	r3, r3, #32
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d002      	beq.n	8008bc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fd0a 	bl	80095d6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	695b      	ldr	r3, [r3, #20]
 8008bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bcc:	2b40      	cmp	r3, #64	; 0x40
 8008bce:	bf0c      	ite	eq
 8008bd0:	2301      	moveq	r3, #1
 8008bd2:	2300      	movne	r3, #0
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bde:	f003 0308 	and.w	r3, r3, #8
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d103      	bne.n	8008bee <HAL_UART_IRQHandler+0x17a>
 8008be6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d04f      	beq.n	8008c8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fc12 	bl	8009418 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bfe:	2b40      	cmp	r3, #64	; 0x40
 8008c00:	d141      	bne.n	8008c86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	3314      	adds	r3, #20
 8008c08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008c10:	e853 3f00 	ldrex	r3, [r3]
 8008c14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008c1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	3314      	adds	r3, #20
 8008c2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008c2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008c32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008c3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008c3e:	e841 2300 	strex	r3, r2, [r1]
 8008c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1d9      	bne.n	8008c02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d013      	beq.n	8008c7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5a:	4a7d      	ldr	r2, [pc, #500]	; (8008e50 <HAL_UART_IRQHandler+0x3dc>)
 8008c5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7fc fc00 	bl	8005468 <HAL_DMA_Abort_IT>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d016      	beq.n	8008c9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008c78:	4610      	mov	r0, r2
 8008c7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c7c:	e00e      	b.n	8008c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 f99a 	bl	8008fb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c84:	e00a      	b.n	8008c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 f996 	bl	8008fb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c8c:	e006      	b.n	8008c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f992 	bl	8008fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008c9a:	e170      	b.n	8008f7e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c9c:	bf00      	nop
    return;
 8008c9e:	e16e      	b.n	8008f7e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	f040 814a 	bne.w	8008f3e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008cae:	f003 0310 	and.w	r3, r3, #16
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	f000 8143 	beq.w	8008f3e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008cbc:	f003 0310 	and.w	r3, r3, #16
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f000 813c 	beq.w	8008f3e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	60bb      	str	r3, [r7, #8]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	60bb      	str	r3, [r7, #8]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	60bb      	str	r3, [r7, #8]
 8008cda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	695b      	ldr	r3, [r3, #20]
 8008ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ce6:	2b40      	cmp	r3, #64	; 0x40
 8008ce8:	f040 80b4 	bne.w	8008e54 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	685b      	ldr	r3, [r3, #4]
 8008cf4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f000 8140 	beq.w	8008f82 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	f080 8139 	bcs.w	8008f82 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008d16:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d1c:	69db      	ldr	r3, [r3, #28]
 8008d1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d22:	f000 8088 	beq.w	8008e36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	330c      	adds	r3, #12
 8008d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d34:	e853 3f00 	ldrex	r3, [r3]
 8008d38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008d3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	330c      	adds	r3, #12
 8008d4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008d52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008d5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008d62:	e841 2300 	strex	r3, r2, [r1]
 8008d66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008d6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1d9      	bne.n	8008d26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3314      	adds	r3, #20
 8008d78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d7c:	e853 3f00 	ldrex	r3, [r3]
 8008d80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008d82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d84:	f023 0301 	bic.w	r3, r3, #1
 8008d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	3314      	adds	r3, #20
 8008d92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008d9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008d9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008da2:	e841 2300 	strex	r3, r2, [r1]
 8008da6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008da8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d1e1      	bne.n	8008d72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	3314      	adds	r3, #20
 8008db4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008db8:	e853 3f00 	ldrex	r3, [r3]
 8008dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008dc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	3314      	adds	r3, #20
 8008dce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008dd2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008dd4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008dd8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008de0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d1e3      	bne.n	8008dae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2220      	movs	r2, #32
 8008dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	330c      	adds	r3, #12
 8008dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dfe:	e853 3f00 	ldrex	r3, [r3]
 8008e02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e06:	f023 0310 	bic.w	r3, r3, #16
 8008e0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	330c      	adds	r3, #12
 8008e14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008e18:	65ba      	str	r2, [r7, #88]	; 0x58
 8008e1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008e1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e20:	e841 2300 	strex	r3, r2, [r1]
 8008e24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d1e3      	bne.n	8008df4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e30:	4618      	mov	r0, r3
 8008e32:	f7fc faa9 	bl	8005388 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	1ad3      	subs	r3, r2, r3
 8008e42:	b29b      	uxth	r3, r3
 8008e44:	4619      	mov	r1, r3
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 f8c0 	bl	8008fcc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e4c:	e099      	b.n	8008f82 <HAL_UART_IRQHandler+0x50e>
 8008e4e:	bf00      	nop
 8008e50:	080094df 	.word	0x080094df
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	1ad3      	subs	r3, r2, r3
 8008e60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f000 808b 	beq.w	8008f86 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008e70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	f000 8086 	beq.w	8008f86 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	330c      	adds	r3, #12
 8008e80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e84:	e853 3f00 	ldrex	r3, [r3]
 8008e88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	330c      	adds	r3, #12
 8008e9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008e9e:	647a      	str	r2, [r7, #68]	; 0x44
 8008ea0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ea4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ea6:	e841 2300 	strex	r3, r2, [r1]
 8008eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1e3      	bne.n	8008e7a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	3314      	adds	r3, #20
 8008eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	f023 0301 	bic.w	r3, r3, #1
 8008ec8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	3314      	adds	r3, #20
 8008ed2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008ed6:	633a      	str	r2, [r7, #48]	; 0x30
 8008ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ede:	e841 2300 	strex	r3, r2, [r1]
 8008ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e3      	bne.n	8008eb2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2220      	movs	r2, #32
 8008eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	330c      	adds	r3, #12
 8008efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	e853 3f00 	ldrex	r3, [r3]
 8008f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f023 0310 	bic.w	r3, r3, #16
 8008f0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	330c      	adds	r3, #12
 8008f18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008f1c:	61fa      	str	r2, [r7, #28]
 8008f1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f20:	69b9      	ldr	r1, [r7, #24]
 8008f22:	69fa      	ldr	r2, [r7, #28]
 8008f24:	e841 2300 	strex	r3, r2, [r1]
 8008f28:	617b      	str	r3, [r7, #20]
   return(result);
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d1e3      	bne.n	8008ef8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f34:	4619      	mov	r1, r3
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 f848 	bl	8008fcc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f3c:	e023      	b.n	8008f86 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d009      	beq.n	8008f5e <HAL_UART_IRQHandler+0x4ea>
 8008f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d003      	beq.n	8008f5e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 fad5 	bl	8009506 <UART_Transmit_IT>
    return;
 8008f5c:	e014      	b.n	8008f88 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d00e      	beq.n	8008f88 <HAL_UART_IRQHandler+0x514>
 8008f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d008      	beq.n	8008f88 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 fb15 	bl	80095a6 <UART_EndTransmit_IT>
    return;
 8008f7c:	e004      	b.n	8008f88 <HAL_UART_IRQHandler+0x514>
    return;
 8008f7e:	bf00      	nop
 8008f80:	e002      	b.n	8008f88 <HAL_UART_IRQHandler+0x514>
      return;
 8008f82:	bf00      	nop
 8008f84:	e000      	b.n	8008f88 <HAL_UART_IRQHandler+0x514>
      return;
 8008f86:	bf00      	nop
  }
}
 8008f88:	37e8      	adds	r7, #232	; 0xe8
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	bf00      	nop

08008f90 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008fc0:	bf00      	nop
 8008fc2:	370c      	adds	r7, #12
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fca:	4770      	bx	lr

08008fcc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	460b      	mov	r3, r1
 8008fd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fd8:	bf00      	nop
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe2:	4770      	bx	lr

08008fe4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b090      	sub	sp, #64	; 0x40
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d137      	bne.n	8009070 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009002:	2200      	movs	r2, #0
 8009004:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	3314      	adds	r3, #20
 800900c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009010:	e853 3f00 	ldrex	r3, [r3]
 8009014:	623b      	str	r3, [r7, #32]
   return(result);
 8009016:	6a3b      	ldr	r3, [r7, #32]
 8009018:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800901c:	63bb      	str	r3, [r7, #56]	; 0x38
 800901e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	3314      	adds	r3, #20
 8009024:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009026:	633a      	str	r2, [r7, #48]	; 0x30
 8009028:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800902c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800902e:	e841 2300 	strex	r3, r2, [r1]
 8009032:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1e5      	bne.n	8009006 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800903a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	330c      	adds	r3, #12
 8009040:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	e853 3f00 	ldrex	r3, [r3]
 8009048:	60fb      	str	r3, [r7, #12]
   return(result);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009050:	637b      	str	r3, [r7, #52]	; 0x34
 8009052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	330c      	adds	r3, #12
 8009058:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800905a:	61fa      	str	r2, [r7, #28]
 800905c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905e:	69b9      	ldr	r1, [r7, #24]
 8009060:	69fa      	ldr	r2, [r7, #28]
 8009062:	e841 2300 	strex	r3, r2, [r1]
 8009066:	617b      	str	r3, [r7, #20]
   return(result);
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1e5      	bne.n	800903a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800906e:	e002      	b.n	8009076 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009070:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009072:	f7f7 ffb1 	bl	8000fd8 <HAL_UART_TxCpltCallback>
}
 8009076:	bf00      	nop
 8009078:	3740      	adds	r7, #64	; 0x40
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b084      	sub	sp, #16
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f7ff ff7f 	bl	8008f90 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009092:	bf00      	nop
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800909a:	b580      	push	{r7, lr}
 800909c:	b09c      	sub	sp, #112	; 0x70
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a6:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d172      	bne.n	800919c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80090b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090b8:	2200      	movs	r2, #0
 80090ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	330c      	adds	r3, #12
 80090c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090c6:	e853 3f00 	ldrex	r3, [r3]
 80090ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80090d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	330c      	adds	r3, #12
 80090da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80090dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80090de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80090e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80090e4:	e841 2300 	strex	r3, r2, [r1]
 80090e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80090ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1e5      	bne.n	80090bc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	3314      	adds	r3, #20
 80090f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fa:	e853 3f00 	ldrex	r3, [r3]
 80090fe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009102:	f023 0301 	bic.w	r3, r3, #1
 8009106:	667b      	str	r3, [r7, #100]	; 0x64
 8009108:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	3314      	adds	r3, #20
 800910e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009110:	647a      	str	r2, [r7, #68]	; 0x44
 8009112:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009114:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009116:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009118:	e841 2300 	strex	r3, r2, [r1]
 800911c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800911e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009120:	2b00      	cmp	r3, #0
 8009122:	d1e5      	bne.n	80090f0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009124:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	3314      	adds	r3, #20
 800912a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	e853 3f00 	ldrex	r3, [r3]
 8009132:	623b      	str	r3, [r7, #32]
   return(result);
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800913a:	663b      	str	r3, [r7, #96]	; 0x60
 800913c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3314      	adds	r3, #20
 8009142:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009144:	633a      	str	r2, [r7, #48]	; 0x30
 8009146:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009148:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800914a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800914c:	e841 2300 	strex	r3, r2, [r1]
 8009150:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009154:	2b00      	cmp	r3, #0
 8009156:	d1e5      	bne.n	8009124 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800915a:	2220      	movs	r2, #32
 800915c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009164:	2b01      	cmp	r3, #1
 8009166:	d119      	bne.n	800919c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	330c      	adds	r3, #12
 800916e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	e853 3f00 	ldrex	r3, [r3]
 8009176:	60fb      	str	r3, [r7, #12]
   return(result);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f023 0310 	bic.w	r3, r3, #16
 800917e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009180:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	330c      	adds	r3, #12
 8009186:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009188:	61fa      	str	r2, [r7, #28]
 800918a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918c:	69b9      	ldr	r1, [r7, #24]
 800918e:	69fa      	ldr	r2, [r7, #28]
 8009190:	e841 2300 	strex	r3, r2, [r1]
 8009194:	617b      	str	r3, [r7, #20]
   return(result);
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d1e5      	bne.n	8009168 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800919c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800919e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d106      	bne.n	80091b2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80091a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80091a8:	4619      	mov	r1, r3
 80091aa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80091ac:	f7ff ff0e 	bl	8008fcc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091b0:	e002      	b.n	80091b8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80091b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80091b4:	f7f7 ff2c 	bl	8001010 <HAL_UART_RxCpltCallback>
}
 80091b8:	bf00      	nop
 80091ba:	3770      	adds	r7, #112	; 0x70
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091cc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091d2:	2b01      	cmp	r3, #1
 80091d4:	d108      	bne.n	80091e8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80091da:	085b      	lsrs	r3, r3, #1
 80091dc:	b29b      	uxth	r3, r3
 80091de:	4619      	mov	r1, r3
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f7ff fef3 	bl	8008fcc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091e6:	e002      	b.n	80091ee <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f7ff fedb 	bl	8008fa4 <HAL_UART_RxHalfCpltCallback>
}
 80091ee:	bf00      	nop
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b084      	sub	sp, #16
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80091fe:	2300      	movs	r3, #0
 8009200:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009206:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	695b      	ldr	r3, [r3, #20]
 800920e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009212:	2b80      	cmp	r3, #128	; 0x80
 8009214:	bf0c      	ite	eq
 8009216:	2301      	moveq	r3, #1
 8009218:	2300      	movne	r3, #0
 800921a:	b2db      	uxtb	r3, r3
 800921c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009224:	b2db      	uxtb	r3, r3
 8009226:	2b21      	cmp	r3, #33	; 0x21
 8009228:	d108      	bne.n	800923c <UART_DMAError+0x46>
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d005      	beq.n	800923c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	2200      	movs	r2, #0
 8009234:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009236:	68b8      	ldr	r0, [r7, #8]
 8009238:	f000 f8c6 	bl	80093c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009246:	2b40      	cmp	r3, #64	; 0x40
 8009248:	bf0c      	ite	eq
 800924a:	2301      	moveq	r3, #1
 800924c:	2300      	movne	r3, #0
 800924e:	b2db      	uxtb	r3, r3
 8009250:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b22      	cmp	r3, #34	; 0x22
 800925c:	d108      	bne.n	8009270 <UART_DMAError+0x7a>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d005      	beq.n	8009270 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	2200      	movs	r2, #0
 8009268:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800926a:	68b8      	ldr	r0, [r7, #8]
 800926c:	f000 f8d4 	bl	8009418 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009274:	f043 0210 	orr.w	r2, r3, #16
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800927c:	68b8      	ldr	r0, [r7, #8]
 800927e:	f7ff fe9b 	bl	8008fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009282:	bf00      	nop
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
	...

0800928c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b098      	sub	sp, #96	; 0x60
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	4613      	mov	r3, r2
 8009298:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800929a:	68ba      	ldr	r2, [r7, #8]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	88fa      	ldrh	r2, [r7, #6]
 80092a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2200      	movs	r2, #0
 80092aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2222      	movs	r2, #34	; 0x22
 80092b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092b8:	4a40      	ldr	r2, [pc, #256]	; (80093bc <UART_Start_Receive_DMA+0x130>)
 80092ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c0:	4a3f      	ldr	r2, [pc, #252]	; (80093c0 <UART_Start_Receive_DMA+0x134>)
 80092c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c8:	4a3e      	ldr	r2, [pc, #248]	; (80093c4 <UART_Start_Receive_DMA+0x138>)
 80092ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d0:	2200      	movs	r2, #0
 80092d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80092d4:	f107 0308 	add.w	r3, r7, #8
 80092d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	3304      	adds	r3, #4
 80092e4:	4619      	mov	r1, r3
 80092e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	f7fb fff4 	bl	80052d8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80092f0:	2300      	movs	r3, #0
 80092f2:	613b      	str	r3, [r7, #16]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	613b      	str	r3, [r7, #16]
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	613b      	str	r3, [r7, #16]
 8009304:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2200      	movs	r2, #0
 800930a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d019      	beq.n	800934a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	330c      	adds	r3, #12
 800931c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009320:	e853 3f00 	ldrex	r3, [r3]
 8009324:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800932c:	65bb      	str	r3, [r7, #88]	; 0x58
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	330c      	adds	r3, #12
 8009334:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009336:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009338:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800933c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800933e:	e841 2300 	strex	r3, r2, [r1]
 8009342:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1e5      	bne.n	8009316 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	3314      	adds	r3, #20
 8009350:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800935a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800935c:	f043 0301 	orr.w	r3, r3, #1
 8009360:	657b      	str	r3, [r7, #84]	; 0x54
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	3314      	adds	r3, #20
 8009368:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800936a:	63ba      	str	r2, [r7, #56]	; 0x38
 800936c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009370:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009372:	e841 2300 	strex	r3, r2, [r1]
 8009376:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1e5      	bne.n	800934a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3314      	adds	r3, #20
 8009384:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009386:	69bb      	ldr	r3, [r7, #24]
 8009388:	e853 3f00 	ldrex	r3, [r3]
 800938c:	617b      	str	r3, [r7, #20]
   return(result);
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009394:	653b      	str	r3, [r7, #80]	; 0x50
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	3314      	adds	r3, #20
 800939c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800939e:	627a      	str	r2, [r7, #36]	; 0x24
 80093a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a2:	6a39      	ldr	r1, [r7, #32]
 80093a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093a6:	e841 2300 	strex	r3, r2, [r1]
 80093aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d1e5      	bne.n	800937e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3760      	adds	r7, #96	; 0x60
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	0800909b 	.word	0x0800909b
 80093c0:	080091c1 	.word	0x080091c1
 80093c4:	080091f7 	.word	0x080091f7

080093c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b089      	sub	sp, #36	; 0x24
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	330c      	adds	r3, #12
 80093d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	60bb      	str	r3, [r7, #8]
   return(result);
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80093e6:	61fb      	str	r3, [r7, #28]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	330c      	adds	r3, #12
 80093ee:	69fa      	ldr	r2, [r7, #28]
 80093f0:	61ba      	str	r2, [r7, #24]
 80093f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f4:	6979      	ldr	r1, [r7, #20]
 80093f6:	69ba      	ldr	r2, [r7, #24]
 80093f8:	e841 2300 	strex	r3, r2, [r1]
 80093fc:	613b      	str	r3, [r7, #16]
   return(result);
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d1e5      	bne.n	80093d0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2220      	movs	r2, #32
 8009408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800940c:	bf00      	nop
 800940e:	3724      	adds	r7, #36	; 0x24
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr

08009418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009418:	b480      	push	{r7}
 800941a:	b095      	sub	sp, #84	; 0x54
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	330c      	adds	r3, #12
 8009426:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800942a:	e853 3f00 	ldrex	r3, [r3]
 800942e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009432:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	330c      	adds	r3, #12
 800943e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009440:	643a      	str	r2, [r7, #64]	; 0x40
 8009442:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009444:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009446:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009448:	e841 2300 	strex	r3, r2, [r1]
 800944c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800944e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1e5      	bne.n	8009420 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	3314      	adds	r3, #20
 800945a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945c:	6a3b      	ldr	r3, [r7, #32]
 800945e:	e853 3f00 	ldrex	r3, [r3]
 8009462:	61fb      	str	r3, [r7, #28]
   return(result);
 8009464:	69fb      	ldr	r3, [r7, #28]
 8009466:	f023 0301 	bic.w	r3, r3, #1
 800946a:	64bb      	str	r3, [r7, #72]	; 0x48
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	3314      	adds	r3, #20
 8009472:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009474:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009476:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009478:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800947a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800947c:	e841 2300 	strex	r3, r2, [r1]
 8009480:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009484:	2b00      	cmp	r3, #0
 8009486:	d1e5      	bne.n	8009454 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800948c:	2b01      	cmp	r3, #1
 800948e:	d119      	bne.n	80094c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	330c      	adds	r3, #12
 8009496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	e853 3f00 	ldrex	r3, [r3]
 800949e:	60bb      	str	r3, [r7, #8]
   return(result);
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f023 0310 	bic.w	r3, r3, #16
 80094a6:	647b      	str	r3, [r7, #68]	; 0x44
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	330c      	adds	r3, #12
 80094ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094b0:	61ba      	str	r2, [r7, #24]
 80094b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b4:	6979      	ldr	r1, [r7, #20]
 80094b6:	69ba      	ldr	r2, [r7, #24]
 80094b8:	e841 2300 	strex	r3, r2, [r1]
 80094bc:	613b      	str	r3, [r7, #16]
   return(result);
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1e5      	bne.n	8009490 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2220      	movs	r2, #32
 80094c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80094d2:	bf00      	nop
 80094d4:	3754      	adds	r7, #84	; 0x54
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr

080094de <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b084      	sub	sp, #16
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2200      	movs	r2, #0
 80094f0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2200      	movs	r2, #0
 80094f6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094f8:	68f8      	ldr	r0, [r7, #12]
 80094fa:	f7ff fd5d 	bl	8008fb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094fe:	bf00      	nop
 8009500:	3710      	adds	r7, #16
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009506:	b480      	push	{r7}
 8009508:	b085      	sub	sp, #20
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b21      	cmp	r3, #33	; 0x21
 8009518:	d13e      	bne.n	8009598 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	689b      	ldr	r3, [r3, #8]
 800951e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009522:	d114      	bne.n	800954e <UART_Transmit_IT+0x48>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d110      	bne.n	800954e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a1b      	ldr	r3, [r3, #32]
 8009530:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	881b      	ldrh	r3, [r3, #0]
 8009536:	461a      	mov	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009540:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	1c9a      	adds	r2, r3, #2
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	621a      	str	r2, [r3, #32]
 800954c:	e008      	b.n	8009560 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6a1b      	ldr	r3, [r3, #32]
 8009552:	1c59      	adds	r1, r3, #1
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	6211      	str	r1, [r2, #32]
 8009558:	781a      	ldrb	r2, [r3, #0]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009564:	b29b      	uxth	r3, r3
 8009566:	3b01      	subs	r3, #1
 8009568:	b29b      	uxth	r3, r3
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	4619      	mov	r1, r3
 800956e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009570:	2b00      	cmp	r3, #0
 8009572:	d10f      	bne.n	8009594 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68da      	ldr	r2, [r3, #12]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009582:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	68da      	ldr	r2, [r3, #12]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009592:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009594:	2300      	movs	r3, #0
 8009596:	e000      	b.n	800959a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009598:	2302      	movs	r3, #2
  }
}
 800959a:	4618      	mov	r0, r3
 800959c:	3714      	adds	r7, #20
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr

080095a6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b082      	sub	sp, #8
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	68da      	ldr	r2, [r3, #12]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095bc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2220      	movs	r2, #32
 80095c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7f7 fd06 	bl	8000fd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80095cc:	2300      	movs	r3, #0
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3708      	adds	r7, #8
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b08c      	sub	sp, #48	; 0x30
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	2b22      	cmp	r3, #34	; 0x22
 80095e8:	f040 80ab 	bne.w	8009742 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095f4:	d117      	bne.n	8009626 <UART_Receive_IT+0x50>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d113      	bne.n	8009626 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80095fe:	2300      	movs	r3, #0
 8009600:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009606:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	b29b      	uxth	r3, r3
 8009610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009614:	b29a      	uxth	r2, r3
 8009616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009618:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800961e:	1c9a      	adds	r2, r3, #2
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	629a      	str	r2, [r3, #40]	; 0x28
 8009624:	e026      	b.n	8009674 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800962a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800962c:	2300      	movs	r3, #0
 800962e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009638:	d007      	beq.n	800964a <UART_Receive_IT+0x74>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d10a      	bne.n	8009658 <UART_Receive_IT+0x82>
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	691b      	ldr	r3, [r3, #16]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d106      	bne.n	8009658 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	b2da      	uxtb	r2, r3
 8009652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009654:	701a      	strb	r2, [r3, #0]
 8009656:	e008      	b.n	800966a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	b2db      	uxtb	r3, r3
 8009660:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009664:	b2da      	uxtb	r2, r3
 8009666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009668:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800966e:	1c5a      	adds	r2, r3, #1
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009678:	b29b      	uxth	r3, r3
 800967a:	3b01      	subs	r3, #1
 800967c:	b29b      	uxth	r3, r3
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	4619      	mov	r1, r3
 8009682:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009684:	2b00      	cmp	r3, #0
 8009686:	d15a      	bne.n	800973e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	68da      	ldr	r2, [r3, #12]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f022 0220 	bic.w	r2, r2, #32
 8009696:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	68da      	ldr	r2, [r3, #12]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80096a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	695a      	ldr	r2, [r3, #20]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f022 0201 	bic.w	r2, r2, #1
 80096b6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2220      	movs	r2, #32
 80096bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d135      	bne.n	8009734 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	330c      	adds	r3, #12
 80096d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	e853 3f00 	ldrex	r3, [r3]
 80096dc:	613b      	str	r3, [r7, #16]
   return(result);
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f023 0310 	bic.w	r3, r3, #16
 80096e4:	627b      	str	r3, [r7, #36]	; 0x24
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	330c      	adds	r3, #12
 80096ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ee:	623a      	str	r2, [r7, #32]
 80096f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f2:	69f9      	ldr	r1, [r7, #28]
 80096f4:	6a3a      	ldr	r2, [r7, #32]
 80096f6:	e841 2300 	strex	r3, r2, [r1]
 80096fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80096fc:	69bb      	ldr	r3, [r7, #24]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1e5      	bne.n	80096ce <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	f003 0310 	and.w	r3, r3, #16
 800970c:	2b10      	cmp	r3, #16
 800970e:	d10a      	bne.n	8009726 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009710:	2300      	movs	r3, #0
 8009712:	60fb      	str	r3, [r7, #12]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	60fb      	str	r3, [r7, #12]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	60fb      	str	r3, [r7, #12]
 8009724:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800972a:	4619      	mov	r1, r3
 800972c:	6878      	ldr	r0, [r7, #4]
 800972e:	f7ff fc4d 	bl	8008fcc <HAL_UARTEx_RxEventCallback>
 8009732:	e002      	b.n	800973a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f7f7 fc6b 	bl	8001010 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800973a:	2300      	movs	r3, #0
 800973c:	e002      	b.n	8009744 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800973e:	2300      	movs	r3, #0
 8009740:	e000      	b.n	8009744 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009742:	2302      	movs	r3, #2
  }
}
 8009744:	4618      	mov	r0, r3
 8009746:	3730      	adds	r7, #48	; 0x30
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800974c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009750:	b0c0      	sub	sp, #256	; 0x100
 8009752:	af00      	add	r7, sp, #0
 8009754:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	691b      	ldr	r3, [r3, #16]
 8009760:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009768:	68d9      	ldr	r1, [r3, #12]
 800976a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800976e:	681a      	ldr	r2, [r3, #0]
 8009770:	ea40 0301 	orr.w	r3, r0, r1
 8009774:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800977a:	689a      	ldr	r2, [r3, #8]
 800977c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	431a      	orrs	r2, r3
 8009784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009788:	695b      	ldr	r3, [r3, #20]
 800978a:	431a      	orrs	r2, r3
 800978c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009790:	69db      	ldr	r3, [r3, #28]
 8009792:	4313      	orrs	r3, r2
 8009794:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80097a4:	f021 010c 	bic.w	r1, r1, #12
 80097a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097ac:	681a      	ldr	r2, [r3, #0]
 80097ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80097b2:	430b      	orrs	r3, r1
 80097b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80097b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	695b      	ldr	r3, [r3, #20]
 80097be:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80097c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097c6:	6999      	ldr	r1, [r3, #24]
 80097c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	ea40 0301 	orr.w	r3, r0, r1
 80097d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80097d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	4b8f      	ldr	r3, [pc, #572]	; (8009a18 <UART_SetConfig+0x2cc>)
 80097dc:	429a      	cmp	r2, r3
 80097de:	d005      	beq.n	80097ec <UART_SetConfig+0xa0>
 80097e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	4b8d      	ldr	r3, [pc, #564]	; (8009a1c <UART_SetConfig+0x2d0>)
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d104      	bne.n	80097f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80097ec:	f7fd fec2 	bl	8007574 <HAL_RCC_GetPCLK2Freq>
 80097f0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80097f4:	e003      	b.n	80097fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80097f6:	f7fd fea9 	bl	800754c <HAL_RCC_GetPCLK1Freq>
 80097fa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80097fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009802:	69db      	ldr	r3, [r3, #28]
 8009804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009808:	f040 810c 	bne.w	8009a24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800980c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009810:	2200      	movs	r2, #0
 8009812:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009816:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800981a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800981e:	4622      	mov	r2, r4
 8009820:	462b      	mov	r3, r5
 8009822:	1891      	adds	r1, r2, r2
 8009824:	65b9      	str	r1, [r7, #88]	; 0x58
 8009826:	415b      	adcs	r3, r3
 8009828:	65fb      	str	r3, [r7, #92]	; 0x5c
 800982a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800982e:	4621      	mov	r1, r4
 8009830:	eb12 0801 	adds.w	r8, r2, r1
 8009834:	4629      	mov	r1, r5
 8009836:	eb43 0901 	adc.w	r9, r3, r1
 800983a:	f04f 0200 	mov.w	r2, #0
 800983e:	f04f 0300 	mov.w	r3, #0
 8009842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800984a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800984e:	4690      	mov	r8, r2
 8009850:	4699      	mov	r9, r3
 8009852:	4623      	mov	r3, r4
 8009854:	eb18 0303 	adds.w	r3, r8, r3
 8009858:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800985c:	462b      	mov	r3, r5
 800985e:	eb49 0303 	adc.w	r3, r9, r3
 8009862:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800986a:	685b      	ldr	r3, [r3, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009872:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009876:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800987a:	460b      	mov	r3, r1
 800987c:	18db      	adds	r3, r3, r3
 800987e:	653b      	str	r3, [r7, #80]	; 0x50
 8009880:	4613      	mov	r3, r2
 8009882:	eb42 0303 	adc.w	r3, r2, r3
 8009886:	657b      	str	r3, [r7, #84]	; 0x54
 8009888:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800988c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009890:	f7f7 f8c0 	bl	8000a14 <__aeabi_uldivmod>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	4b61      	ldr	r3, [pc, #388]	; (8009a20 <UART_SetConfig+0x2d4>)
 800989a:	fba3 2302 	umull	r2, r3, r3, r2
 800989e:	095b      	lsrs	r3, r3, #5
 80098a0:	011c      	lsls	r4, r3, #4
 80098a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098a6:	2200      	movs	r2, #0
 80098a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80098ac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80098b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80098b4:	4642      	mov	r2, r8
 80098b6:	464b      	mov	r3, r9
 80098b8:	1891      	adds	r1, r2, r2
 80098ba:	64b9      	str	r1, [r7, #72]	; 0x48
 80098bc:	415b      	adcs	r3, r3
 80098be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80098c4:	4641      	mov	r1, r8
 80098c6:	eb12 0a01 	adds.w	sl, r2, r1
 80098ca:	4649      	mov	r1, r9
 80098cc:	eb43 0b01 	adc.w	fp, r3, r1
 80098d0:	f04f 0200 	mov.w	r2, #0
 80098d4:	f04f 0300 	mov.w	r3, #0
 80098d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80098dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80098e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80098e4:	4692      	mov	sl, r2
 80098e6:	469b      	mov	fp, r3
 80098e8:	4643      	mov	r3, r8
 80098ea:	eb1a 0303 	adds.w	r3, sl, r3
 80098ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80098f2:	464b      	mov	r3, r9
 80098f4:	eb4b 0303 	adc.w	r3, fp, r3
 80098f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80098fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009908:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800990c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009910:	460b      	mov	r3, r1
 8009912:	18db      	adds	r3, r3, r3
 8009914:	643b      	str	r3, [r7, #64]	; 0x40
 8009916:	4613      	mov	r3, r2
 8009918:	eb42 0303 	adc.w	r3, r2, r3
 800991c:	647b      	str	r3, [r7, #68]	; 0x44
 800991e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009922:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009926:	f7f7 f875 	bl	8000a14 <__aeabi_uldivmod>
 800992a:	4602      	mov	r2, r0
 800992c:	460b      	mov	r3, r1
 800992e:	4611      	mov	r1, r2
 8009930:	4b3b      	ldr	r3, [pc, #236]	; (8009a20 <UART_SetConfig+0x2d4>)
 8009932:	fba3 2301 	umull	r2, r3, r3, r1
 8009936:	095b      	lsrs	r3, r3, #5
 8009938:	2264      	movs	r2, #100	; 0x64
 800993a:	fb02 f303 	mul.w	r3, r2, r3
 800993e:	1acb      	subs	r3, r1, r3
 8009940:	00db      	lsls	r3, r3, #3
 8009942:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009946:	4b36      	ldr	r3, [pc, #216]	; (8009a20 <UART_SetConfig+0x2d4>)
 8009948:	fba3 2302 	umull	r2, r3, r3, r2
 800994c:	095b      	lsrs	r3, r3, #5
 800994e:	005b      	lsls	r3, r3, #1
 8009950:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009954:	441c      	add	r4, r3
 8009956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800995a:	2200      	movs	r2, #0
 800995c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009960:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009964:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009968:	4642      	mov	r2, r8
 800996a:	464b      	mov	r3, r9
 800996c:	1891      	adds	r1, r2, r2
 800996e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009970:	415b      	adcs	r3, r3
 8009972:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009974:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009978:	4641      	mov	r1, r8
 800997a:	1851      	adds	r1, r2, r1
 800997c:	6339      	str	r1, [r7, #48]	; 0x30
 800997e:	4649      	mov	r1, r9
 8009980:	414b      	adcs	r3, r1
 8009982:	637b      	str	r3, [r7, #52]	; 0x34
 8009984:	f04f 0200 	mov.w	r2, #0
 8009988:	f04f 0300 	mov.w	r3, #0
 800998c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009990:	4659      	mov	r1, fp
 8009992:	00cb      	lsls	r3, r1, #3
 8009994:	4651      	mov	r1, sl
 8009996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800999a:	4651      	mov	r1, sl
 800999c:	00ca      	lsls	r2, r1, #3
 800999e:	4610      	mov	r0, r2
 80099a0:	4619      	mov	r1, r3
 80099a2:	4603      	mov	r3, r0
 80099a4:	4642      	mov	r2, r8
 80099a6:	189b      	adds	r3, r3, r2
 80099a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80099ac:	464b      	mov	r3, r9
 80099ae:	460a      	mov	r2, r1
 80099b0:	eb42 0303 	adc.w	r3, r2, r3
 80099b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80099b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80099c4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80099c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80099cc:	460b      	mov	r3, r1
 80099ce:	18db      	adds	r3, r3, r3
 80099d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80099d2:	4613      	mov	r3, r2
 80099d4:	eb42 0303 	adc.w	r3, r2, r3
 80099d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80099de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80099e2:	f7f7 f817 	bl	8000a14 <__aeabi_uldivmod>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	4b0d      	ldr	r3, [pc, #52]	; (8009a20 <UART_SetConfig+0x2d4>)
 80099ec:	fba3 1302 	umull	r1, r3, r3, r2
 80099f0:	095b      	lsrs	r3, r3, #5
 80099f2:	2164      	movs	r1, #100	; 0x64
 80099f4:	fb01 f303 	mul.w	r3, r1, r3
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	00db      	lsls	r3, r3, #3
 80099fc:	3332      	adds	r3, #50	; 0x32
 80099fe:	4a08      	ldr	r2, [pc, #32]	; (8009a20 <UART_SetConfig+0x2d4>)
 8009a00:	fba2 2303 	umull	r2, r3, r2, r3
 8009a04:	095b      	lsrs	r3, r3, #5
 8009a06:	f003 0207 	and.w	r2, r3, #7
 8009a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4422      	add	r2, r4
 8009a12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009a14:	e106      	b.n	8009c24 <UART_SetConfig+0x4d8>
 8009a16:	bf00      	nop
 8009a18:	40011000 	.word	0x40011000
 8009a1c:	40011400 	.word	0x40011400
 8009a20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a28:	2200      	movs	r2, #0
 8009a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009a2e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009a32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009a36:	4642      	mov	r2, r8
 8009a38:	464b      	mov	r3, r9
 8009a3a:	1891      	adds	r1, r2, r2
 8009a3c:	6239      	str	r1, [r7, #32]
 8009a3e:	415b      	adcs	r3, r3
 8009a40:	627b      	str	r3, [r7, #36]	; 0x24
 8009a42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009a46:	4641      	mov	r1, r8
 8009a48:	1854      	adds	r4, r2, r1
 8009a4a:	4649      	mov	r1, r9
 8009a4c:	eb43 0501 	adc.w	r5, r3, r1
 8009a50:	f04f 0200 	mov.w	r2, #0
 8009a54:	f04f 0300 	mov.w	r3, #0
 8009a58:	00eb      	lsls	r3, r5, #3
 8009a5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009a5e:	00e2      	lsls	r2, r4, #3
 8009a60:	4614      	mov	r4, r2
 8009a62:	461d      	mov	r5, r3
 8009a64:	4643      	mov	r3, r8
 8009a66:	18e3      	adds	r3, r4, r3
 8009a68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009a6c:	464b      	mov	r3, r9
 8009a6e:	eb45 0303 	adc.w	r3, r5, r3
 8009a72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009a82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009a86:	f04f 0200 	mov.w	r2, #0
 8009a8a:	f04f 0300 	mov.w	r3, #0
 8009a8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009a92:	4629      	mov	r1, r5
 8009a94:	008b      	lsls	r3, r1, #2
 8009a96:	4621      	mov	r1, r4
 8009a98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	008a      	lsls	r2, r1, #2
 8009aa0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009aa4:	f7f6 ffb6 	bl	8000a14 <__aeabi_uldivmod>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	460b      	mov	r3, r1
 8009aac:	4b60      	ldr	r3, [pc, #384]	; (8009c30 <UART_SetConfig+0x4e4>)
 8009aae:	fba3 2302 	umull	r2, r3, r3, r2
 8009ab2:	095b      	lsrs	r3, r3, #5
 8009ab4:	011c      	lsls	r4, r3, #4
 8009ab6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009aba:	2200      	movs	r2, #0
 8009abc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009ac0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009ac4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009ac8:	4642      	mov	r2, r8
 8009aca:	464b      	mov	r3, r9
 8009acc:	1891      	adds	r1, r2, r2
 8009ace:	61b9      	str	r1, [r7, #24]
 8009ad0:	415b      	adcs	r3, r3
 8009ad2:	61fb      	str	r3, [r7, #28]
 8009ad4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ad8:	4641      	mov	r1, r8
 8009ada:	1851      	adds	r1, r2, r1
 8009adc:	6139      	str	r1, [r7, #16]
 8009ade:	4649      	mov	r1, r9
 8009ae0:	414b      	adcs	r3, r1
 8009ae2:	617b      	str	r3, [r7, #20]
 8009ae4:	f04f 0200 	mov.w	r2, #0
 8009ae8:	f04f 0300 	mov.w	r3, #0
 8009aec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009af0:	4659      	mov	r1, fp
 8009af2:	00cb      	lsls	r3, r1, #3
 8009af4:	4651      	mov	r1, sl
 8009af6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009afa:	4651      	mov	r1, sl
 8009afc:	00ca      	lsls	r2, r1, #3
 8009afe:	4610      	mov	r0, r2
 8009b00:	4619      	mov	r1, r3
 8009b02:	4603      	mov	r3, r0
 8009b04:	4642      	mov	r2, r8
 8009b06:	189b      	adds	r3, r3, r2
 8009b08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009b0c:	464b      	mov	r3, r9
 8009b0e:	460a      	mov	r2, r1
 8009b10:	eb42 0303 	adc.w	r3, r2, r3
 8009b14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	67bb      	str	r3, [r7, #120]	; 0x78
 8009b22:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009b24:	f04f 0200 	mov.w	r2, #0
 8009b28:	f04f 0300 	mov.w	r3, #0
 8009b2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009b30:	4649      	mov	r1, r9
 8009b32:	008b      	lsls	r3, r1, #2
 8009b34:	4641      	mov	r1, r8
 8009b36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b3a:	4641      	mov	r1, r8
 8009b3c:	008a      	lsls	r2, r1, #2
 8009b3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009b42:	f7f6 ff67 	bl	8000a14 <__aeabi_uldivmod>
 8009b46:	4602      	mov	r2, r0
 8009b48:	460b      	mov	r3, r1
 8009b4a:	4611      	mov	r1, r2
 8009b4c:	4b38      	ldr	r3, [pc, #224]	; (8009c30 <UART_SetConfig+0x4e4>)
 8009b4e:	fba3 2301 	umull	r2, r3, r3, r1
 8009b52:	095b      	lsrs	r3, r3, #5
 8009b54:	2264      	movs	r2, #100	; 0x64
 8009b56:	fb02 f303 	mul.w	r3, r2, r3
 8009b5a:	1acb      	subs	r3, r1, r3
 8009b5c:	011b      	lsls	r3, r3, #4
 8009b5e:	3332      	adds	r3, #50	; 0x32
 8009b60:	4a33      	ldr	r2, [pc, #204]	; (8009c30 <UART_SetConfig+0x4e4>)
 8009b62:	fba2 2303 	umull	r2, r3, r2, r3
 8009b66:	095b      	lsrs	r3, r3, #5
 8009b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b6c:	441c      	add	r4, r3
 8009b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b72:	2200      	movs	r2, #0
 8009b74:	673b      	str	r3, [r7, #112]	; 0x70
 8009b76:	677a      	str	r2, [r7, #116]	; 0x74
 8009b78:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009b7c:	4642      	mov	r2, r8
 8009b7e:	464b      	mov	r3, r9
 8009b80:	1891      	adds	r1, r2, r2
 8009b82:	60b9      	str	r1, [r7, #8]
 8009b84:	415b      	adcs	r3, r3
 8009b86:	60fb      	str	r3, [r7, #12]
 8009b88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009b8c:	4641      	mov	r1, r8
 8009b8e:	1851      	adds	r1, r2, r1
 8009b90:	6039      	str	r1, [r7, #0]
 8009b92:	4649      	mov	r1, r9
 8009b94:	414b      	adcs	r3, r1
 8009b96:	607b      	str	r3, [r7, #4]
 8009b98:	f04f 0200 	mov.w	r2, #0
 8009b9c:	f04f 0300 	mov.w	r3, #0
 8009ba0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009ba4:	4659      	mov	r1, fp
 8009ba6:	00cb      	lsls	r3, r1, #3
 8009ba8:	4651      	mov	r1, sl
 8009baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bae:	4651      	mov	r1, sl
 8009bb0:	00ca      	lsls	r2, r1, #3
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	4642      	mov	r2, r8
 8009bba:	189b      	adds	r3, r3, r2
 8009bbc:	66bb      	str	r3, [r7, #104]	; 0x68
 8009bbe:	464b      	mov	r3, r9
 8009bc0:	460a      	mov	r2, r1
 8009bc2:	eb42 0303 	adc.w	r3, r2, r3
 8009bc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	663b      	str	r3, [r7, #96]	; 0x60
 8009bd2:	667a      	str	r2, [r7, #100]	; 0x64
 8009bd4:	f04f 0200 	mov.w	r2, #0
 8009bd8:	f04f 0300 	mov.w	r3, #0
 8009bdc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009be0:	4649      	mov	r1, r9
 8009be2:	008b      	lsls	r3, r1, #2
 8009be4:	4641      	mov	r1, r8
 8009be6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009bea:	4641      	mov	r1, r8
 8009bec:	008a      	lsls	r2, r1, #2
 8009bee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009bf2:	f7f6 ff0f 	bl	8000a14 <__aeabi_uldivmod>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	4b0d      	ldr	r3, [pc, #52]	; (8009c30 <UART_SetConfig+0x4e4>)
 8009bfc:	fba3 1302 	umull	r1, r3, r3, r2
 8009c00:	095b      	lsrs	r3, r3, #5
 8009c02:	2164      	movs	r1, #100	; 0x64
 8009c04:	fb01 f303 	mul.w	r3, r1, r3
 8009c08:	1ad3      	subs	r3, r2, r3
 8009c0a:	011b      	lsls	r3, r3, #4
 8009c0c:	3332      	adds	r3, #50	; 0x32
 8009c0e:	4a08      	ldr	r2, [pc, #32]	; (8009c30 <UART_SetConfig+0x4e4>)
 8009c10:	fba2 2303 	umull	r2, r3, r2, r3
 8009c14:	095b      	lsrs	r3, r3, #5
 8009c16:	f003 020f 	and.w	r2, r3, #15
 8009c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4422      	add	r2, r4
 8009c22:	609a      	str	r2, [r3, #8]
}
 8009c24:	bf00      	nop
 8009c26:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c30:	51eb851f 	.word	0x51eb851f

08009c34 <malloc>:
 8009c34:	4b02      	ldr	r3, [pc, #8]	; (8009c40 <malloc+0xc>)
 8009c36:	4601      	mov	r1, r0
 8009c38:	6818      	ldr	r0, [r3, #0]
 8009c3a:	f000 b823 	b.w	8009c84 <_malloc_r>
 8009c3e:	bf00      	nop
 8009c40:	2000006c 	.word	0x2000006c

08009c44 <sbrk_aligned>:
 8009c44:	b570      	push	{r4, r5, r6, lr}
 8009c46:	4e0e      	ldr	r6, [pc, #56]	; (8009c80 <sbrk_aligned+0x3c>)
 8009c48:	460c      	mov	r4, r1
 8009c4a:	6831      	ldr	r1, [r6, #0]
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	b911      	cbnz	r1, 8009c56 <sbrk_aligned+0x12>
 8009c50:	f000 f8e4 	bl	8009e1c <_sbrk_r>
 8009c54:	6030      	str	r0, [r6, #0]
 8009c56:	4621      	mov	r1, r4
 8009c58:	4628      	mov	r0, r5
 8009c5a:	f000 f8df 	bl	8009e1c <_sbrk_r>
 8009c5e:	1c43      	adds	r3, r0, #1
 8009c60:	d00a      	beq.n	8009c78 <sbrk_aligned+0x34>
 8009c62:	1cc4      	adds	r4, r0, #3
 8009c64:	f024 0403 	bic.w	r4, r4, #3
 8009c68:	42a0      	cmp	r0, r4
 8009c6a:	d007      	beq.n	8009c7c <sbrk_aligned+0x38>
 8009c6c:	1a21      	subs	r1, r4, r0
 8009c6e:	4628      	mov	r0, r5
 8009c70:	f000 f8d4 	bl	8009e1c <_sbrk_r>
 8009c74:	3001      	adds	r0, #1
 8009c76:	d101      	bne.n	8009c7c <sbrk_aligned+0x38>
 8009c78:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	bd70      	pop	{r4, r5, r6, pc}
 8009c80:	20000da4 	.word	0x20000da4

08009c84 <_malloc_r>:
 8009c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c88:	1ccd      	adds	r5, r1, #3
 8009c8a:	f025 0503 	bic.w	r5, r5, #3
 8009c8e:	3508      	adds	r5, #8
 8009c90:	2d0c      	cmp	r5, #12
 8009c92:	bf38      	it	cc
 8009c94:	250c      	movcc	r5, #12
 8009c96:	2d00      	cmp	r5, #0
 8009c98:	4607      	mov	r7, r0
 8009c9a:	db01      	blt.n	8009ca0 <_malloc_r+0x1c>
 8009c9c:	42a9      	cmp	r1, r5
 8009c9e:	d905      	bls.n	8009cac <_malloc_r+0x28>
 8009ca0:	230c      	movs	r3, #12
 8009ca2:	603b      	str	r3, [r7, #0]
 8009ca4:	2600      	movs	r6, #0
 8009ca6:	4630      	mov	r0, r6
 8009ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009d80 <_malloc_r+0xfc>
 8009cb0:	f000 f868 	bl	8009d84 <__malloc_lock>
 8009cb4:	f8d8 3000 	ldr.w	r3, [r8]
 8009cb8:	461c      	mov	r4, r3
 8009cba:	bb5c      	cbnz	r4, 8009d14 <_malloc_r+0x90>
 8009cbc:	4629      	mov	r1, r5
 8009cbe:	4638      	mov	r0, r7
 8009cc0:	f7ff ffc0 	bl	8009c44 <sbrk_aligned>
 8009cc4:	1c43      	adds	r3, r0, #1
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	d155      	bne.n	8009d76 <_malloc_r+0xf2>
 8009cca:	f8d8 4000 	ldr.w	r4, [r8]
 8009cce:	4626      	mov	r6, r4
 8009cd0:	2e00      	cmp	r6, #0
 8009cd2:	d145      	bne.n	8009d60 <_malloc_r+0xdc>
 8009cd4:	2c00      	cmp	r4, #0
 8009cd6:	d048      	beq.n	8009d6a <_malloc_r+0xe6>
 8009cd8:	6823      	ldr	r3, [r4, #0]
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4638      	mov	r0, r7
 8009cde:	eb04 0903 	add.w	r9, r4, r3
 8009ce2:	f000 f89b 	bl	8009e1c <_sbrk_r>
 8009ce6:	4581      	cmp	r9, r0
 8009ce8:	d13f      	bne.n	8009d6a <_malloc_r+0xe6>
 8009cea:	6821      	ldr	r1, [r4, #0]
 8009cec:	1a6d      	subs	r5, r5, r1
 8009cee:	4629      	mov	r1, r5
 8009cf0:	4638      	mov	r0, r7
 8009cf2:	f7ff ffa7 	bl	8009c44 <sbrk_aligned>
 8009cf6:	3001      	adds	r0, #1
 8009cf8:	d037      	beq.n	8009d6a <_malloc_r+0xe6>
 8009cfa:	6823      	ldr	r3, [r4, #0]
 8009cfc:	442b      	add	r3, r5
 8009cfe:	6023      	str	r3, [r4, #0]
 8009d00:	f8d8 3000 	ldr.w	r3, [r8]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d038      	beq.n	8009d7a <_malloc_r+0xf6>
 8009d08:	685a      	ldr	r2, [r3, #4]
 8009d0a:	42a2      	cmp	r2, r4
 8009d0c:	d12b      	bne.n	8009d66 <_malloc_r+0xe2>
 8009d0e:	2200      	movs	r2, #0
 8009d10:	605a      	str	r2, [r3, #4]
 8009d12:	e00f      	b.n	8009d34 <_malloc_r+0xb0>
 8009d14:	6822      	ldr	r2, [r4, #0]
 8009d16:	1b52      	subs	r2, r2, r5
 8009d18:	d41f      	bmi.n	8009d5a <_malloc_r+0xd6>
 8009d1a:	2a0b      	cmp	r2, #11
 8009d1c:	d917      	bls.n	8009d4e <_malloc_r+0xca>
 8009d1e:	1961      	adds	r1, r4, r5
 8009d20:	42a3      	cmp	r3, r4
 8009d22:	6025      	str	r5, [r4, #0]
 8009d24:	bf18      	it	ne
 8009d26:	6059      	strne	r1, [r3, #4]
 8009d28:	6863      	ldr	r3, [r4, #4]
 8009d2a:	bf08      	it	eq
 8009d2c:	f8c8 1000 	streq.w	r1, [r8]
 8009d30:	5162      	str	r2, [r4, r5]
 8009d32:	604b      	str	r3, [r1, #4]
 8009d34:	4638      	mov	r0, r7
 8009d36:	f104 060b 	add.w	r6, r4, #11
 8009d3a:	f000 f829 	bl	8009d90 <__malloc_unlock>
 8009d3e:	f026 0607 	bic.w	r6, r6, #7
 8009d42:	1d23      	adds	r3, r4, #4
 8009d44:	1af2      	subs	r2, r6, r3
 8009d46:	d0ae      	beq.n	8009ca6 <_malloc_r+0x22>
 8009d48:	1b9b      	subs	r3, r3, r6
 8009d4a:	50a3      	str	r3, [r4, r2]
 8009d4c:	e7ab      	b.n	8009ca6 <_malloc_r+0x22>
 8009d4e:	42a3      	cmp	r3, r4
 8009d50:	6862      	ldr	r2, [r4, #4]
 8009d52:	d1dd      	bne.n	8009d10 <_malloc_r+0x8c>
 8009d54:	f8c8 2000 	str.w	r2, [r8]
 8009d58:	e7ec      	b.n	8009d34 <_malloc_r+0xb0>
 8009d5a:	4623      	mov	r3, r4
 8009d5c:	6864      	ldr	r4, [r4, #4]
 8009d5e:	e7ac      	b.n	8009cba <_malloc_r+0x36>
 8009d60:	4634      	mov	r4, r6
 8009d62:	6876      	ldr	r6, [r6, #4]
 8009d64:	e7b4      	b.n	8009cd0 <_malloc_r+0x4c>
 8009d66:	4613      	mov	r3, r2
 8009d68:	e7cc      	b.n	8009d04 <_malloc_r+0x80>
 8009d6a:	230c      	movs	r3, #12
 8009d6c:	603b      	str	r3, [r7, #0]
 8009d6e:	4638      	mov	r0, r7
 8009d70:	f000 f80e 	bl	8009d90 <__malloc_unlock>
 8009d74:	e797      	b.n	8009ca6 <_malloc_r+0x22>
 8009d76:	6025      	str	r5, [r4, #0]
 8009d78:	e7dc      	b.n	8009d34 <_malloc_r+0xb0>
 8009d7a:	605b      	str	r3, [r3, #4]
 8009d7c:	deff      	udf	#255	; 0xff
 8009d7e:	bf00      	nop
 8009d80:	20000da0 	.word	0x20000da0

08009d84 <__malloc_lock>:
 8009d84:	4801      	ldr	r0, [pc, #4]	; (8009d8c <__malloc_lock+0x8>)
 8009d86:	f000 b883 	b.w	8009e90 <__retarget_lock_acquire_recursive>
 8009d8a:	bf00      	nop
 8009d8c:	20000ee4 	.word	0x20000ee4

08009d90 <__malloc_unlock>:
 8009d90:	4801      	ldr	r0, [pc, #4]	; (8009d98 <__malloc_unlock+0x8>)
 8009d92:	f000 b87e 	b.w	8009e92 <__retarget_lock_release_recursive>
 8009d96:	bf00      	nop
 8009d98:	20000ee4 	.word	0x20000ee4

08009d9c <realloc>:
 8009d9c:	4b02      	ldr	r3, [pc, #8]	; (8009da8 <realloc+0xc>)
 8009d9e:	460a      	mov	r2, r1
 8009da0:	4601      	mov	r1, r0
 8009da2:	6818      	ldr	r0, [r3, #0]
 8009da4:	f000 b802 	b.w	8009dac <_realloc_r>
 8009da8:	2000006c 	.word	0x2000006c

08009dac <_realloc_r>:
 8009dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009db0:	4680      	mov	r8, r0
 8009db2:	4614      	mov	r4, r2
 8009db4:	460e      	mov	r6, r1
 8009db6:	b921      	cbnz	r1, 8009dc2 <_realloc_r+0x16>
 8009db8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dbc:	4611      	mov	r1, r2
 8009dbe:	f7ff bf61 	b.w	8009c84 <_malloc_r>
 8009dc2:	b92a      	cbnz	r2, 8009dd0 <_realloc_r+0x24>
 8009dc4:	f000 f874 	bl	8009eb0 <_free_r>
 8009dc8:	4625      	mov	r5, r4
 8009dca:	4628      	mov	r0, r5
 8009dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dd0:	f000 f8ba 	bl	8009f48 <_malloc_usable_size_r>
 8009dd4:	4284      	cmp	r4, r0
 8009dd6:	4607      	mov	r7, r0
 8009dd8:	d802      	bhi.n	8009de0 <_realloc_r+0x34>
 8009dda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009dde:	d812      	bhi.n	8009e06 <_realloc_r+0x5a>
 8009de0:	4621      	mov	r1, r4
 8009de2:	4640      	mov	r0, r8
 8009de4:	f7ff ff4e 	bl	8009c84 <_malloc_r>
 8009de8:	4605      	mov	r5, r0
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d0ed      	beq.n	8009dca <_realloc_r+0x1e>
 8009dee:	42bc      	cmp	r4, r7
 8009df0:	4622      	mov	r2, r4
 8009df2:	4631      	mov	r1, r6
 8009df4:	bf28      	it	cs
 8009df6:	463a      	movcs	r2, r7
 8009df8:	f000 f84c 	bl	8009e94 <memcpy>
 8009dfc:	4631      	mov	r1, r6
 8009dfe:	4640      	mov	r0, r8
 8009e00:	f000 f856 	bl	8009eb0 <_free_r>
 8009e04:	e7e1      	b.n	8009dca <_realloc_r+0x1e>
 8009e06:	4635      	mov	r5, r6
 8009e08:	e7df      	b.n	8009dca <_realloc_r+0x1e>

08009e0a <memset>:
 8009e0a:	4402      	add	r2, r0
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d100      	bne.n	8009e14 <memset+0xa>
 8009e12:	4770      	bx	lr
 8009e14:	f803 1b01 	strb.w	r1, [r3], #1
 8009e18:	e7f9      	b.n	8009e0e <memset+0x4>
	...

08009e1c <_sbrk_r>:
 8009e1c:	b538      	push	{r3, r4, r5, lr}
 8009e1e:	4d06      	ldr	r5, [pc, #24]	; (8009e38 <_sbrk_r+0x1c>)
 8009e20:	2300      	movs	r3, #0
 8009e22:	4604      	mov	r4, r0
 8009e24:	4608      	mov	r0, r1
 8009e26:	602b      	str	r3, [r5, #0]
 8009e28:	f7fa ff62 	bl	8004cf0 <_sbrk>
 8009e2c:	1c43      	adds	r3, r0, #1
 8009e2e:	d102      	bne.n	8009e36 <_sbrk_r+0x1a>
 8009e30:	682b      	ldr	r3, [r5, #0]
 8009e32:	b103      	cbz	r3, 8009e36 <_sbrk_r+0x1a>
 8009e34:	6023      	str	r3, [r4, #0]
 8009e36:	bd38      	pop	{r3, r4, r5, pc}
 8009e38:	20000ee0 	.word	0x20000ee0

08009e3c <__errno>:
 8009e3c:	4b01      	ldr	r3, [pc, #4]	; (8009e44 <__errno+0x8>)
 8009e3e:	6818      	ldr	r0, [r3, #0]
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	2000006c 	.word	0x2000006c

08009e48 <__libc_init_array>:
 8009e48:	b570      	push	{r4, r5, r6, lr}
 8009e4a:	4d0d      	ldr	r5, [pc, #52]	; (8009e80 <__libc_init_array+0x38>)
 8009e4c:	4c0d      	ldr	r4, [pc, #52]	; (8009e84 <__libc_init_array+0x3c>)
 8009e4e:	1b64      	subs	r4, r4, r5
 8009e50:	10a4      	asrs	r4, r4, #2
 8009e52:	2600      	movs	r6, #0
 8009e54:	42a6      	cmp	r6, r4
 8009e56:	d109      	bne.n	8009e6c <__libc_init_array+0x24>
 8009e58:	4d0b      	ldr	r5, [pc, #44]	; (8009e88 <__libc_init_array+0x40>)
 8009e5a:	4c0c      	ldr	r4, [pc, #48]	; (8009e8c <__libc_init_array+0x44>)
 8009e5c:	f000 f87c 	bl	8009f58 <_init>
 8009e60:	1b64      	subs	r4, r4, r5
 8009e62:	10a4      	asrs	r4, r4, #2
 8009e64:	2600      	movs	r6, #0
 8009e66:	42a6      	cmp	r6, r4
 8009e68:	d105      	bne.n	8009e76 <__libc_init_array+0x2e>
 8009e6a:	bd70      	pop	{r4, r5, r6, pc}
 8009e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e70:	4798      	blx	r3
 8009e72:	3601      	adds	r6, #1
 8009e74:	e7ee      	b.n	8009e54 <__libc_init_array+0xc>
 8009e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e7a:	4798      	blx	r3
 8009e7c:	3601      	adds	r6, #1
 8009e7e:	e7f2      	b.n	8009e66 <__libc_init_array+0x1e>
 8009e80:	0800a3f4 	.word	0x0800a3f4
 8009e84:	0800a3f4 	.word	0x0800a3f4
 8009e88:	0800a3f4 	.word	0x0800a3f4
 8009e8c:	0800a400 	.word	0x0800a400

08009e90 <__retarget_lock_acquire_recursive>:
 8009e90:	4770      	bx	lr

08009e92 <__retarget_lock_release_recursive>:
 8009e92:	4770      	bx	lr

08009e94 <memcpy>:
 8009e94:	440a      	add	r2, r1
 8009e96:	4291      	cmp	r1, r2
 8009e98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009e9c:	d100      	bne.n	8009ea0 <memcpy+0xc>
 8009e9e:	4770      	bx	lr
 8009ea0:	b510      	push	{r4, lr}
 8009ea2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ea6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eaa:	4291      	cmp	r1, r2
 8009eac:	d1f9      	bne.n	8009ea2 <memcpy+0xe>
 8009eae:	bd10      	pop	{r4, pc}

08009eb0 <_free_r>:
 8009eb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009eb2:	2900      	cmp	r1, #0
 8009eb4:	d044      	beq.n	8009f40 <_free_r+0x90>
 8009eb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009eba:	9001      	str	r0, [sp, #4]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	f1a1 0404 	sub.w	r4, r1, #4
 8009ec2:	bfb8      	it	lt
 8009ec4:	18e4      	addlt	r4, r4, r3
 8009ec6:	f7ff ff5d 	bl	8009d84 <__malloc_lock>
 8009eca:	4a1e      	ldr	r2, [pc, #120]	; (8009f44 <_free_r+0x94>)
 8009ecc:	9801      	ldr	r0, [sp, #4]
 8009ece:	6813      	ldr	r3, [r2, #0]
 8009ed0:	b933      	cbnz	r3, 8009ee0 <_free_r+0x30>
 8009ed2:	6063      	str	r3, [r4, #4]
 8009ed4:	6014      	str	r4, [r2, #0]
 8009ed6:	b003      	add	sp, #12
 8009ed8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009edc:	f7ff bf58 	b.w	8009d90 <__malloc_unlock>
 8009ee0:	42a3      	cmp	r3, r4
 8009ee2:	d908      	bls.n	8009ef6 <_free_r+0x46>
 8009ee4:	6825      	ldr	r5, [r4, #0]
 8009ee6:	1961      	adds	r1, r4, r5
 8009ee8:	428b      	cmp	r3, r1
 8009eea:	bf01      	itttt	eq
 8009eec:	6819      	ldreq	r1, [r3, #0]
 8009eee:	685b      	ldreq	r3, [r3, #4]
 8009ef0:	1949      	addeq	r1, r1, r5
 8009ef2:	6021      	streq	r1, [r4, #0]
 8009ef4:	e7ed      	b.n	8009ed2 <_free_r+0x22>
 8009ef6:	461a      	mov	r2, r3
 8009ef8:	685b      	ldr	r3, [r3, #4]
 8009efa:	b10b      	cbz	r3, 8009f00 <_free_r+0x50>
 8009efc:	42a3      	cmp	r3, r4
 8009efe:	d9fa      	bls.n	8009ef6 <_free_r+0x46>
 8009f00:	6811      	ldr	r1, [r2, #0]
 8009f02:	1855      	adds	r5, r2, r1
 8009f04:	42a5      	cmp	r5, r4
 8009f06:	d10b      	bne.n	8009f20 <_free_r+0x70>
 8009f08:	6824      	ldr	r4, [r4, #0]
 8009f0a:	4421      	add	r1, r4
 8009f0c:	1854      	adds	r4, r2, r1
 8009f0e:	42a3      	cmp	r3, r4
 8009f10:	6011      	str	r1, [r2, #0]
 8009f12:	d1e0      	bne.n	8009ed6 <_free_r+0x26>
 8009f14:	681c      	ldr	r4, [r3, #0]
 8009f16:	685b      	ldr	r3, [r3, #4]
 8009f18:	6053      	str	r3, [r2, #4]
 8009f1a:	440c      	add	r4, r1
 8009f1c:	6014      	str	r4, [r2, #0]
 8009f1e:	e7da      	b.n	8009ed6 <_free_r+0x26>
 8009f20:	d902      	bls.n	8009f28 <_free_r+0x78>
 8009f22:	230c      	movs	r3, #12
 8009f24:	6003      	str	r3, [r0, #0]
 8009f26:	e7d6      	b.n	8009ed6 <_free_r+0x26>
 8009f28:	6825      	ldr	r5, [r4, #0]
 8009f2a:	1961      	adds	r1, r4, r5
 8009f2c:	428b      	cmp	r3, r1
 8009f2e:	bf04      	itt	eq
 8009f30:	6819      	ldreq	r1, [r3, #0]
 8009f32:	685b      	ldreq	r3, [r3, #4]
 8009f34:	6063      	str	r3, [r4, #4]
 8009f36:	bf04      	itt	eq
 8009f38:	1949      	addeq	r1, r1, r5
 8009f3a:	6021      	streq	r1, [r4, #0]
 8009f3c:	6054      	str	r4, [r2, #4]
 8009f3e:	e7ca      	b.n	8009ed6 <_free_r+0x26>
 8009f40:	b003      	add	sp, #12
 8009f42:	bd30      	pop	{r4, r5, pc}
 8009f44:	20000da0 	.word	0x20000da0

08009f48 <_malloc_usable_size_r>:
 8009f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f4c:	1f18      	subs	r0, r3, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bfbc      	itt	lt
 8009f52:	580b      	ldrlt	r3, [r1, r0]
 8009f54:	18c0      	addlt	r0, r0, r3
 8009f56:	4770      	bx	lr

08009f58 <_init>:
 8009f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f5a:	bf00      	nop
 8009f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f5e:	bc08      	pop	{r3}
 8009f60:	469e      	mov	lr, r3
 8009f62:	4770      	bx	lr

08009f64 <_fini>:
 8009f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f66:	bf00      	nop
 8009f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f6a:	bc08      	pop	{r3}
 8009f6c:	469e      	mov	lr, r3
 8009f6e:	4770      	bx	lr
