[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.2.307
[EFX-0000 INFO] Compiled: Dec 15 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.

INFO: Read project database "/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_Custom.xml"
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_Custom.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v' (VERI-1482)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(10): WARNING: parameter 's_IDLE' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(11): WARNING: parameter 's_RX_START_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(12): WARNING: parameter 's_RX_DATA_BITS' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(13): WARNING: parameter 's_RX_STOP_BIT' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v(14): WARNING: parameter 's_CLEANUP' becomes localparam in 'test_uart_rx' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v' (VERI-1482)
-- Analyzing Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v' (VERI-1482)
-- Verilog file '/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v' ignored due to errors (VERI-1483)
INFO: Analysis took 0.00772514 seconds.
INFO: 	Analysis took 0.01 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 192.472 MB, end = 192.472 MB, delta = 0 MB
INFO: Analysis resident set memory usage: begin = 67.2 MB, end = 67.456 MB, delta = 0.256 MB
INFO: 	Analysis peak resident set memory usage = 586.8 MB
INFO: ***** Ending Analysis ... *****
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(124): ERROR: 'r_rd_en' is not declared (VERI-1128)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(147): ERROR: procedural assignment to a non-register 'data' is not permitted (VERI-1100)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(148): ERROR: 'delay_count' is not declared (VERI-1128)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(150): ERROR: 'delay_count' is not declared (VERI-1128)
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v(161): ERROR: module 'WS2812_Interface' is ignored due to previous errors (VERI-1072)
