
---------- Begin Simulation Statistics ----------
final_tick                                 2637093000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247736                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879024                       # Number of bytes of host memory used
host_op_rate                                   276715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.90                       # Real time elapsed on the host
host_tick_rate                               80158478                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002637                       # Number of seconds simulated
sim_ticks                                  2637093000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.074930                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  934917                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               963088                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69168                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1688116                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30417                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3859                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2256837                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  217606                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5216                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4431126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4396914                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             63572                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                498713                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1143030                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4862268                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.875171                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.582001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2086279     42.91%     42.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1042614     21.44%     64.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       571765     11.76%     76.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233332      4.80%     80.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       128756      2.65%     83.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       145857      3.00%     86.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87232      1.79%     88.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67720      1.39%     89.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       498713     10.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4862268                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.647132                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.647132                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                929760                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5653                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               921849                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10763752                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1860969                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2139334                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  63996                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 23144                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 45427                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2256837                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1723680                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2992738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 32057                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9890173                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  254                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  139184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.427902                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1976789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1182940                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.875202                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5039486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.184643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.917432                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2760084     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237144      4.71%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   275494      5.47%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   280589      5.57%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   328355      6.52%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   183316      3.64%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   286224      5.68%     86.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    74006      1.47%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   614274     12.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5039486                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          234704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                68140                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1986999                       # Number of branches executed
system.cpu.iew.exec_nop                         18434                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.863157                       # Inst execution rate
system.cpu.iew.exec_refs                      2440561                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     894439                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  149645                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1588569                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                164                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             27566                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               932817                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10265754                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1546122                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            107571                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9826642                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    683                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 67909                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  63996                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 69026                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28406                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18959                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       191488                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        89724                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            324                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39129                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          29011                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10230749                       # num instructions consuming a value
system.cpu.iew.wb_count                       9751616                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530411                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5426500                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.848931                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9768834                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11413565                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7115915                       # number of integer regfile writes
system.cpu.ipc                               1.545281                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.545281                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7413604     74.63%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                27058      0.27%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11263      0.11%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3350      0.03%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1571206     15.82%     90.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              907562      9.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9934213                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       95736                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009637                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38844     40.57%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     40.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     994      1.04%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     41.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  23552     24.60%     66.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32343     33.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9932426                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           24825823                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9665722                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11299705                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10247156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9934213                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1143809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6900                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       816343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5039486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.971275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.019716                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1828074     36.28%     36.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              602058     11.95%     48.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              800862     15.89%     64.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              682665     13.55%     77.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              489122      9.71%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              281765      5.59%     92.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              220310      4.37%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               81777      1.62%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               52853      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5039486                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.883552                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97509                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184725                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85894                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91734                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             25656                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            52312                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1588569                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              932817                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6513971                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          5274190                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  242460                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  16233                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1906086                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3196                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2199                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17496848                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10594773                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12478436                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2134915                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 636305                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  63996                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                656527                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1762854                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12348357                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          35502                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1390                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    141212                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            169                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85899                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     14621596                       # The number of ROB reads
system.cpu.rob.rob_writes                    20699793                       # The number of ROB writes
system.cpu.timesIdled                            8044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83250                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3504                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53033                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4456                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9427                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4456                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1316                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       888512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  888512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15199                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15199    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15199                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18638000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73461500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1031                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12920                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1329                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        38246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1620864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1622208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3243072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27286                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27283     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27286                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           51234500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20225985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19380496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                10046                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2026                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               10046                       # number of overall hits
system.l2.overall_hits::.cpu.data                2026                       # number of overall hits
system.l2.overall_hits::total                   12072                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11010                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13884                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2874                       # number of overall misses
system.l2.overall_misses::.cpu.data             11010                       # number of overall misses
system.l2.overall_misses::total                 13884                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    230070500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    870552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1100622500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    230070500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    870552000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1100622500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            12920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25956                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           12920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25956                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.222446                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844584                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.534905                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.222446                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844584                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.534905                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80052.366040                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79069.209809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79272.723999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80052.366040                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79069.209809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79272.723999                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13884                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    201340001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    760451501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    961791502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    201340001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    760451501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    961791502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.222446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.534905                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.222446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.534905                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70055.671886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69069.164487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69273.372371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70055.671886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69069.164487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69273.372371                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12311                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12311                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12311                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12405                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12405                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12405                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12405                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   316                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9427                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    738075500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     738075500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78293.783812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78293.783812                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    643805001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    643805001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967566                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68293.730879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68293.730879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          10046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    230070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    230070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        12920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.222446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222446                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80052.366040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80052.366040                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    201340001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    201340001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.222446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.222446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70055.671886                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70055.671886                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132476500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132476500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3293                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.480717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.480717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83686.986734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83686.986734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    116646500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    116646500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.480717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73686.986734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73686.986734                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                13                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1316                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1316                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.990218                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990218                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1316                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1316                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     25059000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25059000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.990218                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990218                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19041.793313                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19041.793313                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6073.949169                       # Cycle average of tags in use
system.l2.tags.total_refs                       51713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.417234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     402.867922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1428.953295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4242.127952                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.129459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.185362                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7334                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.461395                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    439373                       # Number of tag accesses
system.l2.tags.data_accesses                   439373                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         183872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         704640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             888512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       183872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        183872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13883                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          69725262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         267203318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             336928580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     69725262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69725262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         69725262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        267203318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            336928580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000589750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13883                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    130327750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               390634000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9387.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28137.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10941                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13883                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.301127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.208974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.033467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          981     33.49%     33.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          727     24.82%     58.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          396     13.52%     71.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      6.76%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          130      4.44%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           89      3.04%     86.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           80      2.73%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           69      2.36%     91.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          259      8.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2929                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 888512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  888512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       336.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    336.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2637016000                       # Total gap between requests
system.mem_ctrls.avgGap                     189945.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       183872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       704640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 69725261.869793742895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 267203318.199244379997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83093750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    307540250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28922.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27932.81                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9631860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5100480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48459180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     207748320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        918590910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        239093760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1428624510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.742180                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    613267000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1935946000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11374020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6015075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50665440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     207748320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        819441690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        322587840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1417832385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.649747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    831521750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1717691250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1709224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1709224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1709224                       # number of overall hits
system.cpu.icache.overall_hits::total         1709224                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14454                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14454                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14454                       # number of overall misses
system.cpu.icache.overall_misses::total         14454                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    434687994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    434687994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    434687994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    434687994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1723678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1723678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1723678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1723678                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008386                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30073.889166                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30073.889166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30073.889166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30073.889166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2379                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                41                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.024390                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        12407                       # number of writebacks
system.cpu.icache.writebacks::total             12407                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1534                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1534                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1534                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1534                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        12920                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12920                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12920                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    357202995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    357202995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    357202995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    357202995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007496                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27647.290635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27647.290635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27647.290635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27647.290635                       # average overall mshr miss latency
system.cpu.icache.replacements                  12407                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1709224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1709224                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14454                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14454                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    434687994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    434687994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1723678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1723678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30073.889166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30073.889166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    357202995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    357202995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27647.290635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27647.290635                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.673921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1722143                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12919                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            133.303119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.673921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3460275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3460275                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2252567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2252567                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2253102                       # number of overall hits
system.cpu.dcache.overall_hits::total         2253102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90612                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90612                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90616                       # number of overall misses
system.cpu.dcache.overall_misses::total         90616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6017287208                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6017287208                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6017287208                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6017287208                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2343179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2343718                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2343718                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038663                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66407.177946                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66407.177946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66404.246579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66404.246579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43322                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.071607                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.357143                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12311                       # number of writebacks
system.cpu.dcache.writebacks::total             12311                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14363                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    953103923                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    953103923                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    953401423                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    953401423                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66372.139485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66372.139485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66378.989278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66378.989278                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1491150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1491150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    464873000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    464873000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1500023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1500023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52391.862955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52391.862955                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    155533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    155533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47288.841593                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47288.841593                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       761417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         761417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        81000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5528647763                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5528647763                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68254.910654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68254.910654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        70668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        70668                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    774543478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    774543478                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74965.493419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74965.493419                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007421                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23766445                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23766445                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32160.277402                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32160.277402                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23027445                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23027445                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31160.277402                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31160.277402                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          110                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026549                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026549                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        97500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017699                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017699                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.457197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2267669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.860703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   985.457197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4702211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4702211                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2637093000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2637093000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
