TimeQuest Timing Analyzer report for EDAC_SDRAM_Controller_Demo
Thu Jul 27 23:16:29 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; EDAC_SDRAM_Controller_Demo                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                   ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+
; EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_reset_controller.sdc                     ; OK     ; Thu Jul 27 23:16:08 2017 ;
; EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.sdc ; OK     ; Thu Jul 27 23:16:09 2017 ;
; edac_sdram_controller_timing.sdc                                                                ; OK     ; Thu Jul 27 23:16:09 2017 ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; altera_reserved_tck                                       ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { altera_reserved_tck }                                       ;
; clk_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { CLOCK_50 }                                                  ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -2.500 ; 7.500  ; 50.00      ; 1         ; 1           ; -45.0 ;        ;           ;            ; false    ; clk_50 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 22.15 MHz  ; 22.15 MHz       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 125.79 MHz ; 125.79 MHz      ; altera_reserved_tck                                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; -25.141 ; -847.412      ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.796   ; 0.000         ;
; altera_reserved_tck                                       ; 46.025  ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.345 ; 0.000         ;
; altera_reserved_tck                                       ; 0.403 ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.774 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.689  ; 0.000         ;
; altera_reserved_tck                                       ; 97.707 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                       ; 1.563 ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.062 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_50                                                    ; 0.500  ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.695  ; 0.000         ;
; altera_reserved_tck                                       ; 49.625 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.141 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.449     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.391     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -25.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.310      ; 45.325     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.229     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.887 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.198     ;
; -24.874 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.185     ;
; -24.874 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.185     ;
; -24.874 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.185     ;
; -24.874 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.313      ; 45.185     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.796 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[2]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 8.780      ;
; 2.871 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[3]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 8.705      ;
; 3.078 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[12] ; DRAM_ADDR[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.412     ; 8.500      ;
; 3.107 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[4]  ; DRAM_ADDR[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.417     ; 8.466      ;
; 3.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[13] ; DRAM_BA_0     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.419     ; 8.442      ;
; 3.179 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[1]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 8.397      ;
; 3.507 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[0]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 8.069      ;
; 3.559 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[8]  ; DRAM_ADDR[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.417     ; 8.014      ;
; 3.606 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[7]  ; DRAM_ADDR[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.417     ; 7.967      ;
; 3.925 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[6]  ; DRAM_ADDR[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.417     ; 7.648      ;
; 4.146 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we              ; DRAM_WE_N     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.415     ; 7.429      ;
; 4.311 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]   ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 7.274      ;
; 4.875 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[9]  ; DRAM_ADDR[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.413     ; 6.702      ;
; 4.943 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[2]  ; DRAM_ADDR[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.417     ; 6.630      ;
; 5.003 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]   ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 6.582      ;
; 5.074 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[11] ; DRAM_ADDR[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.412     ; 6.504      ;
; 5.137 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]   ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 6.448      ;
; 5.255 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]  ; DRAM_ADDR[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 6.321      ;
; 5.337 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]  ; DRAM_ADDR[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 6.239      ;
; 5.424 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[5]  ; DRAM_ADDR[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.413     ; 6.153      ;
; 5.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]   ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 6.082      ;
; 5.526 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]   ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 6.059      ;
; 5.682 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]   ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.903      ;
; 5.746 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke             ; DRAM_CKE      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.415     ; 5.829      ;
; 5.759 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[10] ; DRAM_ADDR[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.412     ; 5.819      ;
; 5.800 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]   ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.785      ;
; 5.824 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.728      ;
; 5.830 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]    ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.755      ;
; 5.869 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]   ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.716      ;
; 5.900 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]   ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.685      ;
; 5.908 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cas             ; DRAM_CAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 5.668      ;
; 5.938 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[14] ; DRAM_BA_1     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.419     ; 5.633      ;
; 5.951 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]   ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.634      ;
; 5.955 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.597      ;
; 5.979 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.573      ;
; 5.979 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.573      ;
; 6.002 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.550      ;
; 6.002 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.550      ;
; 6.021 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.531      ;
; 6.024 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.528      ;
; 6.024 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.528      ;
; 6.027 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.525      ;
; 6.027 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.525      ;
; 6.027 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.525      ;
; 6.027 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.525      ;
; 6.036 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.516      ;
; 6.042 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.510      ;
; 6.044 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.508      ;
; 6.109 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]   ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.476      ;
; 6.160 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ras             ; DRAM_RAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.414     ; 5.416      ;
; 6.164 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]   ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.421      ;
; 6.332 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.220      ;
; 6.359 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.193      ;
; 6.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.149      ;
; 6.411 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 5.141      ;
; 6.443 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]   ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 5.142      ;
; 6.600 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]   ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.434     ; 4.956      ;
; 6.618 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[3]  ; DRAM_ADDR[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.417     ; 4.955      ;
; 6.657 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]    ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 4.928      ;
; 6.737 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]    ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.434     ; 4.819      ;
; 6.800 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]    ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.752      ;
; 6.841 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]   ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.711      ;
; 6.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]   ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.434     ; 4.710      ;
; 6.911 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]    ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.641      ;
; 6.918 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]    ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.634      ;
; 7.047 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.505      ;
; 7.047 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.505      ;
; 7.047 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.505      ;
; 7.053 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]   ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.499      ;
; 7.072 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.480      ;
; 7.072 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.480      ;
; 7.072 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.480      ;
; 7.077 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.475      ;
; 7.077 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.475      ;
; 7.088 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]   ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.464      ;
; 7.090 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.462      ;
; 7.090 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.462      ;
; 7.123 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.429      ;
; 7.134 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]   ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.405     ; 4.451      ;
; 7.145 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]    ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.407      ;
; 7.173 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]    ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.379      ;
; 7.216 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]   ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.336      ;
; 7.255 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]    ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.297      ;
; 7.262 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]    ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.290      ;
; 7.272 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]   ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.280      ;
; 7.438 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 4.114      ;
; 7.562 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]   ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -4.438     ; 3.990      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 4.060      ;
; 46.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.829      ;
; 46.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 3.803      ;
; 46.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.462      ;
; 47.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.932      ;
; 47.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 2.891      ;
; 47.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.708      ;
; 47.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.679      ;
; 47.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.673      ;
; 47.623 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.478      ;
; 47.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.248      ;
; 47.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.175      ;
; 48.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 1.898      ;
; 48.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 1.873      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.295      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.291      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 5.083      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.079      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.999      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.980      ;
; 94.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.959      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.775      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.769      ;
; 95.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.651      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.610      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.610      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.610      ;
; 95.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.610      ;
; 95.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.413 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.489      ;
; 95.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.488      ;
; 95.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                                     ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.490      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.289      ; 4.838      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.289      ; 4.838      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.289      ; 4.838      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.289      ; 4.838      ;
; 95.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.466      ;
; 95.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.364      ;
; 95.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.364      ;
; 95.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.364      ;
; 95.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.364      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.347      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.347      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.347      ;
; 95.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.347      ;
; 95.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.268      ;
; 95.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.277      ;
; 95.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.277      ;
; 95.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.277      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.345 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.009      ;
; 0.349 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.012      ;
; 0.351 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.015      ;
; 0.366 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.030      ;
; 0.368 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.023      ;
; 0.375 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.032      ;
; 0.377 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.034      ;
; 0.378 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.033      ;
; 0.382 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.038      ;
; 0.384 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1]        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 1.044      ;
; 0.391 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.674      ;
; 0.392 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.057      ;
; 0.397 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                                                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.053      ;
; 0.398 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.055      ;
; 0.400 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.064      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                                                                                                                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[9]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[9]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[7]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[7]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[6]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[6]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[5]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[5]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[3]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[3]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[2]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[2]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke                                                                                                                             ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we                                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[15]                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[15]                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[22]                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[22]                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_tmr_vote                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_tmr_vote                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_grnt                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_grnt                                                                                                                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[2]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[2]                                                                                                               ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[1]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[1]                                                                                                               ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[2]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[2]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[3]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[3]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[1]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[1]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[13]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[13]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[12]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[12]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[23]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[23]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[16]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[16]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[3]                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[3]                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[1]                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[1]                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_precharge_count[1]                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_precharge_count[1]                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_bank_index[1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_bank_index[1]                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[8]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[8]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[4]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[4]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_op_done                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_op_done                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_pending_refresh                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_pending_refresh                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[1]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[1]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[3]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[3]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[0]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[0]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[15]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[15]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[14]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[14]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[11]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[11]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[10]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[10]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[22]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[22]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[21]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[21]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[20]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[20]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[18]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[18]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[19]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[19]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[2]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[2]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_act_to_rw_count[1]                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_act_to_rw_count[1]                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing_state[2]  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing_state[2]                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.695      ;
; 0.419 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.701      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.692      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.706      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.706      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.706      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.451 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.726      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.741      ;
; 0.561 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.826      ;
; 0.562 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.828      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
; 0.585 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.867      ;
; 0.585 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.867      ;
; 0.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.858      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.868      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.873      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.645 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 0.925      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.912      ;
; 0.649 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.915      ;
; 0.652 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.917      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.921      ;
; 0.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.923      ;
; 0.661 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.663 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.929      ;
; 0.665 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.930      ;
; 0.666 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.931      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.936      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.943      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.943      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.944      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.960      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.960      ;
; 0.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.967      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.968      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.970      ;
; 0.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.971      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.975      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.976      ;
; 0.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.979      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.981      ;
; 0.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.984      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 9.774  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]   ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 3.843      ;
; 9.819  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 3.888      ;
; 10.058 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]   ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.127      ;
; 10.064 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]    ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.133      ;
; 10.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]    ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.142      ;
; 10.101 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]   ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.170      ;
; 10.143 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]    ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.212      ;
; 10.148 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.217      ;
; 10.168 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]    ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.237      ;
; 10.176 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.245      ;
; 10.176 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.245      ;
; 10.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]   ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 4.285      ;
; 10.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.253      ;
; 10.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.253      ;
; 10.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.253      ;
; 10.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.253      ;
; 10.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.253      ;
; 10.206 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.275      ;
; 10.206 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.275      ;
; 10.206 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.275      ;
; 10.225 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]   ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.294      ;
; 10.267 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]   ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.336      ;
; 10.390 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]    ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.459      ;
; 10.391 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]    ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.460      ;
; 10.467 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]   ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.238     ; 4.539      ;
; 10.478 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]   ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.547      ;
; 10.513 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]    ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.582      ;
; 10.568 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]    ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.238     ; 4.640      ;
; 10.635 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[3]  ; DRAM_ADDR[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.221     ; 4.724      ;
; 10.659 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]    ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 4.760      ;
; 10.688 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]   ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.238     ; 4.760      ;
; 10.781 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.850      ;
; 10.809 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.878      ;
; 10.834 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]   ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 4.935      ;
; 10.869 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.938      ;
; 10.884 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 4.953      ;
; 11.040 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ras             ; DRAM_RAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.219     ; 5.131      ;
; 11.115 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]   ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.216      ;
; 11.149 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.218      ;
; 11.156 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.225      ;
; 11.164 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.233      ;
; 11.164 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.233      ;
; 11.164 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.233      ;
; 11.164 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.233      ;
; 11.164 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.233      ;
; 11.165 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]   ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.266      ;
; 11.175 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.244      ;
; 11.175 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.244      ;
; 11.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.251      ;
; 11.186 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.255      ;
; 11.186 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.255      ;
; 11.223 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.292      ;
; 11.223 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.292      ;
; 11.246 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.315      ;
; 11.281 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cas             ; DRAM_CAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.218     ; 5.373      ;
; 11.284 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[14] ; DRAM_BA_1     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.223     ; 5.371      ;
; 11.298 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]   ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.399      ;
; 11.324 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]   ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.425      ;
; 11.373 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.241     ; 5.442      ;
; 11.406 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]   ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.507      ;
; 11.426 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]    ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.527      ;
; 11.447 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke             ; DRAM_CKE      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.219     ; 5.538      ;
; 11.485 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]   ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.586      ;
; 11.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[10] ; DRAM_ADDR[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.217     ; 5.607      ;
; 11.572 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]   ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.673      ;
; 11.682 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]   ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.783      ;
; 11.751 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]   ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 5.852      ;
; 11.765 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[5]  ; DRAM_ADDR[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.217     ; 5.858      ;
; 11.847 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]  ; DRAM_ADDR[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.219     ; 5.938      ;
; 11.953 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]  ; DRAM_ADDR[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.219     ; 6.044      ;
; 12.067 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[11] ; DRAM_ADDR[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.217     ; 6.160      ;
; 12.091 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]   ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 6.192      ;
; 12.211 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]   ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 6.312      ;
; 12.244 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[9]  ; DRAM_ADDR[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.217     ; 6.337      ;
; 12.275 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[2]  ; DRAM_ADDR[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.221     ; 6.364      ;
; 12.900 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]   ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.209     ; 7.001      ;
; 13.010 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we              ; DRAM_WE_N     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.219     ; 7.101      ;
; 13.274 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[6]  ; DRAM_ADDR[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.221     ; 7.363      ;
; 13.497 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[7]  ; DRAM_ADDR[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.221     ; 7.586      ;
; 13.595 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[8]  ; DRAM_ADDR[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.221     ; 7.684      ;
; 13.664 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[0]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.218     ; 7.756      ;
; 13.931 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[13] ; DRAM_BA_0     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.223     ; 8.018      ;
; 13.987 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[12] ; DRAM_ADDR[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.217     ; 8.080      ;
; 14.001 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[4]  ; DRAM_ADDR[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.221     ; 8.090      ;
; 14.001 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[1]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.218     ; 8.093      ;
; 14.283 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[3]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.218     ; 8.375      ;
; 14.360 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[2]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -4.218     ; 8.452      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.689  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.480     ; 6.829      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.533     ; 6.775      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.690  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.482     ; 6.826      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.691  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.490     ; 6.817      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.717  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.469     ; 6.812      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 2.718  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.473     ; 6.807      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][17] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][18] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][30] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][28] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][25] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][24] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][20] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][19] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][21] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][22] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][28] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][20] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 6.816      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][19] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][21] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][22] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 6.818      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.446     ; 6.827      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 6.825      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 6.825      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.448     ; 6.825      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.445     ; 6.828      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[18]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.453     ; 6.820      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[21]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.453     ; 6.820      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[20]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.453     ; 6.820      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[24]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 6.821      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[25]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 6.821      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[19]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.453     ; 6.820      ;
; 12.725 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[23]        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 6.821      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.220      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.104      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.104      ;
; 97.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.048      ;
; 97.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.048      ;
; 97.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.026      ;
; 97.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.026      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.017      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.017      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.017      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.017      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.017      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
; 97.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.971      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.828      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.919      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.919      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.919      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.919      ;
; 1.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.919      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.923      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.923      ;
; 1.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.945      ;
; 1.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.945      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.983      ;
; 1.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.983      ;
; 1.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.061      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 6.062 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 6.473      ;
; 6.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 6.481      ;
; 6.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 6.480      ;
; 6.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 6.479      ;
; 6.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 6.482      ;
; 6.074 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 6.481      ;
; 6.074 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.213      ; 6.473      ;
; 6.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 6.466      ;
; 6.097 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 6.473      ;
; 6.097 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 6.473      ;
; 6.097 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 6.473      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 6.466      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][14]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 6.466      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[23]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[16]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[17]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[18]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[19]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[20]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[21]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[22]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[30]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[24]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[25]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[26]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[27]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[28]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[29]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.102 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[31]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.480      ;
; 6.103 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][20]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 6.468      ;
; 6.103 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][19]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 6.468      ;
; 6.103 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.481      ;
; 6.103 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 6.481      ;
; 6.103 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[2] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 6.482      ;
; 6.104 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 6.472      ;
; 6.105 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][12]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 6.471      ;
; 6.105 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][11]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 6.470      ;
; 6.105 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][7]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 6.470      ;
; 6.105 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][8]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 6.470      ;
; 6.105 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][10]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.129 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 6.470      ;
; 6.130 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.150      ; 6.466      ;
; 6.139 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.154      ; 6.479      ;
; 6.139 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.154      ; 6.479      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                            ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.239     ; 6.480      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.249     ; 6.471      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.253     ; 6.467      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][14]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.253     ; 6.467      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][21]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.249     ; 6.471      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][31]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.253     ; 6.467      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.248     ; 6.472      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.253     ; 6.467      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][14]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.254     ; 6.466      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][31]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.253     ; 6.467      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.241     ; 6.479      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.243     ; 6.477      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.243     ; 6.477      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.243     ; 6.477      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[18]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[21]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[20]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[24]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[25]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[19]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[23]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.247     ; 6.473      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][16]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.259     ; 6.462      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.250     ; 6.471      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.250     ; 6.471      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][20]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.250     ; 6.471      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.256     ; 6.465      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][19]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.250     ; 6.471      ;
; 6.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][21]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.250     ; 6.471      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 37.228 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 24.56 MHz  ; 24.56 MHz       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 140.65 MHz ; 140.65 MHz      ; altera_reserved_tck                                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; -20.714 ; -697.276      ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.981   ; 0.000         ;
; altera_reserved_tck                                       ; 46.445  ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.337 ; 0.000         ;
; altera_reserved_tck                                       ; 0.355 ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.831 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.388  ; 0.000         ;
; altera_reserved_tck                                       ; 97.906 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                       ; 1.424 ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.423 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_50                                                    ; 0.500  ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.687  ; 0.000         ;
; altera_reserved_tck                                       ; 49.564 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.714 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 41.001     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.674 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.964     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.627 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.288      ; 40.914     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.803     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.504 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.291      ; 40.794     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.492 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.781     ;
; -20.467 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.756     ;
; -20.467 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.756     ;
; -20.467 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.756     ;
; -20.467 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.290      ; 40.756     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.981 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[2]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 8.115      ;
; 4.071 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[3]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 8.025      ;
; 4.240 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[12] ; DRAM_ADDR[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.893     ; 7.857      ;
; 4.343 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[1]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 7.753      ;
; 4.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[4]  ; DRAM_ADDR[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.898     ; 7.737      ;
; 4.442 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[13] ; DRAM_BA_0     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.900     ; 7.648      ;
; 4.642 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[0]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 7.454      ;
; 4.695 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[8]  ; DRAM_ADDR[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.898     ; 7.397      ;
; 4.883 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[7]  ; DRAM_ADDR[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.898     ; 7.209      ;
; 5.090 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[6]  ; DRAM_ADDR[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.898     ; 7.002      ;
; 5.232 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we              ; DRAM_WE_N     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.895     ; 6.863      ;
; 5.380 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]   ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 6.725      ;
; 6.036 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]   ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 6.069      ;
; 6.056 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[2]  ; DRAM_ADDR[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.898     ; 6.036      ;
; 6.063 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[9]  ; DRAM_ADDR[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 6.033      ;
; 6.198 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]   ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.907      ;
; 6.265 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[11] ; DRAM_ADDR[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.893     ; 5.832      ;
; 6.361 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]  ; DRAM_ADDR[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.895     ; 5.734      ;
; 6.458 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]  ; DRAM_ADDR[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.895     ; 5.637      ;
; 6.510 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]   ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.595      ;
; 6.531 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[5]  ; DRAM_ADDR[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 5.565      ;
; 6.618 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]   ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.487      ;
; 6.670 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]   ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.435      ;
; 6.792 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[10] ; DRAM_ADDR[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.893     ; 5.305      ;
; 6.794 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]   ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.311      ;
; 6.840 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke             ; DRAM_CKE      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.895     ; 5.255      ;
; 6.873 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]   ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.232      ;
; 6.874 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]    ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.231      ;
; 6.884 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]   ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.221      ;
; 6.902 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.171      ;
; 6.932 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]   ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 5.173      ;
; 6.983 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.090      ;
; 7.007 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.066      ;
; 7.007 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.066      ;
; 7.019 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cas             ; DRAM_CAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.894     ; 5.077      ;
; 7.024 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[14] ; DRAM_BA_1     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.900     ; 5.066      ;
; 7.050 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.023      ;
; 7.050 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.023      ;
; 7.059 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.014      ;
; 7.072 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.001      ;
; 7.072 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.001      ;
; 7.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 5.000      ;
; 7.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.979      ;
; 7.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.979      ;
; 7.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.979      ;
; 7.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.979      ;
; 7.101 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.972      ;
; 7.108 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.965      ;
; 7.125 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]   ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 4.980      ;
; 7.173 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]   ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 4.932      ;
; 7.261 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ras             ; DRAM_RAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.895     ; 4.834      ;
; 7.332 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.741      ;
; 7.356 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.717      ;
; 7.395 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]   ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 4.710      ;
; 7.436 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.637      ;
; 7.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.612      ;
; 7.586 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]   ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.914     ; 4.490      ;
; 7.606 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]    ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 4.499      ;
; 7.647 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[3]  ; DRAM_ADDR[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.898     ; 4.445      ;
; 7.715 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]    ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.914     ; 4.361      ;
; 7.757 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]    ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.316      ;
; 7.786 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]   ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.287      ;
; 7.795 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]   ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.914     ; 4.281      ;
; 7.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]    ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.227      ;
; 7.860 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]    ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.213      ;
; 7.998 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]   ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.075      ;
; 8.023 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.050      ;
; 8.023 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.050      ;
; 8.023 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.050      ;
; 8.045 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.028      ;
; 8.045 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.028      ;
; 8.045 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.028      ;
; 8.047 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.026      ;
; 8.047 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.026      ;
; 8.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.025      ;
; 8.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.025      ;
; 8.054 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]   ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.019      ;
; 8.070 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]    ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 4.003      ;
; 8.076 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.997      ;
; 8.084 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]   ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.885     ; 4.021      ;
; 8.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]    ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.979      ;
; 8.133 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]   ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.940      ;
; 8.172 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]    ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.901      ;
; 8.179 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]    ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.894      ;
; 8.188 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]   ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.885      ;
; 8.396 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.677      ;
; 8.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]   ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -3.917     ; 3.612      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.713      ;
; 46.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.520      ;
; 46.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.431      ;
; 46.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.171      ;
; 47.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.679      ;
; 47.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.592      ;
; 47.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.430      ;
; 47.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.402      ;
; 47.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.397      ;
; 47.853 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.320      ;
; 48.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.011      ;
; 48.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 1.947      ;
; 48.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 1.730      ;
; 48.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.710      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.847      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.837      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.706      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.705      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.617      ;
; 95.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.616      ;
; 95.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.599      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.379      ;
; 95.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.378      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.295      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.295      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.295      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.295      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.287      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.287      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.287      ;
; 95.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.287      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.254      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.139      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.138      ;
; 95.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 4.431      ;
; 95.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 4.431      ;
; 95.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 4.431      ;
; 95.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.262      ; 4.431      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                                     ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.108      ;
; 95.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.090      ;
; 95.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.068      ;
; 95.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.068      ;
; 95.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.068      ;
; 95.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.068      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.060      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.060      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.060      ;
; 95.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.060      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.993      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.993      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.993      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.993      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.337 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1]        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.348 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.943      ;
; 0.350 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.608      ;
; 0.351 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 0.945      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                                                                                                                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_tmr_vote                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_tmr_vote                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_grnt                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_grnt                                                                                                                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.948      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[9]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[9]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[8]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[8]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[7]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[7]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[6]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[6]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[5]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[5]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[4]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[4]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[3]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[3]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[2]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[2]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke                                                                                                                             ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we                                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[15]                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[15]                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[22]                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[22]                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[2]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[2]                                                                                                               ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[1]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_auto_ref_count[1]                                                                                                               ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[2]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[2]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[3]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[3]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[1]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[1]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[1]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[1]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[3]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[3]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[0]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[0]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[13]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[13]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[12]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[12]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[15]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[15]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[14]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[14]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[23]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[23]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[11]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[11]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[10]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[10]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[18]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[18]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[19]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[19]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[16]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[16]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[3]                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[3]                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[1]                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[1]                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_precharge_count[1]                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_precharge_count[1]                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[2]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[2]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_act_to_rw_count[1]                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_act_to_rw_count[1]                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_bank_index[1] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_bank_index[1]                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing_state[2]  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing_state[2]                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_rd_req        ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_rd_req                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo|mem_used[1]                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo|mem_used[0]                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_op_done                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_op_done                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_pending_refresh                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_pending_refresh                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[22]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[22]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[21]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[21]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[20]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[20]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                      ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                            ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|d_write                                                                                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                   ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|write             ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|write                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.638      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.627      ;
; 0.387 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.644      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.637      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.641      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.646      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.648      ;
; 0.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.654      ;
; 0.417 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.658      ;
; 0.417 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.662      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.666      ;
; 0.425 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.670      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.678      ;
; 0.514 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.517 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.758      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.771      ;
; 0.530 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.792      ;
; 0.535 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.792      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.788      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.561 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.801      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.589 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.845      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.832      ;
; 0.596 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.837      ;
; 0.596 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.837      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.843      ;
; 0.607 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.851      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.855      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.860      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.862      ;
; 0.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.875      ;
; 0.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.875      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.881      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.882      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.885      ;
; 0.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.885      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.889      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.890      ;
; 0.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.894      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.901      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.901      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 8.831  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]   ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.398      ;
; 8.884  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.451      ;
; 9.088  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]   ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.655      ;
; 9.095  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]    ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.662      ;
; 9.103  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]    ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.670      ;
; 9.126  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]   ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.693      ;
; 9.156  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.723      ;
; 9.169  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]    ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.736      ;
; 9.186  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.753      ;
; 9.186  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.753      ;
; 9.194  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]    ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.761      ;
; 9.199  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.766      ;
; 9.199  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.766      ;
; 9.204  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.771      ;
; 9.204  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.771      ;
; 9.204  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.771      ;
; 9.217  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]   ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 3.814      ;
; 9.225  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.792      ;
; 9.225  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.792      ;
; 9.225  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.792      ;
; 9.255  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]   ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.822      ;
; 9.282  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]   ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.849      ;
; 9.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]    ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.956      ;
; 9.391  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]    ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 3.958      ;
; 9.458  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]   ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.740     ; 4.028      ;
; 9.465  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]   ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.032      ;
; 9.505  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]    ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.072      ;
; 9.560  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]    ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.740     ; 4.130      ;
; 9.625  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]    ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.222      ;
; 9.662  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]   ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.740     ; 4.232      ;
; 9.673  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[3]  ; DRAM_ADDR[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.725     ; 4.258      ;
; 9.769  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.336      ;
; 9.774  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]   ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.371      ;
; 9.777  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.344      ;
; 9.813  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.380      ;
; 9.825  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.392      ;
; 10.052 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]   ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.649      ;
; 10.059 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ras             ; DRAM_RAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.722     ; 4.647      ;
; 10.080 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.647      ;
; 10.089 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.656      ;
; 10.089 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.656      ;
; 10.089 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.656      ;
; 10.096 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.663      ;
; 10.098 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]   ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.695      ;
; 10.101 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.668      ;
; 10.101 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.668      ;
; 10.101 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.668      ;
; 10.101 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.668      ;
; 10.111 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.678      ;
; 10.125 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.692      ;
; 10.125 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.692      ;
; 10.132 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.699      ;
; 10.132 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.699      ;
; 10.154 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.721      ;
; 10.192 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]   ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.789      ;
; 10.213 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]   ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.810      ;
; 10.257 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[14] ; DRAM_BA_1     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.727     ; 4.840      ;
; 10.276 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cas             ; DRAM_CAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 4.865      ;
; 10.286 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.743     ; 4.853      ;
; 10.306 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]   ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.903      ;
; 10.346 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]    ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.943      ;
; 10.358 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]   ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 4.955      ;
; 10.405 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[10] ; DRAM_ADDR[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 4.994      ;
; 10.409 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke             ; DRAM_CKE      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.722     ; 4.997      ;
; 10.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]   ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 5.028      ;
; 10.592 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]   ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 5.189      ;
; 10.592 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]   ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 5.189      ;
; 10.684 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[5]  ; DRAM_ADDR[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 5.273      ;
; 10.766 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]  ; DRAM_ADDR[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.722     ; 5.354      ;
; 10.843 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]  ; DRAM_ADDR[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.722     ; 5.431      ;
; 10.927 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]   ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 5.524      ;
; 11.003 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[11] ; DRAM_ADDR[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 5.592      ;
; 11.015 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]   ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 5.612      ;
; 11.109 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[2]  ; DRAM_ADDR[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.725     ; 5.694      ;
; 11.161 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[9]  ; DRAM_ADDR[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 5.750      ;
; 11.629 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]   ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.713     ; 6.226      ;
; 11.738 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we              ; DRAM_WE_N     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.722     ; 6.326      ;
; 12.000 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[6]  ; DRAM_ADDR[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.725     ; 6.585      ;
; 12.260 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[7]  ; DRAM_ADDR[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.725     ; 6.845      ;
; 12.274 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[8]  ; DRAM_ADDR[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.725     ; 6.859      ;
; 12.327 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[0]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 6.916      ;
; 12.622 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[12] ; DRAM_ADDR[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 7.211      ;
; 12.626 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[1]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 7.215      ;
; 12.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[13] ; DRAM_BA_0     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.727     ; 7.251      ;
; 12.694 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[4]  ; DRAM_ADDR[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.725     ; 7.279      ;
; 12.884 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[3]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 7.473      ;
; 12.952 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[2]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -3.721     ; 7.541      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.388  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.172      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.448     ; 6.162      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.389  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.439     ; 6.171      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.390  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.492     ; 6.117      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.431     ; 6.155      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 3.413  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.435     ; 6.151      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 6.171      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][23] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 6.162      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][17] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 6.161      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 6.157      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 6.159      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 6.159      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 6.157      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 6.159      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 6.159      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 6.157      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 6.157      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 6.159      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 6.157      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][18] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 6.161      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][21] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 6.162      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][30] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 6.161      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][31] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 6.157      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][28] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 6.162      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][27] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 6.161      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][26] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 6.161      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][25] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 6.162      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][24] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 6.162      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][20] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 6.161      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][17] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 6.160      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][16] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.409     ; 6.158      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 6.160      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 6.160      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 6.160      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.407     ; 6.160      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 6.156      ;
; 13.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 6.156      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.028      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.904      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.904      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.863      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.863      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.839      ;
; 98.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.839      ;
; 98.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.838      ;
; 98.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.838      ;
; 98.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.838      ;
; 98.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.838      ;
; 98.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.838      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
; 98.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.792      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.666      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.736      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.736      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.736      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.736      ;
; 1.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.736      ;
; 1.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.751      ;
; 1.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.751      ;
; 1.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.768      ;
; 1.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.768      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.812      ;
; 1.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.812      ;
; 1.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.877      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 5.423 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 5.815      ;
; 5.431 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 5.821      ;
; 5.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 5.823      ;
; 5.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 5.822      ;
; 5.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 5.821      ;
; 5.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 5.814      ;
; 5.432 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 5.824      ;
; 5.452 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 5.806      ;
; 5.457 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 5.815      ;
; 5.457 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 5.815      ;
; 5.457 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 5.815      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.807      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][14]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 5.807      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[23]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[16]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[17]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[18]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[19]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[20]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[21]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[22]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[30]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[24]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[25]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[26]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[27]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[28]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[29]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[31]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.822      ;
; 5.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][20]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 5.809      ;
; 5.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][12]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 5.812      ;
; 5.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][19]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 5.809      ;
; 5.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 5.813      ;
; 5.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.822      ;
; 5.461 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 5.822      ;
; 5.462 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][11]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 5.812      ;
; 5.462 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][7]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 5.812      ;
; 5.462 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][8]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 5.812      ;
; 5.462 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][10]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 5.812      ;
; 5.462 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[2] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.191      ; 5.824      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.481 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 5.810      ;
; 5.489 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 5.806      ;
; 5.498 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 5.821      ;
; 5.498 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][16]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.226     ; 5.802      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.223     ; 5.805      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][30]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][12]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.215     ; 5.813      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][30]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.812      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                            ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.210     ; 5.818      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.210     ; 5.818      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.210     ; 5.818      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.207     ; 5.821      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[18]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.214     ; 5.814      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[21]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.214     ; 5.814      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[20]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.214     ; 5.814      ;
; 5.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[19]                          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.214     ; 5.814      ;
; 5.858 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.216     ; 5.813      ;
; 5.858 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][17]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.217     ; 5.812      ;
; 5.858 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.221     ; 5.808      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 37.477 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.668 ; -52.577       ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.692  ; 0.000         ;
; altera_reserved_tck                                       ; 48.265 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.145 ; 0.000         ;
; altera_reserved_tck                                       ; 0.181 ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.017 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.517  ; 0.000         ;
; altera_reserved_tck                                       ; 98.797 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                       ; 0.728 ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.829 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk_50                                                    ; 0.500  ; 0.000         ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.751  ; 0.000         ;
; altera_reserved_tck                                       ; 49.475 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.668 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.795     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.620 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.751     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.590 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.140      ; 21.717     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.545 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.675     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.539 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.144      ; 21.670     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.533 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.663     ;
; -1.524 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.654     ;
; -1.524 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.654     ;
; -1.524 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.654     ;
; -1.524 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.143      ; 21.654     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                            ; To Node       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 8.692  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[2]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 4.915      ;
; 8.763  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[3]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 4.844      ;
; 8.872  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[4]  ; DRAM_ADDR[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 4.733      ;
; 8.910  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[13] ; DRAM_BA_0     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.387     ; 4.693      ;
; 8.916  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[12] ; DRAM_ADDR[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 4.691      ;
; 8.919  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[1]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 4.688      ;
; 9.099  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[0]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 4.508      ;
; 9.135  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[8]  ; DRAM_ADDR[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 4.470      ;
; 9.176  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[7]  ; DRAM_ADDR[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 4.429      ;
; 9.327  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[6]  ; DRAM_ADDR[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 4.278      ;
; 9.493  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we              ; DRAM_WE_N     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.384     ; 4.113      ;
; 9.593  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]   ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 4.030      ;
; 9.892  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[9]  ; DRAM_ADDR[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.384     ; 3.714      ;
; 9.930  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[2]  ; DRAM_ADDR[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 3.675      ;
; 9.967  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[11] ; DRAM_ADDR[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 3.640      ;
; 9.995  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]   ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.628      ;
; 10.056 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]   ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.567      ;
; 10.073 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]  ; DRAM_ADDR[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 3.532      ;
; 10.153 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]  ; DRAM_ADDR[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 3.452      ;
; 10.211 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[5]  ; DRAM_ADDR[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.384     ; 3.395      ;
; 10.271 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]   ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.352      ;
; 10.281 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]   ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.342      ;
; 10.371 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke             ; DRAM_CKE      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.384     ; 3.235      ;
; 10.389 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]   ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.234      ;
; 10.393 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[10] ; DRAM_ADDR[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 3.214      ;
; 10.416 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]    ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.207      ;
; 10.424 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]   ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.199      ;
; 10.430 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.161      ;
; 10.446 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]   ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.177      ;
; 10.460 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[14] ; DRAM_BA_1     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.387     ; 3.143      ;
; 10.470 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cas             ; DRAM_CAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.383     ; 3.137      ;
; 10.494 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.097      ;
; 10.500 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]   ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.123      ;
; 10.510 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.081      ;
; 10.510 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.081      ;
; 10.527 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.064      ;
; 10.527 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.064      ;
; 10.534 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]   ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.089      ;
; 10.537 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.054      ;
; 10.543 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.048      ;
; 10.543 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.048      ;
; 10.546 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.045      ;
; 10.546 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.045      ;
; 10.550 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.041      ;
; 10.550 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.041      ;
; 10.550 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.041      ;
; 10.550 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.041      ;
; 10.553 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 3.038      ;
; 10.589 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]   ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.034      ;
; 10.598 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ras             ; DRAM_RAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.384     ; 3.008      ;
; 10.608 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]   ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 3.015      ;
; 10.715 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.876      ;
; 10.724 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.867      ;
; 10.763 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.828      ;
; 10.763 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.828      ;
; 10.805 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]   ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 2.818      ;
; 10.838 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[3]  ; DRAM_ADDR[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.385     ; 2.767      ;
; 10.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]   ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.397     ; 2.734      ;
; 10.893 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]    ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 2.730      ;
; 10.927 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]    ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.397     ; 2.666      ;
; 10.955 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]    ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.636      ;
; 10.974 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]   ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.617      ;
; 10.978 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]   ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.397     ; 2.615      ;
; 11.024 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]    ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.567      ;
; 11.030 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]    ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.561      ;
; 11.094 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]   ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.497      ;
; 11.116 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.475      ;
; 11.116 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.475      ;
; 11.116 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.475      ;
; 11.127 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.464      ;
; 11.127 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.464      ;
; 11.127 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.464      ;
; 11.136 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.455      ;
; 11.136 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.455      ;
; 11.139 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]   ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.452      ;
; 11.145 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.446      ;
; 11.145 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.446      ;
; 11.150 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]    ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.441      ;
; 11.159 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]   ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.367     ; 2.464      ;
; 11.161 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.430      ;
; 11.171 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]    ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.420      ;
; 11.209 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]   ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.382      ;
; 11.216 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]    ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.375      ;
; 11.226 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]    ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.365      ;
; 11.230 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]   ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.361      ;
; 11.340 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.251      ;
; 11.413 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]   ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.500       ; -2.399     ; 2.178      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.997      ;
; 48.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.905      ;
; 48.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.874      ;
; 48.599 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.657      ;
; 48.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.471      ;
; 48.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.443      ;
; 48.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.334      ;
; 48.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.314      ;
; 48.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.311      ;
; 49.000 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.273      ;
; 49.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.086      ;
; 49.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.050      ;
; 49.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 0.951      ;
; 49.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 0.916      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.667      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.665      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.643      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.632      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.592      ;
; 97.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.604      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.581      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.400      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.389      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.370      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.370      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.370      ;
; 97.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.370      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.359      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.359      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.359      ;
; 97.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.359      ;
; 97.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.307      ;
; 97.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.306      ;
; 97.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.306      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 2.437      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 2.437      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 2.437      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 2.437      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.242      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.242      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.242      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.242      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.231      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.231      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.231      ;
; 97.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.231      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 2.375      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 2.375      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 2.375      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 2.375      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.193      ;
; 97.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.220      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.145 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.148 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.480      ;
; 0.154 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.486      ;
; 0.156 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.483      ;
; 0.158 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.488      ;
; 0.160 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.490      ;
; 0.162 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.231      ; 0.497      ;
; 0.163 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.490      ;
; 0.167 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.500      ;
; 0.170 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.517      ;
; 0.172 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.516      ;
; 0.173 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1]       ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.515      ;
; 0.178 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.506      ;
; 0.180 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                                  ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                                                                                                                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[9]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[9]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[7]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[7]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[6]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[6]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[5]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[5]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[3]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[3]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[2]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[2]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]                                                                                                                  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke                                      ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke                                                                                                                             ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we                                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[15]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[15]                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[22]                                ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[22]                                                                                                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[2]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[2]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[3]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[3]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[1]                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_first_access[1]                                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[1]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[1]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[3]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[3]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[0]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[0]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[13]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[13]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[12]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[12]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[23]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[23]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[11]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[11]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[10]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[10]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[16]                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[16]                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[1]                                 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_state[1]                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[2]                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ref_cmd_count[2]                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_act_to_rw_count[1]                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_act_to_rw_count[1]                                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing          ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing                                                                                                 ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing_state[2] ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrubbing_state[2]                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_rd_req       ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst|current_scrub_rd_req                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                          ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                        ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.519      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[6]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[6]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[0]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[0]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[2]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[2]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[3]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[3]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[4]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[4]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[5]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[5]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[1]                                                                                                                                         ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|update_counter[1]                                                                                                                                                                                                                                ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]                            ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]                                                                                                                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]                             ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]                                                                                                                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[8]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[8]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[4]                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rw_addr[4]                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_op_done                               ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_op_done                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_tmr_vote                              ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_tmr_vote                                                                                                                     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.337      ;
; 0.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.342      ;
; 0.252 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.388      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.294 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.426      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.422      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.431      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.438      ;
; 0.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.443      ;
; 0.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.446      ;
; 0.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.448      ;
; 0.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.451      ;
; 0.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.454      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.456      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 6.017 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]   ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.034      ;
; 6.103 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[29]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.120      ;
; 6.175 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]   ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.192      ;
; 6.181 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]    ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.198      ;
; 6.188 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]    ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.205      ;
; 6.196 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]   ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.213      ;
; 6.223 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]    ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.240      ;
; 6.227 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[30]   ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.275      ;
; 6.238 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]   ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.255      ;
; 6.243 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]    ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.260      ;
; 6.264 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.281      ;
; 6.273 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[4]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.290      ;
; 6.273 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[2]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.290      ;
; 6.277 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[6]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.294      ;
; 6.277 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[5]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.294      ;
; 6.282 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[27]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.299      ;
; 6.282 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.299      ;
; 6.282 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[26]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.299      ;
; 6.288 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[30]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.305      ;
; 6.288 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.305      ;
; 6.288 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.305      ;
; 6.291 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]   ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.308      ;
; 6.342 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]    ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.359      ;
; 6.355 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]    ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.372      ;
; 6.390 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]   ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.291     ; 2.409      ;
; 6.392 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]    ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.409      ;
; 6.400 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]   ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.417      ;
; 6.414 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]    ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.291     ; 2.433      ;
; 6.445 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[7]    ; DRAM_DQ[7]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.493      ;
; 6.477 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[3]  ; DRAM_ADDR[3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 2.508      ;
; 6.498 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]   ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.291     ; 2.517      ;
; 6.523 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[28]   ; DRAM_DQ[28]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.571      ;
; 6.585 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[13]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.602      ;
; 6.588 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[0]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.605      ;
; 6.638 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.655      ;
; 6.645 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.662      ;
; 6.679 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_ras             ; DRAM_RAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 2.711      ;
; 6.695 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[10]   ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.743      ;
; 6.703 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[19]   ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.751      ;
; 6.756 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[25]   ; DRAM_DQ[25]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.804      ;
; 6.762 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[24]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.779      ;
; 6.762 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[8]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.779      ;
; 6.762 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[3]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.779      ;
; 6.762 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[15]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.779      ;
; 6.762 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[9]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.779      ;
; 6.769 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.786      ;
; 6.780 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.797      ;
; 6.782 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[10]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.799      ;
; 6.782 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[12]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.799      ;
; 6.788 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[14] ; DRAM_BA_1     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.281     ; 2.817      ;
; 6.791 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.808      ;
; 6.791 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[19]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.808      ;
; 6.792 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.809      ;
; 6.793 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cas             ; DRAM_CAS_N    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 2.825      ;
; 6.808 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[31]   ; DRAM_DQ[31]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.856      ;
; 6.816 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.833      ;
; 6.816 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.833      ;
; 6.825 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[11]   ; DRAM_DQ[11]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.873      ;
; 6.832 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.849      ;
; 6.842 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[1]    ; DRAM_DQ[1]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.890      ;
; 6.844 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[22]   ; DRAM_DQ[22]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.892      ;
; 6.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt         ; DRAM_DQ[14]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.293     ; 2.876      ;
; 6.872 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_cke             ; DRAM_CKE      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 2.904      ;
; 6.881 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[10] ; DRAM_ADDR[10] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 2.913      ;
; 6.885 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[23]   ; DRAM_DQ[23]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 2.933      ;
; 6.958 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[16]   ; DRAM_DQ[16]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 3.006      ;
; 6.972 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[20]   ; DRAM_DQ[20]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 3.020      ;
; 7.005 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[5]  ; DRAM_ADDR[5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 3.037      ;
; 7.047 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[1]  ; DRAM_ADDR[1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 3.078      ;
; 7.132 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[0]  ; DRAM_ADDR[0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 3.163      ;
; 7.147 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[17]   ; DRAM_DQ[17]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 3.195      ;
; 7.201 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[11] ; DRAM_ADDR[11] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 3.233      ;
; 7.218 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[18]   ; DRAM_DQ[18]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 3.266      ;
; 7.252 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[2]  ; DRAM_ADDR[2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 3.283      ;
; 7.260 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[9]  ; DRAM_ADDR[9]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 3.292      ;
; 7.548 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[21]   ; DRAM_DQ[21]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.262     ; 3.596      ;
; 7.645 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_we              ; DRAM_WE_N     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 3.677      ;
; 7.786 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[6]  ; DRAM_ADDR[6]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 3.817      ;
; 7.884 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[7]  ; DRAM_ADDR[7]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 3.915      ;
; 7.959 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[8]  ; DRAM_ADDR[8]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 3.990      ;
; 7.985 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[0]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 4.017      ;
; 8.104 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[13] ; DRAM_BA_0     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.281     ; 4.133      ;
; 8.128 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[1]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 4.160      ;
; 8.138 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[12] ; DRAM_ADDR[12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 4.170      ;
; 8.154 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_address_bus[4]  ; DRAM_ADDR[4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.279     ; 4.185      ;
; 8.263 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[3]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 4.295      ;
; 8.322 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_dqm[0]          ; DRAM_DQM[2]   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.500       ; -2.278     ; 4.354      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig6|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig5|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig3|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.221     ; 3.249      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.517  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig7|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.217     ; 3.253      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig2|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.519  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig4|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 3.197      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 3.244      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[0]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[1]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[2]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[3]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[4]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[5]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 6.532  ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig1|segment7[6]                                                                                              ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 3.243      ;
; 16.502 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][15] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.244     ; 3.241      ;
; 16.502 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[9]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 3.253      ;
; 16.502 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[14]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 3.253      ;
; 16.502 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[15]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.232     ; 3.253      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][23] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 3.247      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][16] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.248     ; 3.236      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 3.244      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 3.244      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][21] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.237     ; 3.247      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][31] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 3.244      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][28] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][25] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][24] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][22] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][28] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][23] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][13] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 3.244      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][12] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][1]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][3]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][0]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][2]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][5]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][4]  ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 3.241      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][14] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.241     ; 3.243      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][22] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.236     ; 3.248      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][31] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 3.244      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[2]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[3]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[4]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[5]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[6]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[8]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[12]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[13]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[24]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[26]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[27]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
; 16.503 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[29]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 3.254      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.151      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.073      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.073      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.043      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.043      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.032      ;
; 98.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.032      ;
; 98.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.028      ;
; 98.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.028      ;
; 98.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.028      ;
; 98.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.028      ;
; 98.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.028      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
; 98.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.002      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.854      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.906      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.906      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.906      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.906      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.906      ;
; 0.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.915      ;
; 0.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.915      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.924      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.924      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.936      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.976      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.829 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 3.021      ;
; 2.834 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.025      ;
; 2.834 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.024      ;
; 2.834 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.106      ; 3.024      ;
; 2.834 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 3.025      ;
; 2.835 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.024      ;
; 2.835 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.020      ;
; 2.841 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.012      ;
; 2.843 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.021      ;
; 2.843 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.021      ;
; 2.843 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.021      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][12]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.018      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[23]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[16]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[17]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[18]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[19]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[20]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[21]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[22]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[30]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[24]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[25]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[26]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[27]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[28]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[29]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[31]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.024      ;
; 2.845 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[2] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 3.025      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][20]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.013      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][11]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.017      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][7]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.017      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][8]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.017      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][10]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.017      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][19]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.013      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][23]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.019      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.013      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][14]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.013      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing          ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.025      ;
; 2.846 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_healing_state[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.025      ;
; 2.857 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][15]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.012      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[7]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[0]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[1]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[2]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[3]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[4]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[5]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[6]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[8]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[9]     ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[10]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[11]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[12]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[13]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[14]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.859 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst|current_err_count[15]    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.015      ;
; 2.862 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[0]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.024      ;
; 2.862 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_nop_wr_count[1]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 3.024      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][16]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.126     ; 3.006      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.118     ; 3.014      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][14]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.118     ; 3.014      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[1][31]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.118     ; 3.014      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][26]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][25]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][24]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][20]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][12]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][11]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][7]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][6]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][8]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][9]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][10]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][19]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][21]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[0][30]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][28]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][27]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][20]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][13]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.118     ; 3.014      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][12]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][11]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][7]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][8]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][9]                    ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][10]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][19]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][21]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.116     ; 3.016      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][22]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.114     ; 3.018      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][29]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][30]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.115     ; 3.017      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_rd_buffer[2][31]                   ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.118     ; 3.014      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_op_done                         ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.108     ; 3.024      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_grnt                            ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.108     ; 3.024      ;
; 3.048 ; EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altsyncram:WideOr0_rtl_0|altsyncram_8931:auto_generated|ram_block1a0~porta_address_reg0 ; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_wr_buffer[0]                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.108     ; 3.024      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
Worst Case Available Settling Time: 38.604 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -25.141  ; 0.145 ; 2.689    ; 0.728   ; 0.500               ;
;  PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.796    ; 6.017 ; N/A      ; N/A     ; N/A                 ;
;  PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; -25.141  ; 0.145 ; 2.689    ; 2.829   ; 9.687               ;
;  altera_reserved_tck                                       ; 46.025   ; 0.181 ; 97.707   ; 0.728   ; 49.475              ;
;  clk_50                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                            ; -847.412 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; -847.412 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                       ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                    ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_E               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_IO[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LCD_DATA_IO[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA_IO[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_E               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RW              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA_0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_IO[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_IO[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                       ; altera_reserved_tck                                       ; 1085         ; 0        ; 34       ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                       ; false path   ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 87           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; false path   ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 96           ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 4725     ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                       ; altera_reserved_tck                                       ; 1085         ; 0        ; 34       ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                                       ; false path   ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; 87           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                       ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; false path   ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 96           ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 4725     ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                       ; altera_reserved_tck                                       ; 24       ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 652      ; 0        ; 56       ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                       ; altera_reserved_tck                                       ; 24       ; 0        ; 0        ; 0        ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; 652      ; 0        ; 56       ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 78    ; 78   ;
; Unconstrained Output Port Paths ; 176   ; 176  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                                                         ; Clock                                                     ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                                                                                                                                                                                       ; clk_50                                                    ; Base      ; Constrained   ;
; EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready ;                                                           ; Base      ; Unconstrained ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                      ; PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                                                            ; altera_reserved_tck                                       ; Base      ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Jul 27 23:16:03 2017
Info: Command: quartus_sta EDAC_SDRAM_Controller -c EDAC_SDRAM_Controller_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'edac_sdram_controller_timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_2OUT_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -45.00 -duty_cycle 50.00 -name {PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_2OUT_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|avs_readdatavalid is being clocked by EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -25.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.141            -847.412 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.796               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.025               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     9.774               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 2.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.689               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    97.707               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.563               0.000 altera_reserved_tck 
    Info (332119):     6.062               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 clk_50 
    Info (332119):     9.695               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.625               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 37.228 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|avs_readdatavalid is being clocked by EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -20.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -20.714            -697.276 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.981               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.445               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.355               0.000 altera_reserved_tck 
    Info (332119):     8.831               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 3.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.388               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    97.906               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.424
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.424               0.000 altera_reserved_tck 
    Info (332119):     5.423               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 clk_50 
    Info (332119):     9.687               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.564               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 37.477 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|avs_readdatavalid is being clocked by EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|current_mem_ready
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.668
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.668             -52.577 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.692               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.265               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     6.017               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.517               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    98.797               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.728
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.728               0.000 altera_reserved_tck 
    Info (332119):     2.829               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 clk_50 
    Info (332119):     9.751               0.000 PLL_2OUT_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.475               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 7 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.286
    Info (332114): Worst Case Available Settling Time: 38.604 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Thu Jul 27 23:16:29 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:13


