$date
	Fri Oct 04 08:47:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FF_JK_tb $end
$var wire 1 ! Q $end
$var reg 1 " CLR $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % PR $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
x$
x#
0"
x!
$end
#10
0!
1&
#20
0&
0$
0#
1"
#30
1&
#40
0&
1$
#50
1&
#60
0&
0$
1#
#70
1!
1&
#80
0&
1$
#90
0!
1&
#100
0&
