{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726972059626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726972059626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 12:27:39 2024 " "Processing started: Sun Sep 22 12:27:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726972059626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972059626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972059627 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vga_demo/synthesis/vga_demo.qip " "Tcl Script File vga_demo/synthesis/vga_demo.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vga_demo/synthesis/vga_demo.qip " "set_global_assignment -name QIP_FILE vga_demo/synthesis/vga_demo.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1726972059810 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1726972059810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726972060015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726972060015 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga.v " "Can't analyze file -- file vga.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067377 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RGB.v " "Can't analyze file -- file RGB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067382 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ov7670_registers.v " "Can't analyze file -- file ov7670_registers.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067387 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ov7670_controller.v " "Can't analyze file -- file ov7670_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067391 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ov7670_capture.v " "Can't analyze file -- file ov7670_capture.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "my_frame_buffer_15to0.v " "Can't analyze file -- file my_frame_buffer_15to0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067400 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "my_altpll.v " "Can't analyze file -- file my_altpll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_sender.v " "Can't analyze file -- file i2c_sender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067409 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frame_buffer.v " "Can't analyze file -- file frame_buffer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "address_Generator.v " "Can't analyze file -- file address_Generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1726972067418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_conv " "Found entity 1: edge_conv" {  } { { "edge_conv.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/edge_conv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726972067421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972067421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file dstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dstream " "Found entity 1: dstream" {  } { { "dstream.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/dstream.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726972067423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972067423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv_tb " "Found entity 1: conv_tb" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726972067425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972067425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_conv " "Found entity 1: top_level_conv" {  } { { "top_level_conv.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/top_level_conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726972067426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972067426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_input conv_tb.sv(18) " "Verilog HDL Implicit Net warning at conv_tb.sv(18): created implicit net for \"pixel_input\"" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_output conv_tb.sv(19) " "Verilog HDL Implicit Net warning at conv_tb.sv(19): created implicit net for \"pixel_output\"" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "valid conv_tb.sv(37) " "Verilog HDL error at conv_tb.sv(37): valid is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 37 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "valid conv_tb.sv(46) " "Verilog HDL error at conv_tb.sv(46): valid is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 46 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "data conv_tb.sv(47) " "Verilog HDL error at conv_tb.sv(47): data is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 47 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "valid conv_tb.sv(49) " "Verilog HDL error at conv_tb.sv(49): valid is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 49 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "valid conv_tb.sv(50) " "Verilog HDL error at conv_tb.sv(50): valid is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 50 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "ready conv_tb.sv(50) " "Verilog HDL error at conv_tb.sv(50): ready is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 50 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "data conv_tb.sv(51) " "Verilog HDL error at conv_tb.sv(51): data is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 51 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067427 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "valid conv_tb.sv(60) " "Verilog HDL error at conv_tb.sv(60): valid is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 60 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067428 ""}
{ "Error" "EVRFX_VERI_1187_UNCONVERTED" "data conv_tb.sv(61) " "Verilog HDL error at conv_tb.sv(61): data is not declared under this prefix" {  } { { "conv_tb.sv" "" { Text "C:/Users/Alfie/OneDrive/Desktop/tron/MTRX3700A2/camera_2_convolution/conv_tb.sv" 61 0 0 } }  } 0 10733 "Verilog HDL error at %2!s!: %1!s! is not declared under this prefix" 0 0 "Analysis & Synthesis" 0 -1 1726972067428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726972067535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 22 12:27:47 2024 " "Processing ended: Sun Sep 22 12:27:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726972067535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726972067535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726972067535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726972067535 ""}
