{"title":"IEEE Standard VHDL Synthesis Packages","uid":7519250,"size":189099,"categoryP":"other","categoryS":"e_books","magnet":"?xt=urn:btih:4e0245ca4907ff5c8f37e09550d04fc1f4c9ffdc&amp;dn=IEEE+Standard+VHDL+Synthesis+Packages&amp;tr=udp%3A%2F%2Ftracker.openbittorrent.com%3A80&amp;tr=udp%3A%2F%2Fopen.demonii.com%3A1337&amp;tr=udp%3A%2F%2Ftracker.coppersurfer.tk%3A6969&amp;tr=udp%3A%2F%2Fexodus.desync.com%3A6969","seeders":1,"leechers":1,"uploader":null,"files":-1,"time":1344567356,"description":"PW/Password/ContraseÃƒÂ±a : comoustedyasabe2007\n\n\n\n    Overview\n    References\n    Definitions\n    Interpretation of the standard logic types\n    The STD_MATCH function\n    Signal edge detection\n    Standard arithmetic packages\n\nAnnex A (informative) Notes on the package functions\n\n\n\nPW/Password/ContraseÃƒÂ±a : comoustedyasabe2007","torrent":{"xt":"urn:btih:4e0245ca4907ff5c8f37e09550d04fc1f4c9ffdc","amp;dn":"IEEE+Standard+VHDL+Synthesis+Packages","amp;tr":["udp%3A%2F%2Ftracker.openbittorrent.com%3A80","udp%3A%2F%2Fopen.demonii.com%3A1337","udp%3A%2F%2Ftracker.coppersurfer.tk%3A6969","udp%3A%2F%2Fexodus.desync.com%3A6969"],"infoHash":"4e0245ca4907ff5c8f37e09550d04fc1f4c9ffdc","infoHashBuffer":{"type":"Buffer","data":[78,2,69,202,73,7,255,92,143,55,224,149,80,208,79,193,244,201,255,220]},"announce":[],"urlList":[]}}