Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 22:30:59 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.778ns (36.428%)  route 4.848ns (63.572%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, estimated)     1.554     5.062    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  main/distance_calc/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  main/distance_calc/i_reg[0]/Q
                         net (fo=36, estimated)       0.969     6.549    main/distance_calc/i[0]
    SLICE_X10Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.673 r  main/distance_calc/intermediate_subs_out[3][3]_i_10/O
                         net (fo=4, estimated)        0.666     7.339    main/distance_calc/intermediate_subs_out[3][3]_i_10_n_0
    SLICE_X11Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.463 r  main/distance_calc/intermediate_subs_out[3][16]_i_12/O
                         net (fo=1, estimated)        0.520     7.983    main/distance_calc/intermediate_subs_out[3][16]_i_12_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.490 r  main/distance_calc/intermediate_subs_out_reg[3][16]_i_10/CO[3]
                         net (fo=1, estimated)        0.000     8.490    main/distance_calc/intermediate_subs_out_reg[3][16]_i_10_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.761 f  main/distance_calc/intermediate_subs_out_reg[3][16]_i_8/CO[0]
                         net (fo=10, estimated)       0.987     9.748    main/distance_calc/p_0_in
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.403    10.151 r  main/distance_calc/intermediate_subs_out[3][3]_i_2/O
                         net (fo=1, estimated)        0.476    10.627    main/distance_calc/intermediate_subs_out[3][3]_i_2_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.226 r  main/distance_calc/intermediate_subs_out_reg[3][3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.226    main/distance_calc/intermediate_subs_out_reg[3][3]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.458 r  main/distance_calc/intermediate_subs_out_reg[3][7]_i_1/O[0]
                         net (fo=4, estimated)        1.230    12.688    main/distance_calc/intermediate_subs_out0_in[4]
    SLICE_X29Y22         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1885, estimated)     1.436    14.771    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[3][4]/C
                         clock pessimism              0.253    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X29Y22         FDRE (Setup_fdre_C_D)       -0.238    14.750    main/distance_calc/intermediate_subs_out_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  2.062    




