

================================================================
== Vivado HLS Report for 'ereg_v1'
================================================================
* Date:           Wed Aug 12 00:45:27 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hls4ml_hcal
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   23|   23|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_compute_layer_0_0_0_1_fu_102  |compute_layer_0_0_0_1  |   11|   11|    6|    6| function |
        |grp_compute_layer_0_0_0_s_fu_169  |compute_layer_0_0_0_s  |    4|    4|    1|    1| function |
        |grp_compute_layer_0_0_fu_188      |compute_layer_0_0      |    4|    4|    1|    1| function |
        |call_ret1_linear_2_fu_197         |linear_2               |    0|    0|    1|    1| function |
        |call_ret3_linear_1_fu_216         |linear_1               |    0|    0|    1|    1| function |
        |res_V_write_assign_linear_fu_225  |linear                 |    0|    0|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|       4|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        0|    928|    48053|   22564|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      47|
|Register             |        -|      -|      650|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|    928|    48703|   22615|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|     33|        7|       6|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|     16|        3|       3|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-------+-------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------------------+-----------------------+---------+-------+-------+-------+
    |grp_compute_layer_0_0_fu_188      |compute_layer_0_0      |        0|     16|   1102|    440|
    |grp_compute_layer_0_0_0_1_fu_102  |compute_layer_0_0_0_1  |        0|    632|  31932|  15771|
    |grp_compute_layer_0_0_0_s_fu_169  |compute_layer_0_0_0_s  |        0|    280|  15019|   6353|
    |res_V_write_assign_linear_fu_225  |linear                 |        0|      0|      0|      0|
    |call_ret3_linear_1_fu_216         |linear_1               |        0|      0|      0|      0|
    |call_ret1_linear_2_fu_197         |linear_2               |        0|      0|      0|      0|
    +----------------------------------+-----------------------+---------+-------+-------+-------+
    |Total                             |                       |        0|    928|  48053|  22564|
    +----------------------------------+-----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  47|          9|    2|          9|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |logits1_0_V_reg_425          |  32|   0|   32|          0|
    |logits1_10_V_reg_475         |  32|   0|   32|          0|
    |logits1_11_V_reg_480         |  32|   0|   32|          0|
    |logits1_12_V_reg_485         |  32|   0|   32|          0|
    |logits1_13_V_reg_490         |  32|   0|   32|          0|
    |logits1_14_V_reg_495         |  32|   0|   32|          0|
    |logits1_1_V_reg_430          |  32|   0|   32|          0|
    |logits1_2_V_reg_435          |  32|   0|   32|          0|
    |logits1_3_V_reg_440          |  32|   0|   32|          0|
    |logits1_4_V_reg_445          |  32|   0|   32|          0|
    |logits1_5_V_reg_450          |  32|   0|   32|          0|
    |logits1_6_V_reg_455          |  32|   0|   32|          0|
    |logits1_7_V_reg_460          |  32|   0|   32|          0|
    |logits1_8_V_reg_465          |  32|   0|   32|          0|
    |logits1_9_V_reg_470          |  32|   0|   32|          0|
    |logits2_0_V_reg_575          |  32|   0|   32|          0|
    |logits2_1_V_reg_580          |  32|   0|   32|          0|
    |logits2_2_V_reg_585          |  32|   0|   32|          0|
    |logits2_3_V_reg_590          |  32|   0|   32|          0|
    |logits2_4_V_reg_595          |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 650|   0|  650|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     ereg_v1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     ereg_v1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     ereg_v1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     ereg_v1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     ereg_v1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     ereg_v1    | return value |
|ap_return          | out |   32| ap_ctrl_hs |     ereg_v1    | return value |
|data_V_address0    | out |   13|  ap_memory |     data_V     |     array    |
|data_V_ce0         | out |    1|  ap_memory |     data_V     |     array    |
|data_V_q0          |  in |   32|  ap_memory |     data_V     |     array    |
|data_V_address1    | out |   13|  ap_memory |     data_V     |     array    |
|data_V_ce1         | out |    1|  ap_memory |     data_V     |     array    |
|data_V_q1          |  in |   32|  ap_memory |     data_V     |     array    |
|data_V1_address0   | out |   13|  ap_memory |     data_V1    |     array    |
|data_V1_ce0        | out |    1|  ap_memory |     data_V1    |     array    |
|data_V1_q0         |  in |   32|  ap_memory |     data_V1    |     array    |
|data_V1_address1   | out |   13|  ap_memory |     data_V1    |     array    |
|data_V1_ce1        | out |    1|  ap_memory |     data_V1    |     array    |
|data_V1_q1         |  in |   32|  ap_memory |     data_V1    |     array    |
|data_V2_address0   | out |   13|  ap_memory |     data_V2    |     array    |
|data_V2_ce0        | out |    1|  ap_memory |     data_V2    |     array    |
|data_V2_q0         |  in |   32|  ap_memory |     data_V2    |     array    |
|data_V2_address1   | out |   13|  ap_memory |     data_V2    |     array    |
|data_V2_ce1        | out |    1|  ap_memory |     data_V2    |     array    |
|data_V2_q1         |  in |   32|  ap_memory |     data_V2    |     array    |
|data_V3_address0   | out |   13|  ap_memory |     data_V3    |     array    |
|data_V3_ce0        | out |    1|  ap_memory |     data_V3    |     array    |
|data_V3_q0         |  in |   32|  ap_memory |     data_V3    |     array    |
|data_V3_address1   | out |   13|  ap_memory |     data_V3    |     array    |
|data_V3_ce1        | out |    1|  ap_memory |     data_V3    |     array    |
|data_V3_q1         |  in |   32|  ap_memory |     data_V3    |     array    |
|data_V4_address0   | out |   13|  ap_memory |     data_V4    |     array    |
|data_V4_ce0        | out |    1|  ap_memory |     data_V4    |     array    |
|data_V4_q0         |  in |   32|  ap_memory |     data_V4    |     array    |
|data_V4_address1   | out |   13|  ap_memory |     data_V4    |     array    |
|data_V4_ce1        | out |    1|  ap_memory |     data_V4    |     array    |
|data_V4_q1         |  in |   32|  ap_memory |     data_V4    |     array    |
|data_V5_address0   | out |   13|  ap_memory |     data_V5    |     array    |
|data_V5_ce0        | out |    1|  ap_memory |     data_V5    |     array    |
|data_V5_q0         |  in |   32|  ap_memory |     data_V5    |     array    |
|data_V5_address1   | out |   13|  ap_memory |     data_V5    |     array    |
|data_V5_ce1        | out |    1|  ap_memory |     data_V5    |     array    |
|data_V5_q1         |  in |   32|  ap_memory |     data_V5    |     array    |
|data_V6_address0   | out |   13|  ap_memory |     data_V6    |     array    |
|data_V6_ce0        | out |    1|  ap_memory |     data_V6    |     array    |
|data_V6_q0         |  in |   32|  ap_memory |     data_V6    |     array    |
|data_V6_address1   | out |   13|  ap_memory |     data_V6    |     array    |
|data_V6_ce1        | out |    1|  ap_memory |     data_V6    |     array    |
|data_V6_q1         |  in |   32|  ap_memory |     data_V6    |     array    |
|data_V7_address0   | out |   13|  ap_memory |     data_V7    |     array    |
|data_V7_ce0        | out |    1|  ap_memory |     data_V7    |     array    |
|data_V7_q0         |  in |   32|  ap_memory |     data_V7    |     array    |
|data_V7_address1   | out |   13|  ap_memory |     data_V7    |     array    |
|data_V7_ce1        | out |    1|  ap_memory |     data_V7    |     array    |
|data_V7_q1         |  in |   32|  ap_memory |     data_V7    |     array    |
|data_V8_address0   | out |   13|  ap_memory |     data_V8    |     array    |
|data_V8_ce0        | out |    1|  ap_memory |     data_V8    |     array    |
|data_V8_q0         |  in |   32|  ap_memory |     data_V8    |     array    |
|data_V8_address1   | out |   13|  ap_memory |     data_V8    |     array    |
|data_V8_ce1        | out |    1|  ap_memory |     data_V8    |     array    |
|data_V8_q1         |  in |   32|  ap_memory |     data_V8    |     array    |
|data_V9_address0   | out |   13|  ap_memory |     data_V9    |     array    |
|data_V9_ce0        | out |    1|  ap_memory |     data_V9    |     array    |
|data_V9_q0         |  in |   32|  ap_memory |     data_V9    |     array    |
|data_V9_address1   | out |   13|  ap_memory |     data_V9    |     array    |
|data_V9_ce1        | out |    1|  ap_memory |     data_V9    |     array    |
|data_V9_q1         |  in |   32|  ap_memory |     data_V9    |     array    |
|data_V10_address0  | out |   13|  ap_memory |    data_V10    |     array    |
|data_V10_ce0       | out |    1|  ap_memory |    data_V10    |     array    |
|data_V10_q0        |  in |   32|  ap_memory |    data_V10    |     array    |
|data_V10_address1  | out |   13|  ap_memory |    data_V10    |     array    |
|data_V10_ce1       | out |    1|  ap_memory |    data_V10    |     array    |
|data_V10_q1        |  in |   32|  ap_memory |    data_V10    |     array    |
|data_V11_address0  | out |   13|  ap_memory |    data_V11    |     array    |
|data_V11_ce0       | out |    1|  ap_memory |    data_V11    |     array    |
|data_V11_q0        |  in |   32|  ap_memory |    data_V11    |     array    |
|data_V11_address1  | out |   13|  ap_memory |    data_V11    |     array    |
|data_V11_ce1       | out |    1|  ap_memory |    data_V11    |     array    |
|data_V11_q1        |  in |   32|  ap_memory |    data_V11    |     array    |
|data_V12_address0  | out |   13|  ap_memory |    data_V12    |     array    |
|data_V12_ce0       | out |    1|  ap_memory |    data_V12    |     array    |
|data_V12_q0        |  in |   32|  ap_memory |    data_V12    |     array    |
|data_V12_address1  | out |   13|  ap_memory |    data_V12    |     array    |
|data_V12_ce1       | out |    1|  ap_memory |    data_V12    |     array    |
|data_V12_q1        |  in |   32|  ap_memory |    data_V12    |     array    |
|data_V13_address0  | out |   13|  ap_memory |    data_V13    |     array    |
|data_V13_ce0       | out |    1|  ap_memory |    data_V13    |     array    |
|data_V13_q0        |  in |   32|  ap_memory |    data_V13    |     array    |
|data_V13_address1  | out |   13|  ap_memory |    data_V13    |     array    |
|data_V13_ce1       | out |    1|  ap_memory |    data_V13    |     array    |
|data_V13_q1        |  in |   32|  ap_memory |    data_V13    |     array    |
|data_V14_address0  | out |   13|  ap_memory |    data_V14    |     array    |
|data_V14_ce0       | out |    1|  ap_memory |    data_V14    |     array    |
|data_V14_q0        |  in |   32|  ap_memory |    data_V14    |     array    |
|data_V14_address1  | out |   13|  ap_memory |    data_V14    |     array    |
|data_V14_ce1       | out |    1|  ap_memory |    data_V14    |     array    |
|data_V14_q1        |  in |   32|  ap_memory |    data_V14    |     array    |
|data_V15_address0  | out |   13|  ap_memory |    data_V15    |     array    |
|data_V15_ce0       | out |    1|  ap_memory |    data_V15    |     array    |
|data_V15_q0        |  in |   32|  ap_memory |    data_V15    |     array    |
|data_V15_address1  | out |   13|  ap_memory |    data_V15    |     array    |
|data_V15_ce1       | out |    1|  ap_memory |    data_V15    |     array    |
|data_V15_q1        |  in |   32|  ap_memory |    data_V15    |     array    |
|data_V16_address0  | out |   13|  ap_memory |    data_V16    |     array    |
|data_V16_ce0       | out |    1|  ap_memory |    data_V16    |     array    |
|data_V16_q0        |  in |   32|  ap_memory |    data_V16    |     array    |
|data_V16_address1  | out |   13|  ap_memory |    data_V16    |     array    |
|data_V16_ce1       | out |    1|  ap_memory |    data_V16    |     array    |
|data_V16_q1        |  in |   32|  ap_memory |    data_V16    |     array    |
|data_V17_address0  | out |   13|  ap_memory |    data_V17    |     array    |
|data_V17_ce0       | out |    1|  ap_memory |    data_V17    |     array    |
|data_V17_q0        |  in |   32|  ap_memory |    data_V17    |     array    |
|data_V17_address1  | out |   13|  ap_memory |    data_V17    |     array    |
|data_V17_ce1       | out |    1|  ap_memory |    data_V17    |     array    |
|data_V17_q1        |  in |   32|  ap_memory |    data_V17    |     array    |
|data_V18_address0  | out |   13|  ap_memory |    data_V18    |     array    |
|data_V18_ce0       | out |    1|  ap_memory |    data_V18    |     array    |
|data_V18_q0        |  in |   32|  ap_memory |    data_V18    |     array    |
|data_V18_address1  | out |   13|  ap_memory |    data_V18    |     array    |
|data_V18_ce1       | out |    1|  ap_memory |    data_V18    |     array    |
|data_V18_q1        |  in |   32|  ap_memory |    data_V18    |     array    |
|data_V19_address0  | out |   13|  ap_memory |    data_V19    |     array    |
|data_V19_ce0       | out |    1|  ap_memory |    data_V19    |     array    |
|data_V19_q0        |  in |   32|  ap_memory |    data_V19    |     array    |
|data_V19_address1  | out |   13|  ap_memory |    data_V19    |     array    |
|data_V19_ce1       | out |    1|  ap_memory |    data_V19    |     array    |
|data_V19_q1        |  in |   32|  ap_memory |    data_V19    |     array    |
|data_V20_address0  | out |   13|  ap_memory |    data_V20    |     array    |
|data_V20_ce0       | out |    1|  ap_memory |    data_V20    |     array    |
|data_V20_q0        |  in |   32|  ap_memory |    data_V20    |     array    |
|data_V20_address1  | out |   13|  ap_memory |    data_V20    |     array    |
|data_V20_ce1       | out |    1|  ap_memory |    data_V20    |     array    |
|data_V20_q1        |  in |   32|  ap_memory |    data_V20    |     array    |
|data_V21_address0  | out |   13|  ap_memory |    data_V21    |     array    |
|data_V21_ce0       | out |    1|  ap_memory |    data_V21    |     array    |
|data_V21_q0        |  in |   32|  ap_memory |    data_V21    |     array    |
|data_V21_address1  | out |   13|  ap_memory |    data_V21    |     array    |
|data_V21_ce1       | out |    1|  ap_memory |    data_V21    |     array    |
|data_V21_q1        |  in |   32|  ap_memory |    data_V21    |     array    |
|data_V22_address0  | out |   13|  ap_memory |    data_V22    |     array    |
|data_V22_ce0       | out |    1|  ap_memory |    data_V22    |     array    |
|data_V22_q0        |  in |   32|  ap_memory |    data_V22    |     array    |
|data_V22_address1  | out |   13|  ap_memory |    data_V22    |     array    |
|data_V22_ce1       | out |    1|  ap_memory |    data_V22    |     array    |
|data_V22_q1        |  in |   32|  ap_memory |    data_V22    |     array    |
|data_V23_address0  | out |   13|  ap_memory |    data_V23    |     array    |
|data_V23_ce0       | out |    1|  ap_memory |    data_V23    |     array    |
|data_V23_q0        |  in |   32|  ap_memory |    data_V23    |     array    |
|data_V23_address1  | out |   13|  ap_memory |    data_V23    |     array    |
|data_V23_ce1       | out |    1|  ap_memory |    data_V23    |     array    |
|data_V23_q1        |  in |   32|  ap_memory |    data_V23    |     array    |
|data_V24_address0  | out |   13|  ap_memory |    data_V24    |     array    |
|data_V24_ce0       | out |    1|  ap_memory |    data_V24    |     array    |
|data_V24_q0        |  in |   32|  ap_memory |    data_V24    |     array    |
|data_V24_address1  | out |   13|  ap_memory |    data_V24    |     array    |
|data_V24_ce1       | out |    1|  ap_memory |    data_V24    |     array    |
|data_V24_q1        |  in |   32|  ap_memory |    data_V24    |     array    |
|data_V25_address0  | out |   13|  ap_memory |    data_V25    |     array    |
|data_V25_ce0       | out |    1|  ap_memory |    data_V25    |     array    |
|data_V25_q0        |  in |   32|  ap_memory |    data_V25    |     array    |
|data_V25_address1  | out |   13|  ap_memory |    data_V25    |     array    |
|data_V25_ce1       | out |    1|  ap_memory |    data_V25    |     array    |
|data_V25_q1        |  in |   32|  ap_memory |    data_V25    |     array    |
|data_V26_address0  | out |   13|  ap_memory |    data_V26    |     array    |
|data_V26_ce0       | out |    1|  ap_memory |    data_V26    |     array    |
|data_V26_q0        |  in |   32|  ap_memory |    data_V26    |     array    |
|data_V26_address1  | out |   13|  ap_memory |    data_V26    |     array    |
|data_V26_ce1       | out |    1|  ap_memory |    data_V26    |     array    |
|data_V26_q1        |  in |   32|  ap_memory |    data_V26    |     array    |
|data_V27_address0  | out |   13|  ap_memory |    data_V27    |     array    |
|data_V27_ce0       | out |    1|  ap_memory |    data_V27    |     array    |
|data_V27_q0        |  in |   32|  ap_memory |    data_V27    |     array    |
|data_V27_address1  | out |   13|  ap_memory |    data_V27    |     array    |
|data_V27_ce1       | out |    1|  ap_memory |    data_V27    |     array    |
|data_V27_q1        |  in |   32|  ap_memory |    data_V27    |     array    |
|data_V28_address0  | out |   13|  ap_memory |    data_V28    |     array    |
|data_V28_ce0       | out |    1|  ap_memory |    data_V28    |     array    |
|data_V28_q0        |  in |   32|  ap_memory |    data_V28    |     array    |
|data_V28_address1  | out |   13|  ap_memory |    data_V28    |     array    |
|data_V28_ce1       | out |    1|  ap_memory |    data_V28    |     array    |
|data_V28_q1        |  in |   32|  ap_memory |    data_V28    |     array    |
|data_V29_address0  | out |   13|  ap_memory |    data_V29    |     array    |
|data_V29_ce0       | out |    1|  ap_memory |    data_V29    |     array    |
|data_V29_q0        |  in |   32|  ap_memory |    data_V29    |     array    |
|data_V29_address1  | out |   13|  ap_memory |    data_V29    |     array    |
|data_V29_ce1       | out |    1|  ap_memory |    data_V29    |     array    |
|data_V29_q1        |  in |   32|  ap_memory |    data_V29    |     array    |
|data_V_offset      |  in |   10|   ap_none  |  data_V_offset |    scalar    |
|data_V_offset1     |  in |    5|   ap_none  | data_V_offset1 |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

