Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:38:20 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sv_chip2_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.113ns (50.000%)  route 0.113ns (50.000%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.219ns (routing 0.478ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.540ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.219     1.779    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y60                                                      r  v_fltr_2_left/fifo5/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.830 r  v_fltr_2_left/fifo5/dout_reg[7]/Q
                         net (fo=41, routed)          0.102     1.932    v_fltr_2_left/fifo5/O1
    SLICE_X52Y59                                                      r  v_fltr_2_left/fifo5/q6[14]_i_4__0/I0
    SLICE_X52Y59         LUT3 (Prop_LUT3_I0_O)        0.030     1.962 r  v_fltr_2_left/fifo5/q6[14]_i_4__0/O
                         net (fo=1, routed)           0.001     1.963    v_fltr_2_left/fifo5/n_0_q6[14]_i_4__0
    SLICE_X52Y59                                                      r  v_fltr_2_left/fifo5/q6_reg[14]_i_1__0/S[0]
    SLICE_X52Y59         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     1.995 r  v_fltr_2_left/fifo5/q6_reg[14]_i_1__0/O[0]
                         net (fo=1, routed)           0.010     2.005    v_fltr_2_left/inst_fltr_compute_f1/I19[11]
    SLICE_X52Y59         FDRE                                         r  v_fltr_2_left/inst_fltr_compute_f1/q6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.415     2.144    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y59                                                      r  v_fltr_2_left/inst_fltr_compute_f1/q6_reg[13]/C
                         clock pessimism             -0.231     1.913    
    SLICE_X52Y59         FDRE (Hold_FDRE_C_D)         0.056     1.969    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 v_fltr_4_left/fifo6/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_4_left/inst_fltr_compute_f3/q7_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.068ns (56.667%)  route 0.052ns (43.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.227ns (routing 0.478ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.540ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.227     1.787    v_fltr_4_left/fifo6/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y34                                                      r  v_fltr_4_left/fifo6/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_FDRE_C_Q)         0.052     1.839 r  v_fltr_4_left/fifo6/dout_reg[0]/Q
                         net (fo=27, routed)          0.036     1.875    v_fltr_4_left/fifo6/O8
    SLICE_X52Y33                                                      r  v_fltr_4_left/fifo6/q7[7]_i_1__5/I3
    SLICE_X52Y33         LUT6 (Prop_LUT6_I3_O)        0.016     1.891 r  v_fltr_4_left/fifo6/q7[7]_i_1__5/O
                         net (fo=2, routed)           0.016     1.907    v_fltr_4_left/inst_fltr_compute_f3/I6[2]
    SLICE_X52Y33         FDRE                                         r  v_fltr_4_left/inst_fltr_compute_f3/q7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.403     2.132    v_fltr_4_left/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y33                                                      r  v_fltr_4_left/inst_fltr_compute_f3/q7_reg[7]/C
                         clock pessimism             -0.322     1.810    
    SLICE_X52Y33         FDRE (Hold_FDRE_C_D)         0.056     1.866    v_fltr_4_left/inst_fltr_compute_f3/q7_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 v_fltr_1_left/fifo5/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_1_left/fifo6/buff2_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.052ns (24.645%)  route 0.159ns (75.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Net Delay (Source):      1.122ns (routing 0.478ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.540ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.122     1.682    v_fltr_1_left/fifo5/tm3_clk_v0_IBUF_BUFG
    SLICE_X17Y55                                                      r  v_fltr_1_left/fifo5/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_FDRE_C_Q)         0.052     1.734 r  v_fltr_1_left/fifo5/dout_reg[3]/Q
                         net (fo=62, routed)          0.159     1.893    v_fltr_1_left/fifo6/I5
    SLICE_X17Y57         SRL16E                                       r  v_fltr_1_left/fifo6/buff2_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.303     2.032    v_fltr_1_left/fifo6/tm3_clk_v0_IBUF_BUFG
    SLICE_X17Y57                                                      r  v_fltr_1_left/fifo6/buff2_reg[3]_srl2/CLK
                         clock pessimism             -0.304     1.727    
    SLICE_X17Y57         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.847    v_fltr_1_left/fifo6/buff2_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 horiz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tm3_sram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.104ns (66.242%)  route 0.053ns (33.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.069ns (routing 0.478ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.540ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.069     1.629    tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y104                                                     r  horiz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_FDRE_C_Q)         0.052     1.681 r  horiz_reg[2]/Q
                         net (fo=25, routed)          0.037     1.718    n_0_horiz_reg[2]
    SLICE_X43Y103                                                     r  tm3_sram_addr[3]_i_1/I2
    SLICE_X43Y103        LUT6 (Prop_LUT6_I2_O)        0.052     1.770 r  tm3_sram_addr[3]_i_1/O
                         net (fo=1, routed)           0.016     1.786    tm3_sram_addr[3]
    SLICE_X43Y103        FDRE                                         r  tm3_sram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.255     1.984    tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y103                                                     r  tm3_sram_addr_reg[3]/C
                         clock pessimism             -0.301     1.682    
    SLICE_X43Y103        FDRE (Hold_FDRE_C_D)         0.056     1.738    tm3_sram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f3/q6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.370%)  route 0.154ns (60.630%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.220ns (routing 0.478ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.430ns (routing 0.540ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.220     1.780    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y60                                                      r  v_fltr_2_left/fifo5/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.052     1.832 r  v_fltr_2_left/fifo5/dout_reg[3]/Q
                         net (fo=62, routed)          0.140     1.972    v_fltr_2_left/fifo5/O5
    SLICE_X52Y56                                                      r  v_fltr_2_left/fifo5/q6[10]_i_12__6/I1
    SLICE_X52Y56         LUT6 (Prop_LUT6_I1_O)        0.015     1.987 r  v_fltr_2_left/fifo5/q6[10]_i_12__6/O
                         net (fo=1, routed)           0.000     1.987    v_fltr_2_left/fifo5/n_0_q6[10]_i_12__6
    SLICE_X52Y56                                                      r  v_fltr_2_left/fifo5/q6_reg[10]_i_1__1/S[2]
    SLICE_X52Y56         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.033     2.020 r  v_fltr_2_left/fifo5/q6_reg[10]_i_1__1/O[2]
                         net (fo=1, routed)           0.014     2.034    v_fltr_2_left/inst_fltr_compute_f3/I7[3]
    SLICE_X52Y56         FDRE                                         r  v_fltr_2_left/inst_fltr_compute_f3/q6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.430     2.159    v_fltr_2_left/inst_fltr_compute_f3/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y56                                                      r  v_fltr_2_left/inst_fltr_compute_f3/q6_reg[5]/C
                         clock pessimism             -0.231     1.928    
    SLICE_X52Y56         FDRE (Hold_FDRE_C_D)         0.056     1.984    v_fltr_2_left/inst_fltr_compute_f3/q6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 h_fltr_2_right/my_steer_fltr_inst/f3_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_2_right/my_steer_fltr_inst/re_p_tmp_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.051ns (27.717%)  route 0.133ns (72.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      1.099ns (routing 0.478ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.540ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.099     1.659    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X47Y55                                                      r  h_fltr_2_right/my_steer_fltr_inst/f3_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_FDRE_C_Q)         0.051     1.710 r  h_fltr_2_right/my_steer_fltr_inst/f3_reg_reg[6]/Q
                         net (fo=1, routed)           0.133     1.843    h_fltr_2_right/my_steer_fltr_inst/f3_reg[6]
    SLICE_X46Y55         FDRE                                         r  h_fltr_2_right/my_steer_fltr_inst/re_p_tmp_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.278     2.007    h_fltr_2_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y55                                                      r  h_fltr_2_right/my_steer_fltr_inst/re_p_tmp_2_reg[6]/C
                         clock pessimism             -0.270     1.737    
    SLICE_X46Y55         FDRE (Hold_FDRE_C_D)         0.055     1.792    h_fltr_2_right/my_steer_fltr_inst/re_p_tmp_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 horiz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tm3_sram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.106ns (65.839%)  route 0.055ns (34.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.069ns (routing 0.478ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.540ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.069     1.629    tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y104                                                     r  horiz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_FDRE_C_Q)         0.052     1.681 r  horiz_reg[2]/Q
                         net (fo=25, routed)          0.039     1.720    n_0_horiz_reg[2]
    SLICE_X43Y103                                                     r  tm3_sram_addr[1]_i_1/I2
    SLICE_X43Y103        LUT6 (Prop_LUT6_I2_O)        0.054     1.774 r  tm3_sram_addr[1]_i_1/O
                         net (fo=1, routed)           0.016     1.790    tm3_sram_addr[1]
    SLICE_X43Y103        FDRE                                         r  tm3_sram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.255     1.984    tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y103                                                     r  tm3_sram_addr_reg[1]/C
                         clock pessimism             -0.301     1.682    
    SLICE_X43Y103        FDRE (Hold_FDRE_C_D)         0.056     1.738    tm3_sram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 v_d_reg_s4_left_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_4_left/fifo0/buff2_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.052ns (20.968%)  route 0.196ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.202ns (routing 0.478ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.409ns (routing 0.540ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.202     1.762    tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y30                                                      r  v_d_reg_s4_left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_FDRE_C_Q)         0.052     1.814 r  v_d_reg_s4_left_reg[4]/Q
                         net (fo=1, routed)           0.196     2.010    v_fltr_4_left/fifo0/Q[4]
    SLICE_X50Y30         SRL16E                                       r  v_fltr_4_left/fifo0/buff2_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.409     2.138    v_fltr_4_left/fifo0/tm3_clk_v0_IBUF_BUFG
    SLICE_X50Y30                                                      r  v_fltr_4_left/fifo0/buff2_reg[4]_srl2/CLK
                         clock pessimism             -0.300     1.838    
    SLICE_X50Y30         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.958    v_fltr_4_left/fifo0/buff2_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 v_fltr_2_left/fifo5/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_fltr_2_left/inst_fltr_compute_f1/q6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.126ns (52.066%)  route 0.116ns (47.934%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.219ns (routing 0.478ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.540ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.219     1.779    v_fltr_2_left/fifo5/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y60                                                      r  v_fltr_2_left/fifo5/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_FDRE_C_Q)         0.051     1.830 r  v_fltr_2_left/fifo5/dout_reg[7]/Q
                         net (fo=41, routed)          0.102     1.932    v_fltr_2_left/fifo5/O1
    SLICE_X52Y59                                                      r  v_fltr_2_left/fifo5/q6[14]_i_4__0/I0
    SLICE_X52Y59         LUT3 (Prop_LUT3_I0_O)        0.030     1.962 r  v_fltr_2_left/fifo5/q6[14]_i_4__0/O
                         net (fo=1, routed)           0.001     1.963    v_fltr_2_left/fifo5/n_0_q6[14]_i_4__0
    SLICE_X52Y59                                                      r  v_fltr_2_left/fifo5/q6_reg[14]_i_1__0/S[0]
    SLICE_X52Y59         CARRY8 (Prop_CARRY8_S[0]_O[1])
                                                      0.045     2.008 r  v_fltr_2_left/fifo5/q6_reg[14]_i_1__0/O[1]
                         net (fo=1, routed)           0.013     2.021    v_fltr_2_left/inst_fltr_compute_f1/I19[12]
    SLICE_X52Y59         FDRE                                         r  v_fltr_2_left/inst_fltr_compute_f1/q6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.415     2.144    v_fltr_2_left/inst_fltr_compute_f1/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y59                                                      r  v_fltr_2_left/inst_fltr_compute_f1/q6_reg[14]/C
                         clock pessimism             -0.231     1.913    
    SLICE_X52Y59         FDRE (Hold_FDRE_C_D)         0.056     1.969    v_fltr_2_left/inst_fltr_compute_f1/q6_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 h_fltr_1_right/my_steer_fltr_inst/f3_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            h_fltr_1_right/my_steer_fltr_inst/re_p_tmp_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.051ns (34.228%)  route 0.098ns (65.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Net Delay (Source):      1.052ns (routing 0.478ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.540ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.533    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.560 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.052     1.612    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X25Y52                                                      r  h_fltr_1_right/my_steer_fltr_inst/f3_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_FDRE_C_Q)         0.051     1.663 r  h_fltr_1_right/my_steer_fltr_inst/f3_reg_reg[20]/Q
                         net (fo=1, routed)           0.098     1.761    h_fltr_1_right/my_steer_fltr_inst/f3_reg[20]
    SLICE_X25Y51         FDRE                                         r  h_fltr_1_right/my_steer_fltr_inst/re_p_tmp_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    AG12                                                              r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    tm3_clk_v0_IBUF_inst/OUT
    AG12                                                              r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.698    tm3_clk_v0_IBUF
    BUFGCE_X1Y0                                                       r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.729 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=13854, routed)       1.217     1.946    h_fltr_1_right/my_steer_fltr_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X25Y51                                                      r  h_fltr_1_right/my_steer_fltr_inst/re_p_tmp_2_reg[20]/C
                         clock pessimism             -0.293     1.652    
    SLICE_X25Y51         FDRE (Hold_FDRE_C_D)         0.056     1.708    h_fltr_1_right/my_steer_fltr_inst/re_p_tmp_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.052    




