[INF:CM0023] Creating log file ../../build/regression/GateLevel/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<482> s<481> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<77> s<3> l<1:1> el<1:7>
n<LogicGates> u<3> t<StringConst> p<77> s<76> l<1:8> el<1:18>
n<a> u<4> t<StringConst> p<7> s<6> l<1:19> el<1:20>
n<> u<5> t<Constant_bit_select> p<6> l<1:20> el<1:20>
n<> u<6> t<Constant_select> p<7> c<5> l<1:20> el<1:20>
n<> u<7> t<Port_reference> p<8> c<4> l<1:19> el<1:20>
n<> u<8> t<Port_expression> p<9> c<7> l<1:19> el<1:20>
n<> u<9> t<Port> p<76> c<8> s<15> l<1:19> el<1:20>
n<b> u<10> t<StringConst> p<13> s<12> l<1:21> el<1:22>
n<> u<11> t<Constant_bit_select> p<12> l<1:22> el<1:22>
n<> u<12> t<Constant_select> p<13> c<11> l<1:22> el<1:22>
n<> u<13> t<Port_reference> p<14> c<10> l<1:21> el<1:22>
n<> u<14> t<Port_expression> p<15> c<13> l<1:21> el<1:22>
n<> u<15> t<Port> p<76> c<14> s<21> l<1:21> el<1:22>
n<y1> u<16> t<StringConst> p<19> s<18> l<1:23> el<1:25>
n<> u<17> t<Constant_bit_select> p<18> l<1:25> el<1:25>
n<> u<18> t<Constant_select> p<19> c<17> l<1:25> el<1:25>
n<> u<19> t<Port_reference> p<20> c<16> l<1:23> el<1:25>
n<> u<20> t<Port_expression> p<21> c<19> l<1:23> el<1:25>
n<> u<21> t<Port> p<76> c<20> s<27> l<1:23> el<1:25>
n<y2> u<22> t<StringConst> p<25> s<24> l<1:26> el<1:28>
n<> u<23> t<Constant_bit_select> p<24> l<1:28> el<1:28>
n<> u<24> t<Constant_select> p<25> c<23> l<1:28> el<1:28>
n<> u<25> t<Port_reference> p<26> c<22> l<1:26> el<1:28>
n<> u<26> t<Port_expression> p<27> c<25> l<1:26> el<1:28>
n<> u<27> t<Port> p<76> c<26> s<33> l<1:26> el<1:28>
n<y3> u<28> t<StringConst> p<31> s<30> l<1:29> el<1:31>
n<> u<29> t<Constant_bit_select> p<30> l<1:31> el<1:31>
n<> u<30> t<Constant_select> p<31> c<29> l<1:31> el<1:31>
n<> u<31> t<Port_reference> p<32> c<28> l<1:29> el<1:31>
n<> u<32> t<Port_expression> p<33> c<31> l<1:29> el<1:31>
n<> u<33> t<Port> p<76> c<32> s<39> l<1:29> el<1:31>
n<y4> u<34> t<StringConst> p<37> s<36> l<1:32> el<1:34>
n<> u<35> t<Constant_bit_select> p<36> l<1:34> el<1:34>
n<> u<36> t<Constant_select> p<37> c<35> l<1:34> el<1:34>
n<> u<37> t<Port_reference> p<38> c<34> l<1:32> el<1:34>
n<> u<38> t<Port_expression> p<39> c<37> l<1:32> el<1:34>
n<> u<39> t<Port> p<76> c<38> s<45> l<1:32> el<1:34>
n<y5> u<40> t<StringConst> p<43> s<42> l<1:35> el<1:37>
n<> u<41> t<Constant_bit_select> p<42> l<1:37> el<1:37>
n<> u<42> t<Constant_select> p<43> c<41> l<1:37> el<1:37>
n<> u<43> t<Port_reference> p<44> c<40> l<1:35> el<1:37>
n<> u<44> t<Port_expression> p<45> c<43> l<1:35> el<1:37>
n<> u<45> t<Port> p<76> c<44> s<51> l<1:35> el<1:37>
n<y6> u<46> t<StringConst> p<49> s<48> l<1:38> el<1:40>
n<> u<47> t<Constant_bit_select> p<48> l<1:40> el<1:40>
n<> u<48> t<Constant_select> p<49> c<47> l<1:40> el<1:40>
n<> u<49> t<Port_reference> p<50> c<46> l<1:38> el<1:40>
n<> u<50> t<Port_expression> p<51> c<49> l<1:38> el<1:40>
n<> u<51> t<Port> p<76> c<50> s<57> l<1:38> el<1:40>
n<y7> u<52> t<StringConst> p<55> s<54> l<1:41> el<1:43>
n<> u<53> t<Constant_bit_select> p<54> l<1:43> el<1:43>
n<> u<54> t<Constant_select> p<55> c<53> l<1:43> el<1:43>
n<> u<55> t<Port_reference> p<56> c<52> l<1:41> el<1:43>
n<> u<56> t<Port_expression> p<57> c<55> l<1:41> el<1:43>
n<> u<57> t<Port> p<76> c<56> s<63> l<1:41> el<1:43>
n<y8> u<58> t<StringConst> p<61> s<60> l<1:45> el<1:47>
n<> u<59> t<Constant_bit_select> p<60> l<1:47> el<1:47>
n<> u<60> t<Constant_select> p<61> c<59> l<1:47> el<1:47>
n<> u<61> t<Port_reference> p<62> c<58> l<1:45> el<1:47>
n<> u<62> t<Port_expression> p<63> c<61> l<1:45> el<1:47>
n<> u<63> t<Port> p<76> c<62> s<69> l<1:45> el<1:47>
n<y9> u<64> t<StringConst> p<67> s<66> l<1:49> el<1:51>
n<> u<65> t<Constant_bit_select> p<66> l<1:51> el<1:51>
n<> u<66> t<Constant_select> p<67> c<65> l<1:51> el<1:51>
n<> u<67> t<Port_reference> p<68> c<64> l<1:49> el<1:51>
n<> u<68> t<Port_expression> p<69> c<67> l<1:49> el<1:51>
n<> u<69> t<Port> p<76> c<68> s<75> l<1:49> el<1:51>
n<y10> u<70> t<StringConst> p<73> s<72> l<1:53> el<1:56>
n<> u<71> t<Constant_bit_select> p<72> l<1:56> el<1:56>
n<> u<72> t<Constant_select> p<73> c<71> l<1:56> el<1:56>
n<> u<73> t<Port_reference> p<74> c<70> l<1:53> el<1:56>
n<> u<74> t<Port_expression> p<75> c<73> l<1:53> el<1:56>
n<> u<75> t<Port> p<76> c<74> l<1:53> el<1:56>
n<> u<76> t<List_of_ports> p<77> c<9> l<1:18> el<1:57>
n<> u<77> t<Module_nonansi_header> p<479> c<2> s<85> l<1:1> el<1:58>
n<> u<78> t<Data_type_or_implicit> p<79> l<2:9> el<2:9>
n<> u<79> t<Net_port_type> p<83> c<78> s<82> l<2:9> el<2:9>
n<a> u<80> t<StringConst> p<82> s<81> l<2:9> el<2:10>
n<b> u<81> t<StringConst> p<82> l<2:11> el<2:12>
n<> u<82> t<List_of_port_identifiers> p<83> c<80> l<2:9> el<2:12>
n<> u<83> t<Input_declaration> p<84> c<79> l<2:3> el<2:12>
n<> u<84> t<Port_declaration> p<85> c<83> l<2:3> el<2:12>
n<> u<85> t<Module_item> p<479> c<84> s<100> l<2:3> el<2:13>
n<> u<86> t<Data_type_or_implicit> p<87> l<3:10> el<3:10>
n<> u<87> t<Net_port_type> p<98> c<86> s<97> l<3:10> el<3:10>
n<y1> u<88> t<StringConst> p<97> s<89> l<3:10> el<3:12>
n<y2> u<89> t<StringConst> p<97> s<90> l<3:14> el<3:16>
n<y3> u<90> t<StringConst> p<97> s<91> l<3:17> el<3:19>
n<y4> u<91> t<StringConst> p<97> s<92> l<3:20> el<3:22>
n<y5> u<92> t<StringConst> p<97> s<93> l<3:23> el<3:25>
n<y6> u<93> t<StringConst> p<97> s<94> l<3:26> el<3:28>
n<y7> u<94> t<StringConst> p<97> s<95> l<3:29> el<3:31>
n<y8> u<95> t<StringConst> p<97> s<96> l<3:32> el<3:34>
n<y9> u<96> t<StringConst> p<97> l<3:35> el<3:37>
n<> u<97> t<List_of_port_identifiers> p<98> c<88> l<3:10> el<3:37>
n<> u<98> t<Output_declaration> p<99> c<87> l<3:3> el<3:37>
n<> u<99> t<Port_declaration> p<100> c<98> l<3:3> el<3:37>
n<> u<100> t<Module_item> p<479> c<99> s<119> l<3:3> el<3:38>
n<> u<101> t<NInpGate_And> p<116> s<115> l<5:3> el<5:6>
n<y1> u<102> t<StringConst> p<103> l<5:7> el<5:9>
n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<5:7> el<5:9>
n<> u<104> t<Constant_bit_select> p<105> l<5:9> el<5:9>
n<> u<105> t<Constant_select> p<106> c<104> l<5:9> el<5:9>
n<> u<106> t<Net_lvalue> p<115> c<103> s<110> l<5:7> el<5:9>
n<a> u<107> t<StringConst> p<108> l<5:10> el<5:11>
n<> u<108> t<Primary_literal> p<109> c<107> l<5:10> el<5:11>
n<> u<109> t<Primary> p<110> c<108> l<5:10> el<5:11>
n<> u<110> t<Expression> p<115> c<109> s<114> l<5:10> el<5:11>
n<b> u<111> t<StringConst> p<112> l<5:12> el<5:13>
n<> u<112> t<Primary_literal> p<113> c<111> l<5:12> el<5:13>
n<> u<113> t<Primary> p<114> c<112> l<5:12> el<5:13>
n<> u<114> t<Expression> p<115> c<113> l<5:12> el<5:13>
n<> u<115> t<N_input_gate_instance> p<116> c<106> l<5:6> el<5:14>
n<> u<116> t<Gate_instantiation> p<117> c<101> l<5:3> el<5:15>
n<> u<117> t<Module_or_generate_item> p<118> c<116> l<5:3> el<5:15>
n<> u<118> t<Non_port_module_item> p<119> c<117> l<5:3> el<5:15>
n<> u<119> t<Module_item> p<479> c<118> s<138> l<5:3> el<5:15>
n<> u<120> t<NInpGate_Or> p<135> s<134> l<6:3> el<6:5>
n<y2> u<121> t<StringConst> p<122> l<6:6> el<6:8>
n<> u<122> t<Ps_or_hierarchical_identifier> p<125> c<121> s<124> l<6:6> el<6:8>
n<> u<123> t<Constant_bit_select> p<124> l<6:8> el<6:8>
n<> u<124> t<Constant_select> p<125> c<123> l<6:8> el<6:8>
n<> u<125> t<Net_lvalue> p<134> c<122> s<129> l<6:6> el<6:8>
n<a> u<126> t<StringConst> p<127> l<6:9> el<6:10>
n<> u<127> t<Primary_literal> p<128> c<126> l<6:9> el<6:10>
n<> u<128> t<Primary> p<129> c<127> l<6:9> el<6:10>
n<> u<129> t<Expression> p<134> c<128> s<133> l<6:9> el<6:10>
n<b> u<130> t<StringConst> p<131> l<6:11> el<6:12>
n<> u<131> t<Primary_literal> p<132> c<130> l<6:11> el<6:12>
n<> u<132> t<Primary> p<133> c<131> l<6:11> el<6:12>
n<> u<133> t<Expression> p<134> c<132> l<6:11> el<6:12>
n<> u<134> t<N_input_gate_instance> p<135> c<125> l<6:5> el<6:13>
n<> u<135> t<Gate_instantiation> p<136> c<120> l<6:3> el<6:14>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<6:3> el<6:14>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<6:3> el<6:14>
n<> u<138> t<Module_item> p<479> c<137> s<153> l<6:3> el<6:14>
n<> u<139> t<NOutGate_Not> p<150> s<149> l<7:3> el<7:6>
n<y3> u<140> t<StringConst> p<141> l<7:7> el<7:9>
n<> u<141> t<Ps_or_hierarchical_identifier> p<144> c<140> s<143> l<7:7> el<7:9>
n<> u<142> t<Constant_bit_select> p<143> l<7:9> el<7:9>
n<> u<143> t<Constant_select> p<144> c<142> l<7:9> el<7:9>
n<> u<144> t<Net_lvalue> p<149> c<141> s<148> l<7:7> el<7:9>
n<a> u<145> t<StringConst> p<146> l<7:10> el<7:11>
n<> u<146> t<Primary_literal> p<147> c<145> l<7:10> el<7:11>
n<> u<147> t<Primary> p<148> c<146> l<7:10> el<7:11>
n<> u<148> t<Expression> p<149> c<147> l<7:10> el<7:11>
n<> u<149> t<N_output_gate_instance> p<150> c<144> l<7:6> el<7:12>
n<> u<150> t<Gate_instantiation> p<151> c<139> l<7:3> el<7:13>
n<> u<151> t<Module_or_generate_item> p<152> c<150> l<7:3> el<7:13>
n<> u<152> t<Non_port_module_item> p<153> c<151> l<7:3> el<7:13>
n<> u<153> t<Module_item> p<479> c<152> s<172> l<7:3> el<7:13>
n<> u<154> t<NInpGate_Nand> p<169> s<168> l<8:3> el<8:7>
n<y4> u<155> t<StringConst> p<156> l<8:8> el<8:10>
n<> u<156> t<Ps_or_hierarchical_identifier> p<159> c<155> s<158> l<8:8> el<8:10>
n<> u<157> t<Constant_bit_select> p<158> l<8:10> el<8:10>
n<> u<158> t<Constant_select> p<159> c<157> l<8:10> el<8:10>
n<> u<159> t<Net_lvalue> p<168> c<156> s<163> l<8:8> el<8:10>
n<a> u<160> t<StringConst> p<161> l<8:11> el<8:12>
n<> u<161> t<Primary_literal> p<162> c<160> l<8:11> el<8:12>
n<> u<162> t<Primary> p<163> c<161> l<8:11> el<8:12>
n<> u<163> t<Expression> p<168> c<162> s<167> l<8:11> el<8:12>
n<b> u<164> t<StringConst> p<165> l<8:13> el<8:14>
n<> u<165> t<Primary_literal> p<166> c<164> l<8:13> el<8:14>
n<> u<166> t<Primary> p<167> c<165> l<8:13> el<8:14>
n<> u<167> t<Expression> p<168> c<166> l<8:13> el<8:14>
n<> u<168> t<N_input_gate_instance> p<169> c<159> l<8:7> el<8:15>
n<> u<169> t<Gate_instantiation> p<170> c<154> l<8:3> el<8:16>
n<> u<170> t<Module_or_generate_item> p<171> c<169> l<8:3> el<8:16>
n<> u<171> t<Non_port_module_item> p<172> c<170> l<8:3> el<8:16>
n<> u<172> t<Module_item> p<479> c<171> s<191> l<8:3> el<8:16>
n<> u<173> t<NInpGate_Nor> p<188> s<187> l<9:3> el<9:6>
n<y5> u<174> t<StringConst> p<175> l<9:7> el<9:9>
n<> u<175> t<Ps_or_hierarchical_identifier> p<178> c<174> s<177> l<9:7> el<9:9>
n<> u<176> t<Constant_bit_select> p<177> l<9:9> el<9:9>
n<> u<177> t<Constant_select> p<178> c<176> l<9:9> el<9:9>
n<> u<178> t<Net_lvalue> p<187> c<175> s<182> l<9:7> el<9:9>
n<a> u<179> t<StringConst> p<180> l<9:10> el<9:11>
n<> u<180> t<Primary_literal> p<181> c<179> l<9:10> el<9:11>
n<> u<181> t<Primary> p<182> c<180> l<9:10> el<9:11>
n<> u<182> t<Expression> p<187> c<181> s<186> l<9:10> el<9:11>
n<b> u<183> t<StringConst> p<184> l<9:12> el<9:13>
n<> u<184> t<Primary_literal> p<185> c<183> l<9:12> el<9:13>
n<> u<185> t<Primary> p<186> c<184> l<9:12> el<9:13>
n<> u<186> t<Expression> p<187> c<185> l<9:12> el<9:13>
n<> u<187> t<N_input_gate_instance> p<188> c<178> l<9:6> el<9:14>
n<> u<188> t<Gate_instantiation> p<189> c<173> l<9:3> el<9:15>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<9:3> el<9:15>
n<> u<190> t<Non_port_module_item> p<191> c<189> l<9:3> el<9:15>
n<> u<191> t<Module_item> p<479> c<190> s<210> l<9:3> el<9:15>
n<> u<192> t<NInpGate_Xor> p<207> s<206> l<10:3> el<10:6>
n<y6> u<193> t<StringConst> p<194> l<10:7> el<10:9>
n<> u<194> t<Ps_or_hierarchical_identifier> p<197> c<193> s<196> l<10:7> el<10:9>
n<> u<195> t<Constant_bit_select> p<196> l<10:9> el<10:9>
n<> u<196> t<Constant_select> p<197> c<195> l<10:9> el<10:9>
n<> u<197> t<Net_lvalue> p<206> c<194> s<201> l<10:7> el<10:9>
n<a> u<198> t<StringConst> p<199> l<10:10> el<10:11>
n<> u<199> t<Primary_literal> p<200> c<198> l<10:10> el<10:11>
n<> u<200> t<Primary> p<201> c<199> l<10:10> el<10:11>
n<> u<201> t<Expression> p<206> c<200> s<205> l<10:10> el<10:11>
n<b> u<202> t<StringConst> p<203> l<10:12> el<10:13>
n<> u<203> t<Primary_literal> p<204> c<202> l<10:12> el<10:13>
n<> u<204> t<Primary> p<205> c<203> l<10:12> el<10:13>
n<> u<205> t<Expression> p<206> c<204> l<10:12> el<10:13>
n<> u<206> t<N_input_gate_instance> p<207> c<197> l<10:6> el<10:14>
n<> u<207> t<Gate_instantiation> p<208> c<192> l<10:3> el<10:15>
n<> u<208> t<Module_or_generate_item> p<209> c<207> l<10:3> el<10:15>
n<> u<209> t<Non_port_module_item> p<210> c<208> l<10:3> el<10:15>
n<> u<210> t<Module_item> p<479> c<209> s<229> l<10:3> el<10:15>
n<> u<211> t<NInpGate_Xnor> p<226> s<225> l<11:3> el<11:7>
n<y7> u<212> t<StringConst> p<213> l<11:8> el<11:10>
n<> u<213> t<Ps_or_hierarchical_identifier> p<216> c<212> s<215> l<11:8> el<11:10>
n<> u<214> t<Constant_bit_select> p<215> l<11:10> el<11:10>
n<> u<215> t<Constant_select> p<216> c<214> l<11:10> el<11:10>
n<> u<216> t<Net_lvalue> p<225> c<213> s<220> l<11:8> el<11:10>
n<a> u<217> t<StringConst> p<218> l<11:11> el<11:12>
n<> u<218> t<Primary_literal> p<219> c<217> l<11:11> el<11:12>
n<> u<219> t<Primary> p<220> c<218> l<11:11> el<11:12>
n<> u<220> t<Expression> p<225> c<219> s<224> l<11:11> el<11:12>
n<b> u<221> t<StringConst> p<222> l<11:13> el<11:14>
n<> u<222> t<Primary_literal> p<223> c<221> l<11:13> el<11:14>
n<> u<223> t<Primary> p<224> c<222> l<11:13> el<11:14>
n<> u<224> t<Expression> p<225> c<223> l<11:13> el<11:14>
n<> u<225> t<N_input_gate_instance> p<226> c<216> l<11:7> el<11:15>
n<> u<226> t<Gate_instantiation> p<227> c<211> l<11:3> el<11:16>
n<> u<227> t<Module_or_generate_item> p<228> c<226> l<11:3> el<11:16>
n<> u<228> t<Non_port_module_item> p<229> c<227> l<11:3> el<11:16>
n<> u<229> t<Module_item> p<479> c<228> s<256> l<11:3> el<11:16>
n<> u<230> t<NInpGate_And> p<253> s<236> l<13:3> el<13:6>
n<1> u<231> t<IntConst> p<232> l<13:9> el<13:10>
n<> u<232> t<Primary_literal> p<233> c<231> l<13:9> el<13:10>
n<> u<233> t<Primary> p<234> c<232> l<13:9> el<13:10>
n<> u<234> t<Expression> p<235> c<233> l<13:9> el<13:10>
n<> u<235> t<Mintypmax_expression> p<236> c<234> l<13:9> el<13:10>
n<> u<236> t<Delay2> p<253> c<235> s<252> l<13:7> el<13:11>
n<a1> u<237> t<StringConst> p<238> l<13:14> el<13:16>
n<> u<238> t<Name_of_instance> p<252> c<237> s<243> l<13:14> el<13:16>
n<y8> u<239> t<StringConst> p<240> l<13:18> el<13:20>
n<> u<240> t<Ps_or_hierarchical_identifier> p<243> c<239> s<242> l<13:18> el<13:20>
n<> u<241> t<Constant_bit_select> p<242> l<13:20> el<13:20>
n<> u<242> t<Constant_select> p<243> c<241> l<13:20> el<13:20>
n<> u<243> t<Net_lvalue> p<252> c<240> s<247> l<13:18> el<13:20>
n<a> u<244> t<StringConst> p<245> l<13:21> el<13:22>
n<> u<245> t<Primary_literal> p<246> c<244> l<13:21> el<13:22>
n<> u<246> t<Primary> p<247> c<245> l<13:21> el<13:22>
n<> u<247> t<Expression> p<252> c<246> s<251> l<13:21> el<13:22>
n<b> u<248> t<StringConst> p<249> l<13:23> el<13:24>
n<> u<249> t<Primary_literal> p<250> c<248> l<13:23> el<13:24>
n<> u<250> t<Primary> p<251> c<249> l<13:23> el<13:24>
n<> u<251> t<Expression> p<252> c<250> l<13:23> el<13:24>
n<> u<252> t<N_input_gate_instance> p<253> c<238> l<13:14> el<13:25>
n<> u<253> t<Gate_instantiation> p<254> c<230> l<13:3> el<13:26>
n<> u<254> t<Module_or_generate_item> p<255> c<253> l<13:3> el<13:26>
n<> u<255> t<Non_port_module_item> p<256> c<254> l<13:3> el<13:26>
n<> u<256> t<Module_item> p<479> c<255> s<298> l<13:3> el<13:26>
n<> u<257> t<NInpGate_Or> p<295> s<268> l<14:3> el<14:5>
n<1> u<258> t<IntConst> p<259> l<14:8> el<14:9>
n<> u<259> t<Primary_literal> p<260> c<258> l<14:8> el<14:9>
n<> u<260> t<Primary> p<261> c<259> l<14:8> el<14:9>
n<> u<261> t<Expression> p<262> c<260> l<14:8> el<14:9>
n<> u<262> t<Mintypmax_expression> p<268> c<261> s<267> l<14:8> el<14:9>
n<2> u<263> t<IntConst> p<264> l<14:10> el<14:11>
n<> u<264> t<Primary_literal> p<265> c<263> l<14:10> el<14:11>
n<> u<265> t<Primary> p<266> c<264> l<14:10> el<14:11>
n<> u<266> t<Expression> p<267> c<265> l<14:10> el<14:11>
n<> u<267> t<Mintypmax_expression> p<268> c<266> l<14:10> el<14:11>
n<> u<268> t<Delay2> p<295> c<262> s<294> l<14:6> el<14:12>
n<a2> u<269> t<StringConst> p<270> l<14:13> el<14:15>
n<> u<270> t<Name_of_instance> p<294> c<269> s<275> l<14:13> el<14:15>
n<y9> u<271> t<StringConst> p<272> l<14:17> el<14:19>
n<> u<272> t<Ps_or_hierarchical_identifier> p<275> c<271> s<274> l<14:17> el<14:19>
n<> u<273> t<Constant_bit_select> p<274> l<14:19> el<14:19>
n<> u<274> t<Constant_select> p<275> c<273> l<14:19> el<14:19>
n<> u<275> t<Net_lvalue> p<294> c<272> s<279> l<14:17> el<14:19>
n<a> u<276> t<StringConst> p<277> l<14:20> el<14:21>
n<> u<277> t<Primary_literal> p<278> c<276> l<14:20> el<14:21>
n<> u<278> t<Primary> p<279> c<277> l<14:20> el<14:21>
n<> u<279> t<Expression> p<294> c<278> s<283> l<14:20> el<14:21>
n<b> u<280> t<StringConst> p<281> l<14:22> el<14:23>
n<> u<281> t<Primary_literal> p<282> c<280> l<14:22> el<14:23>
n<> u<282> t<Primary> p<283> c<281> l<14:22> el<14:23>
n<> u<283> t<Expression> p<294> c<282> s<293> l<14:22> el<14:23>
n<a> u<284> t<StringConst> p<285> l<14:25> el<14:26>
n<> u<285> t<Primary_literal> p<286> c<284> l<14:25> el<14:26>
n<> u<286> t<Primary> p<287> c<285> l<14:25> el<14:26>
n<> u<287> t<Expression> p<293> c<286> s<292> l<14:25> el<14:26>
n<b> u<288> t<StringConst> p<289> l<14:29> el<14:30>
n<> u<289> t<Primary_literal> p<290> c<288> l<14:29> el<14:30>
n<> u<290> t<Primary> p<291> c<289> l<14:29> el<14:30>
n<> u<291> t<Expression> p<293> c<290> l<14:29> el<14:30>
n<> u<292> t<BinOp_BitwOr> p<293> s<291> l<14:27> el<14:28>
n<> u<293> t<Expression> p<294> c<287> l<14:25> el<14:30>
n<> u<294> t<N_input_gate_instance> p<295> c<270> l<14:13> el<14:31>
n<> u<295> t<Gate_instantiation> p<296> c<257> l<14:3> el<14:32>
n<> u<296> t<Module_or_generate_item> p<297> c<295> l<14:3> el<14:32>
n<> u<297> t<Non_port_module_item> p<298> c<296> l<14:3> el<14:32>
n<> u<298> t<Module_item> p<479> c<297> s<346> l<14:3> el<14:32>
n<> u<299> t<NInpGate_Nand> p<343> s<326> l<15:3> el<15:7>
n<2> u<300> t<IntConst> p<301> l<15:10> el<15:11>
n<> u<301> t<Primary_literal> p<302> c<300> l<15:10> el<15:11>
n<> u<302> t<Primary> p<303> c<301> l<15:10> el<15:11>
n<> u<303> t<Expression> p<312> c<302> s<307> l<15:10> el<15:11>
n<3> u<304> t<IntConst> p<305> l<15:12> el<15:13>
n<> u<305> t<Primary_literal> p<306> c<304> l<15:12> el<15:13>
n<> u<306> t<Primary> p<307> c<305> l<15:12> el<15:13>
n<> u<307> t<Expression> p<312> c<306> s<311> l<15:12> el<15:13>
n<4> u<308> t<IntConst> p<309> l<15:14> el<15:15>
n<> u<309> t<Primary_literal> p<310> c<308> l<15:14> el<15:15>
n<> u<310> t<Primary> p<311> c<309> l<15:14> el<15:15>
n<> u<311> t<Expression> p<312> c<310> l<15:14> el<15:15>
n<> u<312> t<Mintypmax_expression> p<326> c<303> s<325> l<15:10> el<15:15>
n<3> u<313> t<IntConst> p<314> l<15:17> el<15:18>
n<> u<314> t<Primary_literal> p<315> c<313> l<15:17> el<15:18>
n<> u<315> t<Primary> p<316> c<314> l<15:17> el<15:18>
n<> u<316> t<Expression> p<325> c<315> s<320> l<15:17> el<15:18>
n<4> u<317> t<IntConst> p<318> l<15:19> el<15:20>
n<> u<318> t<Primary_literal> p<319> c<317> l<15:19> el<15:20>
n<> u<319> t<Primary> p<320> c<318> l<15:19> el<15:20>
n<> u<320> t<Expression> p<325> c<319> s<324> l<15:19> el<15:20>
n<5> u<321> t<IntConst> p<322> l<15:21> el<15:22>
n<> u<322> t<Primary_literal> p<323> c<321> l<15:21> el<15:22>
n<> u<323> t<Primary> p<324> c<322> l<15:21> el<15:22>
n<> u<324> t<Expression> p<325> c<323> l<15:21> el<15:22>
n<> u<325> t<Mintypmax_expression> p<326> c<316> l<15:17> el<15:22>
n<> u<326> t<Delay2> p<343> c<312> s<342> l<15:8> el<15:23>
n<a3> u<327> t<StringConst> p<328> l<15:25> el<15:27>
n<> u<328> t<Name_of_instance> p<342> c<327> s<333> l<15:25> el<15:27>
n<nn> u<329> t<StringConst> p<330> l<15:29> el<15:31>
n<> u<330> t<Ps_or_hierarchical_identifier> p<333> c<329> s<332> l<15:29> el<15:31>
n<> u<331> t<Constant_bit_select> p<332> l<15:31> el<15:31>
n<> u<332> t<Constant_select> p<333> c<331> l<15:31> el<15:31>
n<> u<333> t<Net_lvalue> p<342> c<330> s<337> l<15:29> el<15:31>
n<a> u<334> t<StringConst> p<335> l<15:33> el<15:34>
n<> u<335> t<Primary_literal> p<336> c<334> l<15:33> el<15:34>
n<> u<336> t<Primary> p<337> c<335> l<15:33> el<15:34>
n<> u<337> t<Expression> p<342> c<336> s<341> l<15:33> el<15:34>
n<b> u<338> t<StringConst> p<339> l<15:36> el<15:37>
n<> u<339> t<Primary_literal> p<340> c<338> l<15:36> el<15:37>
n<> u<340> t<Primary> p<341> c<339> l<15:36> el<15:37>
n<> u<341> t<Expression> p<342> c<340> l<15:36> el<15:37>
n<> u<342> t<N_input_gate_instance> p<343> c<328> l<15:25> el<15:38>
n<> u<343> t<Gate_instantiation> p<344> c<299> l<15:3> el<15:39>
n<> u<344> t<Module_or_generate_item> p<345> c<343> l<15:3> el<15:39>
n<> u<345> t<Non_port_module_item> p<346> c<344> l<15:3> el<15:39>
n<> u<346> t<Module_item> p<479> c<345> s<383> l<15:3> el<15:39>
n<> u<347> t<EnableGateType_Bufif0> p<380> s<363> l<16:3> el<16:9>
n<5> u<348> t<IntConst> p<349> l<16:12> el<16:13>
n<> u<349> t<Primary_literal> p<350> c<348> l<16:12> el<16:13>
n<> u<350> t<Primary> p<351> c<349> l<16:12> el<16:13>
n<> u<351> t<Expression> p<352> c<350> l<16:12> el<16:13>
n<> u<352> t<Mintypmax_expression> p<363> c<351> s<357> l<16:12> el<16:13>
n<6> u<353> t<IntConst> p<354> l<16:15> el<16:16>
n<> u<354> t<Primary_literal> p<355> c<353> l<16:15> el<16:16>
n<> u<355> t<Primary> p<356> c<354> l<16:15> el<16:16>
n<> u<356> t<Expression> p<357> c<355> l<16:15> el<16:16>
n<> u<357> t<Mintypmax_expression> p<363> c<356> s<362> l<16:15> el<16:16>
n<7> u<358> t<IntConst> p<359> l<16:18> el<16:19>
n<> u<359> t<Primary_literal> p<360> c<358> l<16:18> el<16:19>
n<> u<360> t<Primary> p<361> c<359> l<16:18> el<16:19>
n<> u<361> t<Expression> p<362> c<360> l<16:18> el<16:19>
n<> u<362> t<Mintypmax_expression> p<363> c<361> l<16:18> el<16:19>
n<> u<363> t<Delay3> p<380> c<352> s<379> l<16:10> el<16:20>
n<a4> u<364> t<StringConst> p<365> l<16:21> el<16:23>
n<> u<365> t<Name_of_instance> p<379> c<364> s<370> l<16:21> el<16:23>
n<out2> u<366> t<StringConst> p<367> l<16:25> el<16:29>
n<> u<367> t<Ps_or_hierarchical_identifier> p<370> c<366> s<369> l<16:25> el<16:29>
n<> u<368> t<Constant_bit_select> p<369> l<16:29> el<16:29>
n<> u<369> t<Constant_select> p<370> c<368> l<16:29> el<16:29>
n<> u<370> t<Net_lvalue> p<379> c<367> s<374> l<16:25> el<16:29>
n<a> u<371> t<StringConst> p<372> l<16:31> el<16:32>
n<> u<372> t<Primary_literal> p<373> c<371> l<16:31> el<16:32>
n<> u<373> t<Primary> p<374> c<372> l<16:31> el<16:32>
n<> u<374> t<Expression> p<379> c<373> s<378> l<16:31> el<16:32>
n<b> u<375> t<StringConst> p<376> l<16:34> el<16:35>
n<> u<376> t<Primary_literal> p<377> c<375> l<16:34> el<16:35>
n<> u<377> t<Primary> p<378> c<376> l<16:34> el<16:35>
n<> u<378> t<Expression> p<379> c<377> l<16:34> el<16:35>
n<> u<379> t<Enable_gate_instance> p<380> c<365> l<16:21> el<16:36>
n<> u<380> t<Gate_instantiation> p<381> c<347> l<16:3> el<16:37>
n<> u<381> t<Module_or_generate_item> p<382> c<380> l<16:3> el<16:37>
n<> u<382> t<Non_port_module_item> p<383> c<381> l<16:3> el<16:37>
n<> u<383> t<Module_item> p<479> c<382> s<444> l<16:3> el<16:37>
n<> u<384> t<EnableGateType_Bufif0> p<441> s<424> l<17:3> el<17:9>
n<5> u<385> t<IntConst> p<386> l<17:12> el<17:13>
n<> u<386> t<Primary_literal> p<387> c<385> l<17:12> el<17:13>
n<> u<387> t<Primary> p<388> c<386> l<17:12> el<17:13>
n<> u<388> t<Expression> p<397> c<387> s<392> l<17:12> el<17:13>
n<6> u<389> t<IntConst> p<390> l<17:14> el<17:15>
n<> u<390> t<Primary_literal> p<391> c<389> l<17:14> el<17:15>
n<> u<391> t<Primary> p<392> c<390> l<17:14> el<17:15>
n<> u<392> t<Expression> p<397> c<391> s<396> l<17:14> el<17:15>
n<7> u<393> t<IntConst> p<394> l<17:16> el<17:17>
n<> u<394> t<Primary_literal> p<395> c<393> l<17:16> el<17:17>
n<> u<395> t<Primary> p<396> c<394> l<17:16> el<17:17>
n<> u<396> t<Expression> p<397> c<395> l<17:16> el<17:17>
n<> u<397> t<Mintypmax_expression> p<424> c<388> s<410> l<17:12> el<17:17>
n<6> u<398> t<IntConst> p<399> l<17:19> el<17:20>
n<> u<399> t<Primary_literal> p<400> c<398> l<17:19> el<17:20>
n<> u<400> t<Primary> p<401> c<399> l<17:19> el<17:20>
n<> u<401> t<Expression> p<410> c<400> s<405> l<17:19> el<17:20>
n<7> u<402> t<IntConst> p<403> l<17:21> el<17:22>
n<> u<403> t<Primary_literal> p<404> c<402> l<17:21> el<17:22>
n<> u<404> t<Primary> p<405> c<403> l<17:21> el<17:22>
n<> u<405> t<Expression> p<410> c<404> s<409> l<17:21> el<17:22>
n<8> u<406> t<IntConst> p<407> l<17:23> el<17:24>
n<> u<407> t<Primary_literal> p<408> c<406> l<17:23> el<17:24>
n<> u<408> t<Primary> p<409> c<407> l<17:23> el<17:24>
n<> u<409> t<Expression> p<410> c<408> l<17:23> el<17:24>
n<> u<410> t<Mintypmax_expression> p<424> c<401> s<423> l<17:19> el<17:24>
n<7> u<411> t<IntConst> p<412> l<17:26> el<17:27>
n<> u<412> t<Primary_literal> p<413> c<411> l<17:26> el<17:27>
n<> u<413> t<Primary> p<414> c<412> l<17:26> el<17:27>
n<> u<414> t<Expression> p<423> c<413> s<418> l<17:26> el<17:27>
n<8> u<415> t<IntConst> p<416> l<17:28> el<17:29>
n<> u<416> t<Primary_literal> p<417> c<415> l<17:28> el<17:29>
n<> u<417> t<Primary> p<418> c<416> l<17:28> el<17:29>
n<> u<418> t<Expression> p<423> c<417> s<422> l<17:28> el<17:29>
n<9> u<419> t<IntConst> p<420> l<17:30> el<17:31>
n<> u<420> t<Primary_literal> p<421> c<419> l<17:30> el<17:31>
n<> u<421> t<Primary> p<422> c<420> l<17:30> el<17:31>
n<> u<422> t<Expression> p<423> c<421> l<17:30> el<17:31>
n<> u<423> t<Mintypmax_expression> p<424> c<414> l<17:26> el<17:31>
n<> u<424> t<Delay3> p<441> c<397> s<440> l<17:10> el<17:32>
n<a5> u<425> t<StringConst> p<426> l<17:33> el<17:35>
n<> u<426> t<Name_of_instance> p<440> c<425> s<431> l<17:33> el<17:35>
n<out3> u<427> t<StringConst> p<428> l<17:37> el<17:41>
n<> u<428> t<Ps_or_hierarchical_identifier> p<431> c<427> s<430> l<17:37> el<17:41>
n<> u<429> t<Constant_bit_select> p<430> l<17:41> el<17:41>
n<> u<430> t<Constant_select> p<431> c<429> l<17:41> el<17:41>
n<> u<431> t<Net_lvalue> p<440> c<428> s<435> l<17:37> el<17:41>
n<a> u<432> t<StringConst> p<433> l<17:43> el<17:44>
n<> u<433> t<Primary_literal> p<434> c<432> l<17:43> el<17:44>
n<> u<434> t<Primary> p<435> c<433> l<17:43> el<17:44>
n<> u<435> t<Expression> p<440> c<434> s<439> l<17:43> el<17:44>
n<b> u<436> t<StringConst> p<437> l<17:46> el<17:47>
n<> u<437> t<Primary_literal> p<438> c<436> l<17:46> el<17:47>
n<> u<438> t<Primary> p<439> c<437> l<17:46> el<17:47>
n<> u<439> t<Expression> p<440> c<438> l<17:46> el<17:47>
n<> u<440> t<Enable_gate_instance> p<441> c<426> l<17:33> el<17:48>
n<> u<441> t<Gate_instantiation> p<442> c<384> l<17:3> el<17:49>
n<> u<442> t<Module_or_generate_item> p<443> c<441> l<17:3> el<17:49>
n<> u<443> t<Non_port_module_item> p<444> c<442> l<17:3> el<17:49>
n<> u<444> t<Module_item> p<479> c<443> s<465> l<17:3> el<17:49>
n<> u<445> t<MosSwitchType_PMos> p<462> s<461> l<18:3> el<18:7>
n<a6> u<446> t<StringConst> p<447> l<18:8> el<18:10>
n<> u<447> t<Name_of_instance> p<461> c<446> s<452> l<18:8> el<18:10>
n<p1> u<448> t<StringConst> p<449> l<18:12> el<18:14>
n<> u<449> t<Ps_or_hierarchical_identifier> p<452> c<448> s<451> l<18:12> el<18:14>
n<> u<450> t<Constant_bit_select> p<451> l<18:14> el<18:14>
n<> u<451> t<Constant_select> p<452> c<450> l<18:14> el<18:14>
n<> u<452> t<Net_lvalue> p<461> c<449> s<456> l<18:12> el<18:14>
n<p2> u<453> t<StringConst> p<454> l<18:15> el<18:17>
n<> u<454> t<Primary_literal> p<455> c<453> l<18:15> el<18:17>
n<> u<455> t<Primary> p<456> c<454> l<18:15> el<18:17>
n<> u<456> t<Expression> p<461> c<455> s<460> l<18:15> el<18:17>
n<p3> u<457> t<StringConst> p<458> l<18:18> el<18:20>
n<> u<458> t<Primary_literal> p<459> c<457> l<18:18> el<18:20>
n<> u<459> t<Primary> p<460> c<458> l<18:18> el<18:20>
n<> u<460> t<Expression> p<461> c<459> l<18:18> el<18:20>
n<> u<461> t<Mos_switch_instance> p<462> c<447> l<18:8> el<18:21>
n<> u<462> t<Gate_instantiation> p<463> c<445> l<18:3> el<18:22>
n<> u<463> t<Module_or_generate_item> p<464> c<462> l<18:3> el<18:22>
n<> u<464> t<Non_port_module_item> p<465> c<463> l<18:3> el<18:22>
n<> u<465> t<Module_item> p<479> c<464> s<478> l<18:3> el<18:22>
n<a7> u<466> t<StringConst> p<467> l<19:10> el<19:12>
n<> u<467> t<Name_of_instance> p<473> c<466> s<472> l<19:10> el<19:12>
n<p1> u<468> t<StringConst> p<469> l<19:14> el<19:16>
n<> u<469> t<Ps_or_hierarchical_identifier> p<472> c<468> s<471> l<19:14> el<19:16>
n<> u<470> t<Constant_bit_select> p<471> l<19:16> el<19:16>
n<> u<471> t<Constant_select> p<472> c<470> l<19:16> el<19:16>
n<> u<472> t<Net_lvalue> p<473> c<469> l<19:14> el<19:16>
n<> u<473> t<Pull_gate_instance> p<475> c<467> l<19:10> el<19:17>
n<> u<474> t<Pullup> p<475> s<473> l<19:3> el<19:9>
n<> u<475> t<Gate_instantiation> p<476> c<474> l<19:3> el<19:18>
n<> u<476> t<Module_or_generate_item> p<477> c<475> l<19:3> el<19:18>
n<> u<477> t<Non_port_module_item> p<478> c<476> l<19:3> el<19:18>
n<> u<478> t<Module_item> p<479> c<477> l<19:3> el<19:18>
n<> u<479> t<Module_declaration> p<480> c<77> l<1:1> el<20:10>
n<> u<480> t<Description> p<481> c<479> l<1:1> el<20:10>
n<> u<481> t<Source_text> p<482> c<480> l<1:1> el<20:10>
n<> u<482> t<Top_level_rule> c<1> l<1:1> el<21:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "LogicGates".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@LogicGates".

LIB:  work
FILE: builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<0:11>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<0:17>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<0:19>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<0:19>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<0:19>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<0:23>
n<0> u<7> t<IntConst> p<8> f<0> l<0:31>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<0:31>
n<> u<9> t<Primary> p<10> c<8> f<0> l<0:31>
n<> u<10> t<Expression> p<11> c<9> f<0> l<0:31>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<0:19>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<0:19>
n<> u<13> t<Endfunction> p<14> f<0> l<0:5>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<0:5>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<0:5>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<0:5>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<0:14>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<0:14>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<0:14>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<0:14>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<0:18>
n<> u<22> t<Endfunction> p<23> f<0> l<0:5>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<0:14>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<0:5>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<0:5>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<0:5>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<0:10>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<0:15>
n<message> u<29> t<StringConst> p<30> f<0> l<0:15>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<0:15>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<0:15>
n<> u<32> t<Endtask> p<33> f<0> l<0:5>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<0:10>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<0:5>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<0:5>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<0:5>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<0:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<0:14>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<0:23>
n<message> u<40> t<StringConst> p<41> f<0> l<0:23>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<0:23>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<0:23>
n<> u<43> t<Endfunction> p<44> f<0> l<0:5>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<0:14>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<0:5>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<0:5>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<0:5>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<0:10>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<0:15>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<0:19>
n<message> u<51> t<StringConst> p<52> f<0> l<0:19>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<0:15>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<0:15>
n<> u<54> t<Endtask> p<55> f<0> l<0:5>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<0:10>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<0:5>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<0:5>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<0:5>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<0:14>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<0:14>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<0:14>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<0:14>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<0:18>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<0:27>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<0:31>
n<message> u<66> t<StringConst> p<67> f<0> l<0:31>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<0:27>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<0:27>
n<> u<69> t<Endfunction> p<70> f<0> l<0:5>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<0:14>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<0:5>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<0:5>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<0:5>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<0:10>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<0:16>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<0:20>
n<message> u<77> t<StringConst> p<78> f<0> l<0:20>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<0:16>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<0:16>
n<> u<80> t<Endtask> p<81> f<0> l<0:5>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<0:10>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<0:5>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<0:5>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<0:5>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<0:14>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<0:14>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<0:14>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<0:14>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<0:18>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<0:27>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<0:31>
n<message> u<92> t<StringConst> p<93> f<0> l<0:31>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<0:27>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<0:27>
n<> u<95> t<Endfunction> p<96> f<0> l<0:5>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<0:14>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<0:5>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<0:5>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<0:5>
n<> u<100> t<Class> p<102> s<2> f<0> l<0:11>
n<> u<101> t<Endclass> p<102> f<0> l<0:3>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<0:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<0:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<0:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<0:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<0:9>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<0:20>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<0:20>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<0:30>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<0:30>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<0:39>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<0:39>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<0:48>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<0:48>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<0:59>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<0:59>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<0:13>
n<state> u<118> t<StringConst> p<119> f<0> l<0:68>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<0:5>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<0:5>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<0:5>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<0:5>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<0:5>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<0:5>
n<process> u<125> t<StringConst> p<126> f<0> l<0:21>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<0:21>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<0:21>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<0:21>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<0:29>
n<> u<130> t<Endfunction> p<131> f<0> l<0:5>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<0:21>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<0:12>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<0:5>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<0:5>
n<state> u<135> t<StringConst> p<136> f<0> l<0:14>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<0:14>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<0:14>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<0:14>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<0:20>
n<> u<140> t<Endfunction> p<141> f<0> l<0:5>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<0:14>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<0:5>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<0:5>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<0:5>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<0:10>
n<> u<146> t<Endtask> p<147> f<0> l<0:5>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<0:10>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<0:5>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<0:5>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<0:5>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<0:10>
n<> u<152> t<Endtask> p<153> f<0> l<0:5>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<0:10>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<0:5>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<0:5>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<0:5>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<0:10>
n<> u<158> t<Endtask> p<159> f<0> l<0:5>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<0:10>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<0:5>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<0:5>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<0:5>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<0:10>
n<> u<164> t<Endtask> p<165> f<0> l<0:5>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<0:10>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<0:5>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<0:5>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<0:5>
n<> u<169> t<Class> p<171> s<106> f<0> l<0:3>
n<> u<170> t<Endclass> p<171> f<0> l<0:3>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<0:3>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<0:3>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<0:3>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<0:3>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<0:9>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<0:18>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<0:18>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<0:18>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<0:22>
n<0> u<180> t<IntConst> p<181> f<0> l<0:33>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<0:33>
n<> u<182> t<Primary> p<183> c<181> f<0> l<0:33>
n<> u<183> t<Expression> p<184> c<182> f<0> l<0:33>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<0:18>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<0:18>
n<> u<186> t<Endfunction> p<187> f<0> l<0:5>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<0:5>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<0:5>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<0:5>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<0:10>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<0:14>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<0:14>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<0:14>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<0:18>
n<1> u<195> t<IntConst> p<196> f<0> l<0:29>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<0:29>
n<> u<197> t<Primary> p<198> c<196> f<0> l<0:29>
n<> u<198> t<Expression> p<199> c<197> f<0> l<0:29>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<0:14>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<0:14>
n<> u<201> t<Endtask> p<202> f<0> l<0:5>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<0:10>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<0:5>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<0:5>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<0:5>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<0:10>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<0:14>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<0:14>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<0:14>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<0:18>
n<1> u<211> t<IntConst> p<212> f<0> l<0:29>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<0:29>
n<> u<213> t<Primary> p<214> c<212> f<0> l<0:29>
n<> u<214> t<Expression> p<215> c<213> f<0> l<0:29>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<0:14>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<0:14>
n<> u<217> t<Endtask> p<218> f<0> l<0:5>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<0:10>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<0:5>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<0:5>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<0:5>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<0:14>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<0:14>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<0:14>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<0:14>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<0:18>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<0:26>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<0:26>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<0:26>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<0:30>
n<1> u<231> t<IntConst> p<232> f<0> l<0:41>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<0:41>
n<> u<233> t<Primary> p<234> c<232> f<0> l<0:41>
n<> u<234> t<Expression> p<235> c<233> f<0> l<0:41>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<0:26>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<0:26>
n<> u<237> t<Endfunction> p<238> f<0> l<0:5>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<0:14>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<0:5>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<0:5>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<0:5>
n<> u<242> t<Class> p<244> s<175> f<0> l<0:3>
n<> u<243> t<Endclass> p<244> f<0> l<0:3>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<0:3>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<0:3>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<0:3>
n<> u<247> t<Description> p<248> c<246> f<0> l<0:3>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<0:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<0:11>
[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1:23: Implicit port type (wire) for "y1",
there are 8 more instances of this message.

[WRN:CP0310] dut.sv:1:53: Port "y10" definition missing its direction (input, output, inout).

[ERR:CP0340] dut.sv:1:53: Port "y10" of unspecified type.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@LogicGates".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 15.

[NTE:EL0511] Nb leaf instances: 14.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/GateLevel/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/GateLevel/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/GateLevel/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@LogicGates)
|vpiElaborated:1
|vpiName:work@LogicGates
|uhdmallPackages:
\_package: builtin (builtin::), file:
  |vpiParent:
  \_design: (work@LogicGates)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::), file:
  |vpiParent:
  \_design: (work@LogicGates)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), file:
    |vpiParent:
    \_package: builtin (builtin::), file:
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:builtin.sv
  |vpiParent:
  \_design: (work@LogicGates)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiParent:
      \_function: (work@mailbox::new)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::peek)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_peek)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:builtin.sv
  |vpiParent:
  \_design: (work@LogicGates)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
        |vpiParent:
        \_class_defn: (work@process), file:builtin.sv
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:builtin.sv
  |vpiParent:
  \_design: (work@LogicGates)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::new)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::put)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::try_get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_design: (work@LogicGates)
  |vpiFullName:work@LogicGates
  |vpiDefName:work@LogicGates
  |vpiNet:
  \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiFullName:work@LogicGates.a
  |vpiNet:
  \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiFullName:work@LogicGates.b
  |vpiNet:
  \_logic_net: (work@LogicGates.y1), line:1:23, endln:1:25
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiFullName:work@LogicGates.y1
  |vpiNet:
  \_logic_net: (work@LogicGates.y2), line:1:26, endln:1:28
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiFullName:work@LogicGates.y2
  |vpiNet:
  \_logic_net: (work@LogicGates.y3), line:1:29, endln:1:31
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiFullName:work@LogicGates.y3
  |vpiNet:
  \_logic_net: (work@LogicGates.y4), line:1:32, endln:1:34
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiFullName:work@LogicGates.y4
  |vpiNet:
  \_logic_net: (work@LogicGates.y5), line:1:35, endln:1:37
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiFullName:work@LogicGates.y5
  |vpiNet:
  \_logic_net: (work@LogicGates.y6), line:1:38, endln:1:40
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiFullName:work@LogicGates.y6
  |vpiNet:
  \_logic_net: (work@LogicGates.y7), line:1:41, endln:1:43
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiFullName:work@LogicGates.y7
  |vpiNet:
  \_logic_net: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiFullName:work@LogicGates.y8
  |vpiNet:
  \_logic_net: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiFullName:work@LogicGates.y9
  |vpiNet:
  \_logic_net: (work@LogicGates.y10), line:1:53, endln:1:56
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiFullName:work@LogicGates.y10
  |vpiPort:
  \_port: (a), line:1:19, endln:1:20
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiPort:
  \_port: (b), line:1:21, endln:1:22
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPort:
  \_port: (y1), line:1:23, endln:1:25
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y1), line:1:23, endln:1:25
  |vpiPort:
  \_port: (y2), line:1:26, endln:1:28
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y2), line:1:26, endln:1:28
  |vpiPort:
  \_port: (y3), line:1:29, endln:1:31
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y3), line:1:29, endln:1:31
  |vpiPort:
  \_port: (y4), line:1:32, endln:1:34
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y4), line:1:32, endln:1:34
  |vpiPort:
  \_port: (y5), line:1:35, endln:1:37
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y5), line:1:35, endln:1:37
  |vpiPort:
  \_port: (y6), line:1:38, endln:1:40
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y6), line:1:38, endln:1:40
  |vpiPort:
  \_port: (y7), line:1:41, endln:1:43
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y7), line:1:41, endln:1:43
  |vpiPort:
  \_port: (y8), line:1:45, endln:1:47
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y8), line:1:45, endln:1:47
  |vpiPort:
  \_port: (y9), line:1:49, endln:1:51
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y9), line:1:49, endln:1:51
  |vpiPort:
  \_port: (y10), line:1:53, endln:1:56
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@LogicGates.y10), line:1:53, endln:1:56
|uhdmtopModules:
\_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiName:work@LogicGates
  |vpiDefName:work@LogicGates
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiFullName:work@LogicGates.a
  |vpiNet:
  \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiFullName:work@LogicGates.b
  |vpiNet:
  \_logic_net: (work@LogicGates.y1), line:1:23, endln:1:25
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiFullName:work@LogicGates.y1
  |vpiNet:
  \_logic_net: (work@LogicGates.y2), line:1:26, endln:1:28
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiFullName:work@LogicGates.y2
  |vpiNet:
  \_logic_net: (work@LogicGates.y3), line:1:29, endln:1:31
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiFullName:work@LogicGates.y3
  |vpiNet:
  \_logic_net: (work@LogicGates.y4), line:1:32, endln:1:34
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiFullName:work@LogicGates.y4
  |vpiNet:
  \_logic_net: (work@LogicGates.y5), line:1:35, endln:1:37
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiFullName:work@LogicGates.y5
  |vpiNet:
  \_logic_net: (work@LogicGates.y6), line:1:38, endln:1:40
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiFullName:work@LogicGates.y6
  |vpiNet:
  \_logic_net: (work@LogicGates.y7), line:1:41, endln:1:43
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiFullName:work@LogicGates.y7
  |vpiNet:
  \_logic_net: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiFullName:work@LogicGates.y8
  |vpiNet:
  \_logic_net: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiFullName:work@LogicGates.y9
  |vpiNet:
  \_logic_net: (work@LogicGates.y10), line:1:53, endln:1:56
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiFullName:work@LogicGates.y10
  |vpiNet:
  \_logic_net: (work@LogicGates.nn), line:15:29, endln:15:31
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:nn
    |vpiFullName:work@LogicGates.nn
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@LogicGates.out2), line:16:25, endln:16:29
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:out2
    |vpiFullName:work@LogicGates.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@LogicGates.out3), line:17:37, endln:17:41
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:out3
    |vpiFullName:work@LogicGates.out3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@LogicGates.p1), line:18:12, endln:18:14
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:p1
    |vpiFullName:work@LogicGates.p1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@LogicGates.p2), line:18:15, endln:18:17
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:p2
    |vpiFullName:work@LogicGates.p2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@LogicGates.p3), line:18:18, endln:18:20
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:p3
    |vpiFullName:work@LogicGates.p3
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:1:19, endln:1:20
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.a), line:1:19, endln:1:20
      |vpiParent:
      \_port: (a), line:1:19, endln:1:20
      |vpiName:a
      |vpiFullName:work@LogicGates.a
      |vpiActual:
      \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (b), line:1:21, endln:1:22
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.b), line:1:21, endln:1:22
      |vpiParent:
      \_port: (b), line:1:21, endln:1:22
      |vpiName:b
      |vpiFullName:work@LogicGates.b
      |vpiActual:
      \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y1), line:1:23, endln:1:25
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y1), line:1:23, endln:1:25
      |vpiParent:
      \_port: (y1), line:1:23, endln:1:25
      |vpiName:y1
      |vpiFullName:work@LogicGates.y1
      |vpiActual:
      \_logic_net: (work@LogicGates.y1), line:1:23, endln:1:25
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y2), line:1:26, endln:1:28
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y2), line:1:26, endln:1:28
      |vpiParent:
      \_port: (y2), line:1:26, endln:1:28
      |vpiName:y2
      |vpiFullName:work@LogicGates.y2
      |vpiActual:
      \_logic_net: (work@LogicGates.y2), line:1:26, endln:1:28
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y3), line:1:29, endln:1:31
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y3), line:1:29, endln:1:31
      |vpiParent:
      \_port: (y3), line:1:29, endln:1:31
      |vpiName:y3
      |vpiFullName:work@LogicGates.y3
      |vpiActual:
      \_logic_net: (work@LogicGates.y3), line:1:29, endln:1:31
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y4), line:1:32, endln:1:34
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y4), line:1:32, endln:1:34
      |vpiParent:
      \_port: (y4), line:1:32, endln:1:34
      |vpiName:y4
      |vpiFullName:work@LogicGates.y4
      |vpiActual:
      \_logic_net: (work@LogicGates.y4), line:1:32, endln:1:34
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y5), line:1:35, endln:1:37
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y5), line:1:35, endln:1:37
      |vpiParent:
      \_port: (y5), line:1:35, endln:1:37
      |vpiName:y5
      |vpiFullName:work@LogicGates.y5
      |vpiActual:
      \_logic_net: (work@LogicGates.y5), line:1:35, endln:1:37
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y6), line:1:38, endln:1:40
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y6), line:1:38, endln:1:40
      |vpiParent:
      \_port: (y6), line:1:38, endln:1:40
      |vpiName:y6
      |vpiFullName:work@LogicGates.y6
      |vpiActual:
      \_logic_net: (work@LogicGates.y6), line:1:38, endln:1:40
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y7), line:1:41, endln:1:43
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y7), line:1:41, endln:1:43
      |vpiParent:
      \_port: (y7), line:1:41, endln:1:43
      |vpiName:y7
      |vpiFullName:work@LogicGates.y7
      |vpiActual:
      \_logic_net: (work@LogicGates.y7), line:1:41, endln:1:43
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y8), line:1:45, endln:1:47
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y8), line:1:45, endln:1:47
      |vpiParent:
      \_port: (y8), line:1:45, endln:1:47
      |vpiName:y8
      |vpiFullName:work@LogicGates.y8
      |vpiActual:
      \_logic_net: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y9), line:1:49, endln:1:51
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y9), line:1:49, endln:1:51
      |vpiParent:
      \_port: (y9), line:1:49, endln:1:51
      |vpiName:y9
      |vpiFullName:work@LogicGates.y9
      |vpiActual:
      \_logic_net: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPort:
  \_port: (y10), line:1:53, endln:1:56
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiName:y10
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@LogicGates.y10), line:1:53, endln:1:56
      |vpiParent:
      \_port: (y10), line:1:53, endln:1:56
      |vpiName:y10
      |vpiFullName:work@LogicGates.y10
      |vpiActual:
      \_logic_net: (work@LogicGates.y10), line:1:53, endln:1:56
    |vpiInstance:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
  |vpiPrimitive:
  \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@and
    |vpiFullName:work@LogicGates.
    |vpiPrimType:1
    |vpiPrimTerm:
    \_prim_term: , line:5:7, endln:5:9
      |vpiParent:
      \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y1), line:5:7, endln:5:9
        |vpiParent:
        \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
        |vpiName:y1
        |vpiFullName:work@LogicGates.y1
        |vpiActual:
        \_logic_net: (work@LogicGates.y1), line:1:23, endln:1:25
    |vpiPrimTerm:
    \_prim_term: , line:5:10, endln:5:11
      |vpiParent:
      \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:5:10, endln:5:11
        |vpiParent:
        \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:5:12, endln:5:13
      |vpiParent:
      \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:5:12, endln:5:13
        |vpiParent:
        \_gate: work@and (work@LogicGates.), line:5:3, endln:5:15
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@or
    |vpiFullName:work@LogicGates.
    |vpiPrimType:4
    |vpiPrimTerm:
    \_prim_term: , line:6:6, endln:6:8
      |vpiParent:
      \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y2), line:6:6, endln:6:8
        |vpiParent:
        \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
        |vpiName:y2
        |vpiFullName:work@LogicGates.y2
        |vpiActual:
        \_logic_net: (work@LogicGates.y2), line:1:26, endln:1:28
    |vpiPrimTerm:
    \_prim_term: , line:6:9, endln:6:10
      |vpiParent:
      \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:6:9, endln:6:10
        |vpiParent:
        \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:6:11, endln:6:12
      |vpiParent:
      \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:6:11, endln:6:12
        |vpiParent:
        \_gate: work@or (work@LogicGates.), line:6:3, endln:6:14
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@not (work@LogicGates.), line:7:3, endln:7:13
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@not
    |vpiFullName:work@LogicGates.
    |vpiPrimType:8
    |vpiPrimTerm:
    \_prim_term: , line:7:7, endln:7:9
      |vpiParent:
      \_gate: work@not (work@LogicGates.), line:7:3, endln:7:13
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y3), line:7:7, endln:7:9
        |vpiParent:
        \_gate: work@not (work@LogicGates.), line:7:3, endln:7:13
        |vpiName:y3
        |vpiFullName:work@LogicGates.y3
        |vpiActual:
        \_logic_net: (work@LogicGates.y3), line:1:29, endln:1:31
    |vpiPrimTerm:
    \_prim_term: , line:7:10, endln:7:11
      |vpiParent:
      \_gate: work@not (work@LogicGates.), line:7:3, endln:7:13
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:7:10, endln:7:11
        |vpiParent:
        \_gate: work@not (work@LogicGates.), line:7:3, endln:7:13
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
  |vpiPrimitive:
  \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nand
    |vpiFullName:work@LogicGates.
    |vpiPrimType:2
    |vpiPrimTerm:
    \_prim_term: , line:8:8, endln:8:10
      |vpiParent:
      \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y4), line:8:8, endln:8:10
        |vpiParent:
        \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
        |vpiName:y4
        |vpiFullName:work@LogicGates.y4
        |vpiActual:
        \_logic_net: (work@LogicGates.y4), line:1:32, endln:1:34
    |vpiPrimTerm:
    \_prim_term: , line:8:11, endln:8:12
      |vpiParent:
      \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:8:11, endln:8:12
        |vpiParent:
        \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:8:13, endln:8:14
      |vpiParent:
      \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:8:13, endln:8:14
        |vpiParent:
        \_gate: work@nand (work@LogicGates.), line:8:3, endln:8:16
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nor
    |vpiFullName:work@LogicGates.
    |vpiPrimType:3
    |vpiPrimTerm:
    \_prim_term: , line:9:7, endln:9:9
      |vpiParent:
      \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y5), line:9:7, endln:9:9
        |vpiParent:
        \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
        |vpiName:y5
        |vpiFullName:work@LogicGates.y5
        |vpiActual:
        \_logic_net: (work@LogicGates.y5), line:1:35, endln:1:37
    |vpiPrimTerm:
    \_prim_term: , line:9:10, endln:9:11
      |vpiParent:
      \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:9:10, endln:9:11
        |vpiParent:
        \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:9:12, endln:9:13
      |vpiParent:
      \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:9:12, endln:9:13
        |vpiParent:
        \_gate: work@nor (work@LogicGates.), line:9:3, endln:9:15
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@xor
    |vpiFullName:work@LogicGates.
    |vpiPrimType:5
    |vpiPrimTerm:
    \_prim_term: , line:10:7, endln:10:9
      |vpiParent:
      \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y6), line:10:7, endln:10:9
        |vpiParent:
        \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
        |vpiName:y6
        |vpiFullName:work@LogicGates.y6
        |vpiActual:
        \_logic_net: (work@LogicGates.y6), line:1:38, endln:1:40
    |vpiPrimTerm:
    \_prim_term: , line:10:10, endln:10:11
      |vpiParent:
      \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:10:10, endln:10:11
        |vpiParent:
        \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:10:12, endln:10:13
      |vpiParent:
      \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:10:12, endln:10:13
        |vpiParent:
        \_gate: work@xor (work@LogicGates.), line:10:3, endln:10:15
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@xnor
    |vpiFullName:work@LogicGates.
    |vpiPrimType:6
    |vpiPrimTerm:
    \_prim_term: , line:11:8, endln:11:10
      |vpiParent:
      \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y7), line:11:8, endln:11:10
        |vpiParent:
        \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
        |vpiName:y7
        |vpiFullName:work@LogicGates.y7
        |vpiActual:
        \_logic_net: (work@LogicGates.y7), line:1:41, endln:1:43
    |vpiPrimTerm:
    \_prim_term: , line:11:11, endln:11:12
      |vpiParent:
      \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:11:11, endln:11:12
        |vpiParent:
        \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:11:13, endln:11:14
      |vpiParent:
      \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:11:13, endln:11:14
        |vpiParent:
        \_gate: work@xnor (work@LogicGates.), line:11:3, endln:11:16
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@and
    |vpiName:a1
    |vpiFullName:work@LogicGates.a1
    |vpiPrimType:1
    |vpiDelay:
    \_constant: , line:13:9, endln:13:10
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiPrimTerm:
    \_prim_term: , line:13:18, endln:13:20
      |vpiParent:
      \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y8), line:13:18, endln:13:20
        |vpiParent:
        \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
        |vpiName:y8
        |vpiFullName:work@LogicGates.y8
        |vpiActual:
        \_logic_net: (work@LogicGates.y8), line:1:45, endln:1:47
    |vpiPrimTerm:
    \_prim_term: , line:13:21, endln:13:22
      |vpiParent:
      \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:13:21, endln:13:22
        |vpiParent:
        \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:13:23, endln:13:24
      |vpiParent:
      \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:13:23, endln:13:24
        |vpiParent:
        \_gate: work@and (work@LogicGates.a1), line:13:3, endln:13:26
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@or
    |vpiName:a2
    |vpiFullName:work@LogicGates.a2
    |vpiPrimType:4
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:14:8, endln:14:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:14:10, endln:14:11
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiPrimTerm:
    \_prim_term: , line:14:17, endln:14:19
      |vpiParent:
      \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.y9), line:14:17, endln:14:19
        |vpiParent:
        \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
        |vpiName:y9
        |vpiFullName:work@LogicGates.y9
        |vpiActual:
        \_logic_net: (work@LogicGates.y9), line:1:49, endln:1:51
    |vpiPrimTerm:
    \_prim_term: , line:14:20, endln:14:21
      |vpiParent:
      \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:14:20, endln:14:21
        |vpiParent:
        \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:14:22, endln:14:23
      |vpiParent:
      \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:14:22, endln:14:23
        |vpiParent:
        \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
    |vpiPrimTerm:
    \_prim_term: , line:14:25, endln:14:30
      |vpiParent:
      \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
      |vpiDirection:1
      |vpiTermIndex:3
      |vpiExpr:
      \_operation: , line:14:25, endln:14:30
        |vpiParent:
        \_gate: work@or (work@LogicGates.a2), line:14:3, endln:14:32
        |vpiOpType:29
        |vpiOperand:
        \_ref_obj: (work@LogicGates.a2.a), line:14:25, endln:14:26
          |vpiParent:
          \_operation: , line:14:25, endln:14:30
          |vpiName:a
          |vpiFullName:work@LogicGates.a2.a
          |vpiActual:
          \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
        |vpiOperand:
        \_ref_obj: (work@LogicGates.a2.b), line:14:29, endln:14:30
          |vpiParent:
          \_operation: , line:14:25, endln:14:30
          |vpiName:b
          |vpiFullName:work@LogicGates.a2.b
          |vpiActual:
          \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@nand
    |vpiName:a3
    |vpiFullName:work@LogicGates.a3
    |vpiPrimType:2
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:15:10, endln:15:11
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:15:12, endln:15:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:15:14, endln:15:15
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:15:17, endln:15:18
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:15:19, endln:15:20
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:15:21, endln:15:22
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
    |vpiPrimTerm:
    \_prim_term: , line:15:29, endln:15:31
      |vpiParent:
      \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.nn), line:15:29, endln:15:31
        |vpiParent:
        \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
        |vpiName:nn
        |vpiFullName:work@LogicGates.nn
        |vpiActual:
        \_logic_net: (work@LogicGates.nn), line:15:29, endln:15:31
    |vpiPrimTerm:
    \_prim_term: , line:15:33, endln:15:34
      |vpiParent:
      \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:15:33, endln:15:34
        |vpiParent:
        \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:15:36, endln:15:37
      |vpiParent:
      \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:15:36, endln:15:37
        |vpiParent:
        \_gate: work@nand (work@LogicGates.a3), line:15:3, endln:15:39
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@bufif0
    |vpiName:a4
    |vpiFullName:work@LogicGates.a4
    |vpiPrimType:9
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:16:12, endln:16:13
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:16:15, endln:16:16
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:16:18, endln:16:19
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
    |vpiPrimTerm:
    \_prim_term: , line:16:25, endln:16:29
      |vpiParent:
      \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.out2), line:16:25, endln:16:29
        |vpiParent:
        \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
        |vpiName:out2
        |vpiFullName:work@LogicGates.out2
        |vpiActual:
        \_logic_net: (work@LogicGates.out2), line:16:25, endln:16:29
    |vpiPrimTerm:
    \_prim_term: , line:16:31, endln:16:32
      |vpiParent:
      \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:16:31, endln:16:32
        |vpiParent:
        \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:16:34, endln:16:35
      |vpiParent:
      \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:16:34, endln:16:35
        |vpiParent:
        \_gate: work@bufif0 (work@LogicGates.a4), line:16:3, endln:16:37
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@bufif0
    |vpiName:a5
    |vpiFullName:work@LogicGates.a5
    |vpiPrimType:9
    |vpiDelay:
    \_operation: 
      |vpiOpType:37
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:17:12, endln:17:13
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:14, endln:17:15
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:16, endln:17:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:17:19, endln:17:20
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:21, endln:17:22
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:23, endln:17:24
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
      |vpiOperand:
      \_operation: 
        |vpiOpType:38
        |vpiOperand:
        \_constant: , line:17:26, endln:17:27
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:28, endln:17:29
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:17:30, endln:17:31
          |vpiDecompile:9
          |vpiSize:64
          |UINT:9
          |vpiConstType:9
    |vpiPrimTerm:
    \_prim_term: , line:17:37, endln:17:41
      |vpiParent:
      \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.out3), line:17:37, endln:17:41
        |vpiParent:
        \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
        |vpiName:out3
        |vpiFullName:work@LogicGates.out3
        |vpiActual:
        \_logic_net: (work@LogicGates.out3), line:17:37, endln:17:41
    |vpiPrimTerm:
    \_prim_term: , line:17:43, endln:17:44
      |vpiParent:
      \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.a), line:17:43, endln:17:44
        |vpiParent:
        \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
        |vpiName:a
        |vpiFullName:work@LogicGates.a
        |vpiActual:
        \_logic_net: (work@LogicGates.a), line:1:19, endln:1:20
    |vpiPrimTerm:
    \_prim_term: , line:17:46, endln:17:47
      |vpiParent:
      \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.b), line:17:46, endln:17:47
        |vpiParent:
        \_gate: work@bufif0 (work@LogicGates.a5), line:17:3, endln:17:49
        |vpiName:b
        |vpiFullName:work@LogicGates.b
        |vpiActual:
        \_logic_net: (work@LogicGates.b), line:1:21, endln:1:22
  |vpiPrimitive:
  \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@pmos
    |vpiName:a6
    |vpiFullName:work@LogicGates.a6
    |vpiPrimType:14
    |vpiPrimTerm:
    \_prim_term: , line:18:12, endln:18:14
      |vpiParent:
      \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.p1), line:18:12, endln:18:14
        |vpiParent:
        \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
        |vpiName:p1
        |vpiFullName:work@LogicGates.p1
        |vpiActual:
        \_logic_net: (work@LogicGates.p1), line:18:12, endln:18:14
    |vpiPrimTerm:
    \_prim_term: , line:18:15, endln:18:17
      |vpiParent:
      \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_ref_obj: (work@LogicGates.p2), line:18:15, endln:18:17
        |vpiParent:
        \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
        |vpiName:p2
        |vpiFullName:work@LogicGates.p2
        |vpiActual:
        \_logic_net: (work@LogicGates.p2), line:18:15, endln:18:17
    |vpiPrimTerm:
    \_prim_term: , line:18:18, endln:18:20
      |vpiParent:
      \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.p3), line:18:18, endln:18:20
        |vpiParent:
        \_switch_tran: work@pmos (work@LogicGates.a6), line:18:3, endln:18:22
        |vpiName:p3
        |vpiFullName:work@LogicGates.p3
        |vpiActual:
        \_logic_net: (work@LogicGates.p3), line:18:18, endln:18:20
  |vpiPrimitive:
  \_gate: work@pullup (work@LogicGates.a7), line:19:3, endln:19:18
    |vpiParent:
    \_module: work@LogicGates (work@LogicGates), file:dut.sv, line:1:1, endln:20:10
    |vpiDefName:work@pullup
    |vpiName:a7
    |vpiFullName:work@LogicGates.a7
    |vpiPrimType:25
    |vpiPrimTerm:
    \_prim_term: , line:19:14, endln:19:16
      |vpiParent:
      \_gate: work@pullup (work@LogicGates.a7), line:19:3, endln:19:18
      |vpiDirection:2
      |vpiExpr:
      \_ref_obj: (work@LogicGates.p1), line:19:14, endln:19:16
        |vpiParent:
        \_gate: work@pullup (work@LogicGates.a7), line:19:3, endln:19:18
        |vpiName:p1
        |vpiFullName:work@LogicGates.p1
        |vpiActual:
        \_logic_net: (work@LogicGates.p1), line:18:12, endln:18:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/GateLevel/dut.sv | ${SURELOG_DIR}/build/regression/GateLevel/roundtrip/dut_000.sv | 14 | 20 | 

