<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fwd_b_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1457174783" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1457174783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457226612" xil_pn:in_ck="-8447731999693320256" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1457226612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BranchAdder.vhd"/>
      <outfile xil_pn:name="ForwardingUnit.vhd"/>
      <outfile xil_pn:name="HazardDetectionUnit.vhd"/>
      <outfile xil_pn:name="HazardWriteMux.vhd"/>
      <outfile xil_pn:name="PCadder.vhd"/>
      <outfile xil_pn:name="PipelineReg1_IF_ID.vhd"/>
      <outfile xil_pn:name="PipelineReg2_ID_EX.vhd"/>
      <outfile xil_pn:name="PipelineReg3_EX_MEM.vhd"/>
      <outfile xil_pn:name="PipelineReg4_MEM_WB.vhd"/>
      <outfile xil_pn:name="a_mux.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="b_mux.vhd"/>
      <outfile xil_pn:name="branch_control.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="fwd_a.vhd"/>
      <outfile xil_pn:name="fwd_b.vhd"/>
      <outfile xil_pn:name="lab2_pack.vhd"/>
      <outfile xil_pn:name="output_mux.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="processor_tb.v"/>
      <outfile xil_pn:name="ram.vhd"/>
      <outfile xil_pn:name="ram_read.vhd"/>
      <outfile xil_pn:name="regfile.vhd"/>
      <outfile xil_pn:name="rom.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457175841" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2190171858494298370" xil_pn:start_ts="1457175841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457175841" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="116482641409656074" xil_pn:start_ts="1457175841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457174783" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6659345621413916112" xil_pn:start_ts="1457174783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1457226612" xil_pn:in_ck="-8447731999693320256" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1457226612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BranchAdder.vhd"/>
      <outfile xil_pn:name="ForwardingUnit.vhd"/>
      <outfile xil_pn:name="HazardDetectionUnit.vhd"/>
      <outfile xil_pn:name="HazardWriteMux.vhd"/>
      <outfile xil_pn:name="PCadder.vhd"/>
      <outfile xil_pn:name="PipelineReg1_IF_ID.vhd"/>
      <outfile xil_pn:name="PipelineReg2_ID_EX.vhd"/>
      <outfile xil_pn:name="PipelineReg3_EX_MEM.vhd"/>
      <outfile xil_pn:name="PipelineReg4_MEM_WB.vhd"/>
      <outfile xil_pn:name="a_mux.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="b_mux.vhd"/>
      <outfile xil_pn:name="branch_control.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="fwd_a.vhd"/>
      <outfile xil_pn:name="fwd_b.vhd"/>
      <outfile xil_pn:name="lab2_pack.vhd"/>
      <outfile xil_pn:name="output_mux.vhd"/>
      <outfile xil_pn:name="pc.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="processor_tb.v"/>
      <outfile xil_pn:name="ram.vhd"/>
      <outfile xil_pn:name="ram_read.vhd"/>
      <outfile xil_pn:name="regfile.vhd"/>
      <outfile xil_pn:name="rom.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1457226617" xil_pn:in_ck="-8447731999693320256" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1828889744631447541" xil_pn:start_ts="1457226612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_tb_beh.prj"/>
      <outfile xil_pn:name="processor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1457226618" xil_pn:in_ck="6181859285886986308" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5861110142822914600" xil_pn:start_ts="1457226617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processor_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
