#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026    35.442
$add~8^ADD~1-15[1].cin[0] (adder)                                2.183    37.625
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026    37.651
$add~8^ADD~1-16[1].cin[0] (adder)                                2.183    39.834
$add~8^ADD~1-16[1].cout[0] (adder)                               0.026    39.859
$add~8^ADD~1-17[1].cin[0] (adder)                                2.183    42.043
$add~8^ADD~1-17[1].cout[0] (adder)                               0.026    42.068
$add~8^ADD~1-18[1].cin[0] (adder)                                2.183    44.251
$add~8^ADD~1-18[1].cout[0] (adder)                               0.026    44.277
$add~8^ADD~1-19[1].cin[0] (adder)                                2.183    46.460
$add~8^ADD~1-19[1].cout[0] (adder)                               0.026    46.486
$add~8^ADD~1-20[1].cin[0] (adder)                                2.183    48.669
$add~8^ADD~1-20[1].sumout[0] (adder)                             0.035    48.704
n4427.in[1] (.names)                                             2.183    50.888
n4427.out[0] (.names)                                            0.132    51.019
$sdff~10^Q~19.D[0] (.latch)                                      2.183    53.202
data arrival time                                                         53.202

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~19.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -53.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.038


#Path 2
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026    35.442
$add~8^ADD~1-15[1].cin[0] (adder)                                2.183    37.625
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026    37.651
$add~8^ADD~1-16[1].cin[0] (adder)                                2.183    39.834
$add~8^ADD~1-16[1].cout[0] (adder)                               0.026    39.859
$add~8^ADD~1-17[1].cin[0] (adder)                                2.183    42.043
$add~8^ADD~1-17[1].cout[0] (adder)                               0.026    42.068
$add~8^ADD~1-18[1].cin[0] (adder)                                2.183    44.251
$add~8^ADD~1-18[1].cout[0] (adder)                               0.026    44.277
$add~8^ADD~1-19[1].cin[0] (adder)                                2.183    46.460
$add~8^ADD~1-19[1].sumout[0] (adder)                             0.035    46.496
n4422.in[1] (.names)                                             2.183    48.679
n4422.out[0] (.names)                                            0.132    48.810
$sdff~10^Q~18.D[0] (.latch)                                      2.183    50.994
data arrival time                                                         50.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~18.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -50.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.829


#Path 3
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].cout[0] (adder)                               0.026    33.190
$add~6^ADD~5-15[1].cin[0] (adder)                                2.183    35.373
$add~6^ADD~5-15[1].cout[0] (adder)                               0.026    35.399
$add~6^ADD~5-16[1].cin[0] (adder)                                2.183    37.582
$add~6^ADD~5-16[1].cout[0] (adder)                               0.026    37.607
$add~6^ADD~5-17[1].cin[0] (adder)                                2.183    39.791
$add~6^ADD~5-17[1].cout[0] (adder)                               0.026    39.816
$add~6^ADD~5-18[1].cin[0] (adder)                                2.183    41.999
$add~6^ADD~5-18[1].cout[0] (adder)                               0.026    42.025
$add~6^ADD~5-19[1].cin[0] (adder)                                2.183    44.208
$add~6^ADD~5-19[1].cout[0] (adder)                               0.026    44.234
$add~6^ADD~5-20[1].cin[0] (adder)                                2.183    46.417
$add~6^ADD~5-20[1].sumout[0] (adder)                             0.035    46.452
n4627.in[1] (.names)                                             2.183    48.636
n4627.out[0] (.names)                                            0.132    48.767
$sdff~11^Q~19.D[0] (.latch)                                      2.183    50.951
data arrival time                                                         50.951

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~19.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -50.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.786


#Path 4
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].cout[0] (adder)                               0.026    33.190
$add~5^ADD~4-15[1].cin[0] (adder)                                2.183    35.373
$add~5^ADD~4-15[1].cout[0] (adder)                               0.026    35.399
$add~5^ADD~4-16[1].cin[0] (adder)                                2.183    37.582
$add~5^ADD~4-16[1].cout[0] (adder)                               0.026    37.607
$add~5^ADD~4-17[1].cin[0] (adder)                                2.183    39.791
$add~5^ADD~4-17[1].cout[0] (adder)                               0.026    39.816
$add~5^ADD~4-18[1].cin[0] (adder)                                2.183    41.999
$add~5^ADD~4-18[1].cout[0] (adder)                               0.026    42.025
$add~5^ADD~4-19[1].cin[0] (adder)                                2.183    44.208
$add~5^ADD~4-19[1].cout[0] (adder)                               0.026    44.234
$add~5^ADD~4-20[1].cin[0] (adder)                                2.183    46.417
$add~5^ADD~4-20[1].sumout[0] (adder)                             0.035    46.452
n4527.in[1] (.names)                                             2.183    48.636
n4527.out[0] (.names)                                            0.132    48.767
$sdff~12^Q~19.D[0] (.latch)                                      2.183    50.951
data arrival time                                                         50.951

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~19.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -50.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.786


#Path 5
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026    35.442
$add~8^ADD~1-15[1].cin[0] (adder)                                2.183    37.625
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026    37.651
$add~8^ADD~1-16[1].cin[0] (adder)                                2.183    39.834
$add~8^ADD~1-16[1].cout[0] (adder)                               0.026    39.859
$add~8^ADD~1-17[1].cin[0] (adder)                                2.183    42.043
$add~8^ADD~1-17[1].cout[0] (adder)                               0.026    42.068
$add~8^ADD~1-18[1].cin[0] (adder)                                2.183    44.251
$add~8^ADD~1-18[1].sumout[0] (adder)                             0.035    44.287
n4417.in[1] (.names)                                             2.183    46.470
n4417.out[0] (.names)                                            0.132    46.602
$sdff~10^Q~17.D[0] (.latch)                                      2.183    48.785
data arrival time                                                         48.785

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~17.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -48.785
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -46.621


#Path 6
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].cout[0] (adder)                               0.026    33.190
$add~6^ADD~5-15[1].cin[0] (adder)                                2.183    35.373
$add~6^ADD~5-15[1].cout[0] (adder)                               0.026    35.399
$add~6^ADD~5-16[1].cin[0] (adder)                                2.183    37.582
$add~6^ADD~5-16[1].cout[0] (adder)                               0.026    37.607
$add~6^ADD~5-17[1].cin[0] (adder)                                2.183    39.791
$add~6^ADD~5-17[1].cout[0] (adder)                               0.026    39.816
$add~6^ADD~5-18[1].cin[0] (adder)                                2.183    41.999
$add~6^ADD~5-18[1].cout[0] (adder)                               0.026    42.025
$add~6^ADD~5-19[1].cin[0] (adder)                                2.183    44.208
$add~6^ADD~5-19[1].sumout[0] (adder)                             0.035    44.244
n4622.in[1] (.names)                                             2.183    46.427
n4622.out[0] (.names)                                            0.132    46.559
$sdff~11^Q~18.D[0] (.latch)                                      2.183    48.742
data arrival time                                                         48.742

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~18.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -48.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -46.577


#Path 7
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].cout[0] (adder)                               0.026    33.190
$add~5^ADD~4-15[1].cin[0] (adder)                                2.183    35.373
$add~5^ADD~4-15[1].cout[0] (adder)                               0.026    35.399
$add~5^ADD~4-16[1].cin[0] (adder)                                2.183    37.582
$add~5^ADD~4-16[1].cout[0] (adder)                               0.026    37.607
$add~5^ADD~4-17[1].cin[0] (adder)                                2.183    39.791
$add~5^ADD~4-17[1].cout[0] (adder)                               0.026    39.816
$add~5^ADD~4-18[1].cin[0] (adder)                                2.183    41.999
$add~5^ADD~4-18[1].cout[0] (adder)                               0.026    42.025
$add~5^ADD~4-19[1].cin[0] (adder)                                2.183    44.208
$add~5^ADD~4-19[1].sumout[0] (adder)                             0.035    44.244
n4522.in[1] (.names)                                             2.183    46.427
n4522.out[0] (.names)                                            0.132    46.559
$sdff~12^Q~18.D[0] (.latch)                                      2.183    48.742
data arrival time                                                         48.742

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~18.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -48.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -46.577


#Path 8
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026    35.442
$add~8^ADD~1-15[1].cin[0] (adder)                                2.183    37.625
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026    37.651
$add~8^ADD~1-16[1].cin[0] (adder)                                2.183    39.834
$add~8^ADD~1-16[1].cout[0] (adder)                               0.026    39.859
$add~8^ADD~1-17[1].cin[0] (adder)                                2.183    42.043
$add~8^ADD~1-17[1].sumout[0] (adder)                             0.035    42.078
n4412.in[1] (.names)                                             2.183    44.261
n4412.out[0] (.names)                                            0.132    44.393
$sdff~10^Q~16.D[0] (.latch)                                      2.183    46.576
data arrival time                                                         46.576

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~16.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -46.576
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -44.412


#Path 9
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].cout[0] (adder)                               0.026    33.190
$add~6^ADD~5-15[1].cin[0] (adder)                                2.183    35.373
$add~6^ADD~5-15[1].cout[0] (adder)                               0.026    35.399
$add~6^ADD~5-16[1].cin[0] (adder)                                2.183    37.582
$add~6^ADD~5-16[1].cout[0] (adder)                               0.026    37.607
$add~6^ADD~5-17[1].cin[0] (adder)                                2.183    39.791
$add~6^ADD~5-17[1].cout[0] (adder)                               0.026    39.816
$add~6^ADD~5-18[1].cin[0] (adder)                                2.183    41.999
$add~6^ADD~5-18[1].sumout[0] (adder)                             0.035    42.035
n4617.in[1] (.names)                                             2.183    44.218
n4617.out[0] (.names)                                            0.132    44.350
$sdff~11^Q~17.D[0] (.latch)                                      2.183    46.533
data arrival time                                                         46.533

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~17.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -46.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -44.369


#Path 10
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].cout[0] (adder)                               0.026    33.190
$add~5^ADD~4-15[1].cin[0] (adder)                                2.183    35.373
$add~5^ADD~4-15[1].cout[0] (adder)                               0.026    35.399
$add~5^ADD~4-16[1].cin[0] (adder)                                2.183    37.582
$add~5^ADD~4-16[1].cout[0] (adder)                               0.026    37.607
$add~5^ADD~4-17[1].cin[0] (adder)                                2.183    39.791
$add~5^ADD~4-17[1].cout[0] (adder)                               0.026    39.816
$add~5^ADD~4-18[1].cin[0] (adder)                                2.183    41.999
$add~5^ADD~4-18[1].sumout[0] (adder)                             0.035    42.035
n4517.in[1] (.names)                                             2.183    44.218
n4517.out[0] (.names)                                            0.132    44.350
$sdff~12^Q~17.D[0] (.latch)                                      2.183    46.533
data arrival time                                                         46.533

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~17.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -46.533
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -44.369


#Path 11
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026    35.442
$add~8^ADD~1-15[1].cin[0] (adder)                                2.183    37.625
$add~8^ADD~1-15[1].cout[0] (adder)                               0.026    37.651
$add~8^ADD~1-16[1].cin[0] (adder)                                2.183    39.834
$add~8^ADD~1-16[1].sumout[0] (adder)                             0.035    39.869
n4407.in[1] (.names)                                             2.183    42.052
n4407.out[0] (.names)                                            0.132    42.184
$sdff~10^Q~15.D[0] (.latch)                                      2.183    44.367
data arrival time                                                         44.367

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~15.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -44.367
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -42.203


#Path 12
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].cout[0] (adder)                               0.026    33.190
$add~6^ADD~5-15[1].cin[0] (adder)                                2.183    35.373
$add~6^ADD~5-15[1].cout[0] (adder)                               0.026    35.399
$add~6^ADD~5-16[1].cin[0] (adder)                                2.183    37.582
$add~6^ADD~5-16[1].cout[0] (adder)                               0.026    37.607
$add~6^ADD~5-17[1].cin[0] (adder)                                2.183    39.791
$add~6^ADD~5-17[1].sumout[0] (adder)                             0.035    39.826
n4612.in[1] (.names)                                             2.183    42.009
n4612.out[0] (.names)                                            0.132    42.141
$sdff~11^Q~16.D[0] (.latch)                                      2.183    44.324
data arrival time                                                         44.324

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~16.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -44.324
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -42.160


#Path 13
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].cout[0] (adder)                               0.026    33.190
$add~5^ADD~4-15[1].cin[0] (adder)                                2.183    35.373
$add~5^ADD~4-15[1].cout[0] (adder)                               0.026    35.399
$add~5^ADD~4-16[1].cin[0] (adder)                                2.183    37.582
$add~5^ADD~4-16[1].cout[0] (adder)                               0.026    37.607
$add~5^ADD~4-17[1].cin[0] (adder)                                2.183    39.791
$add~5^ADD~4-17[1].sumout[0] (adder)                             0.035    39.826
n4512.in[1] (.names)                                             2.183    42.009
n4512.out[0] (.names)                                            0.132    42.141
$sdff~12^Q~16.D[0] (.latch)                                      2.183    44.324
data arrival time                                                         44.324

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~16.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -44.324
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -42.160


#Path 14
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].cout[0] (adder)                               0.026    35.442
$add~8^ADD~1-15[1].cin[0] (adder)                                2.183    37.625
$add~8^ADD~1-15[1].sumout[0] (adder)                             0.035    37.661
n4402.in[1] (.names)                                             2.183    39.844
n4402.out[0] (.names)                                            0.132    39.975
$sdff~10^Q~14.D[0] (.latch)                                      2.183    42.159
data arrival time                                                         42.159

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~14.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -42.159
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.994


#Path 15
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].cout[0] (adder)                               0.026    33.190
$add~6^ADD~5-15[1].cin[0] (adder)                                2.183    35.373
$add~6^ADD~5-15[1].cout[0] (adder)                               0.026    35.399
$add~6^ADD~5-16[1].cin[0] (adder)                                2.183    37.582
$add~6^ADD~5-16[1].sumout[0] (adder)                             0.035    37.617
n4607.in[1] (.names)                                             2.183    39.801
n4607.out[0] (.names)                                            0.132    39.932
$sdff~11^Q~15.D[0] (.latch)                                      2.183    42.115
data arrival time                                                         42.115

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~15.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -42.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.951


#Path 16
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].cout[0] (adder)                               0.026    33.190
$add~5^ADD~4-15[1].cin[0] (adder)                                2.183    35.373
$add~5^ADD~4-15[1].cout[0] (adder)                               0.026    35.399
$add~5^ADD~4-16[1].cin[0] (adder)                                2.183    37.582
$add~5^ADD~4-16[1].sumout[0] (adder)                             0.035    37.617
n4507.in[1] (.names)                                             2.183    39.801
n4507.out[0] (.names)                                            0.132    39.932
$sdff~12^Q~15.D[0] (.latch)                                      2.183    42.115
data arrival time                                                         42.115

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~15.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -42.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -39.951


#Path 17
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].cout[0] (adder)                               0.026    33.233
$add~8^ADD~1-14[1].cin[0] (adder)                                2.183    35.416
$add~8^ADD~1-14[1].sumout[0] (adder)                             0.035    35.452
n4397.in[1] (.names)                                             2.183    37.635
n4397.out[0] (.names)                                            0.132    37.767
$sdff~10^Q~13.D[0] (.latch)                                      2.183    39.950
data arrival time                                                         39.950

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~13.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -39.950
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -37.786


#Path 18
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].cout[0] (adder)                               0.026    33.190
$add~6^ADD~5-15[1].cin[0] (adder)                                2.183    35.373
$add~6^ADD~5-15[1].sumout[0] (adder)                             0.035    35.409
n4602.in[1] (.names)                                             2.183    37.592
n4602.out[0] (.names)                                            0.132    37.723
$sdff~11^Q~14.D[0] (.latch)                                      2.183    39.907
data arrival time                                                         39.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~14.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -39.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -37.742


#Path 19
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].cout[0] (adder)                               0.026    33.190
$add~5^ADD~4-15[1].cin[0] (adder)                                2.183    35.373
$add~5^ADD~4-15[1].sumout[0] (adder)                             0.035    35.409
n4502.in[1] (.names)                                             2.183    37.592
n4502.out[0] (.names)                                            0.132    37.723
$sdff~12^Q~14.D[0] (.latch)                                      2.183    39.907
data arrival time                                                         39.907

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~14.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -39.907
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -37.742


#Path 20
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].cout[0] (adder)                               0.026    28.816
$add~8^ADD~1-12[1].cin[0] (adder)                                2.183    30.999
$add~8^ADD~1-12[1].cout[0] (adder)                               0.026    31.024
$add~8^ADD~1-13[1].cin[0] (adder)                                2.183    33.208
$add~8^ADD~1-13[1].sumout[0] (adder)                             0.035    33.243
n4392.in[1] (.names)                                             2.183    35.426
n4392.out[0] (.names)                                            0.132    35.558
$sdff~10^Q~12.D[0] (.latch)                                      2.183    37.741
data arrival time                                                         37.741

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~12.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -37.741
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.577


#Path 21
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].cout[0] (adder)                               0.026    30.981
$add~6^ADD~5-14[1].cin[0] (adder)                                2.183    33.164
$add~6^ADD~5-14[1].sumout[0] (adder)                             0.035    33.200
n4597.in[1] (.names)                                             2.183    35.383
n4597.out[0] (.names)                                            0.132    35.515
$sdff~11^Q~13.D[0] (.latch)                                      2.183    37.698
data arrival time                                                         37.698

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~13.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -37.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.534


#Path 22
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].cout[0] (adder)                               0.026    30.981
$add~5^ADD~4-14[1].cin[0] (adder)                                2.183    33.164
$add~5^ADD~4-14[1].sumout[0] (adder)                             0.035    33.200
n4497.in[1] (.names)                                             2.183    35.383
n4497.out[0] (.names)                                            0.132    35.515
$sdff~12^Q~13.D[0] (.latch)                                      2.183    37.698
data arrival time                                                         37.698

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~13.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -37.698
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -35.534


#Path 23
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].cout[0] (adder)                                0.049     4.476
$add~7^ADD~2-2[1].cin[0] (adder)                                 2.183     6.659
$add~7^ADD~2-2[1].cout[0] (adder)                                0.026     6.685
$add~7^ADD~2-3[1].cin[0] (adder)                                 2.183     8.868
$add~7^ADD~2-3[1].cout[0] (adder)                                0.026     8.894
$add~7^ADD~2-4[1].cin[0] (adder)                                 2.183    11.077
$add~7^ADD~2-4[1].cout[0] (adder)                                0.026    11.102
$add~7^ADD~2-5[1].cin[0] (adder)                                 2.183    13.286
$add~7^ADD~2-5[1].cout[0] (adder)                                0.026    13.311
$add~7^ADD~2-6[1].cin[0] (adder)                                 2.183    15.494
$add~7^ADD~2-6[1].cout[0] (adder)                                0.026    15.520
$add~7^ADD~2-7[1].cin[0] (adder)                                 2.183    17.703
$add~7^ADD~2-7[1].cout[0] (adder)                                0.026    17.729
$add~7^ADD~2-8[1].cin[0] (adder)                                 2.183    19.912
$add~7^ADD~2-8[1].cout[0] (adder)                                0.026    19.937
$add~7^ADD~2-9[1].cin[0] (adder)                                 2.183    22.121
$add~7^ADD~2-9[1].cout[0] (adder)                                0.026    22.146
$add~7^ADD~2-10[1].cin[0] (adder)                                2.183    24.329
$add~7^ADD~2-10[1].cout[0] (adder)                               0.026    24.355
$add~7^ADD~2-11[1].cin[0] (adder)                                2.183    26.538
$add~7^ADD~2-11[1].cout[0] (adder)                               0.026    26.564
$add~7^ADD~2-12[1].cin[0] (adder)                                2.183    28.747
$add~7^ADD~2-12[1].sumout[0] (adder)                             0.035    28.782
$add~8^ADD~1-12[1].a[0] (adder)                                  2.183    30.965
$add~8^ADD~1-12[1].sumout[0] (adder)                             0.069    31.034
n4387.in[1] (.names)                                             2.183    33.217
n4387.out[0] (.names)                                            0.132    33.349
$sdff~10^Q~11.D[0] (.latch)                                      2.183    35.532
data arrival time                                                         35.532

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~11.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -35.532
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.368


#Path 24
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].cout[0] (adder)                               0.026    28.772
$add~6^ADD~5-13[1].cin[0] (adder)                                2.183    30.956
$add~6^ADD~5-13[1].sumout[0] (adder)                             0.035    30.991
n4592.in[1] (.names)                                             2.183    33.174
n4592.out[0] (.names)                                            0.132    33.306
$sdff~11^Q~12.D[0] (.latch)                                      2.183    35.489
data arrival time                                                         35.489

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~12.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -35.489
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.325


#Path 25
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].cout[0] (adder)                               0.026    28.772
$add~5^ADD~4-13[1].cin[0] (adder)                                2.183    30.956
$add~5^ADD~4-13[1].sumout[0] (adder)                             0.035    30.991
n4492.in[1] (.names)                                             2.183    33.174
n4492.out[0] (.names)                                            0.132    33.306
$sdff~12^Q~12.D[0] (.latch)                                      2.183    35.489
data arrival time                                                         35.489

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~12.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -35.489
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -33.325


#Path 26
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].cout[0] (adder)                               0.026    26.607
$add~8^ADD~1-11[1].cin[0] (adder)                                2.183    28.790
$add~8^ADD~1-11[1].sumout[0] (adder)                             0.035    28.825
n4382.in[1] (.names)                                             2.183    31.009
n4382.out[0] (.names)                                            0.132    31.140
$sdff~10^Q~10.D[0] (.latch)                                      2.183    33.324
data arrival time                                                         33.324

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~10.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -33.324
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.159


#Path 27
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].cout[0] (adder)                               0.026    26.564
$add~6^ADD~5-12[1].cin[0] (adder)                                2.183    28.747
$add~6^ADD~5-12[1].sumout[0] (adder)                             0.035    28.782
n4587.in[1] (.names)                                             2.183    30.965
n4587.out[0] (.names)                                            0.132    31.097
$sdff~11^Q~11.D[0] (.latch)                                      2.183    33.280
data arrival time                                                         33.280

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~11.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -33.280
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.116


#Path 28
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].cout[0] (adder)                               0.026    26.564
$add~5^ADD~4-12[1].cin[0] (adder)                                2.183    28.747
$add~5^ADD~4-12[1].sumout[0] (adder)                             0.035    28.782
n4487.in[1] (.names)                                             2.183    30.965
n4487.out[0] (.names)                                            0.132    31.097
$sdff~12^Q~11.D[0] (.latch)                                      2.183    33.280
data arrival time                                                         33.280

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~11.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -33.280
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -31.116


#Path 29
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].cout[0] (adder)                                0.026    24.398
$add~8^ADD~1-10[1].cin[0] (adder)                                2.183    26.581
$add~8^ADD~1-10[1].sumout[0] (adder)                             0.035    26.617
n4377.in[1] (.names)                                             2.183    28.800
n4377.out[0] (.names)                                            0.132    28.932
$sdff~10^Q~9.D[0] (.latch)                                       2.183    31.115
data arrival time                                                         31.115

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -31.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.951


#Path 30
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].cout[0] (adder)                               0.026    24.355
$add~5^ADD~4-11[1].cin[0] (adder)                                2.183    26.538
$add~5^ADD~4-11[1].sumout[0] (adder)                             0.035    26.574
n4482.in[1] (.names)                                             2.183    28.757
n4482.out[0] (.names)                                            0.132    28.888
$sdff~12^Q~10.D[0] (.latch)                                      2.183    31.072
data arrival time                                                         31.072

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~10.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -31.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.907


#Path 31
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].cout[0] (adder)                               0.026    24.355
$add~6^ADD~5-11[1].cin[0] (adder)                                2.183    26.538
$add~6^ADD~5-11[1].sumout[0] (adder)                             0.035    26.574
n4582.in[1] (.names)                                             2.183    28.757
n4582.out[0] (.names)                                            0.132    28.888
$sdff~11^Q~10.D[0] (.latch)                                      2.183    31.072
data arrival time                                                         31.072

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~10.clk[0] (.latch)                                    2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -31.072
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.907


#Path 32
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].cout[0] (adder)                                0.026    22.189
$add~8^ADD~1-9[1].cin[0] (adder)                                 2.183    24.372
$add~8^ADD~1-9[1].sumout[0] (adder)                              0.035    24.408
n4372.in[1] (.names)                                             2.183    26.591
n4372.out[0] (.names)                                            0.132    26.723
$sdff~10^Q~8.D[0] (.latch)                                       2.183    28.906
data arrival time                                                         28.906

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.742


#Path 33
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].cout[0] (adder)                               0.026    11.102
$add~1^ADD~11-5[1].cin[0] (adder)                                2.183    13.286
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026    13.311
$add~1^ADD~11-6[1].cin[0] (adder)                                2.183    15.494
$add~1^ADD~11-6[1].cout[0] (adder)                               0.026    15.520
$add~1^ADD~11-7[1].cin[0] (adder)                                2.183    17.703
$add~1^ADD~11-7[1].cout[0] (adder)                               0.026    17.729
$add~1^ADD~11-8[1].cin[0] (adder)                                2.183    19.912
$add~1^ADD~11-8[1].cout[0] (adder)                               0.026    19.937
$add~1^ADD~11-9[1].cin[0] (adder)                                2.183    22.121
$add~1^ADD~11-9[1].cout[0] (adder)                               0.026    22.146
$add~1^ADD~11-10[1].cin[0] (adder)                               2.183    24.329
$add~1^ADD~11-10[1].sumout[0] (adder)                            0.035    24.365
n4917.in[1] (.names)                                             2.183    26.548
n4917.out[0] (.names)                                            0.132    26.680
$sdff~16^Q~9.D[0] (.latch)                                       2.183    28.863
data arrival time                                                         28.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.699


#Path 34
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~10-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~10-5[1].cout[0] (adder)                               0.026    13.311
$add~0^ADD~10-6[1].cin[0] (adder)                                2.183    15.494
$add~0^ADD~10-6[1].cout[0] (adder)                               0.026    15.520
$add~0^ADD~10-7[1].cin[0] (adder)                                2.183    17.703
$add~0^ADD~10-7[1].cout[0] (adder)                               0.026    17.729
$add~0^ADD~10-8[1].cin[0] (adder)                                2.183    19.912
$add~0^ADD~10-8[1].cout[0] (adder)                               0.026    19.937
$add~0^ADD~10-9[1].cin[0] (adder)                                2.183    22.121
$add~0^ADD~10-9[1].cout[0] (adder)                               0.026    22.146
$add~0^ADD~10-10[1].cin[0] (adder)                               2.183    24.329
$add~0^ADD~10-10[1].sumout[0] (adder)                            0.035    24.365
n4867.in[1] (.names)                                             2.183    26.548
n4867.out[0] (.names)                                            0.132    26.680
$sdff~17^Q~9.D[0] (.latch)                                       2.183    28.863
data arrival time                                                         28.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.699


#Path 35
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].cout[0] (adder)                                0.026    11.102
$add~3^ADD~8-5[1].cin[0] (adder)                                 2.183    13.286
$add~3^ADD~8-5[1].cout[0] (adder)                                0.026    13.311
$add~3^ADD~8-6[1].cin[0] (adder)                                 2.183    15.494
$add~3^ADD~8-6[1].cout[0] (adder)                                0.026    15.520
$add~3^ADD~8-7[1].cin[0] (adder)                                 2.183    17.703
$add~3^ADD~8-7[1].cout[0] (adder)                                0.026    17.729
$add~3^ADD~8-8[1].cin[0] (adder)                                 2.183    19.912
$add~3^ADD~8-8[1].cout[0] (adder)                                0.026    19.937
$add~3^ADD~8-9[1].cin[0] (adder)                                 2.183    22.121
$add~3^ADD~8-9[1].cout[0] (adder)                                0.026    22.146
$add~3^ADD~8-10[1].cin[0] (adder)                                2.183    24.329
$add~3^ADD~8-10[1].sumout[0] (adder)                             0.035    24.365
n4327.in[1] (.names)                                             2.183    26.548
n4327.out[0] (.names)                                            0.132    26.680
$sdff~14^Q~9.D[0] (.latch)                                       2.183    28.863
data arrival time                                                         28.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.699


#Path 36
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].cout[0] (adder)                                0.026    22.146
$add~6^ADD~5-10[1].cin[0] (adder)                                2.183    24.329
$add~6^ADD~5-10[1].sumout[0] (adder)                             0.035    24.365
n4577.in[1] (.names)                                             2.183    26.548
n4577.out[0] (.names)                                            0.132    26.680
$sdff~11^Q~9.D[0] (.latch)                                       2.183    28.863
data arrival time                                                         28.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.699


#Path 37
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].cout[0] (adder)                                0.026    22.146
$add~5^ADD~4-10[1].cin[0] (adder)                                2.183    24.329
$add~5^ADD~4-10[1].sumout[0] (adder)                             0.035    24.365
n4477.in[1] (.names)                                             2.183    26.548
n4477.out[0] (.names)                                            0.132    26.680
$sdff~12^Q~9.D[0] (.latch)                                       2.183    28.863
data arrival time                                                         28.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -28.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.699


#Path 38
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].cout[0] (adder)                                0.026    19.981
$add~8^ADD~1-8[1].cin[0] (adder)                                 2.183    22.164
$add~8^ADD~1-8[1].sumout[0] (adder)                              0.035    22.199
n4367.in[1] (.names)                                             2.183    24.382
n4367.out[0] (.names)                                            0.132    24.514
$sdff~10^Q~7.D[0] (.latch)                                       2.183    26.697
data arrival time                                                         26.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.533


#Path 39
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].cout[0] (adder)                                0.026    19.937
$add~6^ADD~5-9[1].cin[0] (adder)                                 2.183    22.121
$add~6^ADD~5-9[1].sumout[0] (adder)                              0.035    22.156
n4572.in[1] (.names)                                             2.183    24.339
n4572.out[0] (.names)                                            0.132    24.471
$sdff~11^Q~8.D[0] (.latch)                                       2.183    26.654
data arrival time                                                         26.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.490


#Path 40
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].cout[0] (adder)                                0.026    19.937
$add~5^ADD~4-9[1].cin[0] (adder)                                 2.183    22.121
$add~5^ADD~4-9[1].sumout[0] (adder)                              0.035    22.156
n4472.in[1] (.names)                                             2.183    24.339
n4472.out[0] (.names)                                            0.132    24.471
$sdff~12^Q~8.D[0] (.latch)                                       2.183    26.654
data arrival time                                                         26.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.490


#Path 41
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].cout[0] (adder)                                0.026    11.102
$add~3^ADD~8-5[1].cin[0] (adder)                                 2.183    13.286
$add~3^ADD~8-5[1].cout[0] (adder)                                0.026    13.311
$add~3^ADD~8-6[1].cin[0] (adder)                                 2.183    15.494
$add~3^ADD~8-6[1].cout[0] (adder)                                0.026    15.520
$add~3^ADD~8-7[1].cin[0] (adder)                                 2.183    17.703
$add~3^ADD~8-7[1].cout[0] (adder)                                0.026    17.729
$add~3^ADD~8-8[1].cin[0] (adder)                                 2.183    19.912
$add~3^ADD~8-8[1].cout[0] (adder)                                0.026    19.937
$add~3^ADD~8-9[1].cin[0] (adder)                                 2.183    22.121
$add~3^ADD~8-9[1].sumout[0] (adder)                              0.035    22.156
n4322.in[1] (.names)                                             2.183    24.339
n4322.out[0] (.names)                                            0.132    24.471
$sdff~14^Q~8.D[0] (.latch)                                       2.183    26.654
data arrival time                                                         26.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.490


#Path 42
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~10-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~10-5[1].cout[0] (adder)                               0.026    13.311
$add~0^ADD~10-6[1].cin[0] (adder)                                2.183    15.494
$add~0^ADD~10-6[1].cout[0] (adder)                               0.026    15.520
$add~0^ADD~10-7[1].cin[0] (adder)                                2.183    17.703
$add~0^ADD~10-7[1].cout[0] (adder)                               0.026    17.729
$add~0^ADD~10-8[1].cin[0] (adder)                                2.183    19.912
$add~0^ADD~10-8[1].cout[0] (adder)                               0.026    19.937
$add~0^ADD~10-9[1].cin[0] (adder)                                2.183    22.121
$add~0^ADD~10-9[1].sumout[0] (adder)                             0.035    22.156
n4862.in[1] (.names)                                             2.183    24.339
n4862.out[0] (.names)                                            0.132    24.471
$sdff~17^Q~8.D[0] (.latch)                                       2.183    26.654
data arrival time                                                         26.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.490


#Path 43
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].cout[0] (adder)                               0.026    11.102
$add~1^ADD~11-5[1].cin[0] (adder)                                2.183    13.286
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026    13.311
$add~1^ADD~11-6[1].cin[0] (adder)                                2.183    15.494
$add~1^ADD~11-6[1].cout[0] (adder)                               0.026    15.520
$add~1^ADD~11-7[1].cin[0] (adder)                                2.183    17.703
$add~1^ADD~11-7[1].cout[0] (adder)                               0.026    17.729
$add~1^ADD~11-8[1].cin[0] (adder)                                2.183    19.912
$add~1^ADD~11-8[1].cout[0] (adder)                               0.026    19.937
$add~1^ADD~11-9[1].cin[0] (adder)                                2.183    22.121
$add~1^ADD~11-9[1].sumout[0] (adder)                             0.035    22.156
n4912.in[1] (.names)                                             2.183    24.339
n4912.out[0] (.names)                                            0.132    24.471
$sdff~16^Q~8.D[0] (.latch)                                       2.183    26.654
data arrival time                                                         26.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -26.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.490


#Path 44
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].cout[0] (adder)                                0.026    17.772
$add~8^ADD~1-7[1].cin[0] (adder)                                 2.183    19.955
$add~8^ADD~1-7[1].sumout[0] (adder)                              0.035    19.990
n4362.in[1] (.names)                                             2.183    22.174
n4362.out[0] (.names)                                            0.132    22.305
$sdff~10^Q~6.D[0] (.latch)                                       2.183    24.489
data arrival time                                                         24.489

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.489
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.324


#Path 45
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].cout[0] (adder)                               0.026    11.102
$add~1^ADD~11-5[1].cin[0] (adder)                                2.183    13.286
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026    13.311
$add~1^ADD~11-6[1].cin[0] (adder)                                2.183    15.494
$add~1^ADD~11-6[1].cout[0] (adder)                               0.026    15.520
$add~1^ADD~11-7[1].cin[0] (adder)                                2.183    17.703
$add~1^ADD~11-7[1].cout[0] (adder)                               0.026    17.729
$add~1^ADD~11-8[1].cin[0] (adder)                                2.183    19.912
$add~1^ADD~11-8[1].sumout[0] (adder)                             0.035    19.947
n4907.in[1] (.names)                                             2.183    22.130
n4907.out[0] (.names)                                            0.132    22.262
$sdff~16^Q~7.D[0] (.latch)                                       2.183    24.445
data arrival time                                                         24.445

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.281


#Path 46
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~10-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~10-5[1].cout[0] (adder)                               0.026    13.311
$add~0^ADD~10-6[1].cin[0] (adder)                                2.183    15.494
$add~0^ADD~10-6[1].cout[0] (adder)                               0.026    15.520
$add~0^ADD~10-7[1].cin[0] (adder)                                2.183    17.703
$add~0^ADD~10-7[1].cout[0] (adder)                               0.026    17.729
$add~0^ADD~10-8[1].cin[0] (adder)                                2.183    19.912
$add~0^ADD~10-8[1].sumout[0] (adder)                             0.035    19.947
n4857.in[1] (.names)                                             2.183    22.130
n4857.out[0] (.names)                                            0.132    22.262
$sdff~17^Q~7.D[0] (.latch)                                       2.183    24.445
data arrival time                                                         24.445

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.281


#Path 47
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].cout[0] (adder)                                0.026    11.102
$add~3^ADD~8-5[1].cin[0] (adder)                                 2.183    13.286
$add~3^ADD~8-5[1].cout[0] (adder)                                0.026    13.311
$add~3^ADD~8-6[1].cin[0] (adder)                                 2.183    15.494
$add~3^ADD~8-6[1].cout[0] (adder)                                0.026    15.520
$add~3^ADD~8-7[1].cin[0] (adder)                                 2.183    17.703
$add~3^ADD~8-7[1].cout[0] (adder)                                0.026    17.729
$add~3^ADD~8-8[1].cin[0] (adder)                                 2.183    19.912
$add~3^ADD~8-8[1].sumout[0] (adder)                              0.035    19.947
n4317.in[1] (.names)                                             2.183    22.130
n4317.out[0] (.names)                                            0.132    22.262
$sdff~14^Q~7.D[0] (.latch)                                       2.183    24.445
data arrival time                                                         24.445

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.281


#Path 48
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].cout[0] (adder)                                0.026    17.729
$add~6^ADD~5-8[1].cin[0] (adder)                                 2.183    19.912
$add~6^ADD~5-8[1].sumout[0] (adder)                              0.035    19.947
n4567.in[1] (.names)                                             2.183    22.130
n4567.out[0] (.names)                                            0.132    22.262
$sdff~11^Q~7.D[0] (.latch)                                       2.183    24.445
data arrival time                                                         24.445

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.281


#Path 49
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].cout[0] (adder)                                0.026    17.729
$add~5^ADD~4-8[1].cin[0] (adder)                                 2.183    19.912
$add~5^ADD~4-8[1].sumout[0] (adder)                              0.035    19.947
n4467.in[1] (.names)                                             2.183    22.130
n4467.out[0] (.names)                                            0.132    22.262
$sdff~12^Q~7.D[0] (.latch)                                       2.183    24.445
data arrival time                                                         24.445

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -24.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.281


#Path 50
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].cout[0] (adder)                                0.026    15.563
$add~8^ADD~1-6[1].cin[0] (adder)                                 2.183    17.746
$add~8^ADD~1-6[1].sumout[0] (adder)                              0.035    17.782
n4357.in[1] (.names)                                             2.183    19.965
n4357.out[0] (.names)                                            0.132    20.097
$sdff~10^Q~5.D[0] (.latch)                                       2.183    22.280
data arrival time                                                         22.280

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.280
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.116


#Path 51
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].cout[0] (adder)                               0.026    11.102
$add~1^ADD~11-5[1].cin[0] (adder)                                2.183    13.286
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026    13.311
$add~1^ADD~11-6[1].cin[0] (adder)                                2.183    15.494
$add~1^ADD~11-6[1].cout[0] (adder)                               0.026    15.520
$add~1^ADD~11-7[1].cin[0] (adder)                                2.183    17.703
$add~1^ADD~11-7[1].sumout[0] (adder)                             0.035    17.739
n4902.in[1] (.names)                                             2.183    19.922
n4902.out[0] (.names)                                            0.132    20.053
$sdff~16^Q~6.D[0] (.latch)                                       2.183    22.237
data arrival time                                                         22.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.072


#Path 52
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].cout[0] (adder)                                0.026    15.520
$add~5^ADD~4-7[1].cin[0] (adder)                                 2.183    17.703
$add~5^ADD~4-7[1].sumout[0] (adder)                              0.035    17.739
n4462.in[1] (.names)                                             2.183    19.922
n4462.out[0] (.names)                                            0.132    20.053
$sdff~12^Q~6.D[0] (.latch)                                       2.183    22.237
data arrival time                                                         22.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.072


#Path 53
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].cout[0] (adder)                                0.026    15.520
$add~6^ADD~5-7[1].cin[0] (adder)                                 2.183    17.703
$add~6^ADD~5-7[1].sumout[0] (adder)                              0.035    17.739
n4562.in[1] (.names)                                             2.183    19.922
n4562.out[0] (.names)                                            0.132    20.053
$sdff~11^Q~6.D[0] (.latch)                                       2.183    22.237
data arrival time                                                         22.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.072


#Path 54
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].cout[0] (adder)                                0.026    11.102
$add~3^ADD~8-5[1].cin[0] (adder)                                 2.183    13.286
$add~3^ADD~8-5[1].cout[0] (adder)                                0.026    13.311
$add~3^ADD~8-6[1].cin[0] (adder)                                 2.183    15.494
$add~3^ADD~8-6[1].cout[0] (adder)                                0.026    15.520
$add~3^ADD~8-7[1].cin[0] (adder)                                 2.183    17.703
$add~3^ADD~8-7[1].sumout[0] (adder)                              0.035    17.739
n4312.in[1] (.names)                                             2.183    19.922
n4312.out[0] (.names)                                            0.132    20.053
$sdff~14^Q~6.D[0] (.latch)                                       2.183    22.237
data arrival time                                                         22.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.072


#Path 55
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].cout[0] (adder)                                0.049     4.476
$add~2^ADD~9-2[1].cin[0] (adder)                                 2.183     6.659
$add~2^ADD~9-2[1].cout[0] (adder)                                0.026     6.685
$add~2^ADD~9-3[1].cin[0] (adder)                                 2.183     8.868
$add~2^ADD~9-3[1].cout[0] (adder)                                0.026     8.894
$add~2^ADD~9-4[1].cin[0] (adder)                                 2.183    11.077
$add~2^ADD~9-4[1].cout[0] (adder)                                0.026    11.102
$add~2^ADD~9-5[1].cin[0] (adder)                                 2.183    13.286
$add~2^ADD~9-5[1].cout[0] (adder)                                0.026    13.311
$add~2^ADD~9-6[1].cin[0] (adder)                                 2.183    15.494
$add~2^ADD~9-6[1].cout[0] (adder)                                0.026    15.520
$add~2^ADD~9-7[1].cin[0] (adder)                                 2.183    17.703
$add~2^ADD~9-7[1].sumout[0] (adder)                              0.035    17.739
n4277.in[1] (.names)                                             2.183    19.922
n4277.out[0] (.names)                                            0.132    20.053
$sdff~15^Q~9.D[0] (.latch)                                       2.183    22.237
data arrival time                                                         22.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~9.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.072


#Path 56
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~10-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~10-5[1].cout[0] (adder)                               0.026    13.311
$add~0^ADD~10-6[1].cin[0] (adder)                                2.183    15.494
$add~0^ADD~10-6[1].cout[0] (adder)                               0.026    15.520
$add~0^ADD~10-7[1].cin[0] (adder)                                2.183    17.703
$add~0^ADD~10-7[1].sumout[0] (adder)                             0.035    17.739
n4852.in[1] (.names)                                             2.183    19.922
n4852.out[0] (.names)                                            0.132    20.053
$sdff~17^Q~6.D[0] (.latch)                                       2.183    22.237
data arrival time                                                         22.237

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -22.237
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.072


#Path 57
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].cout[0] (adder)                                0.026    13.354
$add~8^ADD~1-5[1].cin[0] (adder)                                 2.183    15.537
$add~8^ADD~1-5[1].sumout[0] (adder)                              0.035    15.573
n4352.in[1] (.names)                                             2.183    17.756
n4352.out[0] (.names)                                            0.132    17.888
$sdff~10^Q~4.D[0] (.latch)                                       2.183    20.071
data arrival time                                                         20.071

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.907


#Path 58
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].cout[0] (adder)                                0.026    13.311
$add~6^ADD~5-6[1].cin[0] (adder)                                 2.183    15.494
$add~6^ADD~5-6[1].sumout[0] (adder)                              0.035    15.530
n4557.in[1] (.names)                                             2.183    17.713
n4557.out[0] (.names)                                            0.132    17.845
$sdff~11^Q~5.D[0] (.latch)                                       2.183    20.028
data arrival time                                                         20.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.864


#Path 59
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].cout[0] (adder)                                0.026    13.311
$add~5^ADD~4-6[1].cin[0] (adder)                                 2.183    15.494
$add~5^ADD~4-6[1].sumout[0] (adder)                              0.035    15.530
n4457.in[1] (.names)                                             2.183    17.713
n4457.out[0] (.names)                                            0.132    17.845
$sdff~12^Q~5.D[0] (.latch)                                       2.183    20.028
data arrival time                                                         20.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.864


#Path 60
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].cout[0] (adder)                                0.026    11.102
$add~3^ADD~8-5[1].cin[0] (adder)                                 2.183    13.286
$add~3^ADD~8-5[1].cout[0] (adder)                                0.026    13.311
$add~3^ADD~8-6[1].cin[0] (adder)                                 2.183    15.494
$add~3^ADD~8-6[1].sumout[0] (adder)                              0.035    15.530
n4307.in[1] (.names)                                             2.183    17.713
n4307.out[0] (.names)                                            0.132    17.845
$sdff~14^Q~5.D[0] (.latch)                                       2.183    20.028
data arrival time                                                         20.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.864


#Path 61
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].cout[0] (adder)                                0.049     4.476
$add~2^ADD~9-2[1].cin[0] (adder)                                 2.183     6.659
$add~2^ADD~9-2[1].cout[0] (adder)                                0.026     6.685
$add~2^ADD~9-3[1].cin[0] (adder)                                 2.183     8.868
$add~2^ADD~9-3[1].cout[0] (adder)                                0.026     8.894
$add~2^ADD~9-4[1].cin[0] (adder)                                 2.183    11.077
$add~2^ADD~9-4[1].cout[0] (adder)                                0.026    11.102
$add~2^ADD~9-5[1].cin[0] (adder)                                 2.183    13.286
$add~2^ADD~9-5[1].cout[0] (adder)                                0.026    13.311
$add~2^ADD~9-6[1].cin[0] (adder)                                 2.183    15.494
$add~2^ADD~9-6[1].sumout[0] (adder)                              0.035    15.530
n4272.in[1] (.names)                                             2.183    17.713
n4272.out[0] (.names)                                            0.132    17.845
$sdff~15^Q~8.D[0] (.latch)                                       2.183    20.028
data arrival time                                                         20.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~8.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.864


#Path 62
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~10-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~10-5[1].cout[0] (adder)                               0.026    13.311
$add~0^ADD~10-6[1].cin[0] (adder)                                2.183    15.494
$add~0^ADD~10-6[1].sumout[0] (adder)                             0.035    15.530
n4847.in[1] (.names)                                             2.183    17.713
n4847.out[0] (.names)                                            0.132    17.845
$sdff~17^Q~5.D[0] (.latch)                                       2.183    20.028
data arrival time                                                         20.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.864


#Path 63
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].cout[0] (adder)                               0.026    11.102
$add~1^ADD~11-5[1].cin[0] (adder)                                2.183    13.286
$add~1^ADD~11-5[1].cout[0] (adder)                               0.026    13.311
$add~1^ADD~11-6[1].cin[0] (adder)                                2.183    15.494
$add~1^ADD~11-6[1].sumout[0] (adder)                             0.035    15.530
n4897.in[1] (.names)                                             2.183    17.713
n4897.out[0] (.names)                                            0.132    17.845
$sdff~16^Q~5.D[0] (.latch)                                       2.183    20.028
data arrival time                                                         20.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -20.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.864


#Path 64
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].cout[0] (adder)                                0.026    11.146
$add~8^ADD~1-4[1].cin[0] (adder)                                 2.183    13.329
$add~8^ADD~1-4[1].sumout[0] (adder)                              0.035    13.364
n4347.in[1] (.names)                                             2.183    15.547
n4347.out[0] (.names)                                            0.132    15.679
$sdff~10^Q~3.D[0] (.latch)                                       2.183    17.862
data arrival time                                                         17.862

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.862
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.698


#Path 65
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].cout[0] (adder)                                0.026    11.102
$add~5^ADD~4-5[1].cin[0] (adder)                                 2.183    13.286
$add~5^ADD~4-5[1].sumout[0] (adder)                              0.035    13.321
n4452.in[1] (.names)                                             2.183    15.504
n4452.out[0] (.names)                                            0.132    15.636
$sdff~12^Q~4.D[0] (.latch)                                       2.183    17.819
data arrival time                                                         17.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 66
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].cout[0] (adder)                                0.026    11.102
$add~6^ADD~5-5[1].cin[0] (adder)                                 2.183    13.286
$add~6^ADD~5-5[1].sumout[0] (adder)                              0.035    13.321
n4552.in[1] (.names)                                             2.183    15.504
n4552.out[0] (.names)                                            0.132    15.636
$sdff~11^Q~4.D[0] (.latch)                                       2.183    17.819
data arrival time                                                         17.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 67
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].cout[0] (adder)                                0.026    11.102
$add~3^ADD~8-5[1].cin[0] (adder)                                 2.183    13.286
$add~3^ADD~8-5[1].sumout[0] (adder)                              0.035    13.321
n4302.in[1] (.names)                                             2.183    15.504
n4302.out[0] (.names)                                            0.132    15.636
$sdff~14^Q~4.D[0] (.latch)                                       2.183    17.819
data arrival time                                                         17.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 68
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].cout[0] (adder)                                0.049     4.476
$add~2^ADD~9-2[1].cin[0] (adder)                                 2.183     6.659
$add~2^ADD~9-2[1].cout[0] (adder)                                0.026     6.685
$add~2^ADD~9-3[1].cin[0] (adder)                                 2.183     8.868
$add~2^ADD~9-3[1].cout[0] (adder)                                0.026     8.894
$add~2^ADD~9-4[1].cin[0] (adder)                                 2.183    11.077
$add~2^ADD~9-4[1].cout[0] (adder)                                0.026    11.102
$add~2^ADD~9-5[1].cin[0] (adder)                                 2.183    13.286
$add~2^ADD~9-5[1].sumout[0] (adder)                              0.035    13.321
n4267.in[1] (.names)                                             2.183    15.504
n4267.out[0] (.names)                                            0.132    15.636
$sdff~15^Q~7.D[0] (.latch)                                       2.183    17.819
data arrival time                                                         17.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~7.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 69
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~10-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~10-5[1].sumout[0] (adder)                             0.035    13.321
n4842.in[1] (.names)                                             2.183    15.504
n4842.out[0] (.names)                                            0.132    15.636
$sdff~17^Q~4.D[0] (.latch)                                       2.183    17.819
data arrival time                                                         17.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 70
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].cout[0] (adder)                               0.026    11.102
$add~1^ADD~11-5[1].cin[0] (adder)                                2.183    13.286
$add~1^ADD~11-5[1].sumout[0] (adder)                             0.035    13.321
n4892.in[1] (.names)                                             2.183    15.504
n4892.out[0] (.names)                                            0.132    15.636
$sdff~16^Q~4.D[0] (.latch)                                       2.183    17.819
data arrival time                                                         17.819

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -17.819
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.655


#Path 71
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].cout[0] (adder)                                0.026     8.937
$add~8^ADD~1-3[1].cin[0] (adder)                                 2.183    11.120
$add~8^ADD~1-3[1].sumout[0] (adder)                              0.035    11.155
n4342.in[1] (.names)                                             2.183    13.339
n4342.out[0] (.names)                                            0.132    13.470
$sdff~10^Q~2.D[0] (.latch)                                       2.183    15.654
data arrival time                                                         15.654

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.654
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.489


#Path 72
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].cout[0] (adder)                               0.026     8.894
$add~1^ADD~11-4[1].cin[0] (adder)                                2.183    11.077
$add~1^ADD~11-4[1].sumout[0] (adder)                             0.035    11.112
n4887.in[1] (.names)                                             2.183    13.295
n4887.out[0] (.names)                                            0.132    13.427
$sdff~16^Q~3.D[0] (.latch)                                       2.183    15.610
data arrival time                                                         15.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.446


#Path 73
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~10-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~10-4[1].sumout[0] (adder)                             0.035    11.112
n4837.in[1] (.names)                                             2.183    13.295
n4837.out[0] (.names)                                            0.132    13.427
$sdff~17^Q~3.D[0] (.latch)                                       2.183    15.610
data arrival time                                                         15.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.446


#Path 74
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].cout[0] (adder)                                0.049     4.476
$add~2^ADD~9-2[1].cin[0] (adder)                                 2.183     6.659
$add~2^ADD~9-2[1].cout[0] (adder)                                0.026     6.685
$add~2^ADD~9-3[1].cin[0] (adder)                                 2.183     8.868
$add~2^ADD~9-3[1].cout[0] (adder)                                0.026     8.894
$add~2^ADD~9-4[1].cin[0] (adder)                                 2.183    11.077
$add~2^ADD~9-4[1].sumout[0] (adder)                              0.035    11.112
n4262.in[1] (.names)                                             2.183    13.295
n4262.out[0] (.names)                                            0.132    13.427
$sdff~15^Q~6.D[0] (.latch)                                       2.183    15.610
data arrival time                                                         15.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~6.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.446


#Path 75
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].cout[0] (adder)                                0.026     8.894
$add~3^ADD~8-4[1].cin[0] (adder)                                 2.183    11.077
$add~3^ADD~8-4[1].sumout[0] (adder)                              0.035    11.112
n4297.in[1] (.names)                                             2.183    13.295
n4297.out[0] (.names)                                            0.132    13.427
$sdff~14^Q~3.D[0] (.latch)                                       2.183    15.610
data arrival time                                                         15.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.446


#Path 76
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].cout[0] (adder)                                0.026     8.894
$add~6^ADD~5-4[1].cin[0] (adder)                                 2.183    11.077
$add~6^ADD~5-4[1].sumout[0] (adder)                              0.035    11.112
n4547.in[1] (.names)                                             2.183    13.295
n4547.out[0] (.names)                                            0.132    13.427
$sdff~11^Q~3.D[0] (.latch)                                       2.183    15.610
data arrival time                                                         15.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.446


#Path 77
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].cout[0] (adder)                                0.026     8.894
$add~5^ADD~4-4[1].cin[0] (adder)                                 2.183    11.077
$add~5^ADD~4-4[1].sumout[0] (adder)                              0.035    11.112
n4447.in[1] (.names)                                             2.183    13.295
n4447.out[0] (.names)                                            0.132    13.427
$sdff~12^Q~3.D[0] (.latch)                                       2.183    15.610
data arrival time                                                         15.610

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -15.610
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.446


#Path 78
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].cout[0] (adder)                                0.049     6.728
$add~8^ADD~1-2[1].cin[0] (adder)                                 2.183     8.911
$add~8^ADD~1-2[1].sumout[0] (adder)                              0.035     8.947
n4337.in[1] (.names)                                             2.183    11.130
n4337.out[0] (.names)                                            0.132    11.262
$sdff~10^Q~1.D[0] (.latch)                                       2.183    13.445
data arrival time                                                         13.445

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.280


#Path 79
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].cout[0] (adder)                                0.026     6.685
$add~6^ADD~5-3[1].cin[0] (adder)                                 2.183     8.868
$add~6^ADD~5-3[1].sumout[0] (adder)                              0.035     8.903
n4542.in[1] (.names)                                             2.183    11.087
n4542.out[0] (.names)                                            0.132    11.218
$sdff~11^Q~2.D[0] (.latch)                                       2.183    13.402
data arrival time                                                         13.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.237


#Path 80
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].cout[0] (adder)                                0.026     6.685
$add~5^ADD~4-3[1].cin[0] (adder)                                 2.183     8.868
$add~5^ADD~4-3[1].sumout[0] (adder)                              0.035     8.903
n4442.in[1] (.names)                                             2.183    11.087
n4442.out[0] (.names)                                            0.132    11.218
$sdff~12^Q~2.D[0] (.latch)                                       2.183    13.402
data arrival time                                                         13.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.237


#Path 81
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].cout[0] (adder)                               0.026     6.685
$add~1^ADD~11-3[1].cin[0] (adder)                                2.183     8.868
$add~1^ADD~11-3[1].sumout[0] (adder)                             0.035     8.903
n4882.in[1] (.names)                                             2.183    11.087
n4882.out[0] (.names)                                            0.132    11.218
$sdff~16^Q~2.D[0] (.latch)                                       2.183    13.402
data arrival time                                                         13.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.237


#Path 82
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].cout[0] (adder)                                0.049     4.476
$add~2^ADD~9-2[1].cin[0] (adder)                                 2.183     6.659
$add~2^ADD~9-2[1].cout[0] (adder)                                0.026     6.685
$add~2^ADD~9-3[1].cin[0] (adder)                                 2.183     8.868
$add~2^ADD~9-3[1].sumout[0] (adder)                              0.035     8.903
n4257.in[1] (.names)                                             2.183    11.087
n4257.out[0] (.names)                                            0.132    11.218
$sdff~15^Q~5.D[0] (.latch)                                       2.183    13.402
data arrival time                                                         13.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~5.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.237


#Path 83
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~10-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~10-3[1].sumout[0] (adder)                             0.035     8.903
n4832.in[1] (.names)                                             2.183    11.087
n4832.out[0] (.names)                                            0.132    11.218
$sdff~17^Q~2.D[0] (.latch)                                       2.183    13.402
data arrival time                                                         13.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.237


#Path 84
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].cout[0] (adder)                                0.026     6.685
$add~3^ADD~8-3[1].cin[0] (adder)                                 2.183     8.868
$add~3^ADD~8-3[1].sumout[0] (adder)                              0.035     8.903
n4292.in[1] (.names)                                             2.183    11.087
n4292.out[0] (.names)                                            0.132    11.218
$sdff~14^Q~2.D[0] (.latch)                                       2.183    13.402
data arrival time                                                         13.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -13.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.237


#Path 85
Startpoint: $sdff~10^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~10^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~10^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~7^ADD~2-1[1].b[0] (adder)                                   2.183     4.427
$add~7^ADD~2-1[1].sumout[0] (adder)                              0.069     4.495
$add~8^ADD~1-1[1].a[0] (adder)                                   2.183     6.679
$add~8^ADD~1-1[1].sumout[0] (adder)                              0.069     6.747
n4332.in[1] (.names)                                             2.183     8.931
n4332.out[0] (.names)                                            0.132     9.062
$sdff~10^Q~0.D[0] (.latch)                                       2.183    11.246
data arrival time                                                         11.246

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~10^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.246
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.081


#Path 86
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].cout[0] (adder)                               0.049     4.476
$add~1^ADD~11-2[1].cin[0] (adder)                                2.183     6.659
$add~1^ADD~11-2[1].sumout[0] (adder)                             0.035     6.695
n4877.in[1] (.names)                                             2.183     8.878
n4877.out[0] (.names)                                            0.132     9.010
$sdff~16^Q~1.D[0] (.latch)                                       2.183    11.193
data arrival time                                                         11.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.029


#Path 87
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~10-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~10-2[1].sumout[0] (adder)                             0.035     6.695
n4827.in[1] (.names)                                             2.183     8.878
n4827.out[0] (.names)                                            0.132     9.010
$sdff~17^Q~1.D[0] (.latch)                                       2.183    11.193
data arrival time                                                         11.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.029


#Path 88
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].cout[0] (adder)                                0.049     4.476
$add~2^ADD~9-2[1].cin[0] (adder)                                 2.183     6.659
$add~2^ADD~9-2[1].sumout[0] (adder)                              0.035     6.695
n4252.in[1] (.names)                                             2.183     8.878
n4252.out[0] (.names)                                            0.132     9.010
$sdff~15^Q~4.D[0] (.latch)                                       2.183    11.193
data arrival time                                                         11.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~4.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.029


#Path 89
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].cout[0] (adder)                                0.049     4.476
$add~3^ADD~8-2[1].cin[0] (adder)                                 2.183     6.659
$add~3^ADD~8-2[1].sumout[0] (adder)                              0.035     6.695
n4287.in[1] (.names)                                             2.183     8.878
n4287.out[0] (.names)                                            0.132     9.010
$sdff~14^Q~1.D[0] (.latch)                                       2.183    11.193
data arrival time                                                         11.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.029


#Path 90
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].cout[0] (adder)                                0.049     4.476
$add~6^ADD~5-2[1].cin[0] (adder)                                 2.183     6.659
$add~6^ADD~5-2[1].sumout[0] (adder)                              0.035     6.695
n4537.in[1] (.names)                                             2.183     8.878
n4537.out[0] (.names)                                            0.132     9.010
$sdff~11^Q~1.D[0] (.latch)                                       2.183    11.193
data arrival time                                                         11.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.029


#Path 91
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].cout[0] (adder)                                0.049     4.476
$add~5^ADD~4-2[1].cin[0] (adder)                                 2.183     6.659
$add~5^ADD~4-2[1].sumout[0] (adder)                              0.035     6.695
n4437.in[1] (.names)                                             2.183     8.878
n4437.out[0] (.names)                                            0.132     9.010
$sdff~12^Q~1.D[0] (.latch)                                       2.183    11.193
data arrival time                                                         11.193

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                        -11.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.029


#Path 92
Startpoint: $sdff~12^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~12^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~12^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~5^ADD~4-1[1].a[0] (adder)                                   2.183     4.427
$add~5^ADD~4-1[1].sumout[0] (adder)                              0.069     4.495
n4432.in[1] (.names)                                             2.183     6.679
n4432.out[0] (.names)                                            0.132     6.810
$sdff~12^Q~0.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~12^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 93
Startpoint: $sdff~11^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~11^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~11^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~6^ADD~5-1[1].a[0] (adder)                                   2.183     4.427
$add~6^ADD~5-1[1].sumout[0] (adder)                              0.069     4.495
n4532.in[1] (.names)                                             2.183     6.679
n4532.out[0] (.names)                                            0.132     6.810
$sdff~11^Q~0.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~11^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 94
Startpoint: $sdff~13^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~13^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~13^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~13^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~4^ADD~7-1[1].a[0] (adder)                                   2.183     4.427
$add~4^ADD~7-1[1].sumout[0] (adder)                              0.069     4.495
n4817.in[1] (.names)                                             2.183     6.679
n4817.out[0] (.names)                                            0.132     6.810
$sdff~13^Q~0.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~13^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 95
Startpoint: $sdff~14^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~14^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~3^ADD~8-1[1].a[0] (adder)                                   2.183     4.427
$add~3^ADD~8-1[1].sumout[0] (adder)                              0.069     4.495
n4282.in[1] (.names)                                             2.183     6.679
n4282.out[0] (.names)                                            0.132     6.810
$sdff~14^Q~0.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 96
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~17^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~0^ADD~10-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~10-1[1].sumout[0] (adder)                             0.069     4.495
n4822.in[1] (.names)                                             2.183     6.679
n4822.out[0] (.names)                                            0.132     6.810
$sdff~17^Q~0.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 97
Startpoint: $sdff~17^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~16^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~17^Q~0.clk[0] (.latch)                                     2.183     2.183
$sdff~17^Q~0.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~1^ADD~11-1[1].a[0] (adder)                                  2.183     4.427
$add~1^ADD~11-1[1].sumout[0] (adder)                             0.069     4.495
n4872.in[1] (.names)                                             2.183     6.679
n4872.out[0] (.names)                                            0.132     6.810
$sdff~16^Q~0.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~16^Q~0.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 98
Startpoint: $sdff~14^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~3.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~3.Q[0] (.latch) [clock-to-output]                     0.060     2.244
$add~2^ADD~9-1[1].a[0] (adder)                                   2.183     4.427
$add~2^ADD~9-1[1].sumout[0] (adder)                              0.069     4.495
n4247.in[1] (.names)                                             2.183     6.679
n4247.out[0] (.names)                                            0.132     6.810
$sdff~15^Q~3.D[0] (.latch)                                       2.183     8.994
data arrival time                                                          8.994

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~3.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -8.994
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.829


#Path 99
Startpoint: $sdff~14^Q~2.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~2.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~2.Q[0] (.latch) [clock-to-output]                     0.060     2.244
n4242.in[1] (.names)                                             2.183     4.427
n4242.out[0] (.names)                                            0.132     4.558
$sdff~15^Q~2.D[0] (.latch)                                       2.183     6.742
data arrival time                                                          6.742

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~2.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -6.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.577


#Path 100
Startpoint: $sdff~14^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~15^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~14^Q~1.clk[0] (.latch)                                     2.183     2.183
$sdff~14^Q~1.Q[0] (.latch) [clock-to-output]                     0.060     2.244
n4237.in[1] (.names)                                             2.183     4.427
n4237.out[0] (.names)                                            0.132     4.558
$sdff~15^Q~1.D[0] (.latch)                                       2.183     6.742
data arrival time                                                          6.742

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~15^Q~1.clk[0] (.latch)                                     2.183     2.183
clock uncertainty                                                0.000     2.183
cell setup time                                                 -0.019     2.164
data required time                                                         2.164
--------------------------------------------------------------------------------
data required time                                                         2.164
data arrival time                                                         -6.742
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.577


#End of timing report
