$date
	Fri Dec  8 10:08:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SN74LS173_tb $end
$var wire 4 ! q [4:1] $end
$var reg 1 " CLK $end
$var reg 1 # CLR $end
$var reg 4 $ d [4:1] $end
$var reg 2 % g_bar [2:1] $end
$var reg 1 & m $end
$var reg 1 ' n $end
$scope module DUT $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 4 ( D [4:1] $end
$var wire 2 ) G_bar [2:1] $end
$var wire 1 & M $end
$var wire 1 ' N $end
$var wire 4 * Q [4:1] $end
$var reg 4 + Q_store [4:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b1001 (
0'
0&
b0 %
b1001 $
1#
0"
b0 !
$end
#1
b1001 !
b1001 *
b1001 +
0#
1"
#2
b11 $
b11 (
0"
#3
b11 +
bz !
bz *
1'
1&
1"
#4
b1100 $
b1100 (
0"
#5
b1100 +
b1100 !
b1100 *
0'
0&
1"
#6
b11 %
b11 )
0"
#7
b1111 $
b1111 (
1"
#8
0"
