Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 10 12:40:00 2025
| Host         : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command      : report_methodology -file Y_Converter_methodology_drc_routed.rpt -pb Y_Converter_methodology_drc_routed.pb -rpx Y_Converter_methodology_drc_routed.rpx
| Design       : Y_Converter
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 47         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_rd_en_i_reg/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/greg.ram_wr_en_i_reg/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on axi_reset_n relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on m_axis_tready relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[0] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[10] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[11] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[12] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[13] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[14] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[15] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[16] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[17] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[18] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[19] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[1] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[20] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[21] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[22] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[23] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[24] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[25] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[26] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[27] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[28] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[29] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[2] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[30] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[31] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[3] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[4] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[5] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[6] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[7] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[8] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on s_axis_tdata[9] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on s_axis_tvalid relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on EOF relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on EOL relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[0] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[1] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[2] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[3] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[4] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[5] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[6] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on m_axis_tdata[7] relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on m_axis_tvalid relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on s_axis_tready relative to the rising and/or falling clock edge(s) of axi_clk.
Related violations: <none>


