# CocoTB Makefile for Processing Element testbench

SIM ?= icarus
TOPLEVEL_LANG ?= verilog

# RTL source files
VERILOG_SOURCES += $(PWD)/../../rtl/transformer_pkg.sv
VERILOG_SOURCES += $(PWD)/../../rtl/processing_element.sv

# Top-level module
TOPLEVEL = processing_element

# Python test module
MODULE = test_processing_element

# Icarus Verilog flags for SystemVerilog support
COMPILE_ARGS += -g2012

include $(shell cocotb-config --makefiles)/Makefile.sim
