

================================================================
== Vivado HLS Report for 'draw_speedometer'
================================================================
* Date:           Thu Mar 12 04:17:57 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        speedometer
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VSI_LOOP_36   |        ?|        ?|         ?|          -|          -|    37|    no    |
        | + VSI_LOOP_29  |        ?|        ?|       234|        233|          1|     ?|    yes   |
        |- VSI_LOOP_29   |        ?|        ?|       234|        233|          1|     ?|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|   5805|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     28|    2068|   2652|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|   2419|    -|
|Register         |        -|      -|    2120|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     32|    4188|  10876|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      8|       2|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |draw_speedometer_AXILiteS_s_axi_U  |draw_speedometer_AXILiteS_s_axi  |        0|      0|   68|  104|    0|
    |draw_speedometer_dEe_U1            |draw_speedometer_dEe             |        0|      3|  445|  781|    0|
    |draw_speedometer_dEe_U2            |draw_speedometer_dEe             |        0|      3|  445|  781|    0|
    |draw_speedometer_eOg_U3            |draw_speedometer_eOg             |        0|     11|  299|  203|    0|
    |draw_speedometer_eOg_U4            |draw_speedometer_eOg             |        0|     11|  299|  203|    0|
    |draw_speedometer_gmem_m_axi_U      |draw_speedometer_gmem_m_axi      |        2|      0|  512|  580|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                                 |        2|     28| 2068| 2652|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_sin_tab_U  |draw_speedometer_bkb  |        2|  0|   0|    0|    37|   64|     1|         2368|
    |p_cos_tab_U  |draw_speedometer_cud  |        2|  0|   0|    0|    37|   64|     1|         2368|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        4|  0|   0|    0|    74|  128|     2|         4736|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+-----+------------+------------+
    |mul_ln715_fu_500_p2                   |     *    |      4|  0|   21|          33|          32|
    |add_ln421_fu_1584_p2                  |     +    |      0|  0|   39|           9|          32|
    |add_ln423_fu_1623_p2                  |     +    |      0|  0|   39|           8|          32|
    |add_ln430_1_fu_1828_p2                |     +    |      0|  0|   21|          14|          14|
    |add_ln430_2_fu_1113_p2                |     +    |      0|  0|   21|          14|          14|
    |add_ln430_3_fu_1123_p2                |     +    |      0|  0|   24|          17|          17|
    |add_ln430_4_fu_1858_p2                |     +    |      0|  0|   38|          31|          31|
    |add_ln430_5_fu_1143_p2                |     +    |      0|  0|   38|          31|          31|
    |add_ln430_fu_1838_p2                  |     +    |      0|  0|   24|          17|          17|
    |add_ln434_1_fu_1174_p2                |     +    |      0|  0|   39|          32|          32|
    |add_ln434_fu_1889_p2                  |     +    |      0|  0|   39|          32|          32|
    |add_ln435_2_fu_1205_p2                |     +    |      0|  0|   39|          32|          32|
    |add_ln435_fu_1920_p2                  |     +    |      0|  0|   39|          32|          32|
    |add_ln502_1_fu_763_p2                 |     +    |      0|  0|   19|          11|          12|
    |add_ln502_2_fu_1340_p2                |     +    |      0|  0|   19|          11|          12|
    |add_ln502_3_fu_1484_p2                |     +    |      0|  0|   19|          11|          12|
    |add_ln502_fu_619_p2                   |     +    |      0|  0|   19|          11|          12|
    |add_ln696_fu_485_p2                   |     +    |      0|  0|   15|           6|           1|
    |deg_fu_1290_p2                        |     +    |      0|  0|   16|           9|           4|
    |err_4_fu_1915_p2                      |     +    |      0|  0|   39|          32|          32|
    |err_8_fu_1200_p2                      |     +    |      0|  0|   39|          32|          32|
    |err_2_fu_1884_p2                      |     -    |      0|  0|   39|          32|          32|
    |err_6_fu_1169_p2                      |     -    |      0|  0|   39|          32|          32|
    |result_V_2_fu_1426_p2                 |     -    |      0|  0|   39|           1|          32|
    |result_V_5_fu_1570_p2                 |     -    |      0|  0|   39|           1|          32|
    |result_V_7_fu_705_p2                  |     -    |      0|  0|   39|           1|          32|
    |result_V_9_fu_849_p2                  |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_1_fu_777_p2                |     -    |      0|  0|   18|          10|          11|
    |sub_ln1311_2_fu_1354_p2               |     -    |      0|  0|   18|          10|          11|
    |sub_ln1311_3_fu_1498_p2               |     -    |      0|  0|   18|          10|          11|
    |sub_ln1311_fu_633_p2                  |     -    |      0|  0|   18|          10|          11|
    |sub_ln421_1_fu_869_p2                 |     -    |      0|  0|   39|          32|          32|
    |sub_ln421_2_fu_882_p2                 |     -    |      0|  0|   39|          32|          32|
    |sub_ln421_fu_1597_p2                  |     -    |      0|  0|   39|           8|          32|
    |sub_ln423_1_fu_908_p2                 |     -    |      0|  0|   39|          32|          32|
    |sub_ln423_2_fu_921_p2                 |     -    |      0|  0|   39|          32|          32|
    |sub_ln423_fu_1636_p2                  |     -    |      0|  0|   39|           7|          32|
    |sub_ln425_1_fu_953_p2                 |     -    |      0|  0|   39|           1|          32|
    |sub_ln425_2_fu_1690_p2                |     -    |      0|  0|   39|           1|          32|
    |sub_ln425_3_fu_1710_p2                |     -    |      0|  0|   39|           1|          32|
    |sub_ln425_4_fu_975_p2                 |     -    |      0|  0|   39|           1|          32|
    |sub_ln425_5_fu_995_p2                 |     -    |      0|  0|   39|           1|          32|
    |sub_ln425_fu_1668_p2                  |     -    |      0|  0|   39|           1|          32|
    |sub_ln434_1_fu_1023_p2                |     -    |      0|  0|   39|           1|          32|
    |sub_ln434_fu_1738_p2                  |     -    |      0|  0|   39|           1|          32|
    |sub_ln715_1_fu_555_p2                 |     -    |      0|  0|   39|           1|          32|
    |sub_ln715_fu_506_p2                   |     -    |      0|  0|   72|           1|          65|
    |and_ln429_1_fu_1784_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln429_2_fu_1790_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln429_3_fu_1063_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln429_4_fu_1069_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln429_5_fu_1075_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln429_fu_1778_p2                  |    and   |      0|  0|    2|           1|           1|
    |and_ln432_1_fu_1158_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln432_fu_1873_p2                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001             |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage117_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage118_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage119_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001             |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001             |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage117_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage118_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage119_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage1_11001             |    and   |      0|  0|    2|           1|           1|
    |ap_block_state133_pp0_stage117_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state134_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state135_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state17_io                   |    and   |      0|  0|    2|           1|           1|
    |ap_block_state249_pp0_stage0_iter1    |    and   |      0|  0|    2|           1|           1|
    |ap_block_state265_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state381_pp1_stage117_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state382_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state383_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state497_pp1_stage0_iter1    |    and   |      0|  0|    2|           1|           1|
    |icmp_ln404_1_fu_1964_p2               |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln404_2_fu_1969_p2               |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln404_3_fu_1236_p2               |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln404_4_fu_1249_p2               |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln404_5_fu_1254_p2               |   icmp   |      0|  0|    8|           2|           1|
    |icmp_ln404_fu_1951_p2                 |   icmp   |      0|  0|    9|           2|           3|
    |icmp_ln422_1_fu_895_p2                |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln422_fu_1610_p2                 |   icmp   |      0|  0|   20|          32|           8|
    |icmp_ln424_1_fu_934_p2                |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln424_fu_1649_p2                 |   icmp   |      0|  0|   20|          32|           7|
    |icmp_ln425_1_fu_947_p2                |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln425_fu_1662_p2                 |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln429_1_fu_1750_p2               |   icmp   |      0|  0|   20|          32|           8|
    |icmp_ln429_2_fu_1766_p2               |   icmp   |      0|  0|   20|          31|           1|
    |icmp_ln429_3_fu_1772_p2               |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln429_4_fu_1029_p2               |   icmp   |      0|  0|   20|          32|           9|
    |icmp_ln429_5_fu_1035_p2               |   icmp   |      0|  0|   20|          32|           8|
    |icmp_ln429_6_fu_1051_p2               |   icmp   |      0|  0|   20|          31|           1|
    |icmp_ln429_7_fu_1057_p2               |   icmp   |      0|  0|   20|          32|           1|
    |icmp_ln429_fu_1744_p2                 |   icmp   |      0|  0|   20|          32|           9|
    |icmp_ln432_1_fu_1868_p2               |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln432_2_fu_1148_p2               |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln432_3_fu_1153_p2               |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln432_fu_1863_p2                 |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln434_1_fu_1164_p2               |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln434_fu_1879_p2                 |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln435_1_fu_1195_p2               |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln435_fu_1910_p2                 |   icmp   |      0|  0|   20|          32|          32|
    |icmp_ln696_fu_479_p2                  |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln703_fu_863_p2                  |   icmp   |      0|  0|   13|           9|           1|
    |r_V_4_fu_1384_p2                      |   lshr   |      0|  0|  167|          54|          54|
    |r_V_6_fu_1528_p2                      |   lshr   |      0|  0|  167|          54|          54|
    |r_V_9_fu_807_p2                       |   lshr   |      0|  0|  167|          54|          54|
    |r_V_fu_663_p2                         |   lshr   |      0|  0|  167|          54|          54|
    |ap_block_state1                       |    or    |      0|  0|    2|           1|           1|
    |empty_13_fu_1267_p2                   |    or    |      0|  0|    2|           1|           1|
    |empty_16_fu_1982_p2                   |    or    |      0|  0|    2|           1|           1|
    |or_ln430_1_fu_1285_p2                 |    or    |      0|  0|   32|          32|          32|
    |or_ln430_fu_2000_p2                   |    or    |      0|  0|   32|          32|          32|
    |dx_1_fu_1674_p3                       |  select  |      0|  0|   32|           1|          32|
    |dx_2_fu_887_p3                        |  select  |      0|  0|   32|           1|          32|
    |dx_3_fu_959_p3                        |  select  |      0|  0|   32|           1|          32|
    |dx_fu_1602_p3                         |  select  |      0|  0|   32|           1|          32|
    |dy_1_fu_926_p3                        |  select  |      0|  0|   32|           1|          32|
    |dy_fu_1641_p3                         |  select  |      0|  0|   32|           1|          32|
    |err_1_fu_1015_p3                      |  select  |      0|  0|   32|           1|          32|
    |err_3_fu_1894_p3                      |  select  |      0|  0|   32|           1|          32|
    |err_5_fu_1925_p3                      |  select  |      0|  0|   32|           1|          32|
    |err_7_fu_1179_p3                      |  select  |      0|  0|   32|           1|          32|
    |err_9_fu_1210_p3                      |  select  |      0|  0|   32|           1|          32|
    |err_fu_1730_p3                        |  select  |      0|  0|   32|           1|          32|
    |p_0_i101_fu_1988_p3                   |  select  |      0|  0|   27|           1|          25|
    |p_0_i48_fu_1273_p3                    |  select  |      0|  0|   27|           1|          25|
    |p_Val2_21_fu_697_p3                   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_22_fu_711_p3                   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_23_fu_841_p3                   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_24_fu_855_p3                   |  select  |      0|  0|   32|           1|          32|
    |p_Val2_25_fu_1418_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_26_fu_1432_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_27_fu_1562_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_28_fu_1576_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_cast14_cast_fu_1259_p3              |  select  |      0|  0|   16|           1|           8|
    |p_cast_cast_fu_1974_p3                |  select  |      0|  0|   16|           1|           8|
    |select_ln404_1_fu_1241_p3             |  select  |      0|  0|   27|           1|          24|
    |select_ln404_fu_1956_p3               |  select  |      0|  0|   27|           1|          24|
    |select_ln422_1_fu_900_p3              |  select  |      0|  0|    2|           1|           1|
    |select_ln422_fu_1615_p3               |  select  |      0|  0|    2|           1|           1|
    |select_ln424_1_fu_939_p3              |  select  |      0|  0|    2|           1|           1|
    |select_ln424_fu_1654_p3               |  select  |      0|  0|    2|           1|           1|
    |select_ln434_2_fu_1187_p3             |  select  |      0|  0|   32|           1|          32|
    |select_ln434_fu_1902_p3               |  select  |      0|  0|   32|           1|          32|
    |select_ln435_2_fu_1218_p3             |  select  |      0|  0|   32|           1|          32|
    |select_ln435_fu_1933_p3               |  select  |      0|  0|   32|           1|          32|
    |select_ln715_1_fu_561_p3              |  select  |      0|  0|   32|           1|          32|
    |select_ln715_fu_547_p3                |  select  |      0|  0|   32|           1|          32|
    |ush_2_fu_1364_p3                      |  select  |      0|  0|   12|           1|          12|
    |ush_3_fu_1508_p3                      |  select  |      0|  0|   12|           1|          12|
    |ush_4_fu_787_p3                       |  select  |      0|  0|   12|           1|          12|
    |ush_fu_643_p3                         |  select  |      0|  0|   12|           1|          12|
    |r_V_10_fu_813_p2                      |    shl   |      0|  0|  474|         137|         137|
    |r_V_5_fu_1390_p2                      |    shl   |      0|  0|  474|         137|         137|
    |r_V_7_fu_1534_p2                      |    shl   |      0|  0|  474|         137|         137|
    |r_V_8_fu_669_p2                       |    shl   |      0|  0|  474|         137|         137|
    |ap_enable_pp0                         |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|    2|           1|           2|
    +--------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                 |          |      4|  0| 5805|        2316|        3561|
    +--------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+------+-----------+-----+-----------+
    |                Name               |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                          |  2137|        498|    1|        498|
    |ap_enable_reg_pp0_iter1            |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |     9|          2|    1|          2|
    |ap_phi_mux_e2_1_phi_fu_356_p4      |     9|          2|   32|         64|
    |ap_phi_mux_e2_phi_fu_385_p4        |     9|          2|   32|         64|
    |ap_phi_mux_p_01_i30_phi_fu_365_p4  |     9|          2|   32|         64|
    |ap_phi_mux_p_01_i_phi_fu_395_p4    |     9|          2|   32|         64|
    |ap_phi_mux_p_0_i31_phi_fu_375_p4   |     9|          2|   32|         64|
    |ap_phi_mux_p_0_i_phi_fu_406_p4     |     9|          2|   32|         64|
    |deg_0_reg_341                      |     9|          2|    9|         18|
    |done_TDATA_blk_n                   |     9|          2|    1|          2|
    |e2_1_reg_353                       |     9|          2|   32|         64|
    |e2_reg_382                         |     9|          2|   32|         64|
    |gmem_ARADDR                        |    15|          3|   32|         96|
    |gmem_AWADDR                        |    15|          3|   32|         96|
    |gmem_WDATA                         |    15|          3|   32|         96|
    |gmem_blk_n_AR                      |     9|          2|    1|          2|
    |gmem_blk_n_AW                      |     9|          2|    1|          2|
    |gmem_blk_n_B                       |     9|          2|    1|          2|
    |gmem_blk_n_R                       |     9|          2|    1|          2|
    |gmem_blk_n_W                       |     9|          2|    1|          2|
    |indvars_iv_reg_306                 |     9|          2|    6|         12|
    |p_01_i30_reg_362                   |     9|          2|   32|         64|
    |p_01_i_reg_391                     |     9|          2|   32|         64|
    |p_0_i31_reg_372                    |     9|          2|   32|         64|
    |p_0_i_reg_402                      |     9|          2|   32|         64|
    |p_cos_tab_address0                 |    15|          3|    6|         18|
    |p_sin_tab_address0                 |    15|          3|    6|         18|
    |start_TDATA_blk_n                  |     9|          2|    1|          2|
    +-----------------------------------+------+-----------+-----+-----------+
    |Total                              |  2419|        559|  517|       1638|
    +-----------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |add_ln430_4_reg_2213       |   31|   0|   31|          0|
    |add_ln430_5_reg_2109       |   31|   0|   31|          0|
    |add_ln696_reg_2020         |    6|   0|    6|          0|
    |and_ln429_2_reg_2202       |    1|   0|    1|          0|
    |and_ln429_5_reg_2098       |    1|   0|    1|          0|
    |and_ln432_1_reg_2114       |    1|   0|    1|          0|
    |and_ln432_reg_2218         |    1|   0|    1|          0|
    |ap_CS_fsm                  |  497|   0|  497|          0|
    |ap_enable_reg_pp0_iter0    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |    1|   0|    1|          0|
    |deg_0_reg_341              |    9|   0|    9|          0|
    |dx_2_reg_2067              |   32|   0|   32|          0|
    |dx_reg_2171                |   32|   0|   32|          0|
    |dy_1_reg_2077              |   32|   0|   32|          0|
    |dy_reg_2181                |   32|   0|   32|          0|
    |e2_1_reg_353               |   32|   0|   32|          0|
    |e2_reg_382                 |   32|   0|   32|          0|
    |err_5_reg_2227             |   32|   0|   32|          0|
    |err_9_reg_2123             |   32|   0|   32|          0|
    |gmem_addr_1_read_reg_2140  |   32|   0|   32|          0|
    |gmem_addr_1_reg_2133       |   31|   0|   32|          1|
    |gmem_addr_read_reg_2244    |   32|   0|   32|          0|
    |gmem_addr_reg_2237         |   31|   0|   32|          1|
    |indvars_iv_reg_306         |    6|   0|    6|          0|
    |or_ln430_1_reg_2145        |   32|   0|   32|          0|
    |or_ln430_reg_2249          |   32|   0|   32|          0|
    |p_01_i30_reg_362           |   32|   0|   32|          0|
    |p_01_i_reg_391             |   32|   0|   32|          0|
    |p_0_i31_reg_372            |   32|   0|   32|          0|
    |p_0_i_reg_402              |   32|   0|   32|          0|
    |p_Val2_22_reg_2045         |   32|   0|   32|          0|
    |p_Val2_24_reg_2054         |   32|   0|   32|          0|
    |p_Val2_26_reg_2155         |   32|   0|   32|          0|
    |p_Val2_28_reg_2163         |   32|   0|   32|          0|
    |p_cast4_reg_2005           |   30|   0|   31|          1|
    |reg_433                    |   64|   0|   64|          0|
    |reg_438                    |   64|   0|   64|          0|
    |reg_443                    |   64|   0|   64|          0|
    |reg_448                    |   64|   0|   64|          0|
    |reg_453                    |   64|   0|   64|          0|
    |reg_457                    |   64|   0|   64|          0|
    |rem_1_reg_2102             |    2|   0|    2|          0|
    |rem_reg_2206               |    2|   0|    2|          0|
    |select_ln422_1_reg_2072    |   31|   0|   32|          1|
    |select_ln422_reg_2176      |   31|   0|   32|          1|
    |select_ln424_1_reg_2083    |   31|   0|   32|          1|
    |select_ln424_reg_2187      |   31|   0|   32|          1|
    |select_ln434_2_reg_2118    |   32|   0|   32|          0|
    |select_ln434_reg_2222      |   32|   0|   32|          0|
    |select_ln435_2_reg_2128    |   32|   0|   32|          0|
    |select_ln435_reg_2232      |   32|   0|   32|          0|
    |sub_ln434_1_reg_2093       |   32|   0|   32|          0|
    |sub_ln434_reg_2197         |   32|   0|   32|          0|
    |tmp_data_V_reg_2011        |   32|   0|   32|          0|
    |x0_assign_reg_317          |   32|   0|   32|          0|
    |y0_assign_reg_329          |   32|   0|   32|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 2120|   0| 2127|          7|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | draw_speedometer | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | draw_speedometer | return value |
|ap_start                |  in |    1| ap_ctrl_hs | draw_speedometer | return value |
|ap_done                 | out |    1| ap_ctrl_hs | draw_speedometer | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | draw_speedometer | return value |
|ap_ready                | out |    1| ap_ctrl_hs | draw_speedometer | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |       gmem       |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |       gmem       |    pointer   |
|start_TDATA             |  in |   32|    axis    |  start_V_data_V  |    pointer   |
|start_TVALID            |  in |    1|    axis    |  start_V_last_V  |    pointer   |
|start_TREADY            | out |    1|    axis    |  start_V_last_V  |    pointer   |
|start_TLAST             |  in |    1|    axis    |  start_V_last_V  |    pointer   |
|done_TDATA              | out |   32|    axis    |   done_V_data_V  |    pointer   |
|done_TVALID             | out |    1|    axis    |   done_V_last_V  |    pointer   |
|done_TREADY             |  in |    1|    axis    |   done_V_last_V  |    pointer   |
|done_TLAST              | out |    1|    axis    |   done_V_last_V  |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

