#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb1beb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb1c040 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb0d2d0 .functor NOT 1, L_0xb7a470, C4<0>, C4<0>, C4<0>;
L_0xb7a250 .functor XOR 2, L_0xb7a110, L_0xb7a1b0, C4<00>, C4<00>;
L_0xb7a360 .functor XOR 2, L_0xb7a250, L_0xb7a2c0, C4<00>, C4<00>;
v0xb71640_0 .net *"_ivl_10", 1 0, L_0xb7a2c0;  1 drivers
v0xb71740_0 .net *"_ivl_12", 1 0, L_0xb7a360;  1 drivers
v0xb71820_0 .net *"_ivl_2", 1 0, L_0xb74960;  1 drivers
v0xb718e0_0 .net *"_ivl_4", 1 0, L_0xb7a110;  1 drivers
v0xb719c0_0 .net *"_ivl_6", 1 0, L_0xb7a1b0;  1 drivers
v0xb71af0_0 .net *"_ivl_8", 1 0, L_0xb7a250;  1 drivers
v0xb71bd0_0 .net "a", 0 0, v0xb6bf80_0;  1 drivers
v0xb71c70_0 .net "b", 0 0, v0xb6c020_0;  1 drivers
v0xb71d10_0 .net "c", 0 0, v0xb6c0c0_0;  1 drivers
v0xb71db0_0 .var "clk", 0 0;
v0xb71e50_0 .net "d", 0 0, v0xb6c200_0;  1 drivers
v0xb71ef0_0 .net "out_pos_dut", 0 0, L_0xb79d60;  1 drivers
v0xb71f90_0 .net "out_pos_ref", 0 0, L_0xb734c0;  1 drivers
v0xb72030_0 .net "out_sop_dut", 0 0, L_0xb75f10;  1 drivers
v0xb720d0_0 .net "out_sop_ref", 0 0, L_0xb46730;  1 drivers
v0xb72170_0 .var/2u "stats1", 223 0;
v0xb72210_0 .var/2u "strobe", 0 0;
v0xb722b0_0 .net "tb_match", 0 0, L_0xb7a470;  1 drivers
v0xb72380_0 .net "tb_mismatch", 0 0, L_0xb0d2d0;  1 drivers
v0xb72420_0 .net "wavedrom_enable", 0 0, v0xb6c4d0_0;  1 drivers
v0xb724f0_0 .net "wavedrom_title", 511 0, v0xb6c570_0;  1 drivers
L_0xb74960 .concat [ 1 1 0 0], L_0xb734c0, L_0xb46730;
L_0xb7a110 .concat [ 1 1 0 0], L_0xb734c0, L_0xb46730;
L_0xb7a1b0 .concat [ 1 1 0 0], L_0xb79d60, L_0xb75f10;
L_0xb7a2c0 .concat [ 1 1 0 0], L_0xb734c0, L_0xb46730;
L_0xb7a470 .cmp/eeq 2, L_0xb74960, L_0xb7a360;
S_0xb1c1d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb1c040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb0d6b0 .functor AND 1, v0xb6c0c0_0, v0xb6c200_0, C4<1>, C4<1>;
L_0xb0da90 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb0de70 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb0e0f0 .functor AND 1, L_0xb0da90, L_0xb0de70, C4<1>, C4<1>;
L_0xb26a40 .functor AND 1, L_0xb0e0f0, v0xb6c0c0_0, C4<1>, C4<1>;
L_0xb46730 .functor OR 1, L_0xb0d6b0, L_0xb26a40, C4<0>, C4<0>;
L_0xb72940 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb729b0 .functor OR 1, L_0xb72940, v0xb6c200_0, C4<0>, C4<0>;
L_0xb72ac0 .functor AND 1, v0xb6c0c0_0, L_0xb729b0, C4<1>, C4<1>;
L_0xb72b80 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb72c50 .functor OR 1, L_0xb72b80, v0xb6c020_0, C4<0>, C4<0>;
L_0xb72cc0 .functor AND 1, L_0xb72ac0, L_0xb72c50, C4<1>, C4<1>;
L_0xb72e40 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb72eb0 .functor OR 1, L_0xb72e40, v0xb6c200_0, C4<0>, C4<0>;
L_0xb72dd0 .functor AND 1, v0xb6c0c0_0, L_0xb72eb0, C4<1>, C4<1>;
L_0xb73040 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb73140 .functor OR 1, L_0xb73040, v0xb6c200_0, C4<0>, C4<0>;
L_0xb73200 .functor AND 1, L_0xb72dd0, L_0xb73140, C4<1>, C4<1>;
L_0xb733b0 .functor XNOR 1, L_0xb72cc0, L_0xb73200, C4<0>, C4<0>;
v0xb0cc00_0 .net *"_ivl_0", 0 0, L_0xb0d6b0;  1 drivers
v0xb0d000_0 .net *"_ivl_12", 0 0, L_0xb72940;  1 drivers
v0xb0d3e0_0 .net *"_ivl_14", 0 0, L_0xb729b0;  1 drivers
v0xb0d7c0_0 .net *"_ivl_16", 0 0, L_0xb72ac0;  1 drivers
v0xb0dba0_0 .net *"_ivl_18", 0 0, L_0xb72b80;  1 drivers
v0xb0df80_0 .net *"_ivl_2", 0 0, L_0xb0da90;  1 drivers
v0xb0e200_0 .net *"_ivl_20", 0 0, L_0xb72c50;  1 drivers
v0xb6a4f0_0 .net *"_ivl_24", 0 0, L_0xb72e40;  1 drivers
v0xb6a5d0_0 .net *"_ivl_26", 0 0, L_0xb72eb0;  1 drivers
v0xb6a6b0_0 .net *"_ivl_28", 0 0, L_0xb72dd0;  1 drivers
v0xb6a790_0 .net *"_ivl_30", 0 0, L_0xb73040;  1 drivers
v0xb6a870_0 .net *"_ivl_32", 0 0, L_0xb73140;  1 drivers
v0xb6a950_0 .net *"_ivl_36", 0 0, L_0xb733b0;  1 drivers
L_0x7f79bb3fc018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb6aa10_0 .net *"_ivl_38", 0 0, L_0x7f79bb3fc018;  1 drivers
v0xb6aaf0_0 .net *"_ivl_4", 0 0, L_0xb0de70;  1 drivers
v0xb6abd0_0 .net *"_ivl_6", 0 0, L_0xb0e0f0;  1 drivers
v0xb6acb0_0 .net *"_ivl_8", 0 0, L_0xb26a40;  1 drivers
v0xb6ad90_0 .net "a", 0 0, v0xb6bf80_0;  alias, 1 drivers
v0xb6ae50_0 .net "b", 0 0, v0xb6c020_0;  alias, 1 drivers
v0xb6af10_0 .net "c", 0 0, v0xb6c0c0_0;  alias, 1 drivers
v0xb6afd0_0 .net "d", 0 0, v0xb6c200_0;  alias, 1 drivers
v0xb6b090_0 .net "out_pos", 0 0, L_0xb734c0;  alias, 1 drivers
v0xb6b150_0 .net "out_sop", 0 0, L_0xb46730;  alias, 1 drivers
v0xb6b210_0 .net "pos0", 0 0, L_0xb72cc0;  1 drivers
v0xb6b2d0_0 .net "pos1", 0 0, L_0xb73200;  1 drivers
L_0xb734c0 .functor MUXZ 1, L_0x7f79bb3fc018, L_0xb72cc0, L_0xb733b0, C4<>;
S_0xb6b450 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb1c040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb6bf80_0 .var "a", 0 0;
v0xb6c020_0 .var "b", 0 0;
v0xb6c0c0_0 .var "c", 0 0;
v0xb6c160_0 .net "clk", 0 0, v0xb71db0_0;  1 drivers
v0xb6c200_0 .var "d", 0 0;
v0xb6c2f0_0 .var/2u "fail", 0 0;
v0xb6c390_0 .var/2u "fail1", 0 0;
v0xb6c430_0 .net "tb_match", 0 0, L_0xb7a470;  alias, 1 drivers
v0xb6c4d0_0 .var "wavedrom_enable", 0 0;
v0xb6c570_0 .var "wavedrom_title", 511 0;
E_0xb1a820/0 .event negedge, v0xb6c160_0;
E_0xb1a820/1 .event posedge, v0xb6c160_0;
E_0xb1a820 .event/or E_0xb1a820/0, E_0xb1a820/1;
S_0xb6b780 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb6b450;
 .timescale -12 -12;
v0xb6b9c0_0 .var/2s "i", 31 0;
E_0xb1a6c0 .event posedge, v0xb6c160_0;
S_0xb6bac0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb6b450;
 .timescale -12 -12;
v0xb6bcc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb6bda0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb6b450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb6c750 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb1c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb73670 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb73810 .functor AND 1, v0xb6bf80_0, L_0xb73670, C4<1>, C4<1>;
L_0xb738f0 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb73a70 .functor AND 1, L_0xb73810, L_0xb738f0, C4<1>, C4<1>;
L_0xb73bb0 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb73d30 .functor AND 1, L_0xb73a70, L_0xb73bb0, C4<1>, C4<1>;
L_0xb73e80 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb74000 .functor AND 1, L_0xb73e80, v0xb6c020_0, C4<1>, C4<1>;
L_0xb74110 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb74180 .functor AND 1, L_0xb74000, L_0xb74110, C4<1>, C4<1>;
L_0xb742f0 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb74360 .functor AND 1, L_0xb74180, L_0xb742f0, C4<1>, C4<1>;
L_0xb74490 .functor OR 1, L_0xb73d30, L_0xb74360, C4<0>, C4<0>;
L_0xb745a0 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb74420 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb74690 .functor AND 1, L_0xb745a0, L_0xb74420, C4<1>, C4<1>;
L_0xb74830 .functor AND 1, L_0xb74690, v0xb6c0c0_0, C4<1>, C4<1>;
L_0xb748f0 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb74a00 .functor AND 1, L_0xb74830, L_0xb748f0, C4<1>, C4<1>;
L_0xb74b10 .functor OR 1, L_0xb74490, L_0xb74a00, C4<0>, C4<0>;
L_0xb74cd0 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb74d40 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb74e70 .functor AND 1, L_0xb74cd0, L_0xb74d40, C4<1>, C4<1>;
L_0xb74f80 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb750c0 .functor AND 1, L_0xb74e70, L_0xb74f80, C4<1>, C4<1>;
L_0xb751d0 .functor AND 1, L_0xb750c0, v0xb6c200_0, C4<1>, C4<1>;
L_0xb75370 .functor OR 1, L_0xb74b10, L_0xb751d0, C4<0>, C4<0>;
L_0xb75480 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb755e0 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb75650 .functor AND 1, L_0xb75480, L_0xb755e0, C4<1>, C4<1>;
L_0xb75860 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb758d0 .functor AND 1, L_0xb75650, L_0xb75860, C4<1>, C4<1>;
L_0xb75af0 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb75b60 .functor AND 1, L_0xb758d0, L_0xb75af0, C4<1>, C4<1>;
L_0xb75d90 .functor OR 1, L_0xb75370, L_0xb75b60, C4<0>, C4<0>;
L_0xb75ea0 .functor AND 1, v0xb6bf80_0, v0xb6c020_0, C4<1>, C4<1>;
L_0xb76040 .functor AND 1, L_0xb75ea0, v0xb6c0c0_0, C4<1>, C4<1>;
L_0xb76100 .functor AND 1, L_0xb76040, v0xb6c200_0, C4<1>, C4<1>;
L_0xb75f10 .functor OR 1, L_0xb75d90, L_0xb76100, C4<0>, C4<0>;
L_0xb76350 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb76510 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb76580 .functor OR 1, L_0xb76350, L_0xb76510, C4<0>, C4<0>;
L_0xb767f0 .functor OR 1, L_0xb76580, v0xb6c0c0_0, C4<0>, C4<0>;
L_0xb768b0 .functor OR 1, L_0xb767f0, v0xb6c200_0, C4<0>, C4<0>;
L_0xb76ae0 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb76b50 .functor OR 1, v0xb6bf80_0, L_0xb76ae0, C4<0>, C4<0>;
L_0xb76d90 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb76e00 .functor OR 1, L_0xb76b50, L_0xb76d90, C4<0>, C4<0>;
L_0xb770a0 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb77110 .functor OR 1, L_0xb76e00, L_0xb770a0, C4<0>, C4<0>;
L_0xb773c0 .functor AND 1, L_0xb768b0, L_0xb77110, C4<1>, C4<1>;
L_0xb774d0 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb776f0 .functor OR 1, L_0xb774d0, v0xb6c020_0, C4<0>, C4<0>;
L_0xb777b0 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb77bf0 .functor OR 1, L_0xb776f0, L_0xb777b0, C4<0>, C4<0>;
L_0xb77d00 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb78150 .functor OR 1, L_0xb77bf0, L_0xb77d00, C4<0>, C4<0>;
L_0xb78260 .functor AND 1, L_0xb773c0, L_0xb78150, C4<1>, C4<1>;
L_0xb78550 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb787d0 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb78a30 .functor OR 1, L_0xb78550, L_0xb787d0, C4<0>, C4<0>;
L_0xb78b40 .functor OR 1, L_0xb78a30, v0xb6c0c0_0, C4<0>, C4<0>;
L_0xb78e00 .functor NOT 1, v0xb6c200_0, C4<0>, C4<0>, C4<0>;
L_0xb78e70 .functor OR 1, L_0xb78b40, L_0xb78e00, C4<0>, C4<0>;
L_0xb79190 .functor AND 1, L_0xb78260, L_0xb78e70, C4<1>, C4<1>;
L_0xb792a0 .functor NOT 1, v0xb6bf80_0, C4<0>, C4<0>, C4<0>;
L_0xb79530 .functor NOT 1, v0xb6c020_0, C4<0>, C4<0>, C4<0>;
L_0xb795a0 .functor OR 1, L_0xb792a0, L_0xb79530, C4<0>, C4<0>;
L_0xb798e0 .functor NOT 1, v0xb6c0c0_0, C4<0>, C4<0>, C4<0>;
L_0xb79950 .functor OR 1, L_0xb795a0, L_0xb798e0, C4<0>, C4<0>;
L_0xb79ca0 .functor OR 1, L_0xb79950, v0xb6c200_0, C4<0>, C4<0>;
L_0xb79d60 .functor AND 1, L_0xb79190, L_0xb79ca0, C4<1>, C4<1>;
v0xb6c910_0 .net *"_ivl_0", 0 0, L_0xb73670;  1 drivers
v0xb6c9f0_0 .net *"_ivl_10", 0 0, L_0xb73d30;  1 drivers
v0xb6cad0_0 .net *"_ivl_100", 0 0, L_0xb773c0;  1 drivers
v0xb6cbc0_0 .net *"_ivl_102", 0 0, L_0xb774d0;  1 drivers
v0xb6cca0_0 .net *"_ivl_104", 0 0, L_0xb776f0;  1 drivers
v0xb6cdd0_0 .net *"_ivl_106", 0 0, L_0xb777b0;  1 drivers
v0xb6ceb0_0 .net *"_ivl_108", 0 0, L_0xb77bf0;  1 drivers
v0xb6cf90_0 .net *"_ivl_110", 0 0, L_0xb77d00;  1 drivers
v0xb6d070_0 .net *"_ivl_112", 0 0, L_0xb78150;  1 drivers
v0xb6d1e0_0 .net *"_ivl_114", 0 0, L_0xb78260;  1 drivers
v0xb6d2c0_0 .net *"_ivl_116", 0 0, L_0xb78550;  1 drivers
v0xb6d3a0_0 .net *"_ivl_118", 0 0, L_0xb787d0;  1 drivers
v0xb6d480_0 .net *"_ivl_12", 0 0, L_0xb73e80;  1 drivers
v0xb6d560_0 .net *"_ivl_120", 0 0, L_0xb78a30;  1 drivers
v0xb6d640_0 .net *"_ivl_122", 0 0, L_0xb78b40;  1 drivers
v0xb6d720_0 .net *"_ivl_124", 0 0, L_0xb78e00;  1 drivers
v0xb6d800_0 .net *"_ivl_126", 0 0, L_0xb78e70;  1 drivers
v0xb6d9f0_0 .net *"_ivl_128", 0 0, L_0xb79190;  1 drivers
v0xb6dad0_0 .net *"_ivl_130", 0 0, L_0xb792a0;  1 drivers
v0xb6dbb0_0 .net *"_ivl_132", 0 0, L_0xb79530;  1 drivers
v0xb6dc90_0 .net *"_ivl_134", 0 0, L_0xb795a0;  1 drivers
v0xb6dd70_0 .net *"_ivl_136", 0 0, L_0xb798e0;  1 drivers
v0xb6de50_0 .net *"_ivl_138", 0 0, L_0xb79950;  1 drivers
v0xb6df30_0 .net *"_ivl_14", 0 0, L_0xb74000;  1 drivers
v0xb6e010_0 .net *"_ivl_140", 0 0, L_0xb79ca0;  1 drivers
v0xb6e0f0_0 .net *"_ivl_16", 0 0, L_0xb74110;  1 drivers
v0xb6e1d0_0 .net *"_ivl_18", 0 0, L_0xb74180;  1 drivers
v0xb6e2b0_0 .net *"_ivl_2", 0 0, L_0xb73810;  1 drivers
v0xb6e390_0 .net *"_ivl_20", 0 0, L_0xb742f0;  1 drivers
v0xb6e470_0 .net *"_ivl_22", 0 0, L_0xb74360;  1 drivers
v0xb6e550_0 .net *"_ivl_24", 0 0, L_0xb74490;  1 drivers
v0xb6e630_0 .net *"_ivl_26", 0 0, L_0xb745a0;  1 drivers
v0xb6e710_0 .net *"_ivl_28", 0 0, L_0xb74420;  1 drivers
v0xb6ea00_0 .net *"_ivl_30", 0 0, L_0xb74690;  1 drivers
v0xb6eae0_0 .net *"_ivl_32", 0 0, L_0xb74830;  1 drivers
v0xb6ebc0_0 .net *"_ivl_34", 0 0, L_0xb748f0;  1 drivers
v0xb6eca0_0 .net *"_ivl_36", 0 0, L_0xb74a00;  1 drivers
v0xb6ed80_0 .net *"_ivl_38", 0 0, L_0xb74b10;  1 drivers
v0xb6ee60_0 .net *"_ivl_4", 0 0, L_0xb738f0;  1 drivers
v0xb6ef40_0 .net *"_ivl_40", 0 0, L_0xb74cd0;  1 drivers
v0xb6f020_0 .net *"_ivl_42", 0 0, L_0xb74d40;  1 drivers
v0xb6f100_0 .net *"_ivl_44", 0 0, L_0xb74e70;  1 drivers
v0xb6f1e0_0 .net *"_ivl_46", 0 0, L_0xb74f80;  1 drivers
v0xb6f2c0_0 .net *"_ivl_48", 0 0, L_0xb750c0;  1 drivers
v0xb6f3a0_0 .net *"_ivl_50", 0 0, L_0xb751d0;  1 drivers
v0xb6f480_0 .net *"_ivl_52", 0 0, L_0xb75370;  1 drivers
v0xb6f560_0 .net *"_ivl_54", 0 0, L_0xb75480;  1 drivers
v0xb6f640_0 .net *"_ivl_56", 0 0, L_0xb755e0;  1 drivers
v0xb6f720_0 .net *"_ivl_58", 0 0, L_0xb75650;  1 drivers
v0xb6f800_0 .net *"_ivl_6", 0 0, L_0xb73a70;  1 drivers
v0xb6f8e0_0 .net *"_ivl_60", 0 0, L_0xb75860;  1 drivers
v0xb6f9c0_0 .net *"_ivl_62", 0 0, L_0xb758d0;  1 drivers
v0xb6faa0_0 .net *"_ivl_64", 0 0, L_0xb75af0;  1 drivers
v0xb6fb80_0 .net *"_ivl_66", 0 0, L_0xb75b60;  1 drivers
v0xb6fc60_0 .net *"_ivl_68", 0 0, L_0xb75d90;  1 drivers
v0xb6fd40_0 .net *"_ivl_70", 0 0, L_0xb75ea0;  1 drivers
v0xb6fe20_0 .net *"_ivl_72", 0 0, L_0xb76040;  1 drivers
v0xb6ff00_0 .net *"_ivl_74", 0 0, L_0xb76100;  1 drivers
v0xb6ffe0_0 .net *"_ivl_78", 0 0, L_0xb76350;  1 drivers
v0xb700c0_0 .net *"_ivl_8", 0 0, L_0xb73bb0;  1 drivers
v0xb701a0_0 .net *"_ivl_80", 0 0, L_0xb76510;  1 drivers
v0xb70280_0 .net *"_ivl_82", 0 0, L_0xb76580;  1 drivers
v0xb70360_0 .net *"_ivl_84", 0 0, L_0xb767f0;  1 drivers
v0xb70440_0 .net *"_ivl_86", 0 0, L_0xb768b0;  1 drivers
v0xb70520_0 .net *"_ivl_88", 0 0, L_0xb76ae0;  1 drivers
v0xb70a10_0 .net *"_ivl_90", 0 0, L_0xb76b50;  1 drivers
v0xb70af0_0 .net *"_ivl_92", 0 0, L_0xb76d90;  1 drivers
v0xb70bd0_0 .net *"_ivl_94", 0 0, L_0xb76e00;  1 drivers
v0xb70cb0_0 .net *"_ivl_96", 0 0, L_0xb770a0;  1 drivers
v0xb70d90_0 .net *"_ivl_98", 0 0, L_0xb77110;  1 drivers
v0xb70e70_0 .net "a", 0 0, v0xb6bf80_0;  alias, 1 drivers
v0xb70f10_0 .net "b", 0 0, v0xb6c020_0;  alias, 1 drivers
v0xb71000_0 .net "c", 0 0, v0xb6c0c0_0;  alias, 1 drivers
v0xb710f0_0 .net "d", 0 0, v0xb6c200_0;  alias, 1 drivers
v0xb711e0_0 .net "out_pos", 0 0, L_0xb79d60;  alias, 1 drivers
v0xb712a0_0 .net "out_sop", 0 0, L_0xb75f10;  alias, 1 drivers
S_0xb71420 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb1c040;
 .timescale -12 -12;
E_0xb029f0 .event anyedge, v0xb72210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb72210_0;
    %nor/r;
    %assign/vec4 v0xb72210_0, 0;
    %wait E_0xb029f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb6b450;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6c390_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb6b450;
T_4 ;
    %wait E_0xb1a820;
    %load/vec4 v0xb6c430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6c2f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb6b450;
T_5 ;
    %wait E_0xb1a6c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %wait E_0xb1a6c0;
    %load/vec4 v0xb6c2f0_0;
    %store/vec4 v0xb6c390_0, 0, 1;
    %fork t_1, S_0xb6b780;
    %jmp t_0;
    .scope S_0xb6b780;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb6b9c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb6b9c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb1a6c0;
    %load/vec4 v0xb6b9c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb6b9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb6b9c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb6b450;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb1a820;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb6c200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb6c020_0, 0;
    %assign/vec4 v0xb6bf80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb6c2f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb6c390_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb1c040;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb71db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb72210_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb1c040;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb71db0_0;
    %inv;
    %store/vec4 v0xb71db0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb1c040;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb6c160_0, v0xb72380_0, v0xb71bd0_0, v0xb71c70_0, v0xb71d10_0, v0xb71e50_0, v0xb720d0_0, v0xb72030_0, v0xb71f90_0, v0xb71ef0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb1c040;
T_9 ;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb72170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb1c040;
T_10 ;
    %wait E_0xb1a820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb72170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
    %load/vec4 v0xb722b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb72170_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb720d0_0;
    %load/vec4 v0xb720d0_0;
    %load/vec4 v0xb72030_0;
    %xor;
    %load/vec4 v0xb720d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb71f90_0;
    %load/vec4 v0xb71f90_0;
    %load/vec4 v0xb71ef0_0;
    %xor;
    %load/vec4 v0xb71f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb72170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb72170_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
