INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Proiect_D3_CraciunM/Proiect_D3_CraciunM.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module tb_clkdiv
