initSidebarItems({"enum":[["ADC_DMA_RMP_A","ADC DMA remapping bit"],["I2C1_DMA_RMP_A","I2C1 DMA request remapping bit"],["I2C1_FMP_A","FM+ driving capability activation for I2C1"],["I2C2_FMP_A","FM+ driving capability activation for I2C2"],["I2C_PA10_FMP_A","Fast Mode Plus (FM+) driving capability activation bits"],["I2C_PA9_FMP_A","Fast Mode Plus (FM+) driving capability activation bits"],["I2C_PB6_FMP_A","Fast Mode Plus (FM plus) driving capability activation bits."],["I2C_PB7_FMP_A","Fast Mode Plus (FM+) driving capability activation bits."],["I2C_PB8_FMP_A","Fast Mode Plus (FM+) driving capability activation bits."],["I2C_PB9_FMP_A","Fast Mode Plus (FM+) driving capability activation bits."],["IR_MOD_A","IR Modulation Envelope signal selection"],["MEM_MODE_A","Memory mapping selection bits"],["PA11_PA12_RMP_A","PA11 and PA12 remapping bit for small packages (28 and 20 pins)"],["SPI2_DMA_RMP_A","SPI2 DMA request remapping bit"],["TIM16_DMA_RMP2_A","TIM16 alternate DMA request remapping bit"],["TIM16_DMA_RMP_A","TIM16 DMA request remapping bit"],["TIM17_DMA_RMP2_A","TIM17 alternate DMA request remapping bit"],["TIM17_DMA_RMP_A","TIM17 DMA request remapping bit"],["TIM1_DMA_RMP_A","TIM1 DMA request remapping bit"],["TIM2_DMA_RMP_A","TIM2 DMA request remapping bit"],["TIM3_DMA_RMP_A","TIM3 DMA request remapping bit"],["USART1_RX_DMA_RMP_A","USART1_RX DMA request remapping bit"],["USART1_TX_DMA_RMP_A","USART1_TX DMA remapping bit"],["USART2_DMA_RMP_A","USART2 DMA request remapping bit"],["USART3_DMA_RMP_A","USART3 DMA request remapping bit"]],"struct":[["ADC_DMA_RMP_W","Write proxy for field `ADC_DMA_RMP`"],["I2C1_DMA_RMP_W","Write proxy for field `I2C1_DMA_RMP`"],["I2C1_FMP_W","Write proxy for field `I2C1_FMP`"],["I2C2_FMP_W","Write proxy for field `I2C2_FMP`"],["I2C_PA10_FMP_W","Write proxy for field `I2C_PA10_FMP`"],["I2C_PA9_FMP_W","Write proxy for field `I2C_PA9_FMP`"],["I2C_PB6_FMP_W","Write proxy for field `I2C_PB6_FMP`"],["I2C_PB7_FMP_W","Write proxy for field `I2C_PB7_FMP`"],["I2C_PB8_FMP_W","Write proxy for field `I2C_PB8_FMP`"],["I2C_PB9_FMP_W","Write proxy for field `I2C_PB9_FMP`"],["IR_MOD_W","Write proxy for field `IR_MOD`"],["MEM_MODE_W","Write proxy for field `MEM_MODE`"],["PA11_PA12_RMP_W","Write proxy for field `PA11_PA12_RMP`"],["SPI2_DMA_RMP_W","Write proxy for field `SPI2_DMA_RMP`"],["TIM16_DMA_RMP2_W","Write proxy for field `TIM16_DMA_RMP2`"],["TIM16_DMA_RMP_W","Write proxy for field `TIM16_DMA_RMP`"],["TIM17_DMA_RMP2_W","Write proxy for field `TIM17_DMA_RMP2`"],["TIM17_DMA_RMP_W","Write proxy for field `TIM17_DMA_RMP`"],["TIM1_DMA_RMP_W","Write proxy for field `TIM1_DMA_RMP`"],["TIM2_DMA_RMP_W","Write proxy for field `TIM2_DMA_RMP`"],["TIM3_DMA_RMP_W","Write proxy for field `TIM3_DMA_RMP`"],["USART1_RX_DMA_RMP_W","Write proxy for field `USART1_RX_DMA_RMP`"],["USART1_TX_DMA_RMP_W","Write proxy for field `USART1_TX_DMA_RMP`"],["USART2_DMA_RMP_W","Write proxy for field `USART2_DMA_RMP`"],["USART3_DMA_RMP_W","Write proxy for field `USART3_DMA_RMP`"]],"type":[["ADC_DMA_RMP_R","Reader of field `ADC_DMA_RMP`"],["I2C1_DMA_RMP_R","Reader of field `I2C1_DMA_RMP`"],["I2C1_FMP_R","Reader of field `I2C1_FMP`"],["I2C2_FMP_R","Reader of field `I2C2_FMP`"],["I2C_PA10_FMP_R","Reader of field `I2C_PA10_FMP`"],["I2C_PA9_FMP_R","Reader of field `I2C_PA9_FMP`"],["I2C_PB6_FMP_R","Reader of field `I2C_PB6_FMP`"],["I2C_PB7_FMP_R","Reader of field `I2C_PB7_FMP`"],["I2C_PB8_FMP_R","Reader of field `I2C_PB8_FMP`"],["I2C_PB9_FMP_R","Reader of field `I2C_PB9_FMP`"],["IR_MOD_R","Reader of field `IR_MOD`"],["MEM_MODE_R","Reader of field `MEM_MODE`"],["PA11_PA12_RMP_R","Reader of field `PA11_PA12_RMP`"],["R","Reader of register CFGR1"],["SPI2_DMA_RMP_R","Reader of field `SPI2_DMA_RMP`"],["TIM16_DMA_RMP2_R","Reader of field `TIM16_DMA_RMP2`"],["TIM16_DMA_RMP_R","Reader of field `TIM16_DMA_RMP`"],["TIM17_DMA_RMP2_R","Reader of field `TIM17_DMA_RMP2`"],["TIM17_DMA_RMP_R","Reader of field `TIM17_DMA_RMP`"],["TIM1_DMA_RMP_R","Reader of field `TIM1_DMA_RMP`"],["TIM2_DMA_RMP_R","Reader of field `TIM2_DMA_RMP`"],["TIM3_DMA_RMP_R","Reader of field `TIM3_DMA_RMP`"],["USART1_RX_DMA_RMP_R","Reader of field `USART1_RX_DMA_RMP`"],["USART1_TX_DMA_RMP_R","Reader of field `USART1_TX_DMA_RMP`"],["USART2_DMA_RMP_R","Reader of field `USART2_DMA_RMP`"],["USART3_DMA_RMP_R","Reader of field `USART3_DMA_RMP`"],["W","Writer for register CFGR1"]]});