Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5207e5569bb2473298d557606ca86d26 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_1_7 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pe_controller_behav xil_defaultlib.tb_pe_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rddata' [C:/Users/82108/lab06/lab06.srcs/sources_1/new/tb_pe_controller.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'rdaddr' [C:/Users/82108/lab06/lab06.srcs/sources_1/new/tb_pe_controller.v:45]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rdaddr' is not permitted [C:/Users/82108/lab06/lab06.srcs/sources_1/new/tb_pe_controller.v:45]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out' is not permitted [C:/Users/82108/lab06/lab06.srcs/sources_1/new/tb_pe_controller.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
