// Seed: 384198153
`timescale 1 ps / 1ps `timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  always @(posedge {id_1} or posedge 1'b0) id_2 = id_0 ^ id_4;
  logic id_5;
  assign id_5 = id_5;
  logic id_6;
endmodule
