$date
	Fri Mar 18 21:53:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ms_tb $end
$var wire 1 ! q $end
$var wire 1 " qbar $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module inst0 $end
$var wire 1 & clk $end
$var wire 1 ' clk_bar $end
$var wire 1 ( d $end
$var wire 1 ! q $end
$var wire 1 ) q1 $end
$var wire 1 * q1bar $end
$var wire 1 " qbar $end
$var wire 1 + rst $end
$scope module msf0 $end
$var wire 1 & clk $end
$var wire 1 ( d $end
$var wire 1 + reset $end
$var reg 1 , q $end
$var reg 1 - qbar $end
$upscope $end
$scope module msf1 $end
$var wire 1 ' clk $end
$var wire 1 ) d $end
$var wire 1 + reset $end
$var reg 1 . q $end
$var reg 1 / qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
1-
0,
1+
1*
0)
1(
1'
0&
1%
1$
0#
1"
0!
$end
#1
0'
1#
1&
#2
1'
0$
0(
0#
0&
#3
0'
1#
1&
#4
1'
0#
0&
0%
0+
#5
0'
0-
0*
1,
1)
1$
1(
1#
1&
#6
0/
0"
1.
1!
1'
0$
0(
0#
0&
#7
0'
1-
1*
0,
0)
1#
1&
#8
1/
1"
0.
0!
1'
1$
1(
0#
0&
#9
0'
0-
0*
1,
1)
1#
1&
