\hypertarget{group__RCCEx__LPTIM1__Clock__Source}{}\doxysection{LPTIM1 Clock Source}
\label{group__RCCEx__LPTIM1__Clock__Source}\index{LPTIM1 Clock Source@{LPTIM1 Clock Source}}
Collaboration diagram for LPTIM1 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM1__Clock__Source_ga40cdb170aad26d4c4d0860ad5b35b455}\label{group__RCCEx__LPTIM1__Clock__Source_ga40cdb170aad26d4c4d0860ad5b35b455}} 
\#define {\bfseries RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM1__Clock__Source_gac6dc141d42b90f46a14f6dc653856055}\label{group__RCCEx__LPTIM1__Clock__Source_gac6dc141d42b90f46a14f6dc653856055}} 
\#define {\bfseries RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9e0ed727cae5d39d8bc65c94a9ce9d8b}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM1__Clock__Source_ga3194a321e6699246642dd78dcdefa7b9}\label{group__RCCEx__LPTIM1__Clock__Source_ga3194a321e6699246642dd78dcdefa7b9}} 
\#define {\bfseries RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabc1b11ae30a53195d0a67e7236b573b2}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__LPTIM1__Clock__Source_ga6f268c170b61a50711db963c02356874}\label{group__RCCEx__LPTIM1__Clock__Source_ga6f268c170b61a50711db963c02356874}} 
\#define {\bfseries RCC\+\_\+\+LPTIM1\+CLKSOURCE\+\_\+\+LSE}~RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
