// Seed: 3280960240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_3 = 0;
  input wire id_4;
  inout tri0 id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_1 ();
  wire [1 : 1] id_1;
  wire id_2;
  logic id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  always @(-1'b0 or(1)) id_3 <= id_3;
endmodule
