{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618333507956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618333507956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 19:05:07 2021 " "Processing started: Tue Apr 13 19:05:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618333507956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618333507956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618333507956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618333508240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioral " "Found design unit 1: BancoRegistros-behavioral" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508549 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618333508549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InmGen-behavioral " "Found design unit 1: InmGen-behavioral" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508549 ""} { "Info" "ISGN_ENTITY_NAME" "1 InmGen " "Found entity 1: InmGen" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618333508549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-arch_ram " "Found design unit 1: Ram-arch_ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508558 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618333508558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_core-behavioral " "Found design unit 1: ram_core-behavioral" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508558 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_core " "Found entity 1: ram_core" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618333508558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ram " "Elaborating entity \"Ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618333508591 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[0\] Ram.vhd(84) " "Inferred latch for \"ram3\[0\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[1\] Ram.vhd(84) " "Inferred latch for \"ram3\[1\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[2\] Ram.vhd(84) " "Inferred latch for \"ram3\[2\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[3\] Ram.vhd(84) " "Inferred latch for \"ram3\[3\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[4\] Ram.vhd(84) " "Inferred latch for \"ram3\[4\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[5\] Ram.vhd(84) " "Inferred latch for \"ram3\[5\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[6\] Ram.vhd(84) " "Inferred latch for \"ram3\[6\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram3\[7\] Ram.vhd(84) " "Inferred latch for \"ram3\[7\]\" at Ram.vhd(84)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[0\] Ram.vhd(71) " "Inferred latch for \"ram2\[0\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[1\] Ram.vhd(71) " "Inferred latch for \"ram2\[1\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[2\] Ram.vhd(71) " "Inferred latch for \"ram2\[2\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[3\] Ram.vhd(71) " "Inferred latch for \"ram2\[3\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[4\] Ram.vhd(71) " "Inferred latch for \"ram2\[4\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[5\] Ram.vhd(71) " "Inferred latch for \"ram2\[5\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[6\] Ram.vhd(71) " "Inferred latch for \"ram2\[6\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram2\[7\] Ram.vhd(71) " "Inferred latch for \"ram2\[7\]\" at Ram.vhd(71)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[0\] Ram.vhd(58) " "Inferred latch for \"ram1\[0\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[1\] Ram.vhd(58) " "Inferred latch for \"ram1\[1\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[2\] Ram.vhd(58) " "Inferred latch for \"ram1\[2\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[3\] Ram.vhd(58) " "Inferred latch for \"ram1\[3\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[4\] Ram.vhd(58) " "Inferred latch for \"ram1\[4\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[5\] Ram.vhd(58) " "Inferred latch for \"ram1\[5\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[6\] Ram.vhd(58) " "Inferred latch for \"ram1\[6\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram1\[7\] Ram.vhd(58) " "Inferred latch for \"ram1\[7\]\" at Ram.vhd(58)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618333508599 "|Ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_core ram_core:i_byte0 " "Elaborating entity \"ram_core\" for hierarchy \"ram_core:i_byte0\"" {  } { { "Ram.vhd" "i_byte0" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508616 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_core:i_byte0\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_core:i_byte0\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_core:i_byte1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_core:i_byte1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_core:i_byte2\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_core:i_byte2\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_core:i_byte3\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_core:i_byte3\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1618333508753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1618333508753 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1618333508753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_core:i_byte0\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram_core:i_byte0\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333508793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_core:i_byte0\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram_core:i_byte0\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618333508801 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618333508801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utg1 " "Found entity 1: altsyncram_utg1" {  } { { "db/altsyncram_utg1.tdf" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/db/altsyncram_utg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618333508842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618333508842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[0\] " "Latch ram2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509046 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[0\] " "Latch ram1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509046 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[0\] " "Latch ram3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509046 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[1\] " "Latch ram2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509046 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[1\] " "Latch ram1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509046 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[1\] " "Latch ram3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[2\] " "Latch ram2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[2\] " "Latch ram1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[2\] " "Latch ram3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[3\] " "Latch ram2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[3\] " "Latch ram1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[3\] " "Latch ram3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[4\] " "Latch ram2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[4\] " "Latch ram1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[4\] " "Latch ram3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[5\] " "Latch ram2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[5\] " "Latch ram1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[5\] " "Latch ram3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[6\] " "Latch ram2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[6\] " "Latch ram1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[6\] " "Latch ram3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram2\[7\] " "Latch ram2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram1\[7\] " "Latch ram1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[0\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[0\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram3\[7\] " "Latch ram3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tipo_acc\[1\] " "Ports D and ENA on the latch are fed by the same signal tipo_acc\[1\]" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1618333509054 ""}  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 84 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1618333509054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1618333509135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618333509296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[20\] " "No output dependent on input pin \"addr\[20\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[21\] " "No output dependent on input pin \"addr\[21\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[22\] " "No output dependent on input pin \"addr\[22\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[23\] " "No output dependent on input pin \"addr\[23\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[24\] " "No output dependent on input pin \"addr\[24\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[25\] " "No output dependent on input pin \"addr\[25\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[26\] " "No output dependent on input pin \"addr\[26\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[27\] " "No output dependent on input pin \"addr\[27\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[28\] " "No output dependent on input pin \"addr\[28\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[29\] " "No output dependent on input pin \"addr\[29\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[30\] " "No output dependent on input pin \"addr\[30\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[31\] " "No output dependent on input pin \"addr\[31\]\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we_ram " "No output dependent on input pin \"we_ram\"" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618333509343 "|Ram|we_ram"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618333509343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618333509343 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618333509343 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618333509343 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1618333509343 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618333509343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618333509369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 19:05:09 2021 " "Processing ended: Tue Apr 13 19:05:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618333509369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618333509369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618333509369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618333509369 ""}
