/* Automatically generated from DX_L2.xlsx
 * by Deepx Neural Network Generator v1.0
 */

#include <stdint.h>
#include "dxrt/npuif/npuif.h"

namespace dxrt{
#define DX_L2_MEM0_VMEM_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF0_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF0_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF0_BASE      0x4000000
#define DX_L2_MEM0_VMEM_BUFF0_END       0x40003ff

#define DX_L2_MEM0_VMEM_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF1_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF1_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF1_BASE      0x4000400
#define DX_L2_MEM0_VMEM_BUFF1_END       0x40007ff

#define DX_L2_MEM0_VMEM_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF2_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF2_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF2_BASE      0x4000800
#define DX_L2_MEM0_VMEM_BUFF2_END       0x4000bff

#define DX_L2_MEM0_VMEM_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF3_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF3_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF3_BASE      0x4000c00
#define DX_L2_MEM0_VMEM_BUFF3_END       0x4000fff

#define DX_L2_MEM0_VMEM_BUFF4_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF4_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF4_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF4_BASE      0x4001000
#define DX_L2_MEM0_VMEM_BUFF4_END       0x40013ff

#define DX_L2_MEM0_VMEM_BUFF5_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF5_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF5_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF5_BASE      0x4001400
#define DX_L2_MEM0_VMEM_BUFF5_END       0x40017ff

#define DX_L2_MEM0_VMEM_BUFF6_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF6_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF6_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF6_BASE      0x4001800
#define DX_L2_MEM0_VMEM_BUFF6_END       0x4001bff

#define DX_L2_MEM0_VMEM_BUFF7_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF7_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF7_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF7_BASE      0x4001c00
#define DX_L2_MEM0_VMEM_BUFF7_END       0x4001fff

#define DX_L2_MEM0_VMEM_BUFF8_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF8_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF8_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF8_BASE      0x4002000
#define DX_L2_MEM0_VMEM_BUFF8_END       0x40023ff

#define DX_L2_MEM0_VMEM_BUFF9_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF9_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF9_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF9_BASE      0x4002400
#define DX_L2_MEM0_VMEM_BUFF9_END       0x40027ff

#define DX_L2_MEM0_VMEM_BUFF10_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF10_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF10_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF10_BASE      0x4002800
#define DX_L2_MEM0_VMEM_BUFF10_END       0x4002bff

#define DX_L2_MEM0_VMEM_BUFF11_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF11_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF11_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF11_BASE      0x4002c00
#define DX_L2_MEM0_VMEM_BUFF11_END       0x4002fff

#define DX_L2_MEM0_VMEM_BUFF12_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF12_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF12_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF12_BASE      0x4003000
#define DX_L2_MEM0_VMEM_BUFF12_END       0x40033ff

#define DX_L2_MEM0_VMEM_BUFF13_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF13_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF13_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF13_BASE      0x4003400
#define DX_L2_MEM0_VMEM_BUFF13_END       0x40037ff

#define DX_L2_MEM0_VMEM_BUFF14_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF14_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF14_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF14_BASE      0x4003800
#define DX_L2_MEM0_VMEM_BUFF14_END       0x4003bff

#define DX_L2_MEM0_VMEM_BUFF15_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF15_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF15_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF15_BASE      0x4003c00
#define DX_L2_MEM0_VMEM_BUFF15_END       0x4003fff

#define DX_L2_MEM0_VMEM_BUFF16_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF16_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF16_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF16_BASE      0x4004000
#define DX_L2_MEM0_VMEM_BUFF16_END       0x40043ff

#define DX_L2_MEM0_VMEM_BUFF17_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF17_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF17_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF17_BASE      0x4004400
#define DX_L2_MEM0_VMEM_BUFF17_END       0x40047ff

#define DX_L2_MEM0_VMEM_BUFF18_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF18_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF18_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF18_BASE      0x4004800
#define DX_L2_MEM0_VMEM_BUFF18_END       0x4004bff

#define DX_L2_MEM0_VMEM_BUFF19_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF19_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF19_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF19_BASE      0x4004c00
#define DX_L2_MEM0_VMEM_BUFF19_END       0x4004fff

#define DX_L2_MEM0_VMEM_BUFF20_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF20_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF20_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF20_BASE      0x4005000
#define DX_L2_MEM0_VMEM_BUFF20_END       0x40053ff

#define DX_L2_MEM0_VMEM_BUFF21_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF21_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF21_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF21_BASE      0x4005400
#define DX_L2_MEM0_VMEM_BUFF21_END       0x40057ff

#define DX_L2_MEM0_VMEM_BUFF22_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF22_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF22_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF22_BASE      0x4005800
#define DX_L2_MEM0_VMEM_BUFF22_END       0x4005bff

#define DX_L2_MEM0_VMEM_BUFF23_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF23_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF23_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF23_BASE      0x4005c00
#define DX_L2_MEM0_VMEM_BUFF23_END       0x4005fff

#define DX_L2_MEM0_VMEM_BUFF24_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF24_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF24_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF24_BASE      0x4006000
#define DX_L2_MEM0_VMEM_BUFF24_END       0x40063ff

#define DX_L2_MEM0_VMEM_BUFF25_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF25_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF25_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF25_BASE      0x4006400
#define DX_L2_MEM0_VMEM_BUFF25_END       0x40067ff

#define DX_L2_MEM0_VMEM_BUFF26_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF26_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF26_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF26_BASE      0x4006800
#define DX_L2_MEM0_VMEM_BUFF26_END       0x4006bff

#define DX_L2_MEM0_VMEM_BUFF27_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF27_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF27_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF27_BASE      0x4006c00
#define DX_L2_MEM0_VMEM_BUFF27_END       0x4006fff

#define DX_L2_MEM0_VMEM_BUFF28_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF28_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF28_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF28_BASE      0x4007000
#define DX_L2_MEM0_VMEM_BUFF28_END       0x40073ff

#define DX_L2_MEM0_VMEM_BUFF29_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF29_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF29_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF29_BASE      0x4007400
#define DX_L2_MEM0_VMEM_BUFF29_END       0x40077ff

#define DX_L2_MEM0_VMEM_BUFF30_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF30_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF30_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF30_BASE      0x4007800
#define DX_L2_MEM0_VMEM_BUFF30_END       0x4007bff

#define DX_L2_MEM0_VMEM_BUFF31_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF31_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF31_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF31_BASE      0x4007c00
#define DX_L2_MEM0_VMEM_BUFF31_END       0x4007fff

#define DX_L2_MEM0_VMEM_BUFF32_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF32_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF32_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF32_BASE      0x4008000
#define DX_L2_MEM0_VMEM_BUFF32_END       0x40083ff

#define DX_L2_MEM0_VMEM_BUFF33_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF33_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF33_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF33_BASE      0x4008400
#define DX_L2_MEM0_VMEM_BUFF33_END       0x40087ff

#define DX_L2_MEM0_VMEM_BUFF34_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF34_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF34_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF34_BASE      0x4008800
#define DX_L2_MEM0_VMEM_BUFF34_END       0x4008bff

#define DX_L2_MEM0_VMEM_BUFF35_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_VMEM_BUFF35_DEPTH     1024
#define DX_L2_MEM0_VMEM_BUFF35_SIZE      65536  /* 64KB [<= 512 * 1024 / 8] */
#define DX_L2_MEM0_VMEM_BUFF35_BASE      0x4008c00
#define DX_L2_MEM0_VMEM_BUFF35_END       0x4008fff

#define DX_L2_MEM0_PE0_BN_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_BN_BUFF0_DEPTH     64
#define DX_L2_MEM0_PE0_BN_BUFF0_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_BN_BUFF0_BASE      0x8000000
#define DX_L2_MEM0_PE0_BN_BUFF0_END       0x800003f

#define DX_L2_MEM0_PE0_BN_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_BN_BUFF1_DEPTH     64
#define DX_L2_MEM0_PE0_BN_BUFF1_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_BN_BUFF1_BASE      0xc000000
#define DX_L2_MEM0_PE0_BN_BUFF1_END       0xc00003f

#define DX_L2_MEM0_PE0_BN_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_BN_BUFF2_DEPTH     64
#define DX_L2_MEM0_PE0_BN_BUFF2_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_BN_BUFF2_BASE      0x10000000
#define DX_L2_MEM0_PE0_BN_BUFF2_END       0x1000003f

#define DX_L2_MEM0_PE0_BN_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_BN_BUFF3_DEPTH     64
#define DX_L2_MEM0_PE0_BN_BUFF3_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_BN_BUFF3_BASE      0x14000000
#define DX_L2_MEM0_PE0_BN_BUFF3_END       0x1400003f

#define DX_L2_MEM0_PE0_B_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_B_BUFF0_DEPTH     64
#define DX_L2_MEM0_PE0_B_BUFF0_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_B_BUFF0_BASE      0x28000000
#define DX_L2_MEM0_PE0_B_BUFF0_END       0x2800003f

#define DX_L2_MEM0_PE0_B_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_B_BUFF1_DEPTH     64
#define DX_L2_MEM0_PE0_B_BUFF1_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_B_BUFF1_BASE      0x2c000000
#define DX_L2_MEM0_PE0_B_BUFF1_END       0x2c00003f

#define DX_L2_MEM0_PE0_B_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_B_BUFF2_DEPTH     64
#define DX_L2_MEM0_PE0_B_BUFF2_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_B_BUFF2_BASE      0x30000000
#define DX_L2_MEM0_PE0_B_BUFF2_END       0x3000003f

#define DX_L2_MEM0_PE0_B_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_B_BUFF3_DEPTH     64
#define DX_L2_MEM0_PE0_B_BUFF3_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_B_BUFF3_BASE      0x34000000
#define DX_L2_MEM0_PE0_B_BUFF3_END       0x3400003f

#define DX_L2_MEM0_PE0_M_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_M_BUFF0_DEPTH     64
#define DX_L2_MEM0_PE0_M_BUFF0_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_M_BUFF0_BASE      0x48000000
#define DX_L2_MEM0_PE0_M_BUFF0_END       0x4800003f

#define DX_L2_MEM0_PE0_M_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_M_BUFF1_DEPTH     64
#define DX_L2_MEM0_PE0_M_BUFF1_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_M_BUFF1_BASE      0x4c000000
#define DX_L2_MEM0_PE0_M_BUFF1_END       0x4c00003f

#define DX_L2_MEM0_PE0_M_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_M_BUFF2_DEPTH     64
#define DX_L2_MEM0_PE0_M_BUFF2_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_M_BUFF2_BASE      0x50000000
#define DX_L2_MEM0_PE0_M_BUFF2_END       0x5000003f

#define DX_L2_MEM0_PE0_M_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE0_M_BUFF3_DEPTH     64
#define DX_L2_MEM0_PE0_M_BUFF3_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE0_M_BUFF3_BASE      0x54000000
#define DX_L2_MEM0_PE0_M_BUFF3_END       0x5400003f

#define DX_L2_MEM0_PE1_BN_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_BN_BUFF0_DEPTH     64
#define DX_L2_MEM0_PE1_BN_BUFF0_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_BN_BUFF0_BASE      0x6c000000
#define DX_L2_MEM0_PE1_BN_BUFF0_END       0x6c00003f

#define DX_L2_MEM0_PE1_BN_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_BN_BUFF1_DEPTH     64
#define DX_L2_MEM0_PE1_BN_BUFF1_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_BN_BUFF1_BASE      0x70000000
#define DX_L2_MEM0_PE1_BN_BUFF1_END       0x7000003f

#define DX_L2_MEM0_PE1_BN_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_BN_BUFF2_DEPTH     64
#define DX_L2_MEM0_PE1_BN_BUFF2_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_BN_BUFF2_BASE      0x74000000
#define DX_L2_MEM0_PE1_BN_BUFF2_END       0x7400003f

#define DX_L2_MEM0_PE1_BN_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_BN_BUFF3_DEPTH     64
#define DX_L2_MEM0_PE1_BN_BUFF3_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_BN_BUFF3_BASE      0x78000000
#define DX_L2_MEM0_PE1_BN_BUFF3_END       0x7800003f

#define DX_L2_MEM0_PE1_B_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_B_BUFF0_DEPTH     64
#define DX_L2_MEM0_PE1_B_BUFF0_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_B_BUFF0_BASE      0x8c000000
#define DX_L2_MEM0_PE1_B_BUFF0_END       0x8c00003f

#define DX_L2_MEM0_PE1_B_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_B_BUFF1_DEPTH     64
#define DX_L2_MEM0_PE1_B_BUFF1_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_B_BUFF1_BASE      0x90000000
#define DX_L2_MEM0_PE1_B_BUFF1_END       0x9000003f

#define DX_L2_MEM0_PE1_B_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_B_BUFF2_DEPTH     64
#define DX_L2_MEM0_PE1_B_BUFF2_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_B_BUFF2_BASE      0x94000000
#define DX_L2_MEM0_PE1_B_BUFF2_END       0x9400003f

#define DX_L2_MEM0_PE1_B_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_B_BUFF3_DEPTH     64
#define DX_L2_MEM0_PE1_B_BUFF3_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_B_BUFF3_BASE      0x98000000
#define DX_L2_MEM0_PE1_B_BUFF3_END       0x9800003f

#define DX_L2_MEM0_PE1_M_BUFF0_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_M_BUFF0_DEPTH     64
#define DX_L2_MEM0_PE1_M_BUFF0_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_M_BUFF0_BASE      0xac000000
#define DX_L2_MEM0_PE1_M_BUFF0_END       0xac00003f

#define DX_L2_MEM0_PE1_M_BUFF1_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_M_BUFF1_DEPTH     64
#define DX_L2_MEM0_PE1_M_BUFF1_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_M_BUFF1_BASE      0xb0000000
#define DX_L2_MEM0_PE1_M_BUFF1_END       0xb000003f

#define DX_L2_MEM0_PE1_M_BUFF2_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_M_BUFF2_DEPTH     64
#define DX_L2_MEM0_PE1_M_BUFF2_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_M_BUFF2_BASE      0xb4000000
#define DX_L2_MEM0_PE1_M_BUFF2_END       0xb400003f

#define DX_L2_MEM0_PE1_M_BUFF3_WIDTH     512  /* unit : bit */
#define DX_L2_MEM0_PE1_M_BUFF3_DEPTH     64
#define DX_L2_MEM0_PE1_M_BUFF3_SIZE      4096  /* 4KB [<= 512 * 64 / 8] */
#define DX_L2_MEM0_PE1_M_BUFF3_BASE      0xb8000000
#define DX_L2_MEM0_PE1_M_BUFF3_END       0xb800003f


std::vector<NpuMemMap> gNpuMemMaps_DX_L2[1] = {
  [0] = {
    /* name, group, cpu_mem, in-place copy, type, addr_start, width, size, addr_end */
    {"DX_L2_MEM0_VMEM_BUFF0", 0, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF0_BASE, DX_L2_MEM0_VMEM_BUFF0_WIDTH/8, DX_L2_MEM0_VMEM_BUFF0_SIZE, DX_L2_MEM0_VMEM_BUFF0_END,},
    {"DX_L2_MEM0_VMEM_BUFF1", 1, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF1_BASE, DX_L2_MEM0_VMEM_BUFF1_WIDTH/8, DX_L2_MEM0_VMEM_BUFF1_SIZE, DX_L2_MEM0_VMEM_BUFF1_END,},
    {"DX_L2_MEM0_VMEM_BUFF2", 2, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF2_BASE, DX_L2_MEM0_VMEM_BUFF2_WIDTH/8, DX_L2_MEM0_VMEM_BUFF2_SIZE, DX_L2_MEM0_VMEM_BUFF2_END,},
    {"DX_L2_MEM0_VMEM_BUFF3", 3, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF3_BASE, DX_L2_MEM0_VMEM_BUFF3_WIDTH/8, DX_L2_MEM0_VMEM_BUFF3_SIZE, DX_L2_MEM0_VMEM_BUFF3_END,},
    {"DX_L2_MEM0_VMEM_BUFF4", 4, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF4_BASE, DX_L2_MEM0_VMEM_BUFF4_WIDTH/8, DX_L2_MEM0_VMEM_BUFF4_SIZE, DX_L2_MEM0_VMEM_BUFF4_END,},
    {"DX_L2_MEM0_VMEM_BUFF5", 5, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF5_BASE, DX_L2_MEM0_VMEM_BUFF5_WIDTH/8, DX_L2_MEM0_VMEM_BUFF5_SIZE, DX_L2_MEM0_VMEM_BUFF5_END,},
    {"DX_L2_MEM0_VMEM_BUFF6", 6, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF6_BASE, DX_L2_MEM0_VMEM_BUFF6_WIDTH/8, DX_L2_MEM0_VMEM_BUFF6_SIZE, DX_L2_MEM0_VMEM_BUFF6_END,},
    {"DX_L2_MEM0_VMEM_BUFF7", 7, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF7_BASE, DX_L2_MEM0_VMEM_BUFF7_WIDTH/8, DX_L2_MEM0_VMEM_BUFF7_SIZE, DX_L2_MEM0_VMEM_BUFF7_END,},
    {"DX_L2_MEM0_VMEM_BUFF8", 8, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF8_BASE, DX_L2_MEM0_VMEM_BUFF8_WIDTH/8, DX_L2_MEM0_VMEM_BUFF8_SIZE, DX_L2_MEM0_VMEM_BUFF8_END,},
    {"DX_L2_MEM0_VMEM_BUFF9", 9, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF9_BASE, DX_L2_MEM0_VMEM_BUFF9_WIDTH/8, DX_L2_MEM0_VMEM_BUFF9_SIZE, DX_L2_MEM0_VMEM_BUFF9_END,},
    {"DX_L2_MEM0_VMEM_BUFF10", 10, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF10_BASE, DX_L2_MEM0_VMEM_BUFF10_WIDTH/8, DX_L2_MEM0_VMEM_BUFF10_SIZE, DX_L2_MEM0_VMEM_BUFF10_END,},
    {"DX_L2_MEM0_VMEM_BUFF11", 11, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF11_BASE, DX_L2_MEM0_VMEM_BUFF11_WIDTH/8, DX_L2_MEM0_VMEM_BUFF11_SIZE, DX_L2_MEM0_VMEM_BUFF11_END,},
    {"DX_L2_MEM0_VMEM_BUFF12", 12, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF12_BASE, DX_L2_MEM0_VMEM_BUFF12_WIDTH/8, DX_L2_MEM0_VMEM_BUFF12_SIZE, DX_L2_MEM0_VMEM_BUFF12_END,},
    {"DX_L2_MEM0_VMEM_BUFF13", 13, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF13_BASE, DX_L2_MEM0_VMEM_BUFF13_WIDTH/8, DX_L2_MEM0_VMEM_BUFF13_SIZE, DX_L2_MEM0_VMEM_BUFF13_END,},
    {"DX_L2_MEM0_VMEM_BUFF14", 14, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF14_BASE, DX_L2_MEM0_VMEM_BUFF14_WIDTH/8, DX_L2_MEM0_VMEM_BUFF14_SIZE, DX_L2_MEM0_VMEM_BUFF14_END,},
    {"DX_L2_MEM0_VMEM_BUFF15", 15, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF15_BASE, DX_L2_MEM0_VMEM_BUFF15_WIDTH/8, DX_L2_MEM0_VMEM_BUFF15_SIZE, DX_L2_MEM0_VMEM_BUFF15_END,},
    {"DX_L2_MEM0_VMEM_BUFF16", 16, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF16_BASE, DX_L2_MEM0_VMEM_BUFF16_WIDTH/8, DX_L2_MEM0_VMEM_BUFF16_SIZE, DX_L2_MEM0_VMEM_BUFF16_END,},
    {"DX_L2_MEM0_VMEM_BUFF17", 17, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF17_BASE, DX_L2_MEM0_VMEM_BUFF17_WIDTH/8, DX_L2_MEM0_VMEM_BUFF17_SIZE, DX_L2_MEM0_VMEM_BUFF17_END,},
    {"DX_L2_MEM0_VMEM_BUFF18", 18, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF18_BASE, DX_L2_MEM0_VMEM_BUFF18_WIDTH/8, DX_L2_MEM0_VMEM_BUFF18_SIZE, DX_L2_MEM0_VMEM_BUFF18_END,},
    {"DX_L2_MEM0_VMEM_BUFF19", 19, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF19_BASE, DX_L2_MEM0_VMEM_BUFF19_WIDTH/8, DX_L2_MEM0_VMEM_BUFF19_SIZE, DX_L2_MEM0_VMEM_BUFF19_END,},
    {"DX_L2_MEM0_VMEM_BUFF20", 20, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF20_BASE, DX_L2_MEM0_VMEM_BUFF20_WIDTH/8, DX_L2_MEM0_VMEM_BUFF20_SIZE, DX_L2_MEM0_VMEM_BUFF20_END,},
    {"DX_L2_MEM0_VMEM_BUFF21", 21, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF21_BASE, DX_L2_MEM0_VMEM_BUFF21_WIDTH/8, DX_L2_MEM0_VMEM_BUFF21_SIZE, DX_L2_MEM0_VMEM_BUFF21_END,},
    {"DX_L2_MEM0_VMEM_BUFF22", 22, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF22_BASE, DX_L2_MEM0_VMEM_BUFF22_WIDTH/8, DX_L2_MEM0_VMEM_BUFF22_SIZE, DX_L2_MEM0_VMEM_BUFF22_END,},
    {"DX_L2_MEM0_VMEM_BUFF23", 23, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF23_BASE, DX_L2_MEM0_VMEM_BUFF23_WIDTH/8, DX_L2_MEM0_VMEM_BUFF23_SIZE, DX_L2_MEM0_VMEM_BUFF23_END,},
    {"DX_L2_MEM0_VMEM_BUFF24", 24, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF24_BASE, DX_L2_MEM0_VMEM_BUFF24_WIDTH/8, DX_L2_MEM0_VMEM_BUFF24_SIZE, DX_L2_MEM0_VMEM_BUFF24_END,},
    {"DX_L2_MEM0_VMEM_BUFF25", 25, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF25_BASE, DX_L2_MEM0_VMEM_BUFF25_WIDTH/8, DX_L2_MEM0_VMEM_BUFF25_SIZE, DX_L2_MEM0_VMEM_BUFF25_END,},
    {"DX_L2_MEM0_VMEM_BUFF26", 26, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF26_BASE, DX_L2_MEM0_VMEM_BUFF26_WIDTH/8, DX_L2_MEM0_VMEM_BUFF26_SIZE, DX_L2_MEM0_VMEM_BUFF26_END,},
    {"DX_L2_MEM0_VMEM_BUFF27", 27, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF27_BASE, DX_L2_MEM0_VMEM_BUFF27_WIDTH/8, DX_L2_MEM0_VMEM_BUFF27_SIZE, DX_L2_MEM0_VMEM_BUFF27_END,},
    {"DX_L2_MEM0_VMEM_BUFF28", 28, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF28_BASE, DX_L2_MEM0_VMEM_BUFF28_WIDTH/8, DX_L2_MEM0_VMEM_BUFF28_SIZE, DX_L2_MEM0_VMEM_BUFF28_END,},
    {"DX_L2_MEM0_VMEM_BUFF29", 29, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF29_BASE, DX_L2_MEM0_VMEM_BUFF29_WIDTH/8, DX_L2_MEM0_VMEM_BUFF29_SIZE, DX_L2_MEM0_VMEM_BUFF29_END,},
    {"DX_L2_MEM0_VMEM_BUFF30", 30, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF30_BASE, DX_L2_MEM0_VMEM_BUFF30_WIDTH/8, DX_L2_MEM0_VMEM_BUFF30_SIZE, DX_L2_MEM0_VMEM_BUFF30_END,},
    {"DX_L2_MEM0_VMEM_BUFF31", 31, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF31_BASE, DX_L2_MEM0_VMEM_BUFF31_WIDTH/8, DX_L2_MEM0_VMEM_BUFF31_SIZE, DX_L2_MEM0_VMEM_BUFF31_END,},
    {"DX_L2_MEM0_VMEM_BUFF32", 32, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF32_BASE, DX_L2_MEM0_VMEM_BUFF32_WIDTH/8, DX_L2_MEM0_VMEM_BUFF32_SIZE, DX_L2_MEM0_VMEM_BUFF32_END,},
    {"DX_L2_MEM0_VMEM_BUFF33", 33, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF33_BASE, DX_L2_MEM0_VMEM_BUFF33_WIDTH/8, DX_L2_MEM0_VMEM_BUFF33_SIZE, DX_L2_MEM0_VMEM_BUFF33_END,},
    {"DX_L2_MEM0_VMEM_BUFF34", 34, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF34_BASE, DX_L2_MEM0_VMEM_BUFF34_WIDTH/8, DX_L2_MEM0_VMEM_BUFF34_SIZE, DX_L2_MEM0_VMEM_BUFF34_END,},
    {"DX_L2_MEM0_VMEM_BUFF35", 35, 0, 1, N_MEM_RW, DX_L2_MEM0_VMEM_BUFF35_BASE, DX_L2_MEM0_VMEM_BUFF35_WIDTH/8, DX_L2_MEM0_VMEM_BUFF35_SIZE, DX_L2_MEM0_VMEM_BUFF35_END,},
    {"DX_L2_MEM0_PE0_BN_BUFF0", 36, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_BN_BUFF0_BASE, DX_L2_MEM0_PE0_BN_BUFF0_WIDTH/8, DX_L2_MEM0_PE0_BN_BUFF0_SIZE, DX_L2_MEM0_PE0_BN_BUFF0_END,},
    {"DX_L2_MEM0_PE0_BN_BUFF1", 36, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_BN_BUFF1_BASE, DX_L2_MEM0_PE0_BN_BUFF1_WIDTH/8, DX_L2_MEM0_PE0_BN_BUFF1_SIZE, DX_L2_MEM0_PE0_BN_BUFF1_END,},
    {"DX_L2_MEM0_PE0_BN_BUFF2", 36, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_BN_BUFF2_BASE, DX_L2_MEM0_PE0_BN_BUFF2_WIDTH/8, DX_L2_MEM0_PE0_BN_BUFF2_SIZE, DX_L2_MEM0_PE0_BN_BUFF2_END,},
    {"DX_L2_MEM0_PE0_BN_BUFF3", 36, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_BN_BUFF3_BASE, DX_L2_MEM0_PE0_BN_BUFF3_WIDTH/8, DX_L2_MEM0_PE0_BN_BUFF3_SIZE, DX_L2_MEM0_PE0_BN_BUFF3_END,},
    {"DX_L2_MEM0_PE0_B_BUFF0", 37, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_B_BUFF0_BASE, DX_L2_MEM0_PE0_B_BUFF0_WIDTH/8, DX_L2_MEM0_PE0_B_BUFF0_SIZE, DX_L2_MEM0_PE0_B_BUFF0_END,},
    {"DX_L2_MEM0_PE0_B_BUFF1", 37, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_B_BUFF1_BASE, DX_L2_MEM0_PE0_B_BUFF1_WIDTH/8, DX_L2_MEM0_PE0_B_BUFF1_SIZE, DX_L2_MEM0_PE0_B_BUFF1_END,},
    {"DX_L2_MEM0_PE0_B_BUFF2", 37, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_B_BUFF2_BASE, DX_L2_MEM0_PE0_B_BUFF2_WIDTH/8, DX_L2_MEM0_PE0_B_BUFF2_SIZE, DX_L2_MEM0_PE0_B_BUFF2_END,},
    {"DX_L2_MEM0_PE0_B_BUFF3", 37, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_B_BUFF3_BASE, DX_L2_MEM0_PE0_B_BUFF3_WIDTH/8, DX_L2_MEM0_PE0_B_BUFF3_SIZE, DX_L2_MEM0_PE0_B_BUFF3_END,},
    {"DX_L2_MEM0_PE0_M_BUFF0", 38, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_M_BUFF0_BASE, DX_L2_MEM0_PE0_M_BUFF0_WIDTH/8, DX_L2_MEM0_PE0_M_BUFF0_SIZE, DX_L2_MEM0_PE0_M_BUFF0_END,},
    {"DX_L2_MEM0_PE0_M_BUFF1", 38, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_M_BUFF1_BASE, DX_L2_MEM0_PE0_M_BUFF1_WIDTH/8, DX_L2_MEM0_PE0_M_BUFF1_SIZE, DX_L2_MEM0_PE0_M_BUFF1_END,},
    {"DX_L2_MEM0_PE0_M_BUFF2", 38, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_M_BUFF2_BASE, DX_L2_MEM0_PE0_M_BUFF2_WIDTH/8, DX_L2_MEM0_PE0_M_BUFF2_SIZE, DX_L2_MEM0_PE0_M_BUFF2_END,},
    {"DX_L2_MEM0_PE0_M_BUFF3", 38, 0, 0, N_MEM_RW, DX_L2_MEM0_PE0_M_BUFF3_BASE, DX_L2_MEM0_PE0_M_BUFF3_WIDTH/8, DX_L2_MEM0_PE0_M_BUFF3_SIZE, DX_L2_MEM0_PE0_M_BUFF3_END,},
    {"DX_L2_MEM0_PE1_BN_BUFF0", 39, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_BN_BUFF0_BASE, DX_L2_MEM0_PE1_BN_BUFF0_WIDTH/8, DX_L2_MEM0_PE1_BN_BUFF0_SIZE, DX_L2_MEM0_PE1_BN_BUFF0_END,},
    {"DX_L2_MEM0_PE1_BN_BUFF1", 39, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_BN_BUFF1_BASE, DX_L2_MEM0_PE1_BN_BUFF1_WIDTH/8, DX_L2_MEM0_PE1_BN_BUFF1_SIZE, DX_L2_MEM0_PE1_BN_BUFF1_END,},
    {"DX_L2_MEM0_PE1_BN_BUFF2", 39, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_BN_BUFF2_BASE, DX_L2_MEM0_PE1_BN_BUFF2_WIDTH/8, DX_L2_MEM0_PE1_BN_BUFF2_SIZE, DX_L2_MEM0_PE1_BN_BUFF2_END,},
    {"DX_L2_MEM0_PE1_BN_BUFF3", 39, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_BN_BUFF3_BASE, DX_L2_MEM0_PE1_BN_BUFF3_WIDTH/8, DX_L2_MEM0_PE1_BN_BUFF3_SIZE, DX_L2_MEM0_PE1_BN_BUFF3_END,},
    {"DX_L2_MEM0_PE1_B_BUFF0", 40, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_B_BUFF0_BASE, DX_L2_MEM0_PE1_B_BUFF0_WIDTH/8, DX_L2_MEM0_PE1_B_BUFF0_SIZE, DX_L2_MEM0_PE1_B_BUFF0_END,},
    {"DX_L2_MEM0_PE1_B_BUFF1", 40, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_B_BUFF1_BASE, DX_L2_MEM0_PE1_B_BUFF1_WIDTH/8, DX_L2_MEM0_PE1_B_BUFF1_SIZE, DX_L2_MEM0_PE1_B_BUFF1_END,},
    {"DX_L2_MEM0_PE1_B_BUFF2", 40, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_B_BUFF2_BASE, DX_L2_MEM0_PE1_B_BUFF2_WIDTH/8, DX_L2_MEM0_PE1_B_BUFF2_SIZE, DX_L2_MEM0_PE1_B_BUFF2_END,},
    {"DX_L2_MEM0_PE1_B_BUFF3", 40, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_B_BUFF3_BASE, DX_L2_MEM0_PE1_B_BUFF3_WIDTH/8, DX_L2_MEM0_PE1_B_BUFF3_SIZE, DX_L2_MEM0_PE1_B_BUFF3_END,},
    {"DX_L2_MEM0_PE1_M_BUFF0", 41, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_M_BUFF0_BASE, DX_L2_MEM0_PE1_M_BUFF0_WIDTH/8, DX_L2_MEM0_PE1_M_BUFF0_SIZE, DX_L2_MEM0_PE1_M_BUFF0_END,},
    {"DX_L2_MEM0_PE1_M_BUFF1", 41, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_M_BUFF1_BASE, DX_L2_MEM0_PE1_M_BUFF1_WIDTH/8, DX_L2_MEM0_PE1_M_BUFF1_SIZE, DX_L2_MEM0_PE1_M_BUFF1_END,},
    {"DX_L2_MEM0_PE1_M_BUFF2", 41, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_M_BUFF2_BASE, DX_L2_MEM0_PE1_M_BUFF2_WIDTH/8, DX_L2_MEM0_PE1_M_BUFF2_SIZE, DX_L2_MEM0_PE1_M_BUFF2_END,},
    {"DX_L2_MEM0_PE1_M_BUFF3", 41, 0, 0, N_MEM_RW, DX_L2_MEM0_PE1_M_BUFF3_BASE, DX_L2_MEM0_PE1_M_BUFF3_WIDTH/8, DX_L2_MEM0_PE1_M_BUFF3_SIZE, DX_L2_MEM0_PE1_M_BUFF3_END,},
  },
};

} /* namespace dxrt */
