{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "U3hEioPDLSI8"
      },
      "source": [
        "<div align='center'>\n",
        "<font size = 7><font face=\"Product-Sans\"><b><font color= \"4285F4\">G</font><font color= \"DB4437\">o</font><font color = \"F4B400\">o</font><font color= \"4285F4\">g</font><font color= \"0F9D58\">l</font><font color= \"DB4437\">e</font></b></font> - <font color = \"C99700\">Notre Dame</font></a> <font color = \"4285F4\">XLS Playground</font></font>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<img src='https://google.github.io/xls/images/xls_logo.svg' alt='XLS Logo' width=400><img src='https://raw.githubusercontent.com/mmorri22/cse30342/main/ND%20Chip%20Logo.png' alt='ND Chip Logo' width=180>\n",
        "<img src=\"https://opensource.google/static/images/os-anim-main.gif\" width=180>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<font size = 6><font color = \"00843D\">Lecture 26 - In-Class Stater - Advanced Combinational Logic and DSLX Procs for Pipelining and Finite State Machines</font></a></font>\n",
        "</div>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Ea1QF2DMRoO8"
      },
      "source": [
        "## XLS Setup\n",
        "\n",
        "For each new Colab notebook, you will need to run the XLS setup again. If your computer switches networks, or you restart, you will need to run those commands again. This consists of the same two setup steps from Chapter 1. You must run both in order to properly run the XLS flow.\n",
        "\n",
        "\n",
        "> Note: Here is the common error message that will occur if you ran a DSLX cell and you need need to re-run the setup. If you encounter this message, simply re-run these two steps and the error will be resolved when you go back to that cell:\n",
        ">\n",
        "> <code>UsageError: Cell magic `%%dslx` not found.</code>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# <font color = \"red\">Design Run Setup</font>\n",
        "\n",
        "## To set up the design flow, run the next cell to set up the back end of XLS\n",
        "\n",
        "> You will need to run this setup at every new runtime instance."
      ],
      "metadata": {
        "id": "ErjZAtDQKAaB"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Start-up Step 1: XLS and OpenRoad scripts {run:\"auto\"}\n",
        "\n",
        "!rm -rf *\n",
        "\n",
        "# Import required Python libraries\n",
        "import os\n",
        "import pathlib\n",
        "import sys\n",
        "import jinja2\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "import graphviz\n",
        "import pathlib\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "\n",
        "# Set Stable XLS Version for classroom environment\n",
        "xls_version = 'v0.0.0-4699-gfb023174' #@param {type:\"string\"}\n",
        "\n",
        "!echo '📦 downloading xls-{xls_version}'\n",
        "!curl --show-error -L https://github.com/proppy/xls/releases/download/{xls_version}/xls-{xls_version}-linux-x64.tar.gz | tar xzf - --strip-components=1\n",
        "!echo '🧪 setting up colab integration'\n",
        "!python -m pip install --quiet --no-cache-dir --ignore-installed https://github.com/proppy/xls/releases/download/{xls_version}/xls_colab-0.0.0-py3-none-any.whl\n",
        "!python -m pip install logger\n",
        "!python -m pip install colabtools\n",
        "import logger\n",
        "import xls.contrib.colab\n",
        "_ = xls.contrib.colab.register_dslx_magic()\n",
        "\n",
        "# Must verify xls_work_dir is created\n",
        "!if test -d xls_work_dir; then echo \"xls_work_dir exists\"; else mkdir xls_work_dir;  fi\n",
        "\n",
        "#@title  First Run Only #4 - OpenRoad Setup {run:\"auto\"}\n",
        "\n",
        "yosys_version = '0.38_93_g84116c9a3' #@param {type:\"string\"}\n",
        "openroad_version = '2.0_12381_g01bba3695' #@param {type:\"string\"}\n",
        "rules_hdl_version = '2eb050e80a5c42ac3ffdb7e70392d86a6896dfc7' #@param {type:\"string\"}\n",
        "\n",
        "# Install stable OpenROAD Version\n",
        "!echo '🛣️ installing openroad and friends'\n",
        "!curl -L -O https://repo.anaconda.com/miniconda/Miniconda3-py310_24.1.2-0-Linux-x86_64.sh\n",
        "!bash Miniconda3-py310_24.1.2-0-Linux-x86_64.sh -b -p conda-env/\n",
        "import pathlib\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "!conda-env/bin/conda install -yq -c \"litex-hub\" openroad={openroad_version} yosys={yosys_version}\n",
        "\n",
        "!python -m pip install gdstk tqdm\n",
        "\n",
        "!gsutil cp gs://proppy-eda/pdk_info_asap7.zip .\n",
        "!gsutil cp gs://proppy-eda/pdk_info_sky130.zip .\n",
        "\n",
        "!unzip -q -o pdk_info_asap7.zip\n",
        "!unzip -q -o pdk_info_sky130.zip\n",
        "\n",
        "!echo '🧰 generating PDK metadata'\n",
        "!curl --show-error -L  https://github.com/hdl/bazel_rules_hdl/archive/{rules_hdl_version}.tar.gz | tar xzf - --strip-components=1\n",
        "!curl -L -O https://github.com/protocolbuffers/protobuf/releases/download/v24.3/protoc-24.3-linux-x86_64.zip\n",
        "!unzip -q -o protoc-24.3-linux-x86_64.zip\n",
        "!{sys.executable} -m pip install protobuf\n",
        "\n",
        "!echo '📁 organizing PDK for XLS and OpenROAD Flows'\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/xls_setup.py\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/sky130_data_pdk_info.textproto\n",
        "!python xls_setup.py\n",
        "!mv /content/sky130_data_pdk_info.textproto /content/com_google_skywater_pdk_sky130_fd_sc_hd/sky130_data_pdk_info.textproto\n",
        "!echo '🖼️ Setup for viewing 3D GDSII File'\n",
        "!python -m pip install numpy\n",
        "!python -m pip install gdspy\n",
        "!python -m pip install numpy-stl\n",
        "!python -m pip install triangle\n",
        "!python -m pip install k3d\n",
        "\n",
        "# gdspy is used to open the gds file\n",
        "import gdspy\n",
        "\n",
        "# Used to write the output stl file (Why we installed numpy-stl)\n",
        "from stl import mesh\n",
        "\n",
        "# Using numpy will permit fast calculations on lots of points\n",
        "import numpy as np\n",
        "import matplotlib\n",
        "\n",
        "# Required to triangulate polygons\n",
        "import triangle\n",
        "\n",
        "# To render in 3d\n",
        "import k3d"
      ],
      "metadata": {
        "id": "hRDyLt_TmQQs",
        "cellView": "form"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Start-up Step 2: Select your PDK {run:\"auto\"}\n",
        "\n",
        "pdk = 'sky130' #@param [\"asap7\", \"sky130\"] {allow-input: false}\n",
        "\n",
        "xls.contrib.colab.pdk = pdk\n",
        "\n",
        "\n",
        "#@title Select your PDK {run:\"auto\"}\n",
        "\n",
        "!bin/protoc --python_out=. pdk/proto/pdk_info.proto\n",
        "!ln -sf pdk/proto/pdk_info_pb2.py\n",
        "import pdk_info_pb2\n",
        "\n",
        "import enum\n",
        "import dataclasses\n",
        "import json\n",
        "import pathlib\n",
        "import subprocess\n",
        "from typing import Any, Callable, Dict, Optional, Union\n",
        "\n",
        "from google.colab import widgets\n",
        "from google.protobuf import text_format\n",
        "import pandas as pd\n",
        "\n",
        "yosys = conda_prefix_path / 'bin/yosys'\n",
        "openroad = conda_prefix_path / 'bin/openroad'\n",
        "yosys_tcl = 'synthesis/synth.tcl'\n",
        "\n",
        "default_work_dir = xls.contrib.colab.default_work_dir\n",
        "\n",
        "def pdk_info_proto(\n",
        "    path: pathlib.Path, optional: bool = False\n",
        ") -> Optional[pdk_info_pb2.PdkInfoProto]:\n",
        "  \"\"\"Load PDK info from prototext.\n",
        "\n",
        "  Args:\n",
        "    path: path to prototext file.\n",
        "    optional: if True, failure to access the pdk info will not produce an error.\n",
        "\n",
        "  Returns:\n",
        "    Decoded pdk info proto or None if optional.\n",
        "  \"\"\"\n",
        "  if optional and not path.exists():\n",
        "    return None\n",
        "  with path.open('r') as f:\n",
        "    proto = pdk_info_pb2.PdkInfoProto()\n",
        "    text_format.Parse(f.read(), proto)\n",
        "    return proto\n",
        "\n",
        "pdks = {\n",
        "\n",
        "    'asap7': {\n",
        "        'delay_model': 'asap7',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('asap7/asap7_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "\n",
        "    'sky130': {\n",
        "        'delay_model': 'sky130',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('com_google_skywater_pdk_sky130_fd_sc_hd/sky130_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "}\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class RelativeCoreArea:\n",
        "  utilization_percent: float\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class AbsoluteCoreArea:\n",
        "  core_width_microns: int\n",
        "  core_padding_microns: int\n",
        "\n",
        "\n",
        "@enum.unique\n",
        "class ImplementationStep(enum.Enum):\n",
        "  \"\"\"Steps in the implementation flow.\"\"\"\n",
        "\n",
        "  XLS = 'xls'\n",
        "  SYNTHESIS = 'synthesis'\n",
        "  PLACEMENT = 'placement'\n",
        "\n",
        "\n",
        "class PdkRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenroadRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenstaRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class YosysRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class SynthesisResults:\n",
        "  synth_v: pathlib.Path\n",
        "  design_stats: pd.DataFrame\n",
        "  cell_stats: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_synthesis(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> SynthesisResults:\n",
        "  \"\"\"Run synthesis with Yosys.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Metrics from running synthesis.\n",
        "\n",
        "  Raises:\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = (pathlib.Path(pdk) / pathlib.Path(pdk_info.liberty_path).name).resolve()\n",
        "  synth_v = (work_dir / 'user_module_synth.v').resolve()\n",
        "  synth_v_flist = (work_dir / 'user_module_synth_v.flist').resolve()\n",
        "  synth_uhdm_flist = (work_dir / 'user_module_synth_uhdm.flist').resolve()\n",
        "  synth_uhdm_flist.touch()\n",
        "  synth_stats_json = (work_dir / 'user_module_synth_stats.json').resolve()\n",
        "  dont_use_args = ' '.join(\n",
        "      f'-dont_use {pat}'\n",
        "      for pat in pdk_info.do_not_use_cell_list\n",
        "  )\n",
        "  # run yosys synthesis\n",
        "  with synth_v_flist.open('w') as f:\n",
        "    top_v = work_dir / 'user_module.sv'\n",
        "    f.write(str(top_v.resolve()))\n",
        "  !FLIST='{synth_v_flist}' ABC_SCRIPT='' CONSTR='' TOP='user_module' OUTPUT='{synth_v}' UHDM_FLIST='{synth_uhdm_flist}' LIBERTY='{liberty}' STATS_JSON='{synth_stats_json}' DONT_USE_ARGS='{dont_use_args}' {yosys} -c '{yosys_tcl}'\n",
        "  with synth_stats_json.open('r') as f:\n",
        "    synth_stats = json.load(f)\n",
        "  design_stats = synth_stats['design']\n",
        "  cells_stats = design_stats.pop('num_cells_by_type')\n",
        "  design_stats = pd.DataFrame.from_dict(\n",
        "      design_stats, orient='index', columns=['cells']\n",
        "  )\n",
        "  cells_stats = pd.DataFrame.from_dict(\n",
        "      cells_stats, orient='index', columns=['stats']\n",
        "  )\n",
        "\n",
        "  return SynthesisResults(\n",
        "      synth_v=synth_v, design_stats=design_stats, cell_stats=cells_stats\n",
        "  )\n",
        "\n",
        "\n",
        "def run_opensta(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> pd.DataFrame:\n",
        "  \"\"\"Run OpenSta and collect timing metrics.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Dataframe containing timing report.\n",
        "\n",
        "  Raises:\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  top = 'user_module'\n",
        "  opensta_log = work_dir / 'user_module_sta.log'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  sta::redirect_file_begin {opensta_log}\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design  {top}\n",
        "  report_checks -unconstrained\n",
        "  sta::redirect_file_end\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'openroad_sta.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "\n",
        "  # run opensta static timing analysis\n",
        "  !{openroad} {openroad_tcl} -exit\n",
        "\n",
        "  columns = ['delay', 'time', 'edge', 'net', 'gate']\n",
        "\n",
        "  import re\n",
        "  def sta_report_paths(opensta_log):\n",
        "    with open(opensta_log) as f:\n",
        "      sta_report = f.read()\n",
        "    m = re.search(r'---+(.*)---+', sta_report, flags=re.M | re.S)\n",
        "    for path in m.group(1).split('\\n')[1:-2]:\n",
        "      parts = path.split(None, maxsplit=len(columns) - 1)\n",
        "      yield float(parts[0]), float(parts[1]), parts[2], parts[3], parts[4]\n",
        "\n",
        "  df = pd.DataFrame.from_records(sta_report_paths(opensta_log), columns=columns)\n",
        "  df['gate'] = df['gate'].str.replace('[()]', '', regex=True)\n",
        "\n",
        "  return df\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class PlacementResults:\n",
        "  openroad_global_placement_layout: pathlib.Path\n",
        "  area: pd.DataFrame\n",
        "  metrics: pd.DataFrame\n",
        "  power: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_placement(\n",
        "    *,\n",
        "    clock_period_ps: int,\n",
        "    placement_density: float,\n",
        "    core_area: Union[RelativeCoreArea, AbsoluteCoreArea],\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> PlacementResults:\n",
        "  \"\"\"Run OpenRoad placement.\n",
        "\n",
        "  Args:\n",
        "    clock_period_ps: Clock period in picoseconds.\n",
        "    placement_density: Placement density in [0.0, 1.0].\n",
        "    core_area: Relative or absolute core area specification.\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Outputs from running placement.\n",
        "\n",
        "  Raises:\n",
        "    OpenroadRuntimeError: on OpenRoad error.\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    ValueError: on invalid inputs.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  clock_period_ns = clock_period_ps / 1000.0\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "\n",
        "  if isinstance(core_area, AbsoluteCoreArea):\n",
        "    die_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns * 2\n",
        "    )\n",
        "    core_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns\n",
        "    )\n",
        "    initialize_floorplan_args = (\n",
        "        f' -die_area \"0 0 {die_side_microns} {die_side_microns}\" -core_area'\n",
        "        f' \"{core_area.core_padding_microns} {core_area.core_padding_microns} {core_side_microns} {core_side_microns}\"'\n",
        "    )\n",
        "  elif isinstance(core_area, RelativeCoreArea):\n",
        "    initialize_floorplan_args = (\n",
        "        f' -utilization {core_area.utilization_percent} -aspect_ratio 1.0'\n",
        "    )\n",
        "  else:\n",
        "    raise ValueError(\n",
        "        'Expected core_area to be AbsoluteCoreArea or RelativeCoreArea, got'\n",
        "        f' {core_area!r}'\n",
        "    )\n",
        "\n",
        "  initialize_floorplan_command = (\n",
        "      f'initialize_floorplan -site \"{pdk_info.cell_site}\"'\n",
        "      f' {initialize_floorplan_args}'\n",
        "  )\n",
        "\n",
        "  def source_pdk_info_tcl(path):\n",
        "    return f'source {pathlib.Path(pdk) / path}' if path else ''\n",
        "\n",
        "  source_tracks_file = source_pdk_info_tcl(pdk_info.tracks_file_path)\n",
        "  source_rc_script_configuration = source_pdk_info_tcl(\n",
        "      pdk_info.rc_script_configuration_path\n",
        "  )\n",
        "  source_pdn_config = source_pdk_info_tcl(pdk_info.pdn_config_path)\n",
        "  if pdk_info.tapcell_tcl_path:\n",
        "    tapcell_command = source_pdk_info_tcl(pdk_info.tapcell_tcl_path)\n",
        "  else:\n",
        "    tapcell_command = (\n",
        "        f'tapcell -distance {pdk_info.tapcell_distance} -tapcell_master'\n",
        "        f' {pdk_info.tap_cell}'\n",
        "    )\n",
        "\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  openroad_metrics = work_dir / 'openroad_metrics.json'\n",
        "  openroad_global_placement_layout = work_dir / 'openroad_global_placement.png'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design user_module\n",
        "  {initialize_floorplan_command}\n",
        "  {source_tracks_file}\n",
        "  insert_tiecells {pdk_info.tie_high_port} -prefix \"TIE_ONE_\"\n",
        "  insert_tiecells {pdk_info.tie_low_port} -prefix \"TIE_ZERO_\"\n",
        "  create_clock [get_ports clk] -period {clock_period_ns}\n",
        "  {source_rc_script_configuration}\n",
        "  set_wire_rc -signal -layer \"{pdk_info.wire_rc_signal_metal_layer}\"\n",
        "  set_wire_rc -clock  -layer \"{pdk_info.wire_rc_clock_metal_layer}\"\n",
        "  place_pins -hor_layers {pdk_info.pin_horizontal_metal_layer} -ver_layers {pdk_info.pin_vertical_metal_layer}\n",
        "  {tapcell_command}\n",
        "  {source_pdn_config}\n",
        "  pdngen -verbose\n",
        "  global_placement -timing_driven -routability_driven -density {placement_density} -pad_left {pdk_info.global_placement_cell_pad} -pad_right {pdk_info.global_placement_cell_pad}\n",
        "  remove_buffers\n",
        "  estimate_parasitics -placement\n",
        "  repair_design\n",
        "  repair_timing\n",
        "  utl::metric \"utilization_percent\" [rsz::utilization]\n",
        "  utl::metric \"design_area\" [rsz::design_area]\n",
        "  utl::metric \"power\" [sta::design_power [sta::parse_corner {{}}]]\n",
        "  utl::metric \"wns\" [sta::worst_slack -max]\n",
        "  report_power\n",
        "  report_design_area\n",
        "  if {{[info procs save_image] == \"save_image\"}} {{\n",
        "    save_image -resolution 0.005 \"{openroad_global_placement_layout}\"\n",
        "  }}\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'place.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "  !QT_QPA_PLATFORM=minimal {openroad} -metrics {openroad_metrics} -exit {openroad_tcl}\n",
        "\n",
        "  with open(work_dir / 'openroad_metrics.json', 'r') as f:\n",
        "    metrics = json.loads(f.read())\n",
        "  df_area = pd.DataFrame.from_dict(\n",
        "      {\n",
        "          'global placement': [\n",
        "              float(metrics['design_area']) * 1e12,\n",
        "              float(metrics['utilization_percent']) * 100,\n",
        "          ]\n",
        "      },\n",
        "      columns=['area', 'utilization'],\n",
        "      orient='index',\n",
        "  )\n",
        "  metrics_power = [float(m) * 1e6 for m in metrics['power'].split(' ')]\n",
        "  df_power = pd.DataFrame().from_dict(\n",
        "      {\n",
        "          'sequential': metrics_power[4:8],\n",
        "          'combinational': metrics_power[8:12],\n",
        "          'clock': metrics_power[12:16],\n",
        "          'macro': metrics_power[16:20],\n",
        "          'pad': metrics_power[20:],\n",
        "          'total': metrics_power[0:4],\n",
        "      },\n",
        "      orient='index',\n",
        "      columns=['internal', 'switching', 'leakage', 'total'],\n",
        "  )\n",
        "  df_metrics = (\n",
        "      pd.DataFrame.from_records([metrics])\n",
        "      .transpose()\n",
        "      .set_axis(['metrics'], axis=1)\n",
        "  )\n",
        "  return PlacementResults(\n",
        "      openroad_global_placement_layout=openroad_global_placement_layout,\n",
        "      area=df_area,\n",
        "      metrics=df_metrics,\n",
        "      power=df_power,\n",
        "  )"
      ],
      "metadata": {
        "id": "Rdbx_tFs08rl",
        "cellView": "form"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## In-Class Reading Review - Lecture 26\n",
        "\n",
        "Discuss for 3-minutes, then class discussion:\n",
        "<ul>\n",
        "  <li>Describe <b>tokens</b></li>\n",
        "  <li>Describe <b>Concurrency</b></li>\n",
        "  <li>Describe <b>Synchronicity</b></li>\n",
        "  <li>Describe the <b>Synchronous Model of Computing</b></li>\n",
        "  <li>Briefly describe how <b>Transaction-Level Modeling</b> is performed</li>\n",
        "</ul>"
      ],
      "metadata": {
        "id": "9tr8Mu4eW0zc"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### DSLX Structs\n",
        "\n",
        "Let's base our struct upon the R-Type instruction. We will then use <code>let</code> statements to split in the new module. DSLX structs are similar to C structs, except every element is separated by a <code>,</code> instead of a <code>;</code>. And because they are aligned by bits, they match to exact sizes of the C struct.\n",
        "\n",
        "<br><code>\n",
        "struct INSTR{</br>\n",
        "&nbsp&nbsp&nbsp&nbspfunct7: u7,</br>\n",
        "&nbsp&nbsp&nbsp&nbsprs2: u5,</br>\n",
        "&nbsp&nbsp&nbsp&nbsprs1: u5,</br>\n",
        "&nbsp&nbsp&nbsp&nbspfunct3: u3,</br>\n",
        "&nbsp&nbsp&nbsp&nbsprd: u5,</br>\n",
        "&nbsp&nbsp&nbsp&nbspopcode: u7</br>\n",
        "}</br>\n",
        "</code>"
      ],
      "metadata": {
        "id": "SrRnQ_x-JCJN"
      }
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "Zht3mjOnI8cn"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=risc_v_imm_gen --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "struct INSTR{\n",
        "    funct7: u7,\n",
        "    rs2: u5,\n",
        "    rs1: u5,\n",
        "    funct3: u3,\n",
        "    rd: u5,\n",
        "    opcode: u7\n",
        "}\n",
        "\n",
        "fn risc_v_imm_gen(instr: INSTR) -> u32{\n",
        "\n",
        "  // First, perform the simple\n",
        "  if( instr.opcode == u7:51 ){\n",
        "\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "  // All I-Type Instructions\n",
        "  else if( instr.opcode == u7:3 || instr.opcode == u7:107 || instr.opcode == u7:19 ){\n",
        "\n",
        "      // Extract the immediate\n",
        "      let immediate:u12 = instr.funct7 ++ instr.rs2;\n",
        "\n",
        "      // Check the sign bit at funct7[6]\n",
        "      let sign_bit:u1 = immediate[11+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive - Equivalent match statement\n",
        "      match (sign_bit){\n",
        "          u1:0 => signex(immediate, u32:0),\n",
        "\n",
        "          // trailing irrefutable pattern\n",
        "          _ => signex(immediate, u32:1)\n",
        "      }\n",
        "  }\n",
        "\n",
        "  // All SB-Type Instructions\n",
        "  else if( instr.opcode == u7:35 || instr.opcode == u7:99 ){\n",
        "\n",
        "      // Extract the immediate - 31, 7, 30:25, 11 to 8, and then a 0 bit\n",
        "      // LSB on left\n",
        "      let immediate:u13 = instr.funct7[6+:u1] ++ instr.rd[0+:u1] ++ instr.funct7[0:6] ++ instr.rd[1:] ++ u1:0;\n",
        "\n",
        "      // Check the sign bit at bit 21\n",
        "      let sign_bit:u1 = instr.funct7[6+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive - Equivalent match statement\n",
        "      match (sign_bit){\n",
        "          u1:0 => signex(immediate, u32:0),\n",
        "\n",
        "          // trailing irrefutable pattern\n",
        "          _ => signex(immediate, u32:1)\n",
        "      }\n",
        "\n",
        "  }\n",
        "\n",
        "  // All UJ-Type Instructions\n",
        "  else if( instr.opcode == u7:111 ){\n",
        "\n",
        "      // Extract the jump offset and shift left by 1\n",
        "      let jump_offset:u21 = instr.funct7[6+:u1] ++ instr.rs1 ++ instr.funct3 ++ instr.rs2[0+:u1] ++ instr.funct7[0:6] ++ instr.rs2[1:] ++ u1:0;\n",
        "\n",
        "      // Check the sign bit at bit 31\n",
        "      let sign_bit:u1 = instr.funct7[6+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive - Equivalent match statement\n",
        "      match (sign_bit){\n",
        "          u1:0 => signex(jump_offset, u32:0),\n",
        "\n",
        "          // trailing irrefutable pattern\n",
        "          _ => signex(jump_offset, u32:1)\n",
        "      }\n",
        "\n",
        "  }\n",
        "\n",
        "  // lui Instruction - U-type\n",
        "  else if( instr.opcode == u7:55 ){\n",
        "\n",
        "      // Extract the lui\n",
        "      instr.funct7 ++ instr.rs2 ++ instr.rs1 ++ instr.funct3 ++ u12:0\n",
        "\n",
        "  }\n",
        "\n",
        "  else{\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_2017_test_I_Type() {\n",
        "\n",
        "  // Opcode for addi = 0010011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 010\n",
        "  // rs1 = 21 = 10101\n",
        "  // immediate = 32 = 000000100000\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10000, rs1:u5:0b10101, funct3:u3:0b010, rd:u5:0b10110, opcode:u7:0b0000011};\n",
        "  assert_eq(risc_v_imm_gen(instr), u32: 16 );\n",
        "\n",
        "  let instr = INSTR{ funct7:u7:0b1111111, rs2:u5:0b10000, rs1:u5:0b10101, funct3:u3:0b010, rd:u5:0b10110, opcode:u7:0b0000011};\n",
        "  assert_eq(risc_v_imm_gen(instr), u32: 4294967280 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_test_lw() {\n",
        "\n",
        "  // Opcode for lw = 0000011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 010\n",
        "  // rs1 = 21 = 10101\n",
        "  // immediate = 32 = 000000100000\n",
        "  // 0b00000010000010101010101100000011;\n",
        "\n",
        "  let instr = INSTR{ funct7:u7:0b0000001, rs2:u5:0b10000, rs1:u5:0b10101, funct3:u3:0b010, rd:u5:0b10110, opcode:u7:0b0000011};\n",
        "  assert_eq(risc_v_imm_gen(instr), u32: 48 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_test_R_Type() {\n",
        "\n",
        "  // Opcode for add = 0110011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 000\n",
        "  // rs1 = 21 = 10101\n",
        "  // rs2 = 22 = 10110\n",
        "  // funct7 = 0000000\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "\n",
        "  assert_eq(risc_v_imm_gen(instr), u32: 0 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_test_S_Type() {\n",
        "\n",
        "  // Opcode for sw = 0100011\n",
        "  // imm[4:0] = 11100\n",
        "  // funct3 = 010\n",
        "  // rs1 = 22 = 10110\n",
        "  // rs2 = 21 = 10101\n",
        "  // imm[11:7] = 0000000\n",
        "  // instr:u32 = u32:0b00000011010110110010111000100011;\n",
        "\n",
        "  let instr = INSTR{ funct7:u7:0b0000001, rs2:u5:0b10101, rs1:u5:0b10110, funct3:u3:0b010, rd:u5:0b11100, opcode:u7:0b0100011};\n",
        "\n",
        "  assert_eq(risc_v_imm_gen(instr), u32: 60 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_test_UJ_Type() {\n",
        "\n",
        "  // Opcode for jal = 1101111\n",
        "  // rd = 22 = 10110\n",
        "  // jump offset is 120 = 0 00000000 0 0000111100 (0) remove for sign extend;\n",
        "  // Swap the 00000000 and 0000111100\n",
        "  // Breakdown: 0 0000111100 0 00000000\n",
        "  // let instr:u32 = u32:0b00000111100000000000101101101111;\n",
        "\n",
        "  let instr = INSTR{ funct7:u7:0b0000011, rs2:u5:0b11000, rs1:u5:0b00000, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b1101111};\n",
        "\n",
        "  assert_eq(risc_v_imm_gen(instr), u32:0b000000000000000001111000 );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn risc_v_imm_gen_test_U_Type() {\n",
        "\n",
        "  // Opcode for lui = 0110111\n",
        "  // rd = 18 = 10010\n",
        "  // lui = 248 = 00000000000011111000;\n",
        "  // let instr:u32 = u32:0b00000000000011111000100100110111;\n",
        "\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b00000, rs1:u5:0b11111, funct3:u3:0b000, rd:u5:0b10010, opcode:u7:0b0110111};\n",
        "\n",
        "  // Expected Result: 0b00000000000011111000000000000000\n",
        "  assert_eq(risc_v_imm_gen(instr), u32: 0b00000000000011111000000000000000 );\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "xDSt1deqjqQa"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the risc_v_imm_gen cell with the Struct {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 50 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "LhS_0GHipgGo"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Controller, ALU Controller, and ALU Design\n",
        "\n",
        "Next, we will complete the combinational design aspects of the RISC-V datapath by discussing the controller, the ALU control unit, and the ALU design itself.\n",
        "\n",
        "> Note: The controller for the RISC-V datapath is combinational and updated every cycle based on the opcode. This is different than the control unit in AlbaCore, which uses a Finite State Machine (which we will cover in Reading 14).\n",
        "\n",
        "Recall from zyBook Participation Activity 4.4.1: How the ALU control bits are set depends on the ALUOp control bits and the different function codes for the R-type instruction.\n",
        "\n"
      ],
      "metadata": {
        "id": "ranM76pZ6Nj3"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "### Full ALU Controller Truth Table\n",
        "\n",
        "|Signal|Operation|\n",
        "|:--|:--|\n",
        "|<code>0000</code>|AND|\n",
        "|<code>0001</code>|OR|\n",
        "|<code>0010</code>|add|\n",
        "|<code>0110</code>|add|"
      ],
      "metadata": {
        "id": "28InSO6aTtV5"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=riscv_simple_alu --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "const ALU_OP_AND = u4:0;    // 0000\n",
        "const ALU_OP_OR = u4:1;     // 0001\n",
        "const ALU_OP_ADD = u4:2;    // 0010\n",
        "const ALU_OP_XOR = u4:3;    // 0011\n",
        "const ALU_OP_SUB = u4:6;    // 0110\n",
        "const ALU_OP_SLT = u4:7;    // 0111\n",
        "const ALU_OP_SLL = u4:8;    // 0100\n",
        "const ALU_OP_SRL = u4:9;    // 1001\n",
        "const ALU_OP_LUI = u4:10;   // 1010\n",
        "const ALU_OP_NOP = u4:15;  // 1111\n",
        "\n",
        "fn twos_complement(value: u33, bit:u1) -> u33{\n",
        "\n",
        "    match(bit){\n",
        "      u1:0 => value,\n",
        "\n",
        "      _ => {\n",
        "        let sign_extend_val:u33 = signex(bit, u33:1);\n",
        "        (value ^ sign_extend_val) + u33:1\n",
        "      }\n",
        "    }\n",
        "}\n",
        "\n",
        "fn add_sub_32_with_carry(a: u32, b: u32, add_sub: u1) -> (u1, u32) {\n",
        "\n",
        "  // Expand both busses from 32 to 33\n",
        "  let a_with_overflow:u33 = a as u33;\n",
        "  let b_with_overflow:u33 = twos_complement(b as u33, add_sub);\n",
        "\n",
        "  let result_with_carry = a_with_overflow + b_with_overflow;\n",
        "\n",
        "  // Get the first eight bits\n",
        "  // This notation uses the same notation as range in Python\n",
        "  // [0:32] actually gets the 32 bits from 0 to 31 where 32 is *exclusive*\n",
        "  let result = result_with_carry[0:32];\n",
        "\n",
        "  // To access one bit, use the bit you want and +:u1\n",
        "  let carry_bit = result_with_carry[32+:u1];\n",
        "\n",
        "  // Finally, return the sum and carry bit\n",
        "  (carry_bit, result)\n",
        "}\n",
        "\n",
        "\n",
        "// We will design the ALU together here\n"
      ],
      "metadata": {
        "id": "Vp_XNLsKQU7Z"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the riscv_simple_alu cell {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 150 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "3DUJ7X5jH-vN"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=alu_controller --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "const ALU_OP_AND = u4:0;    // 0000\n",
        "const ALU_OP_OR = u4:1;     // 0001\n",
        "const ALU_OP_ADD = u4:2;    // 0010\n",
        "const ALU_OP_XOR = u4:3;    // 0011\n",
        "const ALU_OP_SUB = u4:6;    // 0110\n",
        "const ALU_OP_SLT = u4:7;    // 0111\n",
        "const ALU_OP_SLL = u4:8;    // 0100\n",
        "const ALU_OP_SRL = u4:9;    // 1001\n",
        "const ALU_OP_LUI = u4:10;   // 1010\n",
        "const ALU_OP_NOP = u4:15;  // 1111\n",
        "\n",
        "\n",
        "// We will design the alu_controller here\n",
        "fn alu_controller(funct7: u7, funct3:u3, alu_op:u2 ) -> u4{\n",
        "\n",
        "    // lw and sw both alu_op = 0b00 -> returns add\n",
        "    if( alu_op == u2:0 ){\n",
        "        ALU_OP_ADD\n",
        "    }\n",
        "    // beq -> alu_op = 0b01 -> returns subtract\n",
        "    else if( alu_op == u2:1 ){\n",
        "        ALU_OP_SUB\n",
        "    }\n",
        "\n",
        "    // lui will sll by 12 -> 0b11 send ALU_OP_LUI to the ALU\n",
        "    else if( alu_op == u2:3 ){\n",
        "        ALU_OP_LUI\n",
        "    }\n",
        "\n",
        "    // All R-Type: alu_op = 0b01\n",
        "    else if( alu_op == u2:2 ){\n",
        "        match (funct7){\n",
        "            u7:0 => {\n",
        "                match(funct3){\n",
        "                    u3:0 => ALU_OP_ADD,\n",
        "                    u3:1 => ALU_OP_SLL,\n",
        "                    u3:2 => ALU_OP_SLT,\n",
        "                    u3:4 => ALU_OP_XOR,\n",
        "                    u3:5 => ALU_OP_SRL,\n",
        "                    u3:6 => ALU_OP_OR,\n",
        "                    u3:7 => ALU_OP_AND,\n",
        "                    _ => ALU_OP_NOP\n",
        "                }\n",
        "            },\n",
        "\n",
        "            u7:0b0100000 => {\n",
        "                match(funct3){\n",
        "                    u3:0 => ALU_OP_SUB,\n",
        "                    _ => ALU_OP_NOP\n",
        "                }\n",
        "            },\n",
        "\n",
        "            _ => ALU_OP_NOP\n",
        "        }\n",
        "    }\n",
        "\n",
        "    // Also account for No-Operation Here for the required else case\n",
        "    else{\n",
        "        ALU_OP_NOP\n",
        "    }\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "Fj2ylx9ijCx3"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## RISC-V Control Unit\n"
      ],
      "metadata": {
        "id": "Lq1C3smfZUiy"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=risc_v_controller --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "// ALU Op Control Signals\n",
        "const ALU_OP_AND = u4:0;    // 0000\n",
        "const ALU_OP_OR = u4:1;     // 0001\n",
        "const ALU_OP_ADD = u4:2;    // 0010\n",
        "const ALU_OP_XOR = u4:3;    // 0011\n",
        "const ALU_OP_SUB = u4:6;    // 0110\n",
        "const ALU_OP_SLT = u4:7;    // 0111\n",
        "const ALU_OP_SLL = u4:8;    // 0100\n",
        "const ALU_OP_SRL = u4:9;    // 1001\n",
        "const ALU_OP_LUI = u4:10;   // 1010\n",
        "const ALU_OP_NOP = u4:15;  // 1111\n",
        "\n",
        "// Control Signal Enumberated Type\n",
        "const OPCODE_R_TYPE = u7:51;\n",
        "const OPCODE_I_TYPE = u7:19;\n",
        "const OPCODE_LW = u7:3;\n",
        "const OPCODE_SW = u7:35;\n",
        "const OPCODE_JALR = u7:103;\n",
        "const OPCODE_SB_TYPE = u7:99;\n",
        "const OPCODE_LUI = u7:55;\n",
        "const OPCODE_JAL = u7:111;\n",
        "\n",
        "// struct with the control signals\n",
        "struct CONTROL_SIGNALS{\n",
        "    alu_src:u1,\n",
        "    alu_op:u2,\n",
        "    reg_write:u1,\n",
        "    mem_read:u1,\n",
        "    mem_write:u1,\n",
        "    mem_2_reg:u1,\n",
        "    pc_src:u1,\n",
        "    jump: u1\n",
        "}\n",
        "\n",
        "fn risc_v_controller( opcode: u7 ) -> CONTROL_SIGNALS{\n",
        "\n",
        "  // Initialize the Control Signal Values all to 0\n",
        "  let alu_src:u1 = u1:0b0;\n",
        "  let alu_op:u2 = u2:0b00;\n",
        "  let pc_src:u1  = u1:0b0;\n",
        "  let mem_read:u1  = u1:0b0;\n",
        "  let mem_write:u1  = u1:0b0;\n",
        "  let mem_2_reg:u1  = u1:0b0;\n",
        "  let reg_write:u1 = u1:0b0;\n",
        "  let jump:u1  = u1:0b0;\n",
        "\n",
        "  match (opcode){\n",
        "\n",
        "      // All R-Type Instructions have ALU Op at 10 and RegWrite as 1\n",
        "\n",
        "\n",
        "      // All I-Type instructions have ALUSrc = 1, Reg_Write = 1, and ALU Op as 00\n",
        "\n",
        "\n",
        "      // lw is like Other I types, except mem_read must be 1 and mem2reg is also 1\n",
        "\n",
        "\n",
        "      // sw is like Other I types, except mem_write must be 1 and regwrite needs to be 0\n",
        "\n",
        "\n",
        "      // Jump and Link Register\n",
        "\n",
        "\n",
        "      // SB Type Instructions set pc_src to 1\n",
        "\n",
        "\n",
        "      // Load Upper Immediate Takes the Immediate and stores the result in RD\n",
        "\n",
        "\n",
        "      // This is the NO_OP Case where all the values returned are 0s. Accounts for bad opcodes and for Hazard Detection\n",
        "\n",
        "  }\n",
        "}"
      ],
      "metadata": {
        "id": "dyF1hJkXZZSz"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Putting the Combinational Pieces Together\n",
        "\n",
        "Now that we have multiplexers, ALU control, the Control Unit itself, and the Data Forwarding Logic, we can put the pieces together on all the combinational aspects of the RISC-V Pipelined datapath. In the diagram below, we see all the elements that we will design and test.\n",
        "<ul>\n",
        "  <li>Control Unit</li>\n",
        "  <li>ALU Control Unit</li>\n",
        "  <li>Multiplexers</li>\n",
        "  <li>Immediate Generator</li>\n",
        "  <li>Arithmetic Logic Unit</li>\n",
        "  <li>Hazard Detection and Data Forwarding Unit</li>\n",
        "</ul>\n",
        "\n",
        "The image below shows the RISC-V pipelined datapath that we designed in class, and the busses in bold and Notre Dame gold are the parts that are represented in the <code>risc_v_combinational</code> module below\n",
        "\n",
        "<img src = \"\n",
        "https://github.com/mmorri22/cse30321/blob/main/xls/lec24/combinational_risc_v.png?raw=true\" width=800>"
      ],
      "metadata": {
        "id": "ulrVQ-7NPgCu"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=risc_v_combinational --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "// ALU Op constant values\n",
        "const ALU_OP_AND = u4:0;    // 0000\n",
        "const ALU_OP_OR = u4:1;     // 0001\n",
        "const ALU_OP_ADD = u4:2;    // 0010\n",
        "const ALU_OP_XOR = u4:3;    // 0011\n",
        "const ALU_OP_SUB = u4:6;    // 0110\n",
        "const ALU_OP_SLT = u4:7;    // 0111\n",
        "const ALU_OP_SLL = u4:8;    // 0100\n",
        "const ALU_OP_SRL = u4:9;    // 0101\n",
        "const ALU_OP_LUI = u4:10;  // 1010\n",
        "const ALU_OP_NOP = u4:15;   // 1111\n",
        "\n",
        "// Control Signal Enumberated Type\n",
        "const OPCODE_R_TYPE = u7:51;\n",
        "const OPCODE_I_TYPE = u7:19;\n",
        "const OPCODE_LW = u7:3;\n",
        "const OPCODE_SW = u7:35;\n",
        "const OPCODE_JALR = u7:103;\n",
        "const OPCODE_SB_TYPE = u7:99;\n",
        "const OPCODE_LUI = u7:55;\n",
        "const OPCODE_JAL = u7:111;\n",
        "\n",
        "// Control Signal Struct\n",
        "struct CONTROL_SIGNALS{\n",
        "    alu_src:u1,\n",
        "    alu_op:u2,\n",
        "    reg_write:u1,\n",
        "    mem_read:u1,\n",
        "    mem_write:u1,\n",
        "    mem_2_reg:u1,\n",
        "    pc_src:u1,\n",
        "    jump: u1\n",
        "}\n",
        "\n",
        "// Instruction Struct\n",
        "struct INSTR{\n",
        "    funct7: u7,\n",
        "    rs2: u5,\n",
        "    rs1: u5,\n",
        "    funct3: u3,\n",
        "    rd: u5,\n",
        "    opcode: u7\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: risc_v_instr_decode\n",
        "// Pre-Conditions: 32-bit representing an Instruction\n",
        "// Post-Conditions: Returns a struct INSTR with a decoded instruction\n",
        "//////////////////////////////////////////////////////\n",
        "\n",
        "// Write the risc_v_instr_decode\n",
        "\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: risc_v_controller\n",
        "// Pre-Conditions: 7-bit OPCODE_I_TYPE\n",
        "// Post-Conditions: Returns a struct CONTROL_SIGNALS struct\n",
        "//////////////////////////////////////////////////////\n",
        "fn risc_v_controller( opcode: u7 ) -> CONTROL_SIGNALS{\n",
        "\n",
        "  // Initialize the Control Signal Values all to 0\n",
        "  let alu_src:u1 = u1:0b0;\n",
        "  let alu_op:u2 = u2:0b00;\n",
        "  let pc_src:u1  = u1:0b0;\n",
        "  let mem_read:u1  = u1:0b0;\n",
        "  let mem_write:u1  = u1:0b0;\n",
        "  let mem_2_reg:u1  = u1:0b0;\n",
        "  let reg_write:u1 = u1:0b0;\n",
        "  let jump:u1  = u1:0b0;\n",
        "\n",
        "  match (opcode){\n",
        "\n",
        "      // All R-Type Instructions have ALU Op at 10 and RegWrite as 1\n",
        "      OPCODE_R_TYPE => {\n",
        "        let alu_op = u2:0b10;\n",
        "        let reg_write = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // All I-Type instructions have ALUSrc = 1, Reg_Write = 1, and ALU Op as 00\n",
        "      OPCODE_I_TYPE => {\n",
        "        let alu_src = u1:0b1;\n",
        "        let reg_write = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // lw is like Other I types, except mem_read must be 1 and mem2reg is also 1\n",
        "      OPCODE_LW => {\n",
        "        let alu_src = u1:0b1;\n",
        "        let reg_write = u1:0b1;\n",
        "        let mem_read = u1:0b1;\n",
        "        let mem_2_reg = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // sw is like Other I types, except mem_write must be 1 and regwrite needs to be 0\n",
        "      OPCODE_SW => {\n",
        "        let alu_src = u1:0b1;\n",
        "        let mem_write = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // Jump and Link Register\n",
        "      OPCODE_JALR => {\n",
        "        let jump = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // SB Type Instructions set pc_src to 1\n",
        "      OPCODE_SB_TYPE => {\n",
        "        let pc_src = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // Load Upper Immediate Takes the Immediate and stores the result in RD\n",
        "      OPCODE_LUI => {\n",
        "        let alu_src = u1:0b1;\n",
        "        let alu_op = u2:0b11;\n",
        "        let reg_write = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "      OPCODE_JAL => {\n",
        "        let jump = u1:0b1;\n",
        "        CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      },\n",
        "\n",
        "      // This is the NO_OP Case where all the values returned are 0s. Accounts for bad opcodes and for Hazard Detection\n",
        "      _ => {\n",
        "          CONTROL_SIGNALS{ alu_src:alu_src, alu_op:alu_op, reg_write:reg_write, mem_read:mem_read, mem_write:mem_write, mem_2_reg:mem_2_reg, pc_src:pc_src, jump:jump}\n",
        "      }\n",
        "  }\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: Immediate Generate\n",
        "// Pre-Conditions: INSTR struct\n",
        "// Post-Conditions: Returns a 32-bit immediate value\n",
        "//////////////////////////////////////////////////////\n",
        "fn risc_v_imm_gen(instr: INSTR) -> u32{\n",
        "\n",
        "  // First, perform the simple\n",
        "  if( instr.opcode == u7:51 ){\n",
        "\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "  // All I-Type Instructions\n",
        "  else if( instr.opcode == u7:3 || instr.opcode == u7:107 || instr.opcode == u7:19 ){\n",
        "\n",
        "      // Extract the immediate\n",
        "      let immediate:u12 = instr.funct7 ++ instr.rs2;\n",
        "\n",
        "      // Check the sign bit at funct7[6]\n",
        "      let sign_bit:u1 = immediate[11+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive - Equivalent match statement\n",
        "      match (sign_bit){\n",
        "          u1:0 => signex(immediate, u32:0),\n",
        "\n",
        "          // trailing irrefutable pattern\n",
        "          _ => signex(immediate, u32:1)\n",
        "      }\n",
        "  }\n",
        "\n",
        "  // All SB-Type Instructions\n",
        "  else if( instr.opcode == u7:35 || instr.opcode == u7:99 ){\n",
        "\n",
        "      // Extract the immediate - 31, 7, 30:25, 11 to 8, and then a 0 bit\n",
        "      // LSB on left\n",
        "      let immediate:u13 = instr.funct7[6+:u1] ++ instr.rd[0+:u1] ++ instr.funct7[0:6] ++ instr.rd[1:] ++ u1:0;\n",
        "\n",
        "      // Check the sign bit at bit 21\n",
        "      let sign_bit:u1 = instr.funct7[6+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive - Equivalent match statement\n",
        "      match (sign_bit){\n",
        "          u1:0 => signex(immediate, u32:0),\n",
        "\n",
        "          // trailing irrefutable pattern\n",
        "          _ => signex(immediate, u32:1)\n",
        "      }\n",
        "\n",
        "  }\n",
        "\n",
        "  // All UJ-Type Instructions\n",
        "  else if( instr.opcode == u7:111 ){\n",
        "\n",
        "      // Extract the jump offset and shift left by 1\n",
        "      let jump_offset:u21 = instr.funct7[6+:u1] ++ instr.rs1 ++ instr.funct3 ++ instr.rs2[0+:u1] ++ instr.funct7[0:6] ++ instr.rs2[1:] ++ u1:0;\n",
        "\n",
        "      // Check the sign bit at bit 31\n",
        "      let sign_bit:u1 = instr.funct7[6+:u1];\n",
        "\n",
        "      // Use signex to extend by 0 if positive - Equivalent match statement\n",
        "      match (sign_bit){\n",
        "          u1:0 => signex(jump_offset, u32:0),\n",
        "\n",
        "          // trailing irrefutable pattern\n",
        "          _ => signex(jump_offset, u32:1)\n",
        "      }\n",
        "\n",
        "  }\n",
        "\n",
        "  // lui Instruction - U-type\n",
        "  else if( instr.opcode == u7:55 ){\n",
        "\n",
        "      // Extract the lui\n",
        "      instr.funct7 ++ instr.rs2 ++ instr.rs1 ++ instr.funct3 ++ u12:0\n",
        "\n",
        "  }\n",
        "\n",
        "  else{\n",
        "      // Return the 32-bit value of 0\n",
        "      u32:0\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: alu_controller\n",
        "// Pre-Conditions: funct7, funct3, and a 2-bit alu-op\n",
        "// Post-Conditions: Returns a 4-bit control signal for the ALU\n",
        "//////////////////////////////////////////////////////\n",
        "fn alu_controller(funct7: u7, funct3:u3, alu_op:u2 ) -> u4{\n",
        "\n",
        "    // lw and sw both alu_op = 0b00 -> returns add\n",
        "    if( alu_op == u2:0 ){\n",
        "        ALU_OP_ADD\n",
        "    }\n",
        "    // beq -> alu_op = 0b01 -> returns subtract\n",
        "    else if( alu_op == u2:1 ){\n",
        "        ALU_OP_SUB\n",
        "    }\n",
        "\n",
        "    // lui will sll by 12 -> 0b11 send ALU_OP_LUI to the ALU\n",
        "    else if( alu_op == u2:3 ){\n",
        "        ALU_OP_LUI\n",
        "    }\n",
        "\n",
        "    // All R-Type: alu_op = 0b01\n",
        "    else if( alu_op == u2:2 ){\n",
        "        match (funct7){\n",
        "            u7:0 => {\n",
        "                match(funct3){\n",
        "                    u3:0 => ALU_OP_ADD,\n",
        "                    u3:1 => ALU_OP_SLL,\n",
        "                    u3:2 => ALU_OP_SLT,\n",
        "                    u3:4 => ALU_OP_XOR,\n",
        "                    u3:5 => ALU_OP_SRL,\n",
        "                    u3:6 => ALU_OP_OR,\n",
        "                    u3:7 => ALU_OP_AND,\n",
        "                    _ => ALU_OP_NOP\n",
        "                }\n",
        "            },\n",
        "\n",
        "            u7:0b0100000 => {\n",
        "                match(funct3){\n",
        "                    u3:0 => ALU_OP_SUB,\n",
        "                    _ => ALU_OP_NOP\n",
        "                }\n",
        "            },\n",
        "\n",
        "            _ => ALU_OP_NOP\n",
        "        }\n",
        "    }\n",
        "\n",
        "    // Also account for No-Operation Here for the required else case\n",
        "    else{\n",
        "        ALU_OP_NOP\n",
        "    }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: Twos Complement\n",
        "// Pre-Conditions: 33 bit and an unsigned bit\n",
        "// Post-Conditions: Returns a 33-bit sign extended value\n",
        "//////////////////////////////////////////////////////\n",
        "fn twos_complement(value: u33, bit:u1) -> u33{\n",
        "\n",
        "    match(bit){\n",
        "      u1:0 => value,\n",
        "\n",
        "      _ => {\n",
        "        let sign_extend_val:u33 = signex(bit, u33:1);\n",
        "        (value ^ sign_extend_val) + u33:1\n",
        "      }\n",
        "    }\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: add_sub_32_with_carry\n",
        "// Pre-Conditions: Two 32 bit values and and an unsigned bit\n",
        "// Post-Conditions: Returns an overflow and a add/sub result\n",
        "//////////////////////////////////////////////////////\n",
        "fn add_sub_32_with_carry(a: u32, b: u32, add_sub: u1) -> (u1, u32) {\n",
        "\n",
        "  // Expand both busses from 32 to 33\n",
        "  let a_extend:u33 = a[31+:u1] ++ a;\n",
        "  let b_extend:u33 = b[31+:u1] ++ b;\n",
        "  let b_twos_complement:u33 = twos_complement(b_extend, add_sub);\n",
        "\n",
        "  let result_with_carry:u33 = a_extend + b_twos_complement;\n",
        "\n",
        "  // Get the first eight bits\n",
        "  // This notation uses the same notation as range in Python\n",
        "  // [0:32] actually gets the 32 bits from 0 to 31 where 32 is *exclusive*\n",
        "  let result = result_with_carry[0:32];\n",
        "\n",
        "  // To access one bit, use the bit you want and +:u1\n",
        "  let carry_bit = result_with_carry[32+:u1];\n",
        "\n",
        "  // Finally, return the sum and carry bit\n",
        "  (carry_bit, result)\n",
        "\n",
        "}\n",
        "\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: riscv_simple_alu\n",
        "// Pre-Conditions: Two 32 bit values and a 4-bit control signal\n",
        "// Post-Conditions: Returns an overflow and a 32-bit result\n",
        "//////////////////////////////////////////////////////\n",
        "fn riscv_simple_alu(rd1: u32, rd2:u32, alu_ctrl:u4 ) -> (u1, u32){\n",
        "\n",
        "    // Use if-else instead of match here because of the ADD/SUB case\n",
        "    if (alu_ctrl == ALU_OP_AND){\n",
        "        (u1:0, rd1 & rd2)\n",
        "    }\n",
        "    else if( alu_ctrl == ALU_OP_OR ){\n",
        "        (u1:0, rd1 | rd2)\n",
        "    }\n",
        "    else if (alu_ctrl == ALU_OP_ADD || alu_ctrl == ALU_OP_SUB) {\n",
        "\n",
        "        // Bit 2 is the difference between add and sub\n",
        "        let select = alu_ctrl[2+:u1];\n",
        "\n",
        "        // Returns (overflow, result)\n",
        "        add_sub_32_with_carry( rd1, rd2, select )\n",
        "    }\n",
        "    else if( alu_ctrl == ALU_OP_XOR ){\n",
        "        (u1:0, rd1 ^ rd2)\n",
        "    }\n",
        "    // Shift Left Logical Use <<\n",
        "    else if( alu_ctrl == ALU_OP_SLL ){\n",
        "        (u1:0, rd1 << rd2 )\n",
        "    }\n",
        "    // Shift Right Logical >>\n",
        "    else if( alu_ctrl == ALU_OP_SRL ){\n",
        "        (u1:0, rd1 >> rd2)\n",
        "    }\n",
        "    // Set Less Than - 1 if true, 0 otherwise\n",
        "    else if( alu_ctrl == ALU_OP_SLT ){\n",
        "        if( rd1 < rd2 ){\n",
        "            (u1:0, u32:1)\n",
        "        }\n",
        "        else{\n",
        "            (u1:0, u32:0)\n",
        "        }\n",
        "    }\n",
        "\n",
        "    // Take the 20 lsb of rd2 and shift left by 12\n",
        "    else if (alu_ctrl == ALU_OP_LUI){\n",
        "        (u1:0, rd2[0:20] ++ u12:0)\n",
        "    }\n",
        "\n",
        "    // Return both as 0 for No Operation\n",
        "    else if ( alu_ctrl == ALU_OP_NOP ){\n",
        "        (u1:0, u32:0)\n",
        "    }\n",
        "\n",
        "    // The results of jal and jalr come from PC, so we will just pass rd1 here\n",
        "    else{\n",
        "        (u1:0, rd1)\n",
        "    }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: mux_64_to_32\n",
        "// Pre-Conditions: Two 32 bit values and a select bit\n",
        "// Post-Conditions: Returns a 32-bit result\n",
        "//////////////////////////////////////////////////////\n",
        "fn mux_64_to_32( in0: u32, in1: u32, sel: u1 ) -> u32 {\n",
        "\n",
        "    match(sel){\n",
        "      u1:0 => in0,\n",
        "      _ => in1\n",
        "    }\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: data_forwarding_logic\n",
        "// Pre-Conditions: Three u5 register addresses\n",
        "// Post-Conditions: Returns a 2 bit result indicating which is the most recent\n",
        "//////////////////////////////////////////////////////\n",
        "fn data_forwarding_logic( reg_exe: u5, reg_dm: u5, reg_write: u5 ) -> u2 {\n",
        "\n",
        "    match(reg_exe){\n",
        "      reg_write => u2:3,\n",
        "      reg_dm => u2:2,\n",
        "      _ => u2:0\n",
        "    }\n",
        "}\n",
        "\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: data_forwarding_mux\n",
        "// Pre-Conditions: Three u32 register values and a 2-bit select signal\n",
        "// Post-Conditions: Returns the most recently calculated data value\n",
        "//////////////////////////////////////////////////////\n",
        "fn data_forwarding_mux( data_exe: u32, data_mem: u32, data_wb: u32, sel: u2 ) -> u32 {\n",
        "\n",
        "  // Put wb before reg so that if all 3 are the same, we select wb over reg\n",
        "  match(sel){\n",
        "      u2:3 => data_wb,\n",
        "      u2:2 => data_mem,\n",
        "      _ => data_exe\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: risc_v_combinational\n",
        "// Pre-Conditions: For testing at this stage, we will have\n",
        "// * An instruction\n",
        "// * data_rs1 is the value that would come out of the register (which we don't have because no registers yet)\n",
        "// * data_rs2 is the value that would come out of the register (which we don't have because no registers yet)\n",
        "// * reg_mem: u5,\n",
        "// * data_mem: u32\n",
        "// * reg_wb: u5\n",
        "// * data_wb: u32\n",
        "// Post-Conditions: Outputs the value of the arithmetic logic unit\n",
        "//////////////////////////////////////////////////////\n",
        "\n",
        "fn risc_v_combinational( instr: INSTR, data_rs1: u32, data_rs2: u32, reg_mem: u5, data_mem: u32,reg_wb: u5, data_wb: u32 ) -> (u1, u32) {\n",
        "\n",
        "\n",
        " }\n",
        "\n",
        "\n",
        "#[test]\n",
        "fn risc_v_combinational_test_R_type() {\n",
        "\n",
        "  // Opcode for add = 0110011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 000\n",
        "  // rs1 = 21 = 10101\n",
        "  // rs2 = 22 = 10110\n",
        "  // funct7 = 0000000\n",
        "\n",
        "  // Set data memory reg to x23 and data to 21\n",
        "  // Set write back reg to 25 and data to 56\n",
        "\n",
        "  // Now, we will change the instruction to have rs1 be 23 so we use data_mem instead of rs1\n",
        "  // The data_mem should be forwarded back to rs1 and the result will be 21+28 = 49\n",
        "\n",
        "\n",
        "  // Now, we will change the instruction to have rs1 be 25 so we use data_wb instead of rs1\n",
        "  // The data_mem should be forwarded back to rs1 and the result will be 56+28 = 84\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:25, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, u32: 15, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:84) );\n",
        "\n",
        "  // Now we'll reset so rs1 is back to 21, and we will change rs2 to 23 so we use data_mem instead of rs2\n",
        "  // The data_mem should be forwarded back to rs1 and the result will be 15+21 = 36\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:23, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, u32: 15, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:36) );\n",
        "\n",
        "  // Now, we will change the instruction to have rs1 be 25 so we use data_wb instead of rs2\n",
        "  // The data_mem should be forwarded back to rs1 and the result will be 15+56 = 71\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:25, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, u32: 15, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:71) );\n",
        "\n",
        "  // We've fully tested data forwarding, so now we will reset the instruction and test subtraction. Change one bit in funct7\n",
        "  // Now we will subtract, so we get 15-28, which is -13, which is u1:1 and u32:0b11111111111111111111111111110011\n",
        "  let instr = INSTR{ funct7:u7:0b0100000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, u32: 15, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:1, u32:0b11111111111111111111111111110011) );\n",
        "\n",
        "  // Now we will swap the value\n",
        "  // Now we will subtract, so we get 28-15, which is +13\n",
        "  let instr = INSTR{ funct7:u7:0b0100000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, u32: 28, u32:15, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:13) );\n",
        "\n",
        "  // Change funct7 back to all 0's and change funct3 to 11\n",
        "  // Now, let's test AND.\n",
        "  let rs1_and:u32 = u32:0b10101010101010101010101010101010;\n",
        "  let rs2_and:u32 = u32:0b01010101010101010101010101010101;\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b111, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_and, rs2_and, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0) );\n",
        "\n",
        "  // Same, but 0R, where we only need to change funct3 to 0b110. The result will be all 1s\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b110, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_and, rs2_and, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0b11111111111111111111111111111111) );\n",
        "\n",
        "  // Same, but with XOR, where funct3 is 100, and the result is also also all 1s\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b100, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_and, rs2_and, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0b11111111111111111111111111111111) );\n",
        "\n",
        "  // And we'll test the same with OR\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b110, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_and, rs2_and, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0b11111111111111111111111111111111) );\n",
        "\n",
        "  // Now we will switch rs2 data to all 1s\n",
        "  let rs2_and:u32 = u32:0b11111111111111111111111111111111;\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b111, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_and, rs2_and, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0b10101010101010101010101010101010) );\n",
        "\n",
        "  // And we'll test the same with OR\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b110, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_and, rs2_and, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0b11111111111111111111111111111111) );\n",
        "\n",
        "  // Now, we will do Shift Left Logical. funct3 becomes 001 We will set rs1 to 10110, and then rs2 to 6.\n",
        "  // This is the same as multiplying 21 by 64, which is 1344\n",
        "  let rs1_sll:u32 = u32:21;\n",
        "  let rs2_sll:u32 = u32:6;\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b001, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_sll, rs2_sll, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:1344) );\n",
        "\n",
        "  // Now, we will do Shift Right Logical. funct3 becomes 101 We will set rs1 to 1344, and then rs2 to 6.\n",
        "  // This is the same as multiplying 1344 by 64, which is 21\n",
        "  let rs1_sll:u32 = u32:1344;\n",
        "  let rs2_sll:u32 = u32:6;\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b101, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_sll, rs2_sll, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:21) );\n",
        "\n",
        "  // Now, we will do Set Less Than. funct3 becomes 010 We will set rs1 to 21, and then rs2 to 16.\n",
        "  // This is the same as multiplying 1344 by 64, which is 21\n",
        "  let rs1_slt:u32 = u32:21;\n",
        "  let rs2_slt:u32 = u32:16;\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b010, rd:u5:0b10110, opcode:u7:0b0110011};\n",
        "  assert_eq(risc_v_combinational(instr, rs1_slt, rs2_slt, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:0) );\n",
        "\n",
        "  // Now, let's switch rs1 and rs2, which will give us 1\n",
        "  let rs1_slt:u32 = u32:16;\n",
        "  let rs2_slt:u32 = u32:21;\n",
        "  assert_eq(risc_v_combinational(instr, rs1_slt, rs2_slt, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:1) );\n",
        "\n",
        "}\n",
        "\n",
        "#[test]                                                                                                                                                                                                                                                                                     // fn risc_v_combinational( instr: INSTR, data_rs1: u32, data_rs2: u32, reg_mem: u5, data_mem: u32,reg_wb: u5, data_wb: u32 ) -> (u1, u32) {\n",
        "// fn risc_v_combinational( instr: INSTR, data_rs1: u32, data_rs2: u32, reg_mem: u5, data_mem: u32,reg_wb: u5, data_wb: u32 ) -> (u1, u32) {\n",
        "fn risc_v_combinational_test_I_type() {\n",
        "\n",
        "  // The I-Type Instructions are designed to be the same as the R-Type, except the rs2 and funct7 are combined to be the IMMEDIATE\n",
        "  // So we will grab the add, and change those values and the opcode\n",
        "\n",
        "  // Opcode for addi = 0010011\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 000\n",
        "  // rs1 = 21 = 10101\n",
        "  // We will make\n",
        "  // rs2 = 22 = 10110\n",
        "  // funct7 = 0000000\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0010011};\n",
        "\n",
        "  // Set data memory reg to x23 and data to 21\n",
        "  // Set write back reg to 25 and data to 56\n",
        "  // The I-Type Instruction should grab 22 instead of 28, so we get 15+22 = 37\n",
        "\n",
        "  // Now let's change funct7 to 0010000.\n",
        "  // This will change the value to 001000010110, which is 534. Adding 15 will give 549\n",
        "\n",
        "  // Now let's change funct7 to 1111111.\n",
        "  // This will change the value to 111111110110, which will sign extend to -10. Adding 15 will give 5\n",
        "  let instr = INSTR{ funct7:u7:0b1111111, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0010011};\n",
        "  assert_eq(risc_v_combinational(instr, u32:15, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:5) );\n",
        "\n",
        "  // Now let's change rd1 to 10.\n",
        "  // Now we should add 5 and -10, which will give -5\n",
        "  let instr = INSTR{ funct7:u7:0b1111111, rs2:u5:0b10110, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:0b0010011};\n",
        "  assert_eq(risc_v_combinational(instr, u32:5, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:1, u32:0b11111111111111111111111111111011) );\n",
        "\n",
        "}\n",
        "\n",
        "\n",
        "#[test]                                                                                                                                                                                                                                                                                     // fn risc_v_combinational( instr: INSTR, data_rs1: u32, data_rs2: u32, reg_mem: u5, data_mem: u32,reg_wb: u5, data_wb: u32 ) -> (u1, u32) {\n",
        "// fn risc_v_combinational( instr: INSTR, data_rs1: u32, data_rs2: u32, reg_mem: u5, data_mem: u32,reg_wb: u5, data_wb: u32 ) -> (u1, u32) {\n",
        "fn risc_v_combinational_test_lw() {\n",
        "\n",
        "  // The lw Instructions are designed to be the same as the I-Type\n",
        "  // We need to change Opcode and funct3\n",
        "\n",
        "  // Opcode for lw = u7:3\n",
        "  // rd = 22 = 10110\n",
        "  // funct3 = 010\n",
        "  // rs1 = 21 = 10101\n",
        "  // We will make\n",
        "  // rs2 = 22 = 10110\n",
        "  // funct7 = 0000000\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10100, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:3};\n",
        "  // The I-Type Instruction should grab 20 instead of 28, so we get 1000+20 = 1020\n",
        "  assert_eq(risc_v_combinational(instr, u32: 1000, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:1020) );\n",
        "\n",
        "  // Now we will make this negative 20 using 01100  for rs2 and 0b1111111 for funct7\n",
        "  let instr = INSTR{ funct7:u7:0b1111111, rs2:u5:0b01100, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10110, opcode:u7:3};\n",
        "  // The I-Type Instruction should grab -20 instead of 28, so we get 1000-20 = 980\n",
        "  assert_eq(risc_v_combinational(instr, u32: 1000, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:980) );\n",
        "\n",
        "}\n",
        "\n",
        "\n",
        "#[test]\n",
        "fn risc_v_combinational_test_sw() {\n",
        "\n",
        "  // The SB Instruction is designed to be different than lw, unlike MIPS or Albacore\n",
        "\n",
        "  // Opcode for sw = u7:0b0100011\n",
        "  // If we want to store at 20 -> Recall SB does a bitshift of 1 -> 20/2 is 4:1 in rd with 0 at 11\n",
        "  // rd = 0b:10100\n",
        "  // funct3 = 010\n",
        "  // rs1 = 21 = 10101\n",
        "  // We will make\n",
        "  // rs2 = 22 = 10110\n",
        "  // funct7 = 0000000\n",
        "  let instr = INSTR{ funct7:u7:0b0000000, rs2:u5:0b10100, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b10100, opcode:u7:0b0100011};\n",
        "  // The I-Type Instruction should grab 20 instead of 28, so we get 1000+20 = 1020\n",
        "  assert_eq(risc_v_combinational(instr, u32: 1000, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:1020) );\n",
        "\n",
        "  // Now we will make this negative 20\n",
        "  // 20 for 6 bits is 0 10100 -> -20 is 1 01100. Removing the LSB gives 1 0110. So the first four bits are 0110. Since it is negative, put 1\n",
        "  // Therefore, rd = 01101 and funct7 is 1111111\n",
        "  let instr = INSTR{ funct7:u7:0b1111111, rs2:u5:0b10100, rs1:u5:0b10101, funct3:u3:0b000, rd:u5:0b01101, opcode:u7:0b0100011};\n",
        "  assert_eq(risc_v_combinational(instr, u32: 1000, u32:28, u5:23, u32:21, u5:25, u32:56), (u1:0, u32:980) );\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "A9APSn9vQKfl"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the RISC-V Combinational Elements {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 150 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "hzwMVUOKQKyv"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## RISC-V Execute Stage with a DSLX Proc\n",
        "\n",
        "In this stage, we will briefly review DSLX procs, and how they are used to connect different stages of a pipelined datapath.\n",
        "\n",
        "> Note: We will review this and run it. The code as written will not compile. There is one \"error\" in the code, and we will discuss how the DSLX tools tells us how to fix it."
      ],
      "metadata": {
        "id": "WlwTf3CJeEdV"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=risc_v_execute_proc --pipeline_stages=1 --flop_inputs=true --flop_outputs=true --clock_period_ps=4615 --reset=reset\n",
        "\n",
        "// ALU Op constant values\n",
        "const ALU_OP_AND = u4:0;    // 0000\n",
        "const ALU_OP_OR = u4:1;     // 0001\n",
        "const ALU_OP_ADD = u4:2;    // 0010\n",
        "const ALU_OP_XOR = u4:3;    // 0011\n",
        "const ALU_OP_SUB = u4:6;    // 0110\n",
        "const ALU_OP_SLT = u4:7;    // 0111\n",
        "const ALU_OP_SLL = u4:8;    // 0100\n",
        "const ALU_OP_SRL = u4:9;    // 0101\n",
        "const ALU_OP_LUI = u4:10;  // 1010\n",
        "const ALU_OP_NOP = u4:15;   // 1111\n",
        "\n",
        "// Control Signal Enumberated Type\n",
        "const OPCODE_R_TYPE = u7:51;\n",
        "const OPCODE_I_TYPE = u7:19;\n",
        "const OPCODE_LW = u7:3;\n",
        "const OPCODE_SW = u7:35;\n",
        "const OPCODE_JALR = u7:103;\n",
        "const OPCODE_SB_TYPE = u7:99;\n",
        "const OPCODE_LUI = u7:55;\n",
        "const OPCODE_JAL = u7:111;\n",
        "\n",
        "// Control Signal Struct\n",
        "struct CONTROL_SIGNALS{\n",
        "    alu_src:u1,\n",
        "    alu_op:u2,\n",
        "    reg_write:u1,\n",
        "    mem_read:u1,\n",
        "    mem_write:u1,\n",
        "    mem_2_reg:u1,\n",
        "    pc_src:u1,\n",
        "    jump: u1\n",
        "}\n",
        "\n",
        "// Instruction Struct\n",
        "struct INSTR{\n",
        "    funct7: u7,\n",
        "    rs2: u5,\n",
        "    rs1: u5,\n",
        "    funct3: u3,\n",
        "    rd: u5,\n",
        "    opcode: u7\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: alu_controller\n",
        "// Pre-Conditions: funct7, funct3, and a 2-bit alu-op\n",
        "// Post-Conditions: Returns a 4-bit control signal for the ALU\n",
        "//////////////////////////////////////////////////////\n",
        "fn alu_controller(funct7: u7, funct3:u3, alu_op:u2 ) -> u4{\n",
        "\n",
        "    // lw and sw both alu_op = 0b00 -> returns add\n",
        "    if( alu_op == u2:0 ){\n",
        "        ALU_OP_ADD\n",
        "    }\n",
        "    // beq -> alu_op = 0b01 -> returns subtract\n",
        "    else if( alu_op == u2:1 ){\n",
        "        ALU_OP_SUB\n",
        "    }\n",
        "\n",
        "    // lui will sll by 12 -> 0b11 send ALU_OP_LUI to the ALU\n",
        "    else if( alu_op == u2:3 ){\n",
        "        ALU_OP_LUI\n",
        "    }\n",
        "\n",
        "    // All R-Type: alu_op = 0b01\n",
        "    else if( alu_op == u2:2 ){\n",
        "        match (funct7){\n",
        "            u7:0 => {\n",
        "                match(funct3){\n",
        "                    u3:0 => ALU_OP_ADD,\n",
        "                    u3:1 => ALU_OP_SLL,\n",
        "                    u3:2 => ALU_OP_SLT,\n",
        "                    u3:4 => ALU_OP_XOR,\n",
        "                    u3:5 => ALU_OP_SRL,\n",
        "                    u3:6 => ALU_OP_OR,\n",
        "                    u3:7 => ALU_OP_AND,\n",
        "                    _ => ALU_OP_NOP\n",
        "                }\n",
        "            },\n",
        "\n",
        "            u7:0b0100000 => {\n",
        "                match(funct3){\n",
        "                    u3:0 => ALU_OP_SUB,\n",
        "                    _ => ALU_OP_NOP\n",
        "                }\n",
        "            },\n",
        "\n",
        "            _ => ALU_OP_NOP\n",
        "        }\n",
        "    }\n",
        "\n",
        "    // Also account for No-Operation Here for the required else case\n",
        "    else{\n",
        "        ALU_OP_NOP\n",
        "    }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: Twos Complement\n",
        "// Pre-Conditions: 33 bit and an unsigned bit\n",
        "// Post-Conditions: Returns a 33-bit sign extended value\n",
        "//////////////////////////////////////////////////////\n",
        "fn twos_complement(value: u33, bit:u1) -> u33{\n",
        "\n",
        "    match(bit){\n",
        "      u1:0 => value,\n",
        "\n",
        "      _ => {\n",
        "        let sign_extend_val:u33 = signex(bit, u33:1);\n",
        "        (value ^ sign_extend_val) + u33:1\n",
        "      }\n",
        "    }\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: add_sub_32_with_carry\n",
        "// Pre-Conditions: Two 32 bit values and and an unsigned bit\n",
        "// Post-Conditions: Returns an overflow and a add/sub result\n",
        "//////////////////////////////////////////////////////\n",
        "fn add_sub_32_with_carry(a: u32, b: u32, add_sub: u1) -> (u1, u32) {\n",
        "\n",
        "  // Expand both busses from 32 to 33\n",
        "  let a_extend:u33 = a[31+:u1] ++ a;\n",
        "  let b_extend:u33 = b[31+:u1] ++ b;\n",
        "  let b_twos_complement:u33 = twos_complement(b_extend, add_sub);\n",
        "\n",
        "  let result_with_carry:u33 = a_extend + b_twos_complement;\n",
        "\n",
        "  // Get the first eight bits\n",
        "  // This notation uses the same notation as range in Python\n",
        "  // [0:32] actually gets the 32 bits from 0 to 31 where 32 is *exclusive*\n",
        "  let result = result_with_carry[0:32];\n",
        "\n",
        "  // To access one bit, use the bit you want and +:u1\n",
        "  let carry_bit = result_with_carry[32+:u1];\n",
        "\n",
        "  // Finally, return the sum and carry bit\n",
        "  (carry_bit, result)\n",
        "\n",
        "}\n",
        "\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: riscv_simple_alu\n",
        "// Pre-Conditions: Two 32 bit values and a 4-bit control signal\n",
        "// Post-Conditions: Returns an overflow and a 32-bit result\n",
        "//////////////////////////////////////////////////////\n",
        "fn riscv_simple_alu(rd1: u32, rd2:u32, alu_ctrl:u4 ) -> (u1, u32){\n",
        "\n",
        "    // Use if-else instead of match here because of the ADD/SUB case\n",
        "    if (alu_ctrl == ALU_OP_AND){\n",
        "        (u1:0, rd1 & rd2)\n",
        "    }\n",
        "    else if( alu_ctrl == ALU_OP_OR ){\n",
        "        (u1:0, rd1 | rd2)\n",
        "    }\n",
        "    else if (alu_ctrl == ALU_OP_ADD || alu_ctrl == ALU_OP_SUB) {\n",
        "\n",
        "        // Bit 2 is the difference between add and sub\n",
        "        let select = alu_ctrl[2+:u1];\n",
        "\n",
        "        // Returns (overflow, result)\n",
        "        add_sub_32_with_carry( rd1, rd2, select )\n",
        "    }\n",
        "    else if( alu_ctrl == ALU_OP_XOR ){\n",
        "        (u1:0, rd1 ^ rd2)\n",
        "    }\n",
        "    // Shift Left Logical Use <<\n",
        "    else if( alu_ctrl == ALU_OP_SLL ){\n",
        "        (u1:0, rd1 << rd2 )\n",
        "    }\n",
        "    // Shift Right Logical >>\n",
        "    else if( alu_ctrl == ALU_OP_SRL ){\n",
        "        (u1:0, rd1 >> rd2)\n",
        "    }\n",
        "    // Set Less Than - 1 if true, 0 otherwise\n",
        "    else if( alu_ctrl == ALU_OP_SLT ){\n",
        "        if( rd1 < rd2 ){\n",
        "            (u1:0, u32:1)\n",
        "        }\n",
        "        else{\n",
        "            (u1:0, u32:0)\n",
        "        }\n",
        "    }\n",
        "\n",
        "    // Take the 20 lsb of rd2 and shift left by 12\n",
        "    else if (alu_ctrl == ALU_OP_LUI){\n",
        "        (u1:0, rd2[0:20] ++ u12:0)\n",
        "    }\n",
        "\n",
        "    // Return both as 0 for No Operation\n",
        "    else if ( alu_ctrl == ALU_OP_NOP ){\n",
        "        (u1:0, u32:0)\n",
        "    }\n",
        "\n",
        "    // The results of jal and jalr come from PC, so we will just pass rd1 here\n",
        "    else{\n",
        "        (u1:0, rd1)\n",
        "    }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: mux_64_to_32\n",
        "// Pre-Conditions: Two 32 bit values and a select bit\n",
        "// Post-Conditions: Returns a 32-bit result\n",
        "//////////////////////////////////////////////////////\n",
        "fn mux_64_to_32( in0: u32, in1: u32, sel: u1 ) -> u32 {\n",
        "\n",
        "    match(sel){\n",
        "      u1:0 => in0,\n",
        "      _ => in1\n",
        "    }\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: data_forwarding_logic\n",
        "// Pre-Conditions: Three u5 register addresses\n",
        "// Post-Conditions: Returns a 2 bit result indicating which is the most recent\n",
        "//////////////////////////////////////////////////////\n",
        "fn data_forwarding_logic( reg_exe: u5, reg_dm: u5, reg_write: u5 ) -> u2 {\n",
        "\n",
        "    match(reg_exe){\n",
        "      reg_write => u2:3,\n",
        "      reg_dm => u2:2,\n",
        "      _ => u2:0\n",
        "    }\n",
        "}\n",
        "\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: data_forwarding_mux\n",
        "// Pre-Conditions: Three u32 register values and a 2-bit select signal\n",
        "// Post-Conditions: Returns the most recently calculated data value\n",
        "//////////////////////////////////////////////////////\n",
        "fn data_forwarding_mux( data_exe: u32, data_mem: u32, data_wb: u32, sel: u2 ) -> u32 {\n",
        "\n",
        "  // Put wb before reg so that if all 3 are the same, we select wb over reg\n",
        "  match(sel){\n",
        "      u2:3 => data_wb,\n",
        "      u2:2 => data_mem,\n",
        "      _ => data_exe\n",
        "  }\n",
        "\n",
        "}\n",
        "\n",
        "//////////////////////////////////////////////////////\n",
        "// Method: risc_v_execute_stage\n",
        "// Pre-Conditions: For testing at this stage, we will have\n",
        "// * An instruction\n",
        "// * data_rs1 is the value that would come out of the register (which we don't have because no registers yet)\n",
        "// * data_rs2 is the value that would come out of the register (which we don't have because no registers yet)\n",
        "// * reg_mem: u5,\n",
        "// * data_mem: u32\n",
        "// * reg_wb: u5\n",
        "// * data_wb: u32\n",
        "// Post-Conditions: Outputs the value of the arithmetic logic unit\n",
        "//////////////////////////////////////////////////////\n",
        "\n",
        "// ***************************************************************\n",
        "// ***************************************************************\n",
        "// ***The only difference here us the instr and control signals***\n",
        "// ***They are produced in the IM stage, prior to this stage   ***\n",
        "// ***************************************************************\n",
        "// ***************************************************************\n",
        "\n",
        "proc risc_v_execute_proc{\n",
        "\n",
        "    // define control as input channel\n",
        "    instr: chan<INSTR> in;\n",
        "    control_signals: chan<CONTROL_SIGNALS> in;\n",
        "    immediate: chan<u32> in;\n",
        "    data_rs1: chan<u32> in;\n",
        "    data_rs2: chan<u32> in;\n",
        "    reg_mem: chan<u5> in;\n",
        "    data_mem: chan<u32> in;\n",
        "    reg_wb: chan<u5> in;\n",
        "    data_wb: chan<u32> in;\n",
        "\n",
        "\n",
        "    // define output as an output channel\n",
        "    overflow: chan<u1> out;\n",
        "    result: chan<u32> out;\n",
        "\n",
        "    // There is no memory, so we define init with ()\n",
        "    init {\n",
        "        ()\n",
        "    }\n",
        "\n",
        "    // `config` takes external channels as parameters and returns channel used by the sequential logic.\n",
        "    // similar to the module input and output definitions in Verilog.\n",
        "    config( instr: chan<INSTR> in,\n",
        "        control_signals: chan<CONTROL_SIGNALS> in,\n",
        "        immediate: chan<u32> in,\n",
        "        data_rs1: chan<u32> in,\n",
        "        data_rs2: chan<u32> in,\n",
        "        reg_mem: chan<u5> in,\n",
        "        data_mem: chan<u32> in,\n",
        "        reg_wb: chan<u5> in,\n",
        "        data_wb: chan<u32> in,\n",
        "        overflow: chan<u1> out,\n",
        "        result: chan<u32> out\n",
        "    ){\n",
        "        ( instr, control_signals, immediate, data_rs1, data_rs2, reg_mem, data_mem, reg_wb, data_wb, overflow, result )\n",
        "    }\n",
        "\n",
        "    next(tok: token, state: () ) {\n",
        "\n",
        "      // receive one bit value control from the input channel.\n",
        "      let (tok_instr, instr_in) = recv(tok, instr);\n",
        "      let (tok_control_signals, control_signals_in) = recv(tok, control_signals);\n",
        "      let (tok_immediate, immediate_in) = recv(tok, immediate);\n",
        "      let (tok_data_rs1, data_rs1_in) = recv(tok, data_rs1);\n",
        "      let (tok_data_rs2, data_rs2_in) = recv(tok, data_rs2);\n",
        "      let (tok_reg_mem, reg_mem_in) = recv(tok, reg_mem);\n",
        "      let (tok_data_mem, data_mem_in) = recv(tok, data_mem);\n",
        "      let (tok_reg_wb, reg_wb_in) = recv(tok, reg_wb);\n",
        "      let (tok_data_wb, data_wb_in) = recv(tok, data_wb);\n",
        "\n",
        "      // Join all recv operation so they are performed in parallel.\n",
        "      let tok_risc_v_exe = join(tok_instr, tok_control_signals, tok_immediate, tok_data_rs1, tok_data_rs2, tok_reg_mem, tok_data_mem, tok_reg_wb, tok_data_wb);\n",
        "\n",
        "      // Combinational Process\n",
        "      // Use the instruction and the alu_op control signal to get the 4-bit ALU Control Signal\n",
        "      let alu_ctrl:u4 = alu_controller(instr_in.funct7, instr_in.funct3, control_signals_in.alu_op);\n",
        "\n",
        "      // Get the Data Forwarding Control - Use rs1 and rs2 from the instruction\n",
        "      let df_input_1:u2 = data_forwarding_logic( instr_in.rs1, reg_mem_in, reg_wb_in );\n",
        "      let df_input_2:u2 = data_forwarding_logic( instr_in.rs2, reg_mem_in, reg_wb_in );\n",
        "\n",
        "      // Get the Data Forwarding Data Results - Set df_result_1 as alu_input_1\n",
        "      let alu_input_1:u32 = data_forwarding_mux( data_rs1_in, data_mem_in, data_wb_in, df_input_1 );\n",
        "      let df_result_2:u32 = data_forwarding_mux( data_rs2_in, data_mem_in, data_wb_in, df_input_2 );\n",
        "\n",
        "      // Use ALUSrc control signal to differentiate between df_result_2 and immediate\n",
        "      let alu_input_2:u32 = mux_64_to_32( df_result_2, immediate_in, control_signals_in.alu_src );\n",
        "\n",
        "      // Finally, get the ALU and return the ALU's result\n",
        "      let (overflow_out, result_out) = riscv_simple_alu(alu_input_1, alu_input_2, alu_ctrl );\n",
        "\n",
        "      // send the result and carry to the output channel.\n",
        "      send(tok, overflow, overflow_out);\n",
        "      send(tok, result, result_out);\n",
        "\n",
        "    }\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "2gR4M6gCdiFb"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "Here is the expected error message (<b>emphasis added</b>)\n",
        "\n",
        "><code>xls.contrib.colab.XlsRuntimeError(b'E0425 13:39:15.440381    5330 run_pipeline_schedule.cc:372] <b>Unable to schedule with the specified clock period</b>; finding the shortest feasible clock period...\\nError: INVALID_ARGUMENT: <b>cannot achieve the specified clock period. Try `--clock_period_ps=4615`</b>.; Running pass #86: Pipeline Scheduling [short: pipesched]; Running pass #86: Top level scheduling pass pipeline [short: scheduling]')</code>\n",
        "\n",
        "What the tool is telling us is that the pipeline stage for this code requires a clock periof of 4615ps (216.684 MHz).\n",
        "\n",
        "So let's go back up to the top and change that number in the DSLX magic:\n",
        "> <code>--clock_period_ps=4615</code>"
      ],
      "metadata": {
        "id": "Bb6dtajye6av"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run this cell to synthesize the RISC-V Combinational Elements using a proc{display-mode: \"form\"}\n",
        "#@markdown - You will now be able to see the added sequential power consumption\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 4615 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 200 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "Qg8k9mJThw0I"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Moore's Law: Comparing sky130 and asap7\n",
        "\n",
        "Up to this point, we have exclusively used the fabricable Skywater 130nm technology to synthesize our circuits.\n",
        "\n",
        "The open-source tool kit for the Google XLS flow also provides access to the <a href = \"https://github.com/The-OpenROAD-Project/asap7\">asap7</a> 7nm Predictive PDK. A predictive PDK is an open-source theoretical PDK that allows for training on advanced nodes, but is not fabricable.\n",
        "\n",
        "So you can gain insight into the impact of transistor scaling on computer architectures, go back to the top of the notebook and change the PDK from sky130 to asap7. Then, come back and re-run the <code>risc_v_execute_proc</code> cell and synthesis, and let's compare the power and area of the two technologies.\n",
        "\n",
        "### Points of comparison\n",
        "\n",
        "<ol>\n",
        "  <li>The scheduling is reduced from 4615ps to 1852ps when we move to 7nm, so we gain a 2.49x improvement in performance</li>\n",
        "  <li>The area is reduced from 18258.762 μm² to 373.831 μm², so we gain a 48.84x improvement in area.</li>\n",
        "  <li>The power consumption increases from 4936.771 uW to 167082.265 uW, so we have a 33.84x increase in power.</li>\n",
        "  <li>Also, as you are now observing, the synthesis at advanced nodes takes much longer.</li>\n",
        "</ol>\n",
        "\n",
        "### Architecture PPA Analysis\n",
        "\n",
        "In Computer Architecture design, this analysis is known as PPA (Power, Performance, and Area.) A common phrase in industry is \"Everyone wants their chip to have low power, high performance, and low area cost... pick two.\n",
        "\n",
        "### Reset to Sky130\n",
        "\n",
        "Go back up and select Sky130 again, so we can do our work in a fabricable technology that synthesizes faster, which suits our classroom needs."
      ],
      "metadata": {
        "id": "NK4uVKb_lG4k"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## MIPS Multicycle Datapath\n",
        "\n",
        "We will build upon our understanding of the FSM design to develop a multicycle datapath controller. In the pipelined datapath that we have studied so far, new control signals are produced every cycle, so we do not need to store memory elements. However, with multicycle implementations like albaCore,  \n",
        "\n",
        "The predecessor of the RISC-V datapath was MIPS, and MIPS has a multicycle implementation (which is not too dissimilar to albaCore). The FSM contains eight control signals, including 3 which are two bit signals.\n",
        "\n",
        "> Note: While you will not be expected to demonstrate understanding of this specific datapath, reading over the intent of these control signals will strengthen your understanding and help you when you design the FSM for the albaCore datapath.\n",
        "\n",
        "<ul>\n",
        "  <li><b>MemRead</b> - Reads from the memory (which has the Instruction and Data Memory Combined</li>\n",
        "  <li><b>ALUSrcA</b> - Decides between the output of Register rs1 and PC</li>\n",
        "  <li><b>IorD</b> - Chooses between the Program Counter as the input to the address to get the <b>I</b>nstruction, <b>or</b> the address from the write back stage to write <b>D</b>ata.</li>\n",
        "  <li><b>IRWrite</b> - Write to the Instruction Data Register if 1 (indicates the cycle where an instruction starts.)</li>\n",
        "  <li><b>RegWrite</b> - Write to the register if 1</li>\n",
        "  <li><b>ALUSrcB</b> - A two bit signal that selects between the output of Register rs2, the immediate value, and the immediate value shifted by 2 (for branching) and \"4\" (for PC+4) </li>\n",
        "  <li><b>ALUOp</b> - A two bit signal that sent to the ALU Controller</li>\n",
        "  <li><b>Mem2Reg</b> - Selects between the ALU output and the memory output for the input to the registers (just like RISC-V)</li>\n",
        "  <li><b>RegDst</b> - Used to select between rs2 and rd for R/I-type instructions.</li>\n",
        "  <li><b>PCSource</b> - A two bit signal used to differentiate between PC+4, the calculated branch address, and the calculated jump address</li>\n",
        "  <li><b>PCWrite</b> - Determines when we want to update the Program Counter</li>\n",
        "  <li><b>PCWriteCond</b> - Determines when we want to use the branch address</li>\n",
        "</ul>\n",
        "\n",
        "The image below shows a reduced version of the MIPS FSM flow chart. We will only address the instructions in the chart in our example FSM.\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/MIPS%20FSM.png?raw=true\" height=400>\n",
        "\n",
        "And for your reference, here is the MIPS Multicycle Datapath that will our FSM would drive:\n",
        "\n",
        "<img src = \"https://github.com/mmorri22/cse30321/blob/main/xls/Reading%2014/MIPS%20Multicycle.png?raw=true\" height=400>\n",
        "\n",
        "## Step 1 - Combinational Logic"
      ],
      "metadata": {
        "id": "DfS1CKvNpuFM"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=mips_multicylce_fsm_proc --pipeline_stages=1 --flop_inputs=false --flop_outputs=false --clock_period_ps=1022 --reset=reset\n",
        "\n",
        "import std;\n",
        "\n",
        "// Constants corresponding to the state number in the diagram above\n",
        "const INSTRUCTION_FETCH = u4:0;\n",
        "const INSTRUCTION_DECODE = u4:1;\n",
        "const EXE_LW_SW = u4:2;\n",
        "const EXE_R_TYPE = u4:3;\n",
        "const EXE_BEQ = u4:4;\n",
        "const EXE_JUMP = u4:5;\n",
        "const DM_LW = u4:6;\n",
        "const DM_SW = u4:7;\n",
        "const DM_R_TYPE = u4:8;\n",
        "const WB_LW = u4:9;\n",
        "\n",
        "// Constants for the MIPS Opcodes\n",
        "const OPCODE_R_TYPE = u6:0;\n",
        "const OPCODE_LW = u6:0x23;\n",
        "const OPCODE_SW = u6:0x2b;\n",
        "const OPCODE_BEQ = u6:0x04;\n",
        "const OPCODE_JUMP = u6:0x02;\n",
        "\n",
        "struct CONTROL_SIGNALS{\n",
        "    i_or_d:u1,\n",
        "    mem_read:u1,\n",
        "    mem_write:u1,\n",
        "    ir_write:u1,\n",
        "    reg_write:u1,\n",
        "    reg_dst:u1,\n",
        "    mem_2_reg:u1,\n",
        "    alu_src_a:u1,\n",
        "    alu_src_b:u2,\n",
        "    alu_op:u2,\n",
        "    pc_src:u2,\n",
        "    pc_write:u1,\n",
        "    pc_write_cond:u1\n",
        "}\n",
        "\n",
        "struct FSM_MEMORY_ELEMENTS{\n",
        "    state:u4,\n",
        "    control_signals:CONTROL_SIGNALS\n",
        "}\n",
        "\n",
        "fn no_op_control_signals() -> CONTROL_SIGNALS{\n",
        "\n",
        "    // Return control signals with all 0s in the event of a bad opcode\n",
        "    CONTROL_SIGNALS{ i_or_d:u1:0, mem_read:u1:0, mem_write:u1:0, ir_write:u1:0, reg_write:u1:0, reg_dst:u1:0, mem_2_reg:u1:0, alu_src_a:u1:0, alu_src_b:u2:0, alu_op:u2:0, pc_src:u2:0, pc_write:u1:0, pc_write_cond:u1:0 }\n",
        "}\n",
        "\n",
        "fn mips_multicylce_fsm_logic( opcode:u6, curr_state:u4, control_signals:CONTROL_SIGNALS ) -> FSM_MEMORY_ELEMENTS {\n",
        "\n",
        "    match( curr_state ){\n",
        "\n",
        "        INSTRUCTION_FETCH => {\n",
        "            // Update Signals\n",
        "            FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_DECODE,  control_signals:CONTROL_SIGNALS{ i_or_d:u1:0, mem_read:u1:1, ir_write:u1:1, alu_src_a:u1:0, alu_src_b:u2:1, pc_src:u2:0, alu_op:u2:0, pc_write:u1:0,  .. control_signals } }\n",
        "\n",
        "        },\n",
        "\n",
        "        INSTRUCTION_DECODE => {\n",
        "\n",
        "            if(opcode == OPCODE_R_TYPE){\n",
        "                FSM_MEMORY_ELEMENTS{ state:EXE_R_TYPE,  control_signals:CONTROL_SIGNALS{ alu_src_a:u1:0, alu_src_b:u2:3, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "            }\n",
        "            else if(opcode == OPCODE_LW || opcode == OPCODE_SW){\n",
        "                FSM_MEMORY_ELEMENTS{ state:EXE_LW_SW,  control_signals:CONTROL_SIGNALS{ alu_src_a:u1:0, alu_src_b:u2:3, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "            }\n",
        "            else if(opcode == OPCODE_BEQ){\n",
        "                FSM_MEMORY_ELEMENTS{ state:EXE_BEQ,  control_signals:CONTROL_SIGNALS{ alu_src_a:u1:0, alu_src_b:u2:3, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "            }\n",
        "            else if(opcode == OPCODE_JUMP){\n",
        "                FSM_MEMORY_ELEMENTS{ state:EXE_BEQ,  control_signals:CONTROL_SIGNALS{ alu_src_a:u1:0, alu_src_b:u2:3, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "            }\n",
        "\n",
        "            // Else: No Operation - Send all 0s\n",
        "            else{\n",
        "              FSM_MEMORY_ELEMENTS{ state:u4:0, control_signals:no_op_control_signals() }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        EXE_LW_SW => {\n",
        "\n",
        "            match( opcode ){\n",
        "                OPCODE_LW => {\n",
        "                    FSM_MEMORY_ELEMENTS{ state:DM_LW, control_signals:CONTROL_SIGNALS{ alu_src_a:u1:1, alu_src_b:u2:1, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "                },\n",
        "                OPCODE_SW => {\n",
        "                    FSM_MEMORY_ELEMENTS{ state:DM_SW, control_signals:CONTROL_SIGNALS{ alu_src_a:u1:1, alu_src_b:u2:1, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "                },\n",
        "\n",
        "                // Else: No Operation - Send all 0s\n",
        "                _ => {\n",
        "                    FSM_MEMORY_ELEMENTS{ state:u4:0, control_signals:no_op_control_signals() }\n",
        "                }\n",
        "            }\n",
        "        },\n",
        "\n",
        "        EXE_R_TYPE => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:DM_R_TYPE, control_signals:CONTROL_SIGNALS{ alu_src_a:u1:1, alu_src_b:u2:0, alu_op:u2:0, pc_write_cond:u1:0,  .. control_signals } }\n",
        "        },\n",
        "\n",
        "        EXE_BEQ => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_FETCH, control_signals:CONTROL_SIGNALS{ alu_src_a:u1:1, alu_src_b:u2:0, alu_op:u2:1, pc_src:u2:1, pc_write_cond:u1:1,  .. control_signals } }\n",
        "        },\n",
        "\n",
        "        EXE_JUMP => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_FETCH, control_signals:CONTROL_SIGNALS{ pc_src:u2:2, pc_write:u1:1,  .. control_signals } }\n",
        "        },\n",
        "\n",
        "        DM_LW => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:WB_LW, control_signals:CONTROL_SIGNALS{ mem_read:u1:1, i_or_d:u1:1, pc_write_cond:u1:0,  .. control_signals } }\n",
        "        },\n",
        "\n",
        "        DM_SW => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_FETCH, control_signals:CONTROL_SIGNALS{ mem_write:u1:1, i_or_d:u1:1, pc_write_cond:u1:0,  .. control_signals } }\n",
        "        },\n",
        "\n",
        "        DM_R_TYPE => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_FETCH, control_signals:CONTROL_SIGNALS{ reg_write:u1:1, reg_dst:u1:1, mem_2_reg:u1:0, pc_write_cond:u1:0, .. control_signals } }\n",
        "        },\n",
        "\n",
        "        WB_LW => {\n",
        "            FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_FETCH, control_signals:CONTROL_SIGNALS{ reg_write:u1:1, reg_dst:u1:0, mem_2_reg:u1:1, pc_write_cond:u1:0, .. control_signals } }\n",
        "        },\n",
        "\n",
        "        // Irrefutable Pattern: NO_OP\n",
        "        _ => {\n",
        "            // Set all the control signals to 0\n",
        "            FSM_MEMORY_ELEMENTS{ state:u4:0, control_signals:no_op_control_signals() }\n",
        "        }\n",
        "\n",
        "    }\n",
        "}\n",
        "\n",
        "\n",
        "proc mips_multicylce_fsm_proc {\n",
        "\n",
        "    // define `opcode as the input channel\n",
        "    opcode: chan<u6> in;\n",
        "\n",
        "    // define the control signals as the output channel\n",
        "    control_signals: chan<CONTROL_SIGNALS> out;\n",
        "\n",
        "    // For the init, create a CONTROL_SIGNALS with the values in the Start state in the Finite State Machine\n",
        "    // the u4:0 will correspond to the next_state value, which will initialize as INSTRUCTION_FETCH\n",
        "    // The four signals that are explicitly stated are:\n",
        "    // pc_write = 1, ir_write = 1, mem_write = 1, reg_write = 0\n",
        "    // All others are X, so we will just define them as 0\n",
        "\n",
        "    init {\n",
        "        FSM_MEMORY_ELEMENTS{ state:INSTRUCTION_FETCH, control_signals:CONTROL_SIGNALS{ i_or_d:u1:0, mem_read:u1:0, mem_write:u1:1, ir_write:u1:1, reg_write:u1:0, reg_dst:u1:0, mem_2_reg:u1:0, alu_src_a:u1:0, alu_src_b:u2:0, alu_op:u2:0, pc_src:u2:0, pc_write:u1:1, pc_write_cond:u1:0} }\n",
        "    }\n",
        "\n",
        "    // `config` takes external channels as parameters and returns channel used by the sequencial logic.\n",
        "    config(opcode: chan<u6> in, control_signals: chan<CONTROL_SIGNALS> out) {\n",
        "        (opcode, control_signals)\n",
        "    }\n",
        "\n",
        "    next(tok: token, curr_state:FSM_MEMORY_ELEMENTS ) {\n",
        "\n",
        "        // receive one bit value control from the input channel.\n",
        "        let (tok_a, opcode_in) = recv(tok, opcode);\n",
        "\n",
        "        // join the input\n",
        "        let tok_b = join(tok_a);\n",
        "\n",
        "        let next_state:FSM_MEMORY_ELEMENTS = mips_multicylce_fsm_logic(opcode_in, curr_state.state, curr_state.control_signals );\n",
        "\n",
        "        // send the result and carry to the output channel.\n",
        "        send(tok, control_signals, next_state.control_signals);\n",
        "\n",
        "        // return the accumulated result as the new state.\n",
        "        next_state\n",
        "    }\n",
        "\n",
        "}"
      ],
      "metadata": {
        "id": "eIhXySJ1p0Fb"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Now we will synthesize the MIPS Multicycle FSM {display-mode: \"form\"}\n",
        "#@markdown - Click the ▷ button to run synthesis, static timing analysis and global placement\n",
        "#@markdown - These sizes are picked to show the small AND logic structure up close\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 24791 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 41 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 55 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} μm²', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "cpmSS5h5p2mf"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "KQ-T1l3-UHxE"
      },
      "source": [
        "# 📄 README\n",
        "\n",
        "Like what you see? 🤝 [Contact us](https://docs.google.com/forms/d/e/1FAIpQLSd1DNMoOxxr73mkIrZXhDWd1gn-jSsL7SMQry6y_JK0caDKlg/viewform?resourcekey=0-1YtZY34PHo-vug_UmFrMQg) 💬 [Join the chat](https://chat.google.com/room/AAAA8aUpxQc?cls=4)"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "MZmtJz7yczHf"
      },
      "source": [
        "# 🔒 Privacy\n",
        "\n",
        " `%%dslx` cell execution count is tracked using [Google Analytics](https://developers.google.com/analytics)."
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3 (ipykernel)",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.9.13"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}