// Seed: 53725024
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  assign module_2._id_1 = 0;
  assign module_1.id_0 = 0;
  parameter id_6 = -1;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    input  wire  id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd95,
    parameter id_4 = 32'd26
) (
    input  tri0 id_0,
    input  tri0 _id_1,
    output wor  id_2,
    output wand id_3,
    input  tri0 _id_4,
    input  wire id_5
);
  wire id_7;
  logic [id_1 : id_4] id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
