Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a204942f21384b7a9463467567df2474 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L grlib -L simprims_ver -L secureip --snapshot ahbmaster_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ahbmaster_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'ahbmaster' does not have generic 'hindex' [C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd:16]
ERROR: [VRFC 10-718] formal port <ahbmi> does not exist in entity <ahbmaster>.  Please compare the definition of block <ahbmaster> to its component declaration and its instantion to detect the mismatch. [C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd:20]
ERROR: [VRFC 10-718] formal port <ahbmo> does not exist in entity <ahbmaster>.  Please compare the definition of block <ahbmaster> to its component declaration and its instantion to detect the mismatch. [C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd:21]
ERROR: [VRFC 10-718] formal port <dmai> does not exist in entity <ahbmaster>.  Please compare the definition of block <ahbmaster> to its component declaration and its instantion to detect the mismatch. [C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd:22]
ERROR: [VRFC 10-718] formal port <dmao> does not exist in entity <ahbmaster>.  Please compare the definition of block <ahbmaster> to its component declaration and its instantion to detect the mismatch. [C:/Users/Javier/Documents/GitHub/AHBmaster/maestro_amba.srcs/sim_1/imports/new/ahbmaster_tb.vhd:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
