#ifndef _SI_CONFIG_H_
#define_SI_CONFIG_H_


#include "stm32f10x.h"

//#include "mytypedef.h"

//433MHz-1kHz
// # WB filter 3 (BW =  40.13 kHz);  NB-filter 3 (BW = 40.13 kHz)
#define M4_1k_RF_MODEM_MOD_TYPE_12 0x11, 0x20, 0x0C, 0x00, 0x02, 0x00, 0x07, 0x00, 0x27, 0x10, 0x01, 0x8C, 0xBA, 0x80, 0x00, 0x00
#define M4_1k_RF_MODEM_FREQ_DEV_0_1 0x11, 0x20, 0x01, 0x0C, 0x51
#define M4_1k_RF_MODEM_TX_RAMP_DELAY_8 0x11, 0x20, 0x08, 0x18, 0x01, 0x80, 0x08, 0x03, 0x80, 0x00, 0x32, 0x20
#define M4_1k_RF_MODEM_BCR_OSR_1_9 0x11, 0x20, 0x09, 0x22, 0x03, 0x2D, 0x00, 0xA1, 0x52, 0x00, 0x51, 0x02, 0xC2
#define M4_1k_RF_MODEM_AFC_GEAR_7 0x11, 0x20, 0x07, 0x2C, 0x04, 0x36, 0x80, 0x01, 0x60, 0xBD, 0x80
#define M4_1k_RF_MODEM_AGC_WINDOW_SIZE_9 0x11, 0x20, 0x09, 0x38, 0x11, 0xB2, 0xB2, 0x00, 0x02, 0x80, 0x00, 0x00, 0x2B
#define M4_1k_RF_MODEM_OOK_CNT1_9 0x11, 0x20, 0x09, 0x42, 0xA4, 0x02, 0xD6, 0x81, 0x00, 0x85, 0x01, 0x80, 0xFF
#define M4_1k_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12 0x11, 0x21, 0x0C, 0x00, 0xCC, 0xA1, 0x30, 0xA0, 0x21, 0xD1, 0xB9, 0xC9, 0xEA, 0x05, 0x12, 0x11
#define M4_1k_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12 0x11, 0x21, 0x0C, 0x0C, 0x0A, 0x04, 0x15, 0xFC, 0x03, 0x00, 0xCC, 0xA1, 0x30, 0xA0, 0x21, 0xD1
#define M4_1k_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12 0x11, 0x21, 0x0C, 0x18, 0xB9, 0xC9, 0xEA, 0x05, 0x12, 0x11, 0x0A, 0x04, 0x15, 0xFC, 0x03, 0x00

//433MHz-100kHz
// # WB filter 3 (BW = 321.06 kHz);  NB-filter 3 (BW = 321.06 kHz)
#define M4_100k_RF_MODEM_MOD_TYPE_12 0x11, 0x20, 0x0C, 0x00, 0x02, 0x00, 0x07, 0x0F, 0x42, 0x40, 0x01, 0x8C, 0xBA, 0x80, 0x00, 0x1F
#define M4_100k_RF_MODEM_FREQ_DEV_0_1 0x11, 0x20, 0x01, 0x0C, 0x82
#define M4_100k_RF_MODEM_TX_RAMP_DELAY_8 0x11, 0x20, 0x08, 0x18, 0x01, 0x80, 0x08, 0x03, 0x80, 0x00, 0x00, 0x20
#define M4_100k_RF_MODEM_BCR_OSR_1_9 0x11, 0x20, 0x09, 0x22, 0x00, 0x82, 0x03, 0xF0, 0x3F, 0x01, 0xF8, 0x02, 0xC2
#define M4_100k_RF_MODEM_AFC_GEAR_7 0x11, 0x20, 0x07, 0x2C, 0x04, 0x47, 0x82, 0xA0, 0x02, 0xC0, 0x80
#define M4_100k_RF_MODEM_AGC_WINDOW_SIZE_9 0x11, 0x20, 0x09, 0x38, 0x11, 0x1C, 0x1C, 0x00, 0x02, 0x80, 0x00, 0x00, 0x29
#define M4_100k_RF_MODEM_OOK_CNT1_9 0x11, 0x20, 0x09, 0x42, 0xA4, 0x02, 0xD6, 0x83, 0x01, 0xA0, 0x01, 0x80, 0xFF
#define M4_100k_RF_MODEM_CHFLT_RX1_CHFLT_COE13_7_0_12 0x11, 0x21, 0x0C, 0x00, 0xCC, 0xA1, 0x30, 0xA0, 0x21, 0xD1, 0xB9, 0xC9, 0xEA, 0x05, 0x12, 0x11
#define M4_100k_RF_MODEM_CHFLT_RX1_CHFLT_COE1_7_0_12 0x11, 0x21, 0x0C, 0x0C, 0x0A, 0x04, 0x15, 0xFC, 0x03, 0x00, 0xCC, 0xA1, 0x30, 0xA0, 0x21, 0xD1
#define M4_100k_RF_MODEM_CHFLT_RX2_CHFLT_COE7_7_0_12 0x11, 0x21, 0x0C, 0x18, 0xB9, 0xC9, 0xEA, 0x05, 0x12, 0x11, 0x0A, 0x04, 0x15, 0xFC, 0x03, 0x00
#define M4_100k_RF_SYNTH_PFDCP_CPFF_7 0x11, 0x23, 0x07, 0x00, 0x34, 0x04, 0x0B, 0x04, 0x07, 0x70, 0x03

//433MHz-400kHz	
	
// # WB filter 1 (BW = 793.61 kHz);  NB-filter 1 (BW = 793.61 kHz)
#define M4_400k_RF_MODEM_MOD_TYPE_12 0x11, 0x20, 0x0C, 0x00, 0x02, 0x00, 0x07, 0x3D, 0x09, 0x00, 0x01, 0x8C, 0xBA, 0x80, 0x00, 0x5E
#define M4_400k_RF_MODEM_FREQ_DEV_0_1 0x11, 0x20, 0x01, 0x0C, 0x86
#define M4_400k_RF_MODEM_TX_RAMP_DELAY_8 0x11, 0x20, 0x08, 0x18, 0x01, 0x00, 0x08, 0x03, 0x80, 0x00, 0x00, 0x30
#define M4_400k_RF_MODEM_BCR_OSR_1_9 0x11, 0x20, 0x09, 0x22, 0x00, 0x41, 0x07, 0xE0, 0x7E, 0x05, 0x40, 0x02, 0x00
#define M4_400k_RF_MODEM_AFC_GEAR_7 0x11, 0x20, 0x07, 0x2C, 0x00, 0x23, 0x8F, 0xFF, 0x01, 0xAF, 0xA0
#define M4_400k_RF_MODEM_AGC_WINDOW_SIZE_9 0x11, 0x20, 0x09, 0x38, 0x21, 0x09, 0x09, 0x00, 0x02, 0x60, 0x00, 0x00, 0x28
#define M4_400k_RF_MODEM_OOK_CNT1_9 0x11, 0x20, 0x09, 0x42, 0xA4, 0x03, 0xD6, 0x03, 0x02, 0xE1, 0x01, 0x80, 0xFF
#define M4_400k_RF_PA_TC_1 0x11, 0x22, 0x01, 0x03, 0x5D
#define M4_400k_RF_SYNTH_PFDCP_CPFF_7 0x11, 0x23, 0x07, 0x00, 0x01, 0x05, 0x0B, 0x05, 0x02, 0x00, 0x03



#endif //_OLED_H_
