Adiletta, M., Rosenbluth, M., Bernstein, D., Wolrich, G., and Wilkinson, H. 2002. The next generation of Intel IXP network processors. Network Process. 6, 3.
Karsten Albers , Frank Bodmann , Frank Slomka, Hierarchical Event Streams and Event Dependency Graphs: A New Computational Model for Embedded Real-Time Systems, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.97-106, July 05-07, 2006[doi>10.1109/ECRTS.2006.12]
Sebastian Altmeyer , Claire Burguiere, A New Notion of Useful Cache Block to Improve the Bounds of Cache-Related Preemption Delay, Proceedings of the 2009 21st Euromicro Conference on Real-Time Systems, p.109-118, July 01-03, 2009[doi>10.1109/ECRTS.2009.21]
Alexandru Andrei , Petru Eles , Zebo Peng , Jakob Rosen, Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 21st International Conference on VLSI Design, p.103-110, January 04-08, 2008[doi>10.1109/VLSI.2008.33]
Jonathan Barre , Christine Rochange , Pascal Sainrat, A predictable simultaneous multithreading scheme for hard real-time, Proceedings of the 21st international conference on Architecture of computing systems, February 25-28, 2008, Dresden, Germany
Bekooij, M., Moreira, O., Poplavko, P., Mesman, B., Pastrnak, M., and van Meerbergen, J. 2004. Predictable embedded multiprocessor system design. In Proceedings of the SCOPES Workshop. Springer-Verlag, Berlin.
Marko Bertogna , Michele Cirinei, Response-Time Analysis for Globally Scheduled Symmetric Multiprocessor Platforms, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.149-160, December 03-06, 2007[doi>10.1109/RTSS.2007.41]
K. Bletsas , N. C. Audsley, Extended Analysis with Reduced Pessimism for Systems with Limited Parallelism, Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.525-531, August 17-19, 2005[doi>10.1109/RTCSA.2005.48]
Björn B. Brandenburg , John M. Calandrino , Aaron Block , Hennadiy Leontyev , James H. Anderson, Real-Time Synchronization on Multiprocessors: To Block or Not to Block, to Suspend or Spin?, Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, p.342-353, April 22-24, 2008[doi>10.1109/RTAS.2008.27]
J. V. Busquets-Mataix , J. J. Serrano , R. Ors , P. Gil , A. Wellings, Adding instruction cache effect to schedulability analysis of preemptive real-time systems, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.204, June 10-12, 1996
Samarjit Chakraborty , Simon Kunzli , Lothar Thiele, A General Framework for Analysing System Properties in Platform-Based Embedded System Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.10190, March 03-07, 2003
Crowley, P. and Baer, J. 2003. Worst-case execution time estimation for hardware-assisted multithreaded processors. In Proceedings of the 2nd Workshop on Network Processors. IEEE, Los Alamitos, CA, 36--47.
Ericsson, C., Wall, A., and Yi, W. 1998. Timed automata as task models for event-driven systems. In Proceedings of Nordic Workshop on Programming Theory. vol. 63.
Sonya Gary , Pete Ippolito , Gianfranco Gerosa , Carl Dietz , Jim Eno , Hector Sanchez, PowerPC 603, A Microprocessor for Portable Computers, IEEE Design & Test, v.11 n.4, p.14-23, October 1994[doi>10.1109/54.329447]
M. González Harbour , J. J.  Gutiérrez García , J. C.  Palencia Gutiérrez , J. M.  Drake Moyano, MAST: Modeling and Analysis Suite for Real Time Applications, Proceedings of the 13th Euromicro Conference on Real-Time Systems, p.125, June 13-15, 2001
Gresser, K. 1993. An event model for deadline verification of hard real-time systems. In Proceedings of the 5th Euromicro Workshop on Real-Time Systems. IEEE, Los Alamitos, CA, 118--123.
Gutiérrez, J., García, J., and Harbour, M. 1997. On the schedulability analysis for distributed hard real-time systems. In Proceedings of the 9th Euromicro Workshop on Real-Time Systems. IEEE, Los Alamitos, CA, 136--143.
Martijn Hendriks , Marcel Verhoef, Timed automata based analysis of embedded system architectures, Proceedings of the 20th international conference on Parallel and distributed processing, p.179-179, April 25-29, 2006, Rhodes Island, Greece
Henriksson, T., van der Wolf, P., Jantsch, A., and Bruce, A. 2007. Network calculus applied to verification of memory access pin SoCs. In Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia. IEEE, Los Alamitos, CA.
Thomas A. Henzinger , Slobodan Matic, An Interface Algebra for Real-Time Components, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.253-266, April 04-07, 2006[doi>10.1109/RTAS.2006.11]
Ivers, M., Janarthanan, B., and Ernst, R. 2007. Predictable performance on multithreaded architectures for streaming protocol processing. In Proceedings of the 15th International Conference on Real-Time and Network Systems. http://rtns07.irisa.fr/fichiers/actes.pdf.
Joseph, M. and Pandya, P. 1986. Finding response times in a real-time system. Comput. J. 29, 5, 390.
Raimund Kirner , Peter Puschner, Obstacles in Worst-Case Execution Time Analysis, Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing, p.333-339, May 05-07, 2008[doi>10.1109/ISORC.2008.65]
Chang-Gun Lee , Kwangpo Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Bounding Cache-Related Preemption Delay for Real-Time Systems, IEEE Transactions on Software Engineering, v.27 n.9, p.805-826, September 2001[doi>10.1109/32.950317]
Lee, E., Neuendorffer, S., and Wirthlin, M. 2003. Actor-oriented design of embedded hardware and software systems. J. Circuits Syst. Comput. 12, 3, 231--260.
Lehoczky, J. 1990. Fixed priority scheduling of periodic task sets with arbitrary deadlines. In Proceedings of the 11th Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 201--209.
Aloysius K. Mok , Deji Chen, A Multiframe Model for Real-Time Tasks, IEEE Transactions on Software Engineering, v.23 n.10, p.635-645, October 1997[doi>10.1109/32.637146]
J. C. Palencia , M. González Harbour, Schedulability Analysis for Tasks with Static and Dynamic Offsets, Proceedings of the IEEE Real-Time Systems Symposium, p.26, December 02-04, 1998
Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002[doi>10.1109/MDT.2002.1047740]
Petters, S. and Farber, G. 2001. Scheduling analysis with respect to hardware related preemption delay. In Proceedings of the Workshop on Real-Time Embedded Systems. IEEE, Los Alamitos, CA.
Paul Pop , Petru Eles , Zebo Peng, Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.10184, March 03-07, 2003
Traian Pop , Paul Pop , Petru Eles , Zebo Peng , Alexandru Andrei, Timing Analysis of the FlexRay Communication Protocol, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.203-216, July 05-07, 2006[doi>10.1109/ECRTS.2006.31]
Kai Richter , Razvan Racu , Rolf Ernst, Scheduling Analysis Integration for Heterogeneous Multiprocessor SoC, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.236, December 03-05, 2003
Simon Schliecker , Matthias Ivers , Rolf Ernst, Integrated analysis of communicating tasks in MPSoCs, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176325]
Schliecker, S., Ivers, M., and Ernst, R. 2006b. Memory access patterns for the analysis of MPSoCs. In Proceedings of the North-East Workshop on Circuits and Systems. IEEE, Los Alamitos, CA, 249--252.
Schliecker, S., Negrean, M., and Ernst, R. 2009. Response-time analysis in multicore ecus with shared resources. IEEE Trans. Ind. Inf. 5, 4.
Simon Schliecker , Mircea Negrean , Rolf Ernst, Bounding the shared resource load for the performance analysis of multiprocessor systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Simon Schliecker , Mircea Negrean , Gabriela Nicolescu , Pierre Paulin , Rolf Ernst, Reliable performance analysis of a multicore multithreaded system-on-chip, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450172]
Simon Schliecker , Jonas Rox , Matthias Ivers , Rolf Ernst, Providing accurate event models for the analysis of heterogeneous multiprocessor systems, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450177]
Schoeberl, M. and Puschner, P. 2009. Is chip-multiprocessing the end of real-time scheduling&quest; In Proceedings of the 9th International Workshop on Worst-Case Execution Time Analysis. http://www.jopdesign.com/doc/cmp_wcet2009.pdf.
The ARM9 Family - High Performance Microprocessors for Embedded Applications, Proceedings of the International Conference on Computer Design, p.230, October 05-05, 1998
Staschulat, J. 2005. Symta/p - Performance Verification for Complex Embedded Systems v1.2. http://sourceforge.net/projects/symtap/.
Jan Staschulat , Rolf Ernst, Scalable precision cache analysis for real-time software, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.25-es, September 2007[doi>10.1145/1274858.1274863]
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
Stein, S., Diemer, J., Ivers, M., Schliecker, S., and Ernst, R. 2008. On the Convergence of the SymTA/S Analysis. TU Braunschweig, Braunschweig, Germany.
Jurgen Stohr , Alexander von Bulow , Georg Farber, Bounding Worst-Case Access Times in Modern Multiprocessor Systems, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.189-198, July 06-08, 2005[doi>10.1109/ECRTS.2005.10]
K. W. Tindell , A. Burns , A. J. Wellings, An extendible approach for analyzing fixed priority hard real-time tasks, Real-Time Systems, v.6 n.2, p.133-151, March 1994[doi>10.1007/BF01088593]
Ken Tindell , John Clark, Holistic schedulability analysis for distributed hard real-time systems, Microprocessing and Microprogramming, v.40 n.2-3, p.117-134, April 1994[doi>10.1016/0165-6074(94)90080-9]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Reinhard Wilhelm , Daniel Grund , Jan Reineke , Marc Schlickling , Markus Pister , Christian Ferdinand, Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.966-978, July 2009[doi>10.1109/TCAD.2009.2013287]
