{
  "name": "core_arch::x86::avx512f::_mm512_stream_load_si512",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_stream_load_si512"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:29707:1: 29716:2",
  "src": "pub unsafe fn _mm512_stream_load_si512(mem_addr: *const __m512i) -> __m512i {\n    let dst: __m512i;\n    crate::arch::asm!(\n        vpl!(\"vmovntdqa {a}\"),\n        a = out(zmm_reg) dst,\n        p = in(reg) mem_addr,\n        options(pure, readonly, nostack, preserves_flags),\n    );\n    dst\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_stream_load_si512(_1: *const core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _2: core_arch::x86::__m512i;\n    debug mem_addr => _1;\n    debug dst => _2;\n    bb0: {\n        StorageLive(_2);\n        InlineAsm -> [goto: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = _2;\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Load 512-bits of integer data from memory into dst using a non-temporal memory hint. mem_addr\n must be aligned on a 64-byte boundary or a general-protection exception may be generated. To\n minimize caching, the data is flagged as non-temporal (unlikely to be used again soon)\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_stream_load_si512)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}