# Prova-Finale-Reti-Logiche-2022

The project aim was to prototype and implement a 1-2 bit convolution machine through a field programmable logic gate attays (FPGA) using Vivado and VHDL.

This is the final project of Digital Logic Design course.

## ðŸ”¨ Tools & Languages
+ Programming Language: VHDL
+ Software: Vivado
