--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/PT8616/final_source/released/SW_ver2.2/FPGA/FPGA.ise -intstyle ise -e 3 -s 5
-xml FPGA_main FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf -ucf
constraints.ucf

Design file:              FPGA_main.ncd
Physical constraint file: FPGA_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 324 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.183ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 13478 paths analyzed, 2430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.694ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;

 623561 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  16.209ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_148 = MAXDELAY FROM TIMEGRP "multi_cycle_148" 
TO TIMEGRP         "multi_cycle_148" TS_clk_148 / 149;

 129126 paths analyzed, 216 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  12.535ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;

 1528 paths analyzed, 272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.010ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF"         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;

 1849 paths analyzed, 359 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.668ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|      5.183ns|     66.680ns|            0|            0|          324|       625410|
| TS_multi_cycle_100            | 100000.000ns|     16.209ns|          N/A|            0|            0|       623561|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      6.668ns|          N/A|            0|            0|         1849|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.694ns|      0.601ns|            0|            0|        13478|       130654|
| TS_multi_cycle_148            |   1000.000ns|     12.535ns|          N/A|            0|            0|       129126|            0|
| TS_multi_cycle_LTC            |    100.671ns|      9.010ns|          N/A|            0|            0|         1528|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   16.209|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |   12.535|         |         |         |
clk_148_p      |   12.535|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |   12.535|         |         |         |
clk_148_p      |   12.535|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 769866 paths, 0 nets, and 5833 connections

Design statistics:
   Minimum period:  16.209ns   (Maximum frequency:  61.694MHz)
   Maximum path delay from/to any node:  16.209ns


Analysis completed Wed Dec 15 16:33:20 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



