Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,22233
design__instance__area,481269
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,4
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,19
design__max_cap_violation__count__corner:nom_tt_025C_3v30,32
power__internal__total,0.07433374226093292
power__switching__total,0.064719058573246
power__leakage__total,0.0000022456972601503367
power__total,0.1390550583600998
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.9367717977586595
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.9266208063128171
timing__hold__ws__corner:nom_tt_025C_3v30,0.9014442780713516
timing__setup__ws__corner:nom_tt_025C_3v30,2.001069588892174
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.901444
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,2.001070
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,445
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,19
design__max_cap_violation__count__corner:nom_ss_125C_3v00,36
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.5523356373052266
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.5400343658444762
timing__hold__ws__corner:nom_ss_125C_3v00,2.086029630299053
timing__setup__ws__corner:nom_ss_125C_3v00,-35.519030499936775
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-2452.7574407981883
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-35.519030499936775
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.086030
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,114
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-35.519032
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,113
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,19
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,34
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.6706670963970042
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.6613924040092819
timing__hold__ws__corner:nom_ff_n40C_3v60,0.3957312367585084
timing__setup__ws__corner:nom_ff_n40C_3v60,9.076590402854428
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.395731
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,14.404464
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,687
design__max_fanout_violation__count,19
design__max_cap_violation__count,61
clock__skew__worst_hold,-0.6508980205722111
clock__skew__worst_setup,0.642285687259713
timing__hold__ws,0.39096305077749477
timing__setup__ws,-37.46894101040734
timing__hold__tns,0.0
timing__setup__tns,-2638.5178735364902
timing__hold__wns,0
timing__setup__wns,-37.46894101040734
timing__hold_vio__count,0
timing__hold_r2r__ws,0.390963
timing__hold_r2r_vio__count,0
timing__setup_vio__count,343
timing__setup_r2r__ws,-37.468941
timing__setup_r2r_vio__count,340
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,22233
design__instance__area__stdcell,481269
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.61744
design__instance__utilization__stdcell,0.61744
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,6
design__instance__count__class:inverter,999
design__instance__count__class:sequential_cell,1795
design__instance__count__class:multi_input_combinational_cell,11675
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,725029
design__violations,0
design__instance__count__class:timing_repair_buffer,1666
design__instance__count__class:clock_buffer,448
design__instance__count__class:clock_inverter,184
design__instance__count__setup_buffer,273
design__instance__count__hold_buffer,0
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,16511
route__net__special,2
route__drc_errors__iter:1,4600
route__wirelength__iter:1,836744
route__drc_errors__iter:2,1409
route__wirelength__iter:2,831442
route__drc_errors__iter:3,1245
route__wirelength__iter:3,829647
route__drc_errors__iter:4,45
route__wirelength__iter:4,828993
route__drc_errors__iter:5,0
route__wirelength__iter:5,829013
route__drc_errors,0
route__wirelength,829013
route__vias,112219
route__vias__singlecut,112219
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,1241.72
design__instance__count__class:fill_cell,22536
timing__unannotated_net__count__corner:nom_tt_025C_3v30,293
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,293
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,293
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,19
design__max_cap_violation__count__corner:min_tt_025C_3v30,22
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.9067808982570498
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.8969343299731692
timing__hold__ws__corner:min_tt_025C_3v30,0.9064529383663001
timing__setup__ws__corner:min_tt_025C_3v30,2.8532270687036
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.906453
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.853227
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,293
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,291
design__max_fanout_violation__count__corner:min_ss_125C_3v00,19
design__max_cap_violation__count__corner:min_ss_125C_3v00,23
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.4984942599802669
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.485729803460543
timing__hold__ws__corner:min_ss_125C_3v00,2.0957973727459556
timing__setup__ws__corner:min_ss_125C_3v00,-33.92288146403782
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-2299.4534642789617
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-33.92288146403782
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.095797
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,114
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-33.922882
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,113
timing__unannotated_net__count__corner:min_ss_125C_3v00,293
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,19
design__max_cap_violation__count__corner:min_ff_n40C_3v60,22
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.6508980205722111
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.642285687259713
timing__hold__ws__corner:min_ff_n40C_3v60,0.39889848109273485
timing__setup__ws__corner:min_ff_n40C_3v60,9.151295091848198
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.398898
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,14.563000
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,293
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,6
design__max_fanout_violation__count__corner:max_tt_025C_3v30,19
design__max_cap_violation__count__corner:max_tt_025C_3v30,60
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.9729035630277515
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.9626060221385139
timing__hold__ws__corner:max_tt_025C_3v30,0.8940015647483751
timing__setup__ws__corner:max_tt_025C_3v30,0.9834693338073246
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.894002
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,0.983469
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,293
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,687
design__max_fanout_violation__count__corner:max_ss_125C_3v00,19
design__max_cap_violation__count__corner:max_ss_125C_3v00,61
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.6165664819884629
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.6050921046598392
timing__hold__ws__corner:max_ss_125C_3v00,2.071463503804013
timing__setup__ws__corner:max_ss_125C_3v00,-37.46894101040734
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-2638.5178735364902
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-37.46894101040734
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.071464
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,115
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-37.468941
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,114
timing__unannotated_net__count__corner:max_ss_125C_3v00,293
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,19
design__max_cap_violation__count__corner:max_ff_n40C_3v60,60
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.6941816207236012
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.6843407145773064
timing__hold__ws__corner:max_ff_n40C_3v60,0.39096305077749477
timing__setup__ws__corner:max_ff_n40C_3v60,8.986150744532235
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.390963
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,14.214134
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,293
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,293
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29829
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00170503
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00134755
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000610525
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00134755
design_powergrid__voltage__worst,0.00134755
design_powergrid__voltage__worst__net:VPWR,3.29829
design_powergrid__drop__worst,0.00170503
design_powergrid__drop__worst__net:VPWR,0.00170503
design_powergrid__voltage__worst__net:VGND,0.00134755
design_powergrid__drop__worst__net:VGND,0.00134755
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000581999999999999984251312923344556793381343595683574676513671875
ir__drop__worst,0.00170999999999999993151311716843565591261722147464752197265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
