Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=cinnabon_fpga_iputf_input --spd=D:/cinnabon_fpga/cinnabon_fpga_qsys/cinnabon_fpga_qsys.spd --spd=D:/cinnabon_fpga/cores/add/add.spd --spd=D:/cinnabon_fpga/cores/pll/pll.spd --spd=D:/cinnabon_fpga/cores/nco/nco.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cycloneivgx
Quartus root          :  d:/intelfpga/16.1/quartus/bin64/
Quartus sim root      :  d:/intelfpga/16.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  systemverilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/intelfpga/16.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File cinnabon_fpga_run_msim_rtl_systemverilog.do already exists - backing up current file as cinnabon_fpga_run_msim_rtl_systemverilog.do.bak11
Info: Spawning ModelSim-Altera Simulation software 
