
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30031_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30031_/RN (DFFR_X1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _30031_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.26   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _18558_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _18558_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _18558_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.68    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01118_ (net)
                  0.01    0.00    0.07 ^ _22607_/A1 (NOR3_X1)
     2    1.85    0.01    0.01    0.08 v _22607_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_i (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30035_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30035_/SN (DFFS_X1)
                                  0.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _30035_/CK (DFFS_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _18558_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.89    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _18558_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _18558_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _18985_/A (BUF_X4)
     9   23.21    0.02    0.03    0.12 ^ _18985_/Z (BUF_X4)
                                         _10546_ (net)
                  0.02    0.00    0.12 ^ _18986_/A (BUF_X8)
    10   39.21    0.01    0.03    0.15 ^ _18986_/Z (BUF_X8)
                                         _10547_ (net)
                  0.01    0.00    0.15 ^ _19001_/A (BUF_X16)
    10   29.48    0.01    0.02    0.18 ^ _19001_/Z (BUF_X16)
                                         _10562_ (net)
                  0.01    0.00    0.18 ^ _19002_/A (BUF_X16)
    10   28.10    0.01    0.02    0.20 ^ _19002_/Z (BUF_X16)
                                         _10563_ (net)
                  0.01    0.00    0.20 ^ _19047_/A (BUF_X8)
    10   23.66    0.01    0.02    0.22 ^ _19047_/Z (BUF_X8)
                                         _10608_ (net)
                  0.01    0.00    0.22 ^ _19071_/A (BUF_X8)
    10   22.38    0.01    0.02    0.25 ^ _19071_/Z (BUF_X8)
                                         _10630_ (net)
                  0.01    0.00    0.25 ^ _19072_/A (BUF_X8)
    19   38.98    0.01    0.03    0.28 ^ _19072_/Z (BUF_X8)
                                         _10631_ (net)
                  0.01    0.00    0.28 ^ _20962_/A (BUF_X1)
    10   18.96    0.05    0.07    0.34 ^ _20962_/Z (BUF_X1)
                                         _12434_ (net)
                  0.05    0.00    0.34 ^ _21064_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.40 v _21064_/Z (MUX2_X1)
                                         _12531_ (net)
                  0.01    0.00    0.40 v _21065_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.46 v _21065_/Z (MUX2_X1)
                                         _12532_ (net)
                  0.01    0.00    0.46 v _21066_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.52 v _21066_/Z (MUX2_X1)
                                         _12533_ (net)
                  0.01    0.00    0.52 v _21074_/A (MUX2_X1)
     1    1.45    0.01    0.06    0.57 v _21074_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _21075_/B1 (AOI21_X1)
     8   11.61    0.07    0.08    0.65 ^ _21075_/ZN (AOI21_X1)
                                         _12542_ (net)
                  0.07    0.00    0.65 ^ _23034_/B (MUX2_X1)
     7   11.00    0.03    0.07    0.72 ^ _23034_/Z (MUX2_X1)
                                         _03891_ (net)
                  0.03    0.00    0.72 ^ _23035_/A (INV_X1)
     2    4.74    0.01    0.02    0.74 v _23035_/ZN (INV_X1)
                                         _03892_ (net)
                  0.01    0.00    0.74 v _23059_/A2 (NOR2_X2)
    17   51.39    0.13    0.15    0.89 ^ _23059_/ZN (NOR2_X2)
                                         _14784_ (net)
                  0.13    0.00    0.89 ^ _29611_/B (FA_X1)
     1    1.55    0.01    0.11    1.00 v _29611_/S (FA_X1)
                                         _14787_ (net)
                  0.01    0.00    1.00 v _23524_/A (INV_X1)
     1    2.76    0.01    0.02    1.02 ^ _23524_/ZN (INV_X1)
                                         _14795_ (net)
                  0.01    0.00    1.02 ^ _29613_/CI (FA_X1)
     1    2.66    0.02    0.09    1.11 v _29613_/S (FA_X1)
                                         _14797_ (net)
                  0.02    0.00    1.11 v _29616_/CI (FA_X1)
     1    2.76    0.01    0.12    1.23 ^ _29616_/S (FA_X1)
                                         _14807_ (net)
                  0.01    0.00    1.23 ^ _29621_/CI (FA_X1)
     1    2.66    0.02    0.09    1.32 v _29621_/S (FA_X1)
                                         _14824_ (net)
                  0.02    0.00    1.32 v _29625_/CI (FA_X1)
     1    3.40    0.02    0.09    1.41 v _29625_/S (FA_X1)
                                         _14837_ (net)
                  0.02    0.00    1.41 v _29626_/B (FA_X1)
     1    1.70    0.01    0.12    1.53 ^ _29626_/S (FA_X1)
                                         _14840_ (net)
                  0.01    0.00    1.53 ^ _23873_/A (INV_X1)
     1    3.34    0.01    0.01    1.54 v _23873_/ZN (INV_X1)
                                         _15822_ (net)
                  0.01    0.00    1.54 v _29925_/B (HA_X1)
     2    4.49    0.01    0.03    1.58 v _29925_/CO (HA_X1)
                                         _15823_ (net)
                  0.01    0.00    1.58 v _27739_/A3 (NOR3_X1)
     4   10.20    0.09    0.12    1.69 ^ _27739_/ZN (NOR3_X1)
                                         _07492_ (net)
                  0.09    0.00    1.69 ^ _27840_/C2 (AOI211_X2)
     2    2.25    0.02    0.02    1.72 v _27840_/ZN (AOI211_X2)
                                         _07589_ (net)
                  0.02    0.00    1.72 v _27895_/A1 (NOR3_X1)
     1    1.65    0.03    0.04    1.75 ^ _27895_/ZN (NOR3_X1)
                                         _07642_ (net)
                  0.03    0.00    1.75 ^ _27896_/A2 (NOR2_X1)
     3    5.67    0.01    0.02    1.77 v _27896_/ZN (NOR2_X1)
                                         _07643_ (net)
                  0.01    0.00    1.77 v _28037_/B2 (AOI21_X1)
     1    1.68    0.02    0.03    1.81 ^ _28037_/ZN (AOI21_X1)
                                         _07779_ (net)
                  0.02    0.00    1.81 ^ _28038_/B2 (AOI21_X1)
     2    5.35    0.02    0.03    1.83 v _28038_/ZN (AOI21_X1)
                                         _07780_ (net)
                  0.02    0.00    1.83 v _28127_/B2 (AOI221_X2)
     3    6.81    0.05    0.10    1.93 ^ _28127_/ZN (AOI221_X2)
                                         _07867_ (net)
                  0.05    0.00    1.93 ^ _28128_/B (XNOR2_X1)
     1    1.65    0.02    0.05    1.97 ^ _28128_/ZN (XNOR2_X1)
                                         _07868_ (net)
                  0.02    0.00    1.97 ^ _28129_/B1 (AOI21_X1)
     1    1.61    0.01    0.02    1.99 v _28129_/ZN (AOI21_X1)
                                         _07869_ (net)
                  0.01    0.00    1.99 v _28130_/A3 (OR3_X2)
     1    5.64    0.01    0.08    2.07 v _28130_/ZN (OR3_X2)
                                         _07870_ (net)
                  0.01    0.00    2.07 v _28132_/B2 (AOI21_X4)
     4   11.78    0.03    0.04    2.11 ^ _28132_/ZN (AOI21_X4)
                                         _07872_ (net)
                  0.03    0.00    2.11 ^ _28133_/A (BUF_X4)
    10   15.90    0.01    0.03    2.14 ^ _28133_/Z (BUF_X4)
                                         _07873_ (net)
                  0.01    0.00    2.14 ^ _28381_/B2 (OAI21_X1)
     1    1.05    0.01    0.02    2.16 v _28381_/ZN (OAI21_X1)
                                         _01728_ (net)
                  0.01    0.00    2.16 v gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.16   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30035_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 2945.41    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ _30035_/SN (DFFS_X1)
                                  0.44   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _30035_/CK (DFFS_X1)
                          0.04    2.24   library recovery time
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  1.80   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _18558_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.89    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _18558_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _18558_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.40    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _18985_/A (BUF_X4)
     9   23.21    0.02    0.03    0.12 ^ _18985_/Z (BUF_X4)
                                         _10546_ (net)
                  0.02    0.00    0.12 ^ _18986_/A (BUF_X8)
    10   39.21    0.01    0.03    0.15 ^ _18986_/Z (BUF_X8)
                                         _10547_ (net)
                  0.01    0.00    0.15 ^ _19001_/A (BUF_X16)
    10   29.48    0.01    0.02    0.18 ^ _19001_/Z (BUF_X16)
                                         _10562_ (net)
                  0.01    0.00    0.18 ^ _19002_/A (BUF_X16)
    10   28.10    0.01    0.02    0.20 ^ _19002_/Z (BUF_X16)
                                         _10563_ (net)
                  0.01    0.00    0.20 ^ _19047_/A (BUF_X8)
    10   23.66    0.01    0.02    0.22 ^ _19047_/Z (BUF_X8)
                                         _10608_ (net)
                  0.01    0.00    0.22 ^ _19071_/A (BUF_X8)
    10   22.38    0.01    0.02    0.25 ^ _19071_/Z (BUF_X8)
                                         _10630_ (net)
                  0.01    0.00    0.25 ^ _19072_/A (BUF_X8)
    19   38.98    0.01    0.03    0.28 ^ _19072_/Z (BUF_X8)
                                         _10631_ (net)
                  0.01    0.00    0.28 ^ _20962_/A (BUF_X1)
    10   18.96    0.05    0.07    0.34 ^ _20962_/Z (BUF_X1)
                                         _12434_ (net)
                  0.05    0.00    0.34 ^ _21064_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.40 v _21064_/Z (MUX2_X1)
                                         _12531_ (net)
                  0.01    0.00    0.40 v _21065_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.46 v _21065_/Z (MUX2_X1)
                                         _12532_ (net)
                  0.01    0.00    0.46 v _21066_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.52 v _21066_/Z (MUX2_X1)
                                         _12533_ (net)
                  0.01    0.00    0.52 v _21074_/A (MUX2_X1)
     1    1.45    0.01    0.06    0.57 v _21074_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _21075_/B1 (AOI21_X1)
     8   11.61    0.07    0.08    0.65 ^ _21075_/ZN (AOI21_X1)
                                         _12542_ (net)
                  0.07    0.00    0.65 ^ _23034_/B (MUX2_X1)
     7   11.00    0.03    0.07    0.72 ^ _23034_/Z (MUX2_X1)
                                         _03891_ (net)
                  0.03    0.00    0.72 ^ _23035_/A (INV_X1)
     2    4.74    0.01    0.02    0.74 v _23035_/ZN (INV_X1)
                                         _03892_ (net)
                  0.01    0.00    0.74 v _23059_/A2 (NOR2_X2)
    17   51.39    0.13    0.15    0.89 ^ _23059_/ZN (NOR2_X2)
                                         _14784_ (net)
                  0.13    0.00    0.89 ^ _29611_/B (FA_X1)
     1    1.55    0.01    0.11    1.00 v _29611_/S (FA_X1)
                                         _14787_ (net)
                  0.01    0.00    1.00 v _23524_/A (INV_X1)
     1    2.76    0.01    0.02    1.02 ^ _23524_/ZN (INV_X1)
                                         _14795_ (net)
                  0.01    0.00    1.02 ^ _29613_/CI (FA_X1)
     1    2.66    0.02    0.09    1.11 v _29613_/S (FA_X1)
                                         _14797_ (net)
                  0.02    0.00    1.11 v _29616_/CI (FA_X1)
     1    2.76    0.01    0.12    1.23 ^ _29616_/S (FA_X1)
                                         _14807_ (net)
                  0.01    0.00    1.23 ^ _29621_/CI (FA_X1)
     1    2.66    0.02    0.09    1.32 v _29621_/S (FA_X1)
                                         _14824_ (net)
                  0.02    0.00    1.32 v _29625_/CI (FA_X1)
     1    3.40    0.02    0.09    1.41 v _29625_/S (FA_X1)
                                         _14837_ (net)
                  0.02    0.00    1.41 v _29626_/B (FA_X1)
     1    1.70    0.01    0.12    1.53 ^ _29626_/S (FA_X1)
                                         _14840_ (net)
                  0.01    0.00    1.53 ^ _23873_/A (INV_X1)
     1    3.34    0.01    0.01    1.54 v _23873_/ZN (INV_X1)
                                         _15822_ (net)
                  0.01    0.00    1.54 v _29925_/B (HA_X1)
     2    4.49    0.01    0.03    1.58 v _29925_/CO (HA_X1)
                                         _15823_ (net)
                  0.01    0.00    1.58 v _27739_/A3 (NOR3_X1)
     4   10.20    0.09    0.12    1.69 ^ _27739_/ZN (NOR3_X1)
                                         _07492_ (net)
                  0.09    0.00    1.69 ^ _27840_/C2 (AOI211_X2)
     2    2.25    0.02    0.02    1.72 v _27840_/ZN (AOI211_X2)
                                         _07589_ (net)
                  0.02    0.00    1.72 v _27895_/A1 (NOR3_X1)
     1    1.65    0.03    0.04    1.75 ^ _27895_/ZN (NOR3_X1)
                                         _07642_ (net)
                  0.03    0.00    1.75 ^ _27896_/A2 (NOR2_X1)
     3    5.67    0.01    0.02    1.77 v _27896_/ZN (NOR2_X1)
                                         _07643_ (net)
                  0.01    0.00    1.77 v _28037_/B2 (AOI21_X1)
     1    1.68    0.02    0.03    1.81 ^ _28037_/ZN (AOI21_X1)
                                         _07779_ (net)
                  0.02    0.00    1.81 ^ _28038_/B2 (AOI21_X1)
     2    5.35    0.02    0.03    1.83 v _28038_/ZN (AOI21_X1)
                                         _07780_ (net)
                  0.02    0.00    1.83 v _28127_/B2 (AOI221_X2)
     3    6.81    0.05    0.10    1.93 ^ _28127_/ZN (AOI221_X2)
                                         _07867_ (net)
                  0.05    0.00    1.93 ^ _28128_/B (XNOR2_X1)
     1    1.65    0.02    0.05    1.97 ^ _28128_/ZN (XNOR2_X1)
                                         _07868_ (net)
                  0.02    0.00    1.97 ^ _28129_/B1 (AOI21_X1)
     1    1.61    0.01    0.02    1.99 v _28129_/ZN (AOI21_X1)
                                         _07869_ (net)
                  0.01    0.00    1.99 v _28130_/A3 (OR3_X2)
     1    5.64    0.01    0.08    2.07 v _28130_/ZN (OR3_X2)
                                         _07870_ (net)
                  0.01    0.00    2.07 v _28132_/B2 (AOI21_X4)
     4   11.78    0.03    0.04    2.11 ^ _28132_/ZN (AOI21_X4)
                                         _07872_ (net)
                  0.03    0.00    2.11 ^ _28133_/A (BUF_X4)
    10   15.90    0.01    0.03    2.14 ^ _28133_/Z (BUF_X4)
                                         _07873_ (net)
                  0.01    0.00    2.14 ^ _28381_/B2 (OAI21_X1)
     1    1.05    0.01    0.02    2.16 v _28381_/ZN (OAI21_X1)
                                         _01728_ (net)
                  0.01    0.00    2.16 v gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.16   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg[158]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.98e-03   1.15e-03   1.61e-04   1.13e-02   8.0%
Combinational          7.41e-02   5.54e-02   4.19e-04   1.30e-01  91.8%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.41e-02   5.69e-02   5.80e-04   1.42e-01 100.0%
                          59.4%      40.2%       0.4%
