<module name="A53SS0_SS_ROM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="APBADDR_ROMV8_ROMENTRY0" acronym="APBADDR_ROMV8_ROMENTRY0" offset="0x0" width="32" description="ROM Table Entry Register 0 (CPU 0 Debug Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY1" acronym="APBADDR_ROMV8_ROMENTRY1" offset="0x4" width="32" description="ROM Table Entry Register 1 (CPU 0 CTI Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY2" acronym="APBADDR_ROMV8_ROMENTRY2" offset="0x8" width="32" description="ROM Table Entry Register 2 (CPU 0 PMU Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY3" acronym="APBADDR_ROMV8_ROMENTRY3" offset="0xC" width="32" description="ROM Table Entry Register 3 (CPU 0 ETM Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY4" acronym="APBADDR_ROMV8_ROMENTRY4" offset="0x10" width="32" description="ROM Table Entry Register 4 (CPU 1 Debug Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY5" acronym="APBADDR_ROMV8_ROMENTRY5" offset="0x14" width="32" description="ROM Table Entry Register 5 (CPU 1 CTI Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY6" acronym="APBADDR_ROMV8_ROMENTRY6" offset="0x18" width="32" description="ROM Table Entry Register 6 (CPU 1 PMU Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY7" acronym="APBADDR_ROMV8_ROMENTRY7" offset="0x1C" width="32" description="ROM Table Entry Register 7 (CPU 1 ETM Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY8" acronym="APBADDR_ROMV8_ROMENTRY8" offset="0x20" width="32" description="ROM Table Entry Register 8 (CPU 2 Debug Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY9" acronym="APBADDR_ROMV8_ROMENTRY9" offset="0x24" width="32" description="ROM Table Entry Register 9 (CPU 2 CTI Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY10" acronym="APBADDR_ROMV8_ROMENTRY10" offset="0x28" width="32" description="ROM Table Entry Register 10 (CPU 2 PMU Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY11" acronym="APBADDR_ROMV8_ROMENTRY11" offset="0x2C" width="32" description="ROM Table Entry Register 11 (CPU 2 ETM Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY12" acronym="APBADDR_ROMV8_ROMENTRY12" offset="0x30" width="32" description="ROM Table Entry Register 12 (CPU 3 Debug Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY13" acronym="APBADDR_ROMV8_ROMENTRY13" offset="0x34" width="32" description="ROM Table Entry Register 13 (CPU 3 CTI Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY14" acronym="APBADDR_ROMV8_ROMENTRY14" offset="0x38" width="32" description="ROM Table Entry Register 14 (CPU 3 PMU Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROMENTRY15" acronym="APBADDR_ROMV8_ROMENTRY15" offset="0x3C" width="32" description="ROM Table Entry Register 15 (CPU 3 ETM Component)">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID4_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID4_VAL" offset="0xFD0" width="32" description="ROM Peripheral ID 4">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID5_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID5_VAL" offset="0xFD4" width="32" description="ROM Peripheral ID 5">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID6_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID6_VAL" offset="0xFD8" width="32" description="ROM Peripheral ID 6">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID7_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID7_VAL" offset="0xFDC" width="32" description="ROM Peripheral ID 7">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID0_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID0_VAL" offset="0xFE0" width="32" description="ROM Peripheral ID 0">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID1_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID1_VAL" offset="0xFE4" width="32" description="ROM Peripheral ID 1">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID2_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID2_VAL" offset="0xFE8" width="32" description="ROM Peripheral ID 2">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_PERIPHID3_VAL" acronym="APBADDR_ROMV8_ROM_PERIPHID3_VAL" offset="0xFEC" width="32" description="ROM Peripheral ID 3">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_COMPONID0_VAL" acronym="APBADDR_ROMV8_ROM_COMPONID0_VAL" offset="0xFF0" width="32" description="ROM Component ID 0">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_COMPONID1_VAL" acronym="APBADDR_ROMV8_ROM_COMPONID1_VAL" offset="0xFF4" width="32" description="ROM Component ID 1">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_COMPONID2_VAL" acronym="APBADDR_ROMV8_ROM_COMPONID2_VAL" offset="0xFF8" width="32" description="ROM Component ID 2">
		
	</register>
	<register id="APBADDR_ROMV8_ROM_COMPONID3_VAL" acronym="APBADDR_ROMV8_ROM_COMPONID3_VAL" offset="0xFFC" width="32" description="ROM Component ID 3">
		
	</register>
</module>