<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>harrychen.xyz</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>test_logic_single_port_frame_generator_6</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">bd_f765_pcs_pma_0_txoutclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">bd_f765_pcs_pma_0_txoutclk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>frame_generator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:04 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:65f055ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:65f055ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_logic_single_port_frame_generator_6</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:04 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:65f055ec</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>frame_generator</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:04 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fff3d158</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_logic_single_port_frame_generator_6</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:04 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fff3d158</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>stop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_config</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_user</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ID_WIDTH</spirit:name>
        <spirit:displayName>Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ID_WIDTH">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/tester_common.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/frame_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/frame_generator_impl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/lfsr_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/test_logic_single_port_frame_generator_6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/tester_common.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/frame_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/frame_generator_impl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/b8e5/src/lfsr_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/test_logic_single_port_frame_generator_6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>gemerate testing frames</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_logic_single_port_frame_generator_6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">512</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ID_WIDTH</spirit:name>
      <spirit:displayName>Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ID_WIDTH">3</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Frame Generator</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0305ee_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f593b2_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5107b4a3_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8db95e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee76565_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da2869c_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56208965_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745aeb_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113c3e84_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8a8e9b_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce577bb_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d56e4_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3485965e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59156b9a_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfc6ec_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5061ca25_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4e7a6c_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b24743d_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee04975_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa6cb76_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3450ffb8_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf25844_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f29ddd9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fb500e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b84de28_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b4507b_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152ad51e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f89b18a_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fae82_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4811c2_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ea8fb3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3456d8ba_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788ef156_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e80f70_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437485bd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6953d7_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b8c140_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdd3ac8_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a531a31_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3b7c9d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c470182_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0098d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4924ac33_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9b4455_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346d335e_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df19c9a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5013c981_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2179ae6b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e281be4_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a762c42_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d03b39_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ef7ea9_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bfecd6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701b3955_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d82953_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1320f4b6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1465c7ba_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a380ea_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c99babb_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff3728c_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f12b4b3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb996e7_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faeb9a7_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdbe357_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1635ee76_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aadaed1_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559d1bbd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c84ad_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d435e34_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6528ba73_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d2cbc4_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0a1d94_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3ae906_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ba5974_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27daf9c3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f60d573_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b46a8d8_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477f3bb3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5decff_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0fd074_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db37f27_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62fac5d3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be561bf_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300d97c6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71af778d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2056254f_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6841747f_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153b5c8b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1495d930_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@847a34e_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2685fa_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe13639_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71abd107_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7709ed1d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fe72a1_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdb1eeb_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531b9a7c_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cac0f5_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0c9ebd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e84bf30_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5d9519_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70862f74_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e8f505_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3597e3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366a86e4_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76589c6b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409ad6b3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472823bb_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23219ef6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7110c36_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d414f4b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7227fe_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ecce3a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ce9c05_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20782840_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c8b7e5_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764b7715_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d54cd7_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fed5516_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_generator_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.PHASE" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d556e6bc"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0c12df3a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ef4d3e22"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ea3b6b15"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7d5bae2c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
