-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_1_FrmbufWrHlsDataFlow is
port (
    s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_AWVALID : OUT STD_LOGIC;
    m_axi_mm_video_AWREADY : IN STD_LOGIC;
    m_axi_mm_video_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mm_video_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mm_video_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_WVALID : OUT STD_LOGIC;
    m_axi_mm_video_WREADY : IN STD_LOGIC;
    m_axi_mm_video_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mm_video_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_mm_video_WLAST : OUT STD_LOGIC;
    m_axi_mm_video_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_ARVALID : OUT STD_LOGIC;
    m_axi_mm_video_ARREADY : IN STD_LOGIC;
    m_axi_mm_video_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mm_video_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mm_video_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mm_video_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mm_video_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_RVALID : IN STD_LOGIC;
    m_axi_mm_video_RREADY : OUT STD_LOGIC;
    m_axi_mm_video_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mm_video_RLAST : IN STD_LOGIC;
    m_axi_mm_video_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_mm_video_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_BVALID : IN STD_LOGIC;
    m_axi_mm_video_BREADY : OUT STD_LOGIC;
    m_axi_mm_video_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mm_video_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mm_video_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    HwReg_frm_buffer : IN STD_LOGIC_VECTOR (31 downto 0);
    HwReg_frm_buffer2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (14 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (2 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    HwReg_frm_buffer_ap_vld : IN STD_LOGIC;
    HwReg_frm_buffer2_ap_vld : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    p_read14_ap_vld : IN STD_LOGIC;
    p_read25_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    s_axis_video_TVALID : IN STD_LOGIC;
    s_axis_video_TREADY : OUT STD_LOGIC;
    p_read3_ap_vld : IN STD_LOGIC;
    p_read2_ap_vld : IN STD_LOGIC;
    p_read1_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_1_FrmbufWrHlsDataFlow is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_start_full_n : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_frm_buffer_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_HwReg_frm_buffer_c_write : STD_LOGIC;
    signal entry_proc_U0_HwReg_frm_buffer2_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_proc_U0_HwReg_frm_buffer2_c_write : STD_LOGIC;
    signal entry_proc_U0_WidthInBytes_c9_din : STD_LOGIC_VECTOR (14 downto 0);
    signal entry_proc_U0_WidthInBytes_c9_write : STD_LOGIC;
    signal entry_proc_U0_stride_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal entry_proc_U0_stride_c_write : STD_LOGIC;
    signal entry_proc_U0_video_format_c11_din : STD_LOGIC_VECTOR (5 downto 0);
    signal entry_proc_U0_video_format_c11_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_start : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_done : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_continue : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_idle : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_s_axis_video_TREADY : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_img_din : STD_LOGIC_VECTOR (23 downto 0);
    signal AXIvideo2MultiPixStream_U0_img_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_width_c_din : STD_LOGIC_VECTOR (2 downto 0);
    signal AXIvideo2MultiPixStream_U0_width_c_write : STD_LOGIC;
    signal AXIvideo2MultiPixStream_U0_height_c10_din : STD_LOGIC_VECTOR (11 downto 0);
    signal AXIvideo2MultiPixStream_U0_height_c10_write : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_ap_start : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_ap_done : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_ap_continue : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_ap_idle : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_ap_ready : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_img_read : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_bytePlanes_plane01_din : STD_LOGIC_VECTOR (63 downto 0);
    signal MultiPixStream2Bytes_U0_bytePlanes_plane01_write : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_bytePlanes_plane12_din : STD_LOGIC_VECTOR (63 downto 0);
    signal MultiPixStream2Bytes_U0_bytePlanes_plane12_write : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_Height_read : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_WidthInPix_read : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_WidthInBytes_read : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_VideoFormat_read : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_WidthInBytes_c_din : STD_LOGIC_VECTOR (14 downto 0);
    signal MultiPixStream2Bytes_U0_WidthInBytes_c_write : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_height_c_din : STD_LOGIC_VECTOR (11 downto 0);
    signal MultiPixStream2Bytes_U0_height_c_write : STD_LOGIC;
    signal MultiPixStream2Bytes_U0_video_format_c_din : STD_LOGIC_VECTOR (5 downto 0);
    signal MultiPixStream2Bytes_U0_video_format_c_write : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_ap_start : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_ap_done : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_ap_continue : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_ap_idle : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_ap_ready : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_bytePlanes_plane01_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_bytePlanes_plane12_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWVALID : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_WVALID : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_WSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_WLAST : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARVALID : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_RREADY : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_m_axi_mm_video_BREADY : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_dstImg_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_dstImg2_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_Height_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_WidthInBytes_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_StrideInBytes_read : STD_LOGIC;
    signal Bytes2AXIMMvideo_U0_VideoFormat_read : STD_LOGIC;
    signal HwReg_frm_buffer_c_full_n : STD_LOGIC;
    signal HwReg_frm_buffer_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal HwReg_frm_buffer_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_frm_buffer_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_frm_buffer_c_empty_n : STD_LOGIC;
    signal HwReg_frm_buffer2_c_full_n : STD_LOGIC;
    signal HwReg_frm_buffer2_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal HwReg_frm_buffer2_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_frm_buffer2_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal HwReg_frm_buffer2_c_empty_n : STD_LOGIC;
    signal WidthInBytes_c9_full_n : STD_LOGIC;
    signal WidthInBytes_c9_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal WidthInBytes_c9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal WidthInBytes_c9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal WidthInBytes_c9_empty_n : STD_LOGIC;
    signal stride_c_full_n : STD_LOGIC;
    signal stride_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal stride_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal stride_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal stride_c_empty_n : STD_LOGIC;
    signal video_format_c11_full_n : STD_LOGIC;
    signal video_format_c11_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal video_format_c11_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal video_format_c11_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal video_format_c11_empty_n : STD_LOGIC;
    signal img_full_n : STD_LOGIC;
    signal img_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal img_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal img_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal img_empty_n : STD_LOGIC;
    signal width_c_full_n : STD_LOGIC;
    signal width_c_dout : STD_LOGIC_VECTOR (2 downto 0);
    signal width_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal width_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal width_c_empty_n : STD_LOGIC;
    signal height_c10_full_n : STD_LOGIC;
    signal height_c10_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal height_c10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal height_c10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal height_c10_empty_n : STD_LOGIC;
    signal bytePlanes_plane0_full_n : STD_LOGIC;
    signal bytePlanes_plane0_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal bytePlanes_plane0_num_data_valid : STD_LOGIC_VECTOR (10 downto 0);
    signal bytePlanes_plane0_fifo_cap : STD_LOGIC_VECTOR (10 downto 0);
    signal bytePlanes_plane0_empty_n : STD_LOGIC;
    signal bytePlanes_plane1_full_n : STD_LOGIC;
    signal bytePlanes_plane1_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal bytePlanes_plane1_num_data_valid : STD_LOGIC_VECTOR (10 downto 0);
    signal bytePlanes_plane1_fifo_cap : STD_LOGIC_VECTOR (10 downto 0);
    signal bytePlanes_plane1_empty_n : STD_LOGIC;
    signal WidthInBytes_c_full_n : STD_LOGIC;
    signal WidthInBytes_c_dout : STD_LOGIC_VECTOR (14 downto 0);
    signal WidthInBytes_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal WidthInBytes_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal WidthInBytes_c_empty_n : STD_LOGIC;
    signal height_c_full_n : STD_LOGIC;
    signal height_c_dout : STD_LOGIC_VECTOR (11 downto 0);
    signal height_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal height_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal height_c_empty_n : STD_LOGIC;
    signal video_format_c_full_n : STD_LOGIC;
    signal video_format_c_dout : STD_LOGIC_VECTOR (5 downto 0);
    signal video_format_c_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal video_format_c_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal video_format_c_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
    signal start_for_MultiPixStream2Bytes_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_MultiPixStream2Bytes_U0_full_n : STD_LOGIC;
    signal start_for_MultiPixStream2Bytes_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_MultiPixStream2Bytes_U0_empty_n : STD_LOGIC;
    signal start_for_Bytes2AXIMMvideo_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Bytes2AXIMMvideo_U0_full_n : STD_LOGIC;
    signal start_for_Bytes2AXIMMvideo_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Bytes2AXIMMvideo_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_wr_0_1_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        HwReg_frm_buffer : IN STD_LOGIC_VECTOR (31 downto 0);
        HwReg_frm_buffer_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        HwReg_frm_buffer_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_frm_buffer_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_frm_buffer_c_full_n : IN STD_LOGIC;
        HwReg_frm_buffer_c_write : OUT STD_LOGIC;
        HwReg_frm_buffer2 : IN STD_LOGIC_VECTOR (31 downto 0);
        HwReg_frm_buffer2_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        HwReg_frm_buffer2_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_frm_buffer2_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        HwReg_frm_buffer2_c_full_n : IN STD_LOGIC;
        HwReg_frm_buffer2_c_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (14 downto 0);
        WidthInBytes_c9_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        WidthInBytes_c9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        WidthInBytes_c9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        WidthInBytes_c9_full_n : IN STD_LOGIC;
        WidthInBytes_c9_write : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stride_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        stride_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        stride_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        stride_c_full_n : IN STD_LOGIC;
        stride_c_write : OUT STD_LOGIC;
        p_read2 : IN STD_LOGIC_VECTOR (5 downto 0);
        video_format_c11_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        video_format_c11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        video_format_c11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        video_format_c11_full_n : IN STD_LOGIC;
        video_format_c11_write : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_AXIvideo2MultiPixStream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_axis_video_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
        s_axis_video_TVALID : IN STD_LOGIC;
        s_axis_video_TREADY : OUT STD_LOGIC;
        s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
        s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        img_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_full_n : IN STD_LOGIC;
        img_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (2 downto 0);
        width_c_din : OUT STD_LOGIC_VECTOR (2 downto 0);
        width_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        width_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        width_c_full_n : IN STD_LOGIC;
        width_c_write : OUT STD_LOGIC;
        height_c10_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        height_c10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        height_c10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        height_c10_full_n : IN STD_LOGIC;
        height_c10_write : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_full_n : IN STD_LOGIC;
        bytePlanes_plane01_write : OUT STD_LOGIC;
        bytePlanes_plane12_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane12_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane12_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane12_full_n : IN STD_LOGIC;
        bytePlanes_plane12_write : OUT STD_LOGIC;
        Height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        Height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        Height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        Height_empty_n : IN STD_LOGIC;
        Height_read : OUT STD_LOGIC;
        WidthInPix_dout : IN STD_LOGIC_VECTOR (2 downto 0);
        WidthInPix_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        WidthInPix_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        WidthInPix_empty_n : IN STD_LOGIC;
        WidthInPix_read : OUT STD_LOGIC;
        WidthInBytes_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        WidthInBytes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        WidthInBytes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        WidthInBytes_empty_n : IN STD_LOGIC;
        WidthInBytes_read : OUT STD_LOGIC;
        VideoFormat_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        VideoFormat_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        VideoFormat_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        VideoFormat_empty_n : IN STD_LOGIC;
        VideoFormat_read : OUT STD_LOGIC;
        WidthInBytes_c_din : OUT STD_LOGIC_VECTOR (14 downto 0);
        WidthInBytes_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        WidthInBytes_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        WidthInBytes_c_full_n : IN STD_LOGIC;
        WidthInBytes_c_write : OUT STD_LOGIC;
        height_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
        height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        height_c_full_n : IN STD_LOGIC;
        height_c_write : OUT STD_LOGIC;
        video_format_c_din : OUT STD_LOGIC_VECTOR (5 downto 0);
        video_format_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        video_format_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        video_format_c_full_n : IN STD_LOGIC;
        video_format_c_write : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_Bytes2AXIMMvideo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bytePlanes_plane01_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_empty_n : IN STD_LOGIC;
        bytePlanes_plane01_read : OUT STD_LOGIC;
        bytePlanes_plane12_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane12_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane12_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane12_empty_n : IN STD_LOGIC;
        bytePlanes_plane12_read : OUT STD_LOGIC;
        m_axi_mm_video_AWVALID : OUT STD_LOGIC;
        m_axi_mm_video_AWREADY : IN STD_LOGIC;
        m_axi_mm_video_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_WVALID : OUT STD_LOGIC;
        m_axi_mm_video_WREADY : IN STD_LOGIC;
        m_axi_mm_video_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mm_video_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_mm_video_WLAST : OUT STD_LOGIC;
        m_axi_mm_video_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_ARVALID : OUT STD_LOGIC;
        m_axi_mm_video_ARREADY : IN STD_LOGIC;
        m_axi_mm_video_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mm_video_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mm_video_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mm_video_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_RVALID : IN STD_LOGIC;
        m_axi_mm_video_RREADY : OUT STD_LOGIC;
        m_axi_mm_video_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mm_video_RLAST : IN STD_LOGIC;
        m_axi_mm_video_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_mm_video_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_BVALID : IN STD_LOGIC;
        m_axi_mm_video_BREADY : OUT STD_LOGIC;
        m_axi_mm_video_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mm_video_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mm_video_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        dstImg_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dstImg_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dstImg_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dstImg_empty_n : IN STD_LOGIC;
        dstImg_read : OUT STD_LOGIC;
        dstImg2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dstImg2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dstImg2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dstImg2_empty_n : IN STD_LOGIC;
        dstImg2_read : OUT STD_LOGIC;
        Height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
        Height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        Height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        Height_empty_n : IN STD_LOGIC;
        Height_read : OUT STD_LOGIC;
        WidthInBytes_dout : IN STD_LOGIC_VECTOR (14 downto 0);
        WidthInBytes_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        WidthInBytes_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        WidthInBytes_empty_n : IN STD_LOGIC;
        WidthInBytes_read : OUT STD_LOGIC;
        StrideInBytes_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        StrideInBytes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        StrideInBytes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        StrideInBytes_empty_n : IN STD_LOGIC;
        StrideInBytes_read : OUT STD_LOGIC;
        VideoFormat_dout : IN STD_LOGIC_VECTOR (5 downto 0);
        VideoFormat_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        VideoFormat_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        VideoFormat_empty_n : IN STD_LOGIC;
        VideoFormat_read : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w32_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w15_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (14 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w16_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w24_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w3_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w12_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (11 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w15_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (14 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (14 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_fifo_w6_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (5 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_start_for_MultiPixStream2Bytes_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_start_for_Bytes2AXIMMvideo_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component design_1_v_frmbuf_wr_0_1_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => entry_proc_U0_start_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        HwReg_frm_buffer => HwReg_frm_buffer,
        HwReg_frm_buffer_c_din => entry_proc_U0_HwReg_frm_buffer_c_din,
        HwReg_frm_buffer_c_num_data_valid => HwReg_frm_buffer_c_num_data_valid,
        HwReg_frm_buffer_c_fifo_cap => HwReg_frm_buffer_c_fifo_cap,
        HwReg_frm_buffer_c_full_n => HwReg_frm_buffer_c_full_n,
        HwReg_frm_buffer_c_write => entry_proc_U0_HwReg_frm_buffer_c_write,
        HwReg_frm_buffer2 => HwReg_frm_buffer2,
        HwReg_frm_buffer2_c_din => entry_proc_U0_HwReg_frm_buffer2_c_din,
        HwReg_frm_buffer2_c_num_data_valid => HwReg_frm_buffer2_c_num_data_valid,
        HwReg_frm_buffer2_c_fifo_cap => HwReg_frm_buffer2_c_fifo_cap,
        HwReg_frm_buffer2_c_full_n => HwReg_frm_buffer2_c_full_n,
        HwReg_frm_buffer2_c_write => entry_proc_U0_HwReg_frm_buffer2_c_write,
        p_read => p_read,
        WidthInBytes_c9_din => entry_proc_U0_WidthInBytes_c9_din,
        WidthInBytes_c9_num_data_valid => WidthInBytes_c9_num_data_valid,
        WidthInBytes_c9_fifo_cap => WidthInBytes_c9_fifo_cap,
        WidthInBytes_c9_full_n => WidthInBytes_c9_full_n,
        WidthInBytes_c9_write => entry_proc_U0_WidthInBytes_c9_write,
        p_read1 => p_read14,
        stride_c_din => entry_proc_U0_stride_c_din,
        stride_c_num_data_valid => stride_c_num_data_valid,
        stride_c_fifo_cap => stride_c_fifo_cap,
        stride_c_full_n => stride_c_full_n,
        stride_c_write => entry_proc_U0_stride_c_write,
        p_read2 => p_read25,
        video_format_c11_din => entry_proc_U0_video_format_c11_din,
        video_format_c11_num_data_valid => video_format_c11_num_data_valid,
        video_format_c11_fifo_cap => video_format_c11_fifo_cap,
        video_format_c11_full_n => video_format_c11_full_n,
        video_format_c11_write => entry_proc_U0_video_format_c11_write);

    AXIvideo2MultiPixStream_U0 : component design_1_v_frmbuf_wr_0_1_AXIvideo2MultiPixStream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => AXIvideo2MultiPixStream_U0_ap_start,
        ap_done => AXIvideo2MultiPixStream_U0_ap_done,
        ap_continue => AXIvideo2MultiPixStream_U0_ap_continue,
        ap_idle => AXIvideo2MultiPixStream_U0_ap_idle,
        ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
        s_axis_video_TDATA => s_axis_video_TDATA,
        s_axis_video_TVALID => s_axis_video_TVALID,
        s_axis_video_TREADY => AXIvideo2MultiPixStream_U0_s_axis_video_TREADY,
        s_axis_video_TKEEP => s_axis_video_TKEEP,
        s_axis_video_TSTRB => s_axis_video_TSTRB,
        s_axis_video_TUSER => s_axis_video_TUSER,
        s_axis_video_TLAST => s_axis_video_TLAST,
        s_axis_video_TID => s_axis_video_TID,
        s_axis_video_TDEST => s_axis_video_TDEST,
        img_din => AXIvideo2MultiPixStream_U0_img_din,
        img_num_data_valid => img_num_data_valid,
        img_fifo_cap => img_fifo_cap,
        img_full_n => img_full_n,
        img_write => AXIvideo2MultiPixStream_U0_img_write,
        p_read => p_read3,
        p_read1 => p_read2,
        p_read2 => p_read1,
        width_c_din => AXIvideo2MultiPixStream_U0_width_c_din,
        width_c_num_data_valid => width_c_num_data_valid,
        width_c_fifo_cap => width_c_fifo_cap,
        width_c_full_n => width_c_full_n,
        width_c_write => AXIvideo2MultiPixStream_U0_width_c_write,
        height_c10_din => AXIvideo2MultiPixStream_U0_height_c10_din,
        height_c10_num_data_valid => height_c10_num_data_valid,
        height_c10_fifo_cap => height_c10_fifo_cap,
        height_c10_full_n => height_c10_full_n,
        height_c10_write => AXIvideo2MultiPixStream_U0_height_c10_write);

    MultiPixStream2Bytes_U0 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => MultiPixStream2Bytes_U0_ap_start,
        ap_done => MultiPixStream2Bytes_U0_ap_done,
        ap_continue => MultiPixStream2Bytes_U0_ap_continue,
        ap_idle => MultiPixStream2Bytes_U0_ap_idle,
        ap_ready => MultiPixStream2Bytes_U0_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => img_num_data_valid,
        img_fifo_cap => img_fifo_cap,
        img_empty_n => img_empty_n,
        img_read => MultiPixStream2Bytes_U0_img_read,
        bytePlanes_plane01_din => MultiPixStream2Bytes_U0_bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid => bytePlanes_plane0_num_data_valid,
        bytePlanes_plane01_fifo_cap => bytePlanes_plane0_fifo_cap,
        bytePlanes_plane01_full_n => bytePlanes_plane0_full_n,
        bytePlanes_plane01_write => MultiPixStream2Bytes_U0_bytePlanes_plane01_write,
        bytePlanes_plane12_din => MultiPixStream2Bytes_U0_bytePlanes_plane12_din,
        bytePlanes_plane12_num_data_valid => bytePlanes_plane1_num_data_valid,
        bytePlanes_plane12_fifo_cap => bytePlanes_plane1_fifo_cap,
        bytePlanes_plane12_full_n => bytePlanes_plane1_full_n,
        bytePlanes_plane12_write => MultiPixStream2Bytes_U0_bytePlanes_plane12_write,
        Height_dout => height_c10_dout,
        Height_num_data_valid => height_c10_num_data_valid,
        Height_fifo_cap => height_c10_fifo_cap,
        Height_empty_n => height_c10_empty_n,
        Height_read => MultiPixStream2Bytes_U0_Height_read,
        WidthInPix_dout => width_c_dout,
        WidthInPix_num_data_valid => width_c_num_data_valid,
        WidthInPix_fifo_cap => width_c_fifo_cap,
        WidthInPix_empty_n => width_c_empty_n,
        WidthInPix_read => MultiPixStream2Bytes_U0_WidthInPix_read,
        WidthInBytes_dout => WidthInBytes_c9_dout,
        WidthInBytes_num_data_valid => WidthInBytes_c9_num_data_valid,
        WidthInBytes_fifo_cap => WidthInBytes_c9_fifo_cap,
        WidthInBytes_empty_n => WidthInBytes_c9_empty_n,
        WidthInBytes_read => MultiPixStream2Bytes_U0_WidthInBytes_read,
        VideoFormat_dout => video_format_c11_dout,
        VideoFormat_num_data_valid => video_format_c11_num_data_valid,
        VideoFormat_fifo_cap => video_format_c11_fifo_cap,
        VideoFormat_empty_n => video_format_c11_empty_n,
        VideoFormat_read => MultiPixStream2Bytes_U0_VideoFormat_read,
        WidthInBytes_c_din => MultiPixStream2Bytes_U0_WidthInBytes_c_din,
        WidthInBytes_c_num_data_valid => WidthInBytes_c_num_data_valid,
        WidthInBytes_c_fifo_cap => WidthInBytes_c_fifo_cap,
        WidthInBytes_c_full_n => WidthInBytes_c_full_n,
        WidthInBytes_c_write => MultiPixStream2Bytes_U0_WidthInBytes_c_write,
        height_c_din => MultiPixStream2Bytes_U0_height_c_din,
        height_c_num_data_valid => height_c_num_data_valid,
        height_c_fifo_cap => height_c_fifo_cap,
        height_c_full_n => height_c_full_n,
        height_c_write => MultiPixStream2Bytes_U0_height_c_write,
        video_format_c_din => MultiPixStream2Bytes_U0_video_format_c_din,
        video_format_c_num_data_valid => video_format_c_num_data_valid,
        video_format_c_fifo_cap => video_format_c_fifo_cap,
        video_format_c_full_n => video_format_c_full_n,
        video_format_c_write => MultiPixStream2Bytes_U0_video_format_c_write);

    Bytes2AXIMMvideo_U0 : component design_1_v_frmbuf_wr_0_1_Bytes2AXIMMvideo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Bytes2AXIMMvideo_U0_ap_start,
        ap_done => Bytes2AXIMMvideo_U0_ap_done,
        ap_continue => Bytes2AXIMMvideo_U0_ap_continue,
        ap_idle => Bytes2AXIMMvideo_U0_ap_idle,
        ap_ready => Bytes2AXIMMvideo_U0_ap_ready,
        bytePlanes_plane01_dout => bytePlanes_plane0_dout,
        bytePlanes_plane01_num_data_valid => bytePlanes_plane0_num_data_valid,
        bytePlanes_plane01_fifo_cap => bytePlanes_plane0_fifo_cap,
        bytePlanes_plane01_empty_n => bytePlanes_plane0_empty_n,
        bytePlanes_plane01_read => Bytes2AXIMMvideo_U0_bytePlanes_plane01_read,
        bytePlanes_plane12_dout => bytePlanes_plane1_dout,
        bytePlanes_plane12_num_data_valid => bytePlanes_plane1_num_data_valid,
        bytePlanes_plane12_fifo_cap => bytePlanes_plane1_fifo_cap,
        bytePlanes_plane12_empty_n => bytePlanes_plane1_empty_n,
        bytePlanes_plane12_read => Bytes2AXIMMvideo_U0_bytePlanes_plane12_read,
        m_axi_mm_video_AWVALID => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWVALID,
        m_axi_mm_video_AWREADY => m_axi_mm_video_AWREADY,
        m_axi_mm_video_AWADDR => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWADDR,
        m_axi_mm_video_AWID => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWID,
        m_axi_mm_video_AWLEN => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWLEN,
        m_axi_mm_video_AWSIZE => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWSIZE,
        m_axi_mm_video_AWBURST => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWBURST,
        m_axi_mm_video_AWLOCK => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWLOCK,
        m_axi_mm_video_AWCACHE => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWCACHE,
        m_axi_mm_video_AWPROT => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWPROT,
        m_axi_mm_video_AWQOS => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWQOS,
        m_axi_mm_video_AWREGION => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWREGION,
        m_axi_mm_video_AWUSER => Bytes2AXIMMvideo_U0_m_axi_mm_video_AWUSER,
        m_axi_mm_video_WVALID => Bytes2AXIMMvideo_U0_m_axi_mm_video_WVALID,
        m_axi_mm_video_WREADY => m_axi_mm_video_WREADY,
        m_axi_mm_video_WDATA => Bytes2AXIMMvideo_U0_m_axi_mm_video_WDATA,
        m_axi_mm_video_WSTRB => Bytes2AXIMMvideo_U0_m_axi_mm_video_WSTRB,
        m_axi_mm_video_WLAST => Bytes2AXIMMvideo_U0_m_axi_mm_video_WLAST,
        m_axi_mm_video_WID => Bytes2AXIMMvideo_U0_m_axi_mm_video_WID,
        m_axi_mm_video_WUSER => Bytes2AXIMMvideo_U0_m_axi_mm_video_WUSER,
        m_axi_mm_video_ARVALID => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARVALID,
        m_axi_mm_video_ARREADY => ap_const_logic_0,
        m_axi_mm_video_ARADDR => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARADDR,
        m_axi_mm_video_ARID => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARID,
        m_axi_mm_video_ARLEN => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARLEN,
        m_axi_mm_video_ARSIZE => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARSIZE,
        m_axi_mm_video_ARBURST => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARBURST,
        m_axi_mm_video_ARLOCK => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARLOCK,
        m_axi_mm_video_ARCACHE => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARCACHE,
        m_axi_mm_video_ARPROT => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARPROT,
        m_axi_mm_video_ARQOS => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARQOS,
        m_axi_mm_video_ARREGION => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARREGION,
        m_axi_mm_video_ARUSER => Bytes2AXIMMvideo_U0_m_axi_mm_video_ARUSER,
        m_axi_mm_video_RVALID => ap_const_logic_0,
        m_axi_mm_video_RREADY => Bytes2AXIMMvideo_U0_m_axi_mm_video_RREADY,
        m_axi_mm_video_RDATA => ap_const_lv64_0,
        m_axi_mm_video_RLAST => ap_const_logic_0,
        m_axi_mm_video_RID => ap_const_lv1_0,
        m_axi_mm_video_RFIFONUM => ap_const_lv9_0,
        m_axi_mm_video_RUSER => ap_const_lv1_0,
        m_axi_mm_video_RRESP => ap_const_lv2_0,
        m_axi_mm_video_BVALID => m_axi_mm_video_BVALID,
        m_axi_mm_video_BREADY => Bytes2AXIMMvideo_U0_m_axi_mm_video_BREADY,
        m_axi_mm_video_BRESP => m_axi_mm_video_BRESP,
        m_axi_mm_video_BID => m_axi_mm_video_BID,
        m_axi_mm_video_BUSER => m_axi_mm_video_BUSER,
        dstImg_dout => HwReg_frm_buffer_c_dout,
        dstImg_num_data_valid => HwReg_frm_buffer_c_num_data_valid,
        dstImg_fifo_cap => HwReg_frm_buffer_c_fifo_cap,
        dstImg_empty_n => HwReg_frm_buffer_c_empty_n,
        dstImg_read => Bytes2AXIMMvideo_U0_dstImg_read,
        dstImg2_dout => HwReg_frm_buffer2_c_dout,
        dstImg2_num_data_valid => HwReg_frm_buffer2_c_num_data_valid,
        dstImg2_fifo_cap => HwReg_frm_buffer2_c_fifo_cap,
        dstImg2_empty_n => HwReg_frm_buffer2_c_empty_n,
        dstImg2_read => Bytes2AXIMMvideo_U0_dstImg2_read,
        Height_dout => height_c_dout,
        Height_num_data_valid => height_c_num_data_valid,
        Height_fifo_cap => height_c_fifo_cap,
        Height_empty_n => height_c_empty_n,
        Height_read => Bytes2AXIMMvideo_U0_Height_read,
        WidthInBytes_dout => WidthInBytes_c_dout,
        WidthInBytes_num_data_valid => WidthInBytes_c_num_data_valid,
        WidthInBytes_fifo_cap => WidthInBytes_c_fifo_cap,
        WidthInBytes_empty_n => WidthInBytes_c_empty_n,
        WidthInBytes_read => Bytes2AXIMMvideo_U0_WidthInBytes_read,
        StrideInBytes_dout => stride_c_dout,
        StrideInBytes_num_data_valid => stride_c_num_data_valid,
        StrideInBytes_fifo_cap => stride_c_fifo_cap,
        StrideInBytes_empty_n => stride_c_empty_n,
        StrideInBytes_read => Bytes2AXIMMvideo_U0_StrideInBytes_read,
        VideoFormat_dout => video_format_c_dout,
        VideoFormat_num_data_valid => video_format_c_num_data_valid,
        VideoFormat_fifo_cap => video_format_c_fifo_cap,
        VideoFormat_empty_n => video_format_c_empty_n,
        VideoFormat_read => Bytes2AXIMMvideo_U0_VideoFormat_read);

    HwReg_frm_buffer_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_frm_buffer_c_din,
        if_full_n => HwReg_frm_buffer_c_full_n,
        if_write => entry_proc_U0_HwReg_frm_buffer_c_write,
        if_dout => HwReg_frm_buffer_c_dout,
        if_num_data_valid => HwReg_frm_buffer_c_num_data_valid,
        if_fifo_cap => HwReg_frm_buffer_c_fifo_cap,
        if_empty_n => HwReg_frm_buffer_c_empty_n,
        if_read => Bytes2AXIMMvideo_U0_dstImg_read);

    HwReg_frm_buffer2_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_HwReg_frm_buffer2_c_din,
        if_full_n => HwReg_frm_buffer2_c_full_n,
        if_write => entry_proc_U0_HwReg_frm_buffer2_c_write,
        if_dout => HwReg_frm_buffer2_c_dout,
        if_num_data_valid => HwReg_frm_buffer2_c_num_data_valid,
        if_fifo_cap => HwReg_frm_buffer2_c_fifo_cap,
        if_empty_n => HwReg_frm_buffer2_c_empty_n,
        if_read => Bytes2AXIMMvideo_U0_dstImg2_read);

    WidthInBytes_c9_U : component design_1_v_frmbuf_wr_0_1_fifo_w15_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_WidthInBytes_c9_din,
        if_full_n => WidthInBytes_c9_full_n,
        if_write => entry_proc_U0_WidthInBytes_c9_write,
        if_dout => WidthInBytes_c9_dout,
        if_num_data_valid => WidthInBytes_c9_num_data_valid,
        if_fifo_cap => WidthInBytes_c9_fifo_cap,
        if_empty_n => WidthInBytes_c9_empty_n,
        if_read => MultiPixStream2Bytes_U0_WidthInBytes_read);

    stride_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w16_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_stride_c_din,
        if_full_n => stride_c_full_n,
        if_write => entry_proc_U0_stride_c_write,
        if_dout => stride_c_dout,
        if_num_data_valid => stride_c_num_data_valid,
        if_fifo_cap => stride_c_fifo_cap,
        if_empty_n => stride_c_empty_n,
        if_read => Bytes2AXIMMvideo_U0_StrideInBytes_read);

    video_format_c11_U : component design_1_v_frmbuf_wr_0_1_fifo_w6_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_video_format_c11_din,
        if_full_n => video_format_c11_full_n,
        if_write => entry_proc_U0_video_format_c11_write,
        if_dout => video_format_c11_dout,
        if_num_data_valid => video_format_c11_num_data_valid,
        if_fifo_cap => video_format_c11_fifo_cap,
        if_empty_n => video_format_c11_empty_n,
        if_read => MultiPixStream2Bytes_U0_VideoFormat_read);

    img_U : component design_1_v_frmbuf_wr_0_1_fifo_w24_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_img_din,
        if_full_n => img_full_n,
        if_write => AXIvideo2MultiPixStream_U0_img_write,
        if_dout => img_dout,
        if_num_data_valid => img_num_data_valid,
        if_fifo_cap => img_fifo_cap,
        if_empty_n => img_empty_n,
        if_read => MultiPixStream2Bytes_U0_img_read);

    width_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w3_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_width_c_din,
        if_full_n => width_c_full_n,
        if_write => AXIvideo2MultiPixStream_U0_width_c_write,
        if_dout => width_c_dout,
        if_num_data_valid => width_c_num_data_valid,
        if_fifo_cap => width_c_fifo_cap,
        if_empty_n => width_c_empty_n,
        if_read => MultiPixStream2Bytes_U0_WidthInPix_read);

    height_c10_U : component design_1_v_frmbuf_wr_0_1_fifo_w12_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => AXIvideo2MultiPixStream_U0_height_c10_din,
        if_full_n => height_c10_full_n,
        if_write => AXIvideo2MultiPixStream_U0_height_c10_write,
        if_dout => height_c10_dout,
        if_num_data_valid => height_c10_num_data_valid,
        if_fifo_cap => height_c10_fifo_cap,
        if_empty_n => height_c10_empty_n,
        if_read => MultiPixStream2Bytes_U0_Height_read);

    bytePlanes_plane0_U : component design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MultiPixStream2Bytes_U0_bytePlanes_plane01_din,
        if_full_n => bytePlanes_plane0_full_n,
        if_write => MultiPixStream2Bytes_U0_bytePlanes_plane01_write,
        if_dout => bytePlanes_plane0_dout,
        if_num_data_valid => bytePlanes_plane0_num_data_valid,
        if_fifo_cap => bytePlanes_plane0_fifo_cap,
        if_empty_n => bytePlanes_plane0_empty_n,
        if_read => Bytes2AXIMMvideo_U0_bytePlanes_plane01_read);

    bytePlanes_plane1_U : component design_1_v_frmbuf_wr_0_1_fifo_w64_d960_B
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MultiPixStream2Bytes_U0_bytePlanes_plane12_din,
        if_full_n => bytePlanes_plane1_full_n,
        if_write => MultiPixStream2Bytes_U0_bytePlanes_plane12_write,
        if_dout => bytePlanes_plane1_dout,
        if_num_data_valid => bytePlanes_plane1_num_data_valid,
        if_fifo_cap => bytePlanes_plane1_fifo_cap,
        if_empty_n => bytePlanes_plane1_empty_n,
        if_read => Bytes2AXIMMvideo_U0_bytePlanes_plane12_read);

    WidthInBytes_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w15_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MultiPixStream2Bytes_U0_WidthInBytes_c_din,
        if_full_n => WidthInBytes_c_full_n,
        if_write => MultiPixStream2Bytes_U0_WidthInBytes_c_write,
        if_dout => WidthInBytes_c_dout,
        if_num_data_valid => WidthInBytes_c_num_data_valid,
        if_fifo_cap => WidthInBytes_c_fifo_cap,
        if_empty_n => WidthInBytes_c_empty_n,
        if_read => Bytes2AXIMMvideo_U0_WidthInBytes_read);

    height_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w12_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MultiPixStream2Bytes_U0_height_c_din,
        if_full_n => height_c_full_n,
        if_write => MultiPixStream2Bytes_U0_height_c_write,
        if_dout => height_c_dout,
        if_num_data_valid => height_c_num_data_valid,
        if_fifo_cap => height_c_fifo_cap,
        if_empty_n => height_c_empty_n,
        if_read => Bytes2AXIMMvideo_U0_Height_read);

    video_format_c_U : component design_1_v_frmbuf_wr_0_1_fifo_w6_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => MultiPixStream2Bytes_U0_video_format_c_din,
        if_full_n => video_format_c_full_n,
        if_write => MultiPixStream2Bytes_U0_video_format_c_write,
        if_dout => video_format_c_dout,
        if_num_data_valid => video_format_c_num_data_valid,
        if_fifo_cap => video_format_c_fifo_cap,
        if_empty_n => video_format_c_empty_n,
        if_read => Bytes2AXIMMvideo_U0_VideoFormat_read);

    start_for_MultiPixStream2Bytes_U0_U : component design_1_v_frmbuf_wr_0_1_start_for_MultiPixStream2Bytes_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_MultiPixStream2Bytes_U0_din,
        if_full_n => start_for_MultiPixStream2Bytes_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_MultiPixStream2Bytes_U0_dout,
        if_empty_n => start_for_MultiPixStream2Bytes_U0_empty_n,
        if_read => MultiPixStream2Bytes_U0_ap_ready);

    start_for_Bytes2AXIMMvideo_U0_U : component design_1_v_frmbuf_wr_0_1_start_for_Bytes2AXIMMvideo_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Bytes2AXIMMvideo_U0_din,
        if_full_n => start_for_Bytes2AXIMMvideo_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_Bytes2AXIMMvideo_U0_dout,
        if_empty_n => start_for_Bytes2AXIMMvideo_U0_empty_n,
        if_read => Bytes2AXIMMvideo_U0_ap_ready);





    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    AXIvideo2MultiPixStream_U0_ap_continue <= ap_const_logic_1;
    AXIvideo2MultiPixStream_U0_ap_start <= ((ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Bytes2AXIMMvideo_U0_ap_continue <= ap_continue;
    Bytes2AXIMMvideo_U0_ap_start <= start_for_Bytes2AXIMMvideo_U0_empty_n;
    MultiPixStream2Bytes_U0_ap_continue <= ap_const_logic_1;
    MultiPixStream2Bytes_U0_ap_start <= start_for_MultiPixStream2Bytes_U0_empty_n;
    ap_done <= Bytes2AXIMMvideo_U0_ap_done;
    ap_idle <= (entry_proc_U0_ap_idle and MultiPixStream2Bytes_U0_ap_idle and Bytes2AXIMMvideo_U0_ap_idle and AXIvideo2MultiPixStream_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready <= (ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready or AXIvideo2MultiPixStream_U0_ap_ready);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_AXIvideo2MultiPixStream_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    entry_proc_U0_start_full_n <= (start_for_MultiPixStream2Bytes_U0_full_n and start_for_Bytes2AXIMMvideo_U0_full_n);
    m_axi_mm_video_ARADDR <= ap_const_lv32_0;
    m_axi_mm_video_ARBURST <= ap_const_lv2_0;
    m_axi_mm_video_ARCACHE <= ap_const_lv4_0;
    m_axi_mm_video_ARID <= ap_const_lv1_0;
    m_axi_mm_video_ARLEN <= ap_const_lv32_0;
    m_axi_mm_video_ARLOCK <= ap_const_lv2_0;
    m_axi_mm_video_ARPROT <= ap_const_lv3_0;
    m_axi_mm_video_ARQOS <= ap_const_lv4_0;
    m_axi_mm_video_ARREGION <= ap_const_lv4_0;
    m_axi_mm_video_ARSIZE <= ap_const_lv3_0;
    m_axi_mm_video_ARUSER <= ap_const_lv1_0;
    m_axi_mm_video_ARVALID <= ap_const_logic_0;
    m_axi_mm_video_AWADDR <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWADDR;
    m_axi_mm_video_AWBURST <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWBURST;
    m_axi_mm_video_AWCACHE <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWCACHE;
    m_axi_mm_video_AWID <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWID;
    m_axi_mm_video_AWLEN <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWLEN;
    m_axi_mm_video_AWLOCK <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWLOCK;
    m_axi_mm_video_AWPROT <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWPROT;
    m_axi_mm_video_AWQOS <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWQOS;
    m_axi_mm_video_AWREGION <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWREGION;
    m_axi_mm_video_AWSIZE <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWSIZE;
    m_axi_mm_video_AWUSER <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWUSER;
    m_axi_mm_video_AWVALID <= Bytes2AXIMMvideo_U0_m_axi_mm_video_AWVALID;
    m_axi_mm_video_BREADY <= Bytes2AXIMMvideo_U0_m_axi_mm_video_BREADY;
    m_axi_mm_video_RREADY <= ap_const_logic_0;
    m_axi_mm_video_WDATA <= Bytes2AXIMMvideo_U0_m_axi_mm_video_WDATA;
    m_axi_mm_video_WID <= Bytes2AXIMMvideo_U0_m_axi_mm_video_WID;
    m_axi_mm_video_WLAST <= Bytes2AXIMMvideo_U0_m_axi_mm_video_WLAST;
    m_axi_mm_video_WSTRB <= Bytes2AXIMMvideo_U0_m_axi_mm_video_WSTRB;
    m_axi_mm_video_WUSER <= Bytes2AXIMMvideo_U0_m_axi_mm_video_WUSER;
    m_axi_mm_video_WVALID <= Bytes2AXIMMvideo_U0_m_axi_mm_video_WVALID;
    s_axis_video_TREADY <= AXIvideo2MultiPixStream_U0_s_axis_video_TREADY;
    start_for_Bytes2AXIMMvideo_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_MultiPixStream2Bytes_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
