@W: CD638 :"C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd":127:10:127:17|Signal test_out is undriven. Either assign the signal a value or remove the signal declaration.

