
AVRASM ver. 2.2.7  C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm Sun May 20 21:05:39 2018

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m32def.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(33): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\macros.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(34): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\ram_table.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(35): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\command_table.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(36): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\break_table.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.150\avrasm\inc\m32def.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(33): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\macros.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(34): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\ram_table.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(35): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\command_table.inc'
C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\main.asm(36): Including file 'C:\Users\Martin Androvich\Desktop\Personal Files\Education\Robotics [SDU]\Courses\2. Semester\RB-PRO2\RCF\Racecar-Control-Firmware\break_table.inc'
                                 
                                 ; ###################################################################################################################################################
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega32.xml ************
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m32def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega32
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega32
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M32DEF_INC_
                                 #define _M32DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega32
                                 #pragma AVRPART ADMIN PART_NAME ATmega32
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x02
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	OCR0	= 0x3c
                                 .equ	GICR	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK	= 0x39
                                 .equ	TIFR	= 0x38
                                 .equ	SPMCR	= 0x37
                                 .equ	TWCR	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUCSR	= 0x34
                                 .equ	TCCR0	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	OCDR	= 0x31
                                 .equ	SFIOR	= 0x30
                                 .equ	TCCR1A	= 0x2f
                                 .equ	TCCR1B	= 0x2e
                                 .equ	TCNT1L	= 0x2c
                                 .equ	TCNT1H	= 0x2d
                                 .equ	OCR1AL	= 0x2a
                                 .equ	OCR1AH	= 0x2b
                                 .equ	OCR1BL	= 0x28
                                 .equ	OCR1BH	= 0x29
                                 .equ	ICR1L	= 0x26
                                 .equ	ICR1H	= 0x27
                                 .equ	TCCR2	= 0x25
                                 .equ	TCNT2	= 0x24
                                 .equ	OCR2	= 0x23
                                 .equ	ASSR	= 0x22
                                 .equ	WDTCR	= 0x21
                                 .equ	UBRRH	= 0x20
                                 .equ	UCSRC	= 0x20
                                 .equ	EEARL	= 0x1e
                                 .equ	EEARH	= 0x1f
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTA	= 0x1b
                                 .equ	DDRA	= 0x1a
                                 .equ	PINA	= 0x19
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PORTC	= 0x15
                                 .equ	DDRC	= 0x14
                                 .equ	PINC	= 0x13
                                 .equ	PORTD	= 0x12
                                 .equ	DDRD	= 0x11
                                 .equ	PIND	= 0x10
                                 .equ	SPDR	= 0x0f
                                 .equ	SPSR	= 0x0e
                                 .equ	SPCR	= 0x0d
                                 .equ	UDR	= 0x0c
                                 .equ	UCSRA	= 0x0b
                                 .equ	UCSRB	= 0x0a
                                 .equ	UBRRL	= 0x09
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	TWDR	= 0x03
                                 .equ	TWAR	= 0x02
                                 .equ	TWSR	= 0x01
                                 .equ	TWBR	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDTOE	= 4	; RW
                                 .equ	WDDE	= WDTOE	; For compatibility
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; GICR - General Interrupt Control Register
                                 .equ	GIMSK	= GICR	; For compatibility
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                                 
                                 ; GIFR - General Interrupt Flag Register
                                 .equ	INTF2	= 5	; External Interrupt Flag 2
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 .equ	INTF1	= 7	; External Interrupt Flag 1
                                 
                                 ; MCUCR - General Interrupt Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TCCR0 - Timer/Counter Control Register
                                 .equ	CS00	= 0	; Clock Select 1
                                 .equ	CS01	= 1	; Clock Select 1
                                 .equ	CS02	= 2	; Clock Select 2
                                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                                 .equ	CTC0	= WGM01	; For compatibility
                                 .equ	COM00	= 4	; Compare match Output Mode 0
                                 .equ	COM01	= 5	; Compare Match Output Mode 1
                                 .equ	WGM00	= 6	; Waveform Generation Mode
                                 .equ	PWM0	= WGM00	; For compatibility
                                 .equ	FOC0	= 7	; Force Output Compare
                                 
                                 ; TCNT0 - Timer/Counter Register
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0 - Output Compare Register
                                 .equ	OCR0_0	= 0	; 
                                 .equ	OCR0_1	= 1	; 
                                 .equ	OCR0_2	= 2	; 
                                 .equ	OCR0_3	= 3	; 
                                 .equ	OCR0_4	= 4	; 
                                 .equ	OCR0_5	= 5	; 
                                 .equ	OCR0_6	= 6	; 
                                 .equ	OCR0_7	= 7	; 
                                 
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0	= 1	; Output Compare Flag 0
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2	= 7	; Output Compare Flag 2
                                 
                                 ; TCCR2 - Timer/Counter2 Control Register
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM21	= 3	; Clear Timer/Counter2 on Compare Match
                                 .equ	CTC2	= WGM21	; For compatibility
                                 .equ	COM20	= 4	; Compare Output Mode bit 0
                                 .equ	COM21	= 5	; Compare Output Mode bit 1
                                 .equ	WGM20	= 6	; Pulse Width Modulator Enable
                                 .equ	PWM2	= WGM20	; For compatibility
                                 .equ	FOC2	= 7	; Force Output Compare
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2 - Timer/Counter2 Output Compare Register
                                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	PWM10	= WGM10	; For compatibility
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	PWM11	= WGM11	; For compatibility
                                 .equ	FOC1B	= 2	; Force Output Compare 1B
                                 .equ	FOC1A	= 3	; Force Output Compare 1A
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	CTC10	= WGM12	; For compatibility
                                 .equ	CTC1	= WGM12	; For compatibility
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	CTC11	= WGM13	; For compatibility
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** USART ************************
                                 ; UDR - USART I/O Data Register
                                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSRA - USART Control and Status Register A
                                 .equ	USR	= UCSRA	; For compatibility
                                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                                 .equ	U2X	= 1	; Double the USART transmission speed
                                 .equ	UPE	= 2	; Parity Error
                                 .equ	PE	= UPE	; For compatibility
                                 .equ	DOR	= 3	; Data overRun
                                 .equ	FE	= 4	; Framing Error
                                 .equ	UDRE	= 5	; USART Data Register Empty
                                 .equ	TXC	= 6	; USART Transmitt Complete
                                 .equ	RXC	= 7	; USART Receive Complete
                                 
                                 ; UCSRB - USART Control and Status Register B
                                 .equ	UCR	= UCSRB	; For compatibility
                                 .equ	TXB8	= 0	; Transmit Data Bit 8
                                 .equ	RXB8	= 1	; Receive Data Bit 8
                                 .equ	UCSZ2	= 2	; Character Size
                                 .equ	CHR9	= UCSZ2	; For compatibility
                                 .equ	TXEN	= 3	; Transmitter Enable
                                 .equ	RXEN	= 4	; Receiver Enable
                                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSRC - USART Control and Status Register C
                                 .equ	UCPOL	= 0	; Clock Polarity
                                 .equ	UCSZ0	= 1	; Character Size
                                 .equ	UCSZ1	= 2	; Character Size
                                 .equ	USBS	= 3	; Stop Bit Select
                                 .equ	UPM0	= 4	; Parity Mode Bit 0
                                 .equ	UPM1	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL	= 6	; USART Mode Select
                                 .equ	URSEL	= 7	; Register Select
                                 
                                 .equ	UBRRHI	= UBRRH	; For compatibility
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; SFIOR - Special Function IO Register
                                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADCSR	= ADCSRA	; For compatibility
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                                 .equ	ADFR	= ADATE	; For compatibility
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                                 .equ	SM0	= 4	; Sleep Mode Select
                                 .equ	SM1	= 5	; Sleep Mode Select
                                 .equ	SM2	= 6	; Sleep Mode Select
                                 .equ	SE	= 7	; Sleep Enable
                                 
                                 ; MCUCSR - MCU Control And Status Register
                                 .equ	MCUSR	= MCUCSR	; For compatibility
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; SFIOR - Special Function IO Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1&0
                                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PUD	= 2	; Pull-up Disable
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write secion read enable
                                 .equ	ASRE	= RWWSRE	; For compatibility
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	ASB	= RWWSB	; For compatibility
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler bits
                                 .equ	TWPS1	= 1	; TWI Prescaler bits
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	BODEN	= 6	; Brown out detector enable
                                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x085f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	OC2addr	= 0x0008	; Timer/Counter2 Compare Match
                                 .equ	OVF2addr	= 0x000a	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x000c	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x000e	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0010	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x0012	; Timer/Counter1 Overflow
                                 .equ	OC0addr	= 0x0014	; Timer/Counter0 Compare Match
                                 .equ	OVF0addr	= 0x0016	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0018	; Serial Transfer Complete
                                 .equ	URXCaddr	= 0x001a	; USART, Rx Complete
                                 .equ	UDREaddr	= 0x001c	; USART Data Register Empty
                                 .equ	UTXCaddr	= 0x001e	; USART, Tx Complete
                                 .equ	ADCCaddr	= 0x0020	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x0022	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0024	; Analog Comparator
                                 .equ	TWIaddr	= 0x0026	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                                 
                                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                                 
                                 #endif  /* _M32DEF_INC_ */
                                 
                                 
                                 ; Racecar Control Firmware
                                 ; Version 1.2.3
                                 ; 
                                 ; Sequential Flag Architecture
                                 
                                 ; ___________________________________________________________________________________________________________________________________________________
                                 ; >> VECTORS:
                                 
                                 .ORG	0x00																	; Reset Vector
000000 940c 0055                 	JMP		INIT																; ^
                                 
                                 .ORG 	0x02																	; INT0 Interrupt (PD2)
000002 940c 03df                 	JMP		FNLNE_HANDLER														; ^
                                 	 
                                 .ORG	0x04																	; INT1 Interrupt (PD3)
000004 940c 03d8                 	JMP 	TACHO_HANDLER														; ^
                                 
                                 .ORG	0x14																	; TIMER1 Compare Match Interrupt
000014 940c 03e6                 	JMP		TMR1_HANDLER														; ^
                                 
                                 .ORG	0x20																	; ADC Conversion Complete Interrupt (PAO)
000020 940c 03ed                 	JMP		ACCLR_HANDLER														; ^
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> DEFINITIONS
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > INCLUDES
                                 
                                 .ORG	0x28
                                 
                                 	.INCLUDE	"macros.inc"													; Include Macros
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> MACROS
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > SET FLAG
                                 
                                  .MACRO	SFLG
                                 
                                 	MOV		TEMP1, @0														; Clear Flag (@1) of Register (@0)
                                 	SBR		TEMP1, (1<<@1)													; ^
                                 	MOV		@0, TEMP1														; ^
                                 
                                 .ENDMACRO
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > CLEAR FLAG
                                 
                                  .MACRO	CFLG
                                 
                                 	MOV		TEMP1, @0														; Clear Flag (@1) of Register (@0)
                                 	CBR		TEMP1, (1<<@1)													; ^
                                 	MOV		@0, TEMP1														; ^
                                 
                                 	.INCLUDE	"ram_table.inc"													; Include RAM Table
                                 
                                 ; >> RAM TABLE
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > Variables [32B]
                                 
                                 .EQU	TACHOMETER_H					= 0x0060
                                 .EQU	TACHOMETER_L					= 0x0061
                                 
                                 .EQU	COMDATA_H						= 0x0062
                                 .EQU	COMDATA_L						= 0x0063
                                 
                                 .EQU	ADC_H							= 0x0064
                                 .EQU	ADC_L							= 0x0065
                                 
                                 .EQU	TEL_STEP						= 0x0066
                                 
                                 .EQU	RECENT_CMD						= 0x0067
                                 .EQU	RECENT_DAT						= 0x0068
                                 
                                 .EQU	DATA_H							= 0x0069
                                 .EQU	DATA_L							= 0x006A
                                 
                                 .EQU	SERIAL_RX						= 0x006B
                                 .EQU	SERIAL_TX						= 0x006C
                                 
                                 .EQU	DUTY_CYCLE						= 0x006D
                                 
                                 .EQU	FUNC_FLG						= 0x006E
                                 .EQU	MODE_FLG						= 0x006F
                                 
                                 .EQU	FINISHLINE						= 0x0070
                                 
                                 .EQU	MOVAVG_RECENT_XH				= 0x0071
                                 .EQU	MOVAVG_RECENT_XL				= 0x0072
                                 
                                 .EQU	ACCELEROMETER					= 0x0073
                                 
                                 .EQU	TURN_MIN_TACHOMETER_H			= 0x0074		; Old
                                 .EQU	TURN_MIN_TACHOMETER_L			= 0x0075		; ^
                                 
                                 .EQU	MAPPING_DEBOUNCE_H				= 0x0074
                                 .EQU	MAPPING_DEBOUNCE_L				= 0x0075
                                 
                                 .EQU	TACHOMETER_L_PREV				= 0x0076
                                 
                                 .EQU	TRACK_LENGTH_H					= 0x0078
                                 .EQU	TRACK_LENGTH_L					= 0x0079
                                 
                                 .EQU	LATEST_STRAIGHT					= 0x007A
                                 
                                 .EQU	LATEST_STRAIGHT_H				= 0x007B
                                 .EQU	LATEST_STRAIGHT_L				= 0x007C
                                 
                                 .EQU	LAST_TURN_H						= 0x007D
                                 .EQU	LAST_TURN_L						= 0x007E
                                 
                                 .EQU	VELOCITY_COUNTER				= 0x007F
                                 
                                 .EQU	VELOCITY_H						= 0x0080
                                 .EQU	VELOCITY_L						= 0x0081
                                 
                                 .EQU	VELOCITY_PREV_H					= 0x0082
                                 .EQU	VELOCITY_PREV_L					= 0x0083
                                 
                                 .EQU	BREAK_TEST_VAL					= 0x0084
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > Moving Average Filter [MOVAVG | 128B]
                                 
                                 .EQU	MOVAVG_TABLE					= 0x0100
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > Mapping [128B]
                                 
                                 .EQU	MAPP_TABLE						= 0x0200
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > Trajectory [1024B]
                                 
                                 .EQU	TRAJ_TABLE						= 0x0300
                                 
                                 	.INCLUDE	"command_table.inc"												; Include Command Table
                                 
                                 ; >> COMMUNICATION PROTOCOL COMMANDS
                                 
                                 COMMANDS:
                                 	;DW		0xTYP_00, 0										; Explanation
                                 	;  DW	  0x00_CMD, FUNC_ADDRESS						; ^
                                 
000028 0000
000029 0000                      	.DW		0x00_00, 0										; SoT
                                 
00002a aa00
00002b 0000                      	.DW		0xAA_00, 0										; >> GET
00002c 0003
00002d 03ad                      	  .DW	  0x00_03, EMPTY									; DATA3
00002e 0013
00002f 0300                      	  .DW	  0x00_13, MAPPING_GET								; MAPP
000030 0016
000031 0317                      	  .DW	  0x00_16, TRAJECTORY_GET							; TRAJ
000032 0018
000033 030e                      	  .DW	  0x00_18, TACHOMETER_GET							; TACHOM
                                 
000034 5500
000035 0000                      	.DW		0x55_00, 0										; >> SET
000036 0010
000037 0327                      	  .DW	  0x00_10, SET_MOTOR_PWM							; START
000038 0011
000039 03ad                      	  .DW	  0x00_11, EMPTY									; STOP
00003a 0012
00003b 02d8                      	  .DW	  0x00_12, AUTONOMOUS_SET							; AUTO
00003c 0013
00003d 02f2                      	  .DW	  0x00_13, MAPPING_SET								; MAPP
00003e 0014
00003f 02cf                      	  .DW	  0x00_14, BROADCAST_SET							; BROD
000040 0016
000041 02fd                      	  .DW	  0x00_16, TRAJECTORY_SET							; TRAJ
000042 0017
000043 02dc                      	  .DW	  0x00_17, BREAKTEST_SET							; TEST
                                 
000044 eeee                      	.INCLUDE	"break_table.inc"												; Include Brake Offset Table
000045 0000                      
                                 ; >> BREAK OFFSET TABLE
                                 
                                 BREAK_OFFSET_TABLE:
000046 0d12                      	.DB		18, 13
000047 1524                      	.DB		36, 21
000048 1c37                      	.DB		55, 28
000049 2049                      	.DB		73, 32
00004a 225b                      	.DB		91, 34
00004b 256d                      	.DB		109, 37
00004c 2780                      	.DB		128, 39
00004d 2892                      	.DB		146, 40
00004e 29a4                      	.DB		164, 41						
00004f 2ab6                      	.DB		182, 42
000050 2bc9                      	.DB		201, 43
000051 2cdb                      	.DB		219, 44
000052 2ded                      	.DB		237, 45
000053 2dfc                      	.DB		252, 45
000054 0000                      
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > CONSTANTS
                                 
                                 	.EQU	MSB			= 7														; Most Signifigant Bit
                                 
                                 	.EQU	BAUDRATE	= 0x00CF												; Baudrate configuration (default = 0xCF)
                                 
                                 	.EQU	TMR1FREQ	= 976 - 1												; Timer1 configuration
                                 
                                 																				; 62500 - 1		= 4Hz
                                 																				; 31250 - 1		= 8Hz
                                 																				; 15625 - 1		= 16Hz
                                 																				;  7812 - 1		= 32Hz
                                 																				;  1953 - 1		= 128Hz
                                 																				;   976 - 1		= 256Hz [DEFAULT]
                                 																				;   488 - 1		= 512Hz
                                 																				;	244 - 1		= 1024Hz
                                 																				;	122 - 1		= 2048Hz
                                 																				;	 61 - 1		= 4096Hz
                                 
                                 	; Moving Average Filter Constants
                                 	
                                 	.EQU	MOVAVG_SIZE					= 64									; Size (bytes) of Moving Average Filter
                                 	.EQU	MOVAVG_DIVS					= 6										; Number of division to perform (i.e. 2^5 = 32)
                                 	.EQU	MOVAVG_TABLE_END			= MOVAVG_TABLE + MOVAVG_SIZE			; EoT
                                 
                                 	; Velocity Calculation Constants
                                 
                                 	.EQU	VELOCITY_FREQ				= 256									; Frequency of Velocity Sampling (Hz)
                                 	.EQU	VELOCITY_SCALAR				= 8										; Sampling Scalar (Hz)
                                 
                                 	; Mapping & Turn Detection Constants
                                 
                                 	.EQU	TURN_TH_IN_LEFT				= 122									; Left Turn IN Accelerometer Threshold
                                 	.EQU	TURN_TH_IN_RIGHT			= 115									; Right Turn IN Accelerometer Threshold
                                 	.EQU	TURN_TH_OUT_LEFT			= 122									; Left Turn OUT Accelerometer Threshold
                                 	.EQU	TURN_TH_OUT_RIGHT			= 115									; Right Turn OUT Accelerometer Threshold
                                 
                                 	.EQU	MAPPING_SEEK_PWM			= 78									; Mapping Seek PWM (0-255)
                                 	.EQU	MAPPING_PWM					= 90									; Mapping PWM (0-255)
                                 	.EQU	MAPPING_DEBOUNCE_VAL		= 10									; Mapping Debounce
                                 	.EQU	MAPPING_OFFSET_IN			= 8										; Mapping Offset In
                                 	.EQU	MAPPING_OFFSET_OUT			= 11									; Mapping Offset Out
                                 
                                 	; Trajectory Constants
                                 	
                                 	.EQU	TRAJECTORY_ACCLR_OFFSET		= 0										; Trajectory 'Out of Turn' Acceleration Offset
                                 	.EQU	TRAJECTORY_BRAKE_TOLERANCE	= 10									; Trajectory 'Before Turn' Brake Tolerance
                                 
                                 	.EQU	TRAJECTORY_ACCLR_PWM		= 255									; Trajectory Acceleration PWM
                                 	.EQU	TRAJECTORY_TURN_PWM			= 110									; Trajectory Turn PWM
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > REGISTERS
                                 
                                 	.DEF	MDFLG		= R2													; Mode Flags
                                 	.DEF	FNFLG		= R3													; Function Flags for Interrupts
                                 	.DEF	MTFLG		= R4													; Mapping & Trajectory Flags
                                 	
                                 	.DEF	TEMP1		= R16													; Temporary Register #1
                                 	.DEF	TEMP2		= R17													; Temporary Register #2
                                 	.DEF	TEMP3		= R18													; Temporary Register #3
                                 	.DEF	TEMPI		= R19													; Temporary Interrupts Register
                                 	
                                 	.DEF	TEMPWH		= R25													; Temporary Register (Word) Pair
                                 	.DEF	TEMPWL		= R24													; ^
                                 		
                                 	.DEF	RXREG		= R20													; USART Reception Register
                                 	.DEF	TXREG		= R21													; USART Transmission Register
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > FLAGS
                                 
                                 	; MDFLG | Mode Flags 
                                 
                                 	.EQU	AUTO		= 7														; Autonomous Mode
                                 	.EQU	MAP			= 6														; Mapping Mode
                                 	.EQU	BROD2		= 5														; Broadcast Mode
                                 	.EQU	BROD1		= 4														; ^
                                 	.EQU	BROD0		= 3														; ^
                                 	.EQU	TEST		= 2														; Test Mode
                                 
                                 	; FNFLG | Function Flags
                                 
                                 	.EQU	TACHO		= 7														; Tachometer Ready
                                 	.EQU	FNLNE		= 6														; Finishline Ready
                                 	.EQU	ACCLR		= 5														; Accelerometer Ready
                                 	.EQU	TMR1		= 4														; Timer1 Ready
                                 	.EQU	CMDPD		= 3														; Command Pending
                                 	.EQU	VELOC		= 2														; Calculate Velocity
                                 
                                 	; MTFLG | Mapping & Trajectory Flags
                                 
                                 	.EQU	ISMAP		= 7														; Program currently mapping
                                 	.EQU	INTURN		= 6														; In turn
                                 	.EQU	TURNDIR		= 5														; Direction of turn (0 = L & 1 = R)
                                 	.EQU	MPRDY		= 4														; Mapping is ready
                                 	.EQU	ISRUN		= 3														; Trajectory is running
                                 	.EQU	ISBRK		= 2														; Braking is active
                                 
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> INITIALIZATION
                                 
                                 INIT:
                                 
                                 	; Stack Pointer
                                 
000055 e008                      	LDI 	TEMP1, HIGH(RAMEND)													; Initialize Stack Pointer
000056 bf0e                      	OUT 	SPH, TEMP1															; ^
000057 e50f                      	LDI 	TEMP1,  LOW(RAMEND)													; ^
000058 bf0d                      	OUT 	SPL, TEMP1															; ^
                                 
                                 	; SRAM Initialization
                                 
000059 2700                      	CLR		TEMP1																; Initialize allocated SRAM to NULL
00005a 9300 0068                 	STS		RECENT_DAT, TEMP1													; ^
00005c 9300 0066                 	STS		TEL_STEP, TEMP1														; ^
00005e 9300 006f                 	STS		MODE_FLG, TEMP1														; ^
000060 9300 006e                 	STS		FUNC_FLG, TEMP1														; ^
000062 9300 0060                 	STS		TACHOMETER_H, TEMP1													; ^
000064 9300 0061                 	STS		TACHOMETER_L, TEMP1													; ^
000066 9300 0076                 	STS		TACHOMETER_L_PREV, TEMP1											; ^
000068 9300 0074                 	STS		TURN_MIN_TACHOMETER_H, TEMP1										; ^
00006a 9300 0075                 	STS		TURN_MIN_TACHOMETER_L, TEMP1										; ^
00006c 9300 0073                 	STS		ACCELEROMETER, TEMP1												; ^
00006e 9300 0064                 	STS		ADC_H, TEMP1														; ^
000070 9300 0065                 	STS		ADC_L, TEMP1														; ^
000072 9300 0070                 	STS		FINISHLINE, TEMP1													; ^
000074 9300 0082                 	STS		VELOCITY_PREV_H, TEMP1												; ^
000076 9300 0083                 	STS		VELOCITY_PREV_L, TEMP1												; ^
000078 9300 0080                 	STS		VELOCITY_H, TEMP1													; ^
00007a 9300 0081                 	STS		VELOCITY_L, TEMP1													; ^
00007c 9300 007f                 	STS		VELOCITY_COUNTER, TEMP1												; ^
                                 
00007e 940e 035d                 	CALL	MOVAVG_POINTER_RESET												; Reset Moving Average Pointer
000080 940e 0360                 	CALL	MOVAVG_SRAM_SETUP													; Initialize allocated Moving Average SRAM to default
                                 
                                 	; Flags Initialization
                                 
000082 2422                      	CLR		MDFLG																; Clear Flag Registers
000083 2433                      	CLR		FNFLG																; ^
000084 2444                      	CLR		MTFLG																; ^
                                 
                                 	; USART Config
                                 
000085 e000                      	LDI		TEMP1, HIGH(BAUDRATE)												; Set Transmission Rate
000086 bd00                      	OUT		UBRRH, TEMP1														; ^
000087 ec0f                      	LDI		TEMP1,  LOW(BAUDRATE)												; ^
000088 b909                      	OUT		UBRRL, TEMP1														; ^
                                 
000089 e002                      	LDI		TEMP1, 0x02															; Clear all Error Flags + Enable DoubleMode
00008a b90b                      	OUT		UCSRA, TEMP1														; ^
                                 
00008b e108                      	LDI		TEMP1, (1<<RXEN)|(1<<TXEN)											; Enable Transmission & Reception
00008c b90a                      	OUT		UCSRB, TEMP1														; ^
                                 
00008d e806                      	LDI		TEMP1, (1<<URSEL)|(3<<UCSZ0)										; Set Frame Format (8, N, 1)
00008e bd00                      	OUT		UCSRC, TEMP1														; ^
                                 
00008f 2744                      	CLR		RXREG																; Reset Reception Register
000090 2755                      	CLR		TXREG																; Reset Transmission Register
                                 
                                 	; ADC Config	
                                 
000091 e200                      	LDI		TEMP1, (1<<ADLAR)													; Choose -> ADC0 and AVCC. Vcc = 5V
000092 b907                      	OUT		ADMUX, TEMP1														; AUTOTRIGGER ENABLED (ADATE) otherwise it doesnt work?
                                 
000093 e80f                      	LDI		TEMP1, (1<<ADEN)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0)			; ADEN: ENABLE ADC, ADSC: START CONVERSATION ; (1<<ADPS2)
000094 b906                      	OUT		ADCSRA, TEMP1														; ADFR: Activate Free Running Select, Prescaler: 128 // 125kHz ADC clock
                                 
000095 9a36                      	SBI		ADCSR, ADSC															; Start ADC Conversion	
                                 
                                 	; I/O (Port) Setup
                                 
000096 9a8c                      	SBI		DDRD, PD4															; Set PD4 on PORTD as Output
000097 9a8f                      	SBI		DDRD, PD7															; Set PD7 on PORTD as Output
000098 9a92                      	SBI		PORTD, PD2															; Set PD2 on PORTD as Pullup Input
                                 
000099 9894                      	CBI		PORTD, PD4															; Disable MOSFET Brake
                                 
                                 	; Timer1 Setup
                                 
00009a e100                      	LDI		TEMP1, (1<<OCIE1A)													; Enable Timer1 Compare Match Interrupt
00009b bf09                      	OUT		TIMSK, TEMP1														; ^
                                 
00009c e000                      	LDI		TEMP1, 0x00															; Set Default
00009d bd0f                      	OUT		TCCR1A, TEMP1														; ^
                                 
00009e e00b                      	LDI		TEMP1, (1<<CS11)|(1<<CS10)|(1<<WGM12)								; Set 64 Prescelar, CTC-MODE
00009f bd0e                      	OUT		TCCR1B, TEMP1														; ^
                                 
0000a0 e003                      	LDI		TEMP1, HIGH(TMR1FREQ)												; Set Timer1 Offset
0000a1 bd0b                      	OUT		OCR1AH, TEMP1														; ^
0000a2 ec0f                      	LDI		TEMP1,  LOW(TMR1FREQ)												; ^
0000a3 bd0a                      	OUT		OCR1AL, TEMP1														; ^
                                 
0000a4 e004                      	LDI		TEMP1, (1<<TOV1)													; Enable Timer1
0000a5 bf08                      	OUT		TIFR, TEMP1															; ^
                                 	
                                 	; Waveform Generator (Timer2)
                                 
0000a6 e000                      	LDI		TEMP1, 0x00															; Reset Timer2 (PWM)
0000a7 bd03                      	OUT		OCR2, TEMP1															; ^
                                 
                                 	; External Interrupt Setup
                                 	
0000a8 e00f                      	LDI		TEMP1, (1<<ISC01)|(1<<ISC00) | (1<<ISC10)|(1<<ISC11)				; Set INT0 & INT1 to rising edge
0000a9 bf05                      	OUT		MCUCR, TEMP1														; ^
                                 
0000aa ec00                      	LDI 	TEMP1, (1<<INT0)|(1<<INT1)											; Enable external interrupts
0000ab bf0b                      	OUT 	GICR, TEMP1															; ^
                                 
0000ac 9478                      	SEI																			; Set Global Interrupt Flag
                                 
0000ad c000                      	RJMP	MAIN																; Start MAIN Program
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> MAIN PROGRAM
                                 
                                 MAIN:
                                 	
0000ae 940e 039f                 	CALL	LOAD_FLAGS															; Load Flags
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > FUNCTIONS
                                 	
0000b0 940e 0291                 	CALL	TELEGRAM_CHECK														; Check for Telegrams
                                 
0000b2 fc33                      	SBRC	FNFLG, CMDPD														; Command Pending
0000b3 940e 02ca                 	CALL	EXECUTE_COMMAND														; ^
                                 
0000b5 fc36                      	SBRC	FNFLG, FNLNE														; Finishline Ready
0000b6 940e 00e1                 	CALL	LOG_FINISHLINE														; ^
                                 	
0000b8 fc37                      	SBRC	FNFLG, TACHO														; Tachometer Ready
0000b9 940e 00d4                 	CALL	LOG_TACHOMETER														; ^
                                 
0000bb fc35                      	SBRC	FNFLG, ACCLR														; Accelerometer Ready
0000bc 940e 00f3                 	CALL	LOG_ACCELEROMETER													; ^
                                 
0000be fc32                      	SBRC	FNFLG, VELOC														; Velocity Calculation Pending
0000bf 940e 037c                 	CALL	VELOCITY															; ^
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > MODES
                                 
0000c1 fc22                      	SBRC	MDFLG, TEST															; Test Mode
0000c2 940e 0108                 	CALL	TESTMODE															; ^
                                 	
0000c4 fc27                      	SBRC	MDFLG, AUTO															; Autonomous Mode
0000c5 940e 010b                 	CALL	AUTONOMOUS															; ^
                                 
0000c7 fc43                      	SBRC	MTFLG, ISRUN														; Trajectory Mode
0000c8 940e 0203                 	CALL	TRAJECTORY_RUN														; ^
                                 
0000ca fc26                      	SBRC	MDFLG, MAP															; Mapping Mode
0000cb 940e 0127                 	CALL	MAPPING																; ^
                                 
0000cd fc23                      	SBRC	MDFLG, BROD0														; Broadcast Mode
0000ce 940e 0255                 	CALL	BROADCAST															; ^
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > CLOCK (TIMER1)
                                 
0000d0 fc34                      	SBRC	FNFLG, TMR1															; Timer1 Ready
0000d1 940e 03a8                 	CALL	CLOCK																; ^
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > REPEAT LOOP
                                 
0000d3 cfda                      	RJMP	MAIN																; Loop forever
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> SENSOR PROCESSING & LOGGING
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > TACHOMETER
                                 
                                 LOG_TACHOMETER:
                                 	
                                 	// Tachometer value is not allowed to exceed 32.768
                                 	
0000d4 9190 0060                 	LDS		TEMPWH, TACHOMETER_H												; Load previous values from SRAM
0000d6 9180 0061                 	LDS		TEMPWL, TACHOMETER_L												; into WORD registers
                                 
0000d8 9601                      	ADIW	TEMPWH:TEMPWL, 1													; Increment Tachometer value
                                 
0000d9 9390 0060                 	STS		TACHOMETER_H, TEMPWH												; Store new values into SRAM
0000db 9380 0061                 	STS		TACHOMETER_L, TEMPWL												; ^
                                 
0000dd 2d03
0000de 770f
0000df 2e30                      	CFLG	FNFLG, TACHO														; Clear TACHO flag in FNFLG
                                 
0000e0 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > FINISH LINE
                                 
                                 LOG_FINISHLINE:
                                 	
0000e1 9100 0070                 	LDS		TEMP1, FINISHLINE													; Load, increment & store Finishline value
0000e3 9503                      	INC		TEMP1																; ^
0000e4 9300 0070                 	STS		FINISHLINE, TEMP1													; ^
                                 
0000e6 fc47                      	SBRC	MTFLG, ISMAP	 													; Skip reset if Mapping active
0000e7 9508                      	RET																			; ^
                                 
0000e8 2700                      	CLR		TEMP1																; Reset Tachometer
0000e9 9300 0060                 	STS		TACHOMETER_H, TEMP1													; ^
0000eb 9300 0061                 	STS		TACHOMETER_L, TEMP1													; ^
                                 
0000ed fc26                      	SBRC	MDFLG, MAP	 														; Skip clearing flag if Mapping Mode enabled
0000ee 9508                      	RET																			; ^
                                 
0000ef 2d03
0000f0 7b0f
0000f1 2e30                      	CFLG	FNFLG, FNLNE														; Clear FNLNE flag in FNFLG
                                 
0000f2 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > ACCELEROMETER
                                 
                                 LOG_ACCELEROMETER:
                                 
0000f3 fe34                      	SBRS	FNFLG, TMR1															; Check if logging is synchronized with CLOCK (Timer1)
0000f4 9508                      	RET
                                 
0000f5 fc43                      	SBRC	MTFLG, ISRUN 														; Skip if Trajectory is running
0000f6 9508                      	RET																			; ^
                                 
0000f7 b104                      	IN		TEMP1, ADCL															; Read LOW of ADC
0000f8 0000                      	NOP																			; ^
0000f9 9300 0065                 	STS		ADC_L, TEMP1														; ^
                                 
0000fb b105                      	IN		TEMP1, ADCH															; Read HIGH of ADC
0000fc 0000                      	NOP																			; ^
0000fd 9300 0064                 	STS		ADC_H, TEMP1														; ^
                                 
0000ff 9300 0073                 	STS		ACCELEROMETER, TEMP1
                                 
000101 940e 034e                 	CALL	MOVAVG																; Apply Moving Average Filter
                                 
000103 9a36                      	SBI		ADCSR, ADSC															; Start ADC Conversion
                                 
000104 2d03
000105 7d0f
000106 2e30                      	CFLG	FNFLG, ACCLR														; Clear ACCLR flag in FNFLG
                                 
000107 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> TEST MODE
                                 
                                 TESTMODE:
                                 
                                 	// !#!#!#!
                                 	// Should check for which test to run (currently only break test)
                                 	
000108 940e 033d                 	CALL	BREAKTEST
                                 
00010a 9508                      	RET
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> AUTONOMOUS MODE
                                 
                                 AUTONOMOUS:
                                 
00010b fc43                      	SBRC	MTFLG, ISRUN														; Escape if Trajectory is Running
00010c c019                      	RJMP	AUTONOMOUS_ESC														; ^
                                 
00010d fe26                      	SBRS	MDFLG, MAP															; Begin Mapping if not Mapping
00010e c003                      	RJMP	AUTONOMOUS_BEGIN_MAPPING											; ^
                                 
00010f fe44                      	SBRS	MTFLG, MPRDY														; Escape if Mapping not Ready
000110 c015                      	RJMP	AUTONOMOUS_ESC														; ^
                                 
000111 c00b                      	RJMP	AUTONOMOUS_RUN														; Start Trajectory
                                 
                                 AUTONOMOUS_BEGIN_MAPPING:
                                 
000112 fc44                      	SBRC	MTFLG, MPRDY														; Start Trajectory if Mapping already done
000113 c009                      	RJMP	AUTONOMOUS_RUN														; ^
                                 	
000114 2d02
000115 6400
000116 2e20                      	SFLG	MDFLG, MAP															; Set MAPP flag in MDFLG
                                 
000117 e40e                      	LDI		TEMP1, MAPPING_SEEK_PWM												; Start vehicle with mapping seek PWM
000118 9300 0068                 	STS		RECENT_DAT, TEMP1													; ^	
00011a 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 
00011c c009                      	RJMP	AUTONOMOUS_ESC														; Escape
                                 
                                 AUTONOMOUS_RUN:
                                 
00011d e40e                      	LDI		TEMP1, MAPPING_SEEK_PWM												; Set Motor Speed to Sleep PWM
00011e 9300 0068                 	STS		RECENT_DAT, TEMP1													; ^
000120 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 
000122 940e 01a3                 	CALL	TRAJECTORY_COMPILE													; Compile Trajectory
000124 940e 0203                 	CALL	TRAJECTORY_RUN														; Start Trajectory
                                 
                                 AUTONOMOUS_ESC:
                                 
000126 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> MAPPING
                                 
                                 MAPPING:
                                 	
000127 fc36                      	SBRC	FNFLG, FNLNE														; Check FNLNE flag
000128 c003                      	RJMP	MAPPING_ISMAP_CHECK													; If 1 then check ISMAP
                                 
000129 fc47                      	SBRC	MTFLG, ISMAP														; Check ISMAP flag
00012a c008                      	RJMP	MAPPING_DEBOUNCE_CHECK												; If 1 then continue Mapping
                                 
00012b c076                      	RJMP	MAPPING_ESC															; Return
                                 
                                 MAPPING_ISMAP_CHECK:
                                 
00012c 2d03
00012d 7b0f
00012e 2e30                      	CFLG	FNFLG, FNLNE														; Clear FNFNE flag in FNFLG
                                 	
00012f fc47                      	SBRC	MTFLG, ISMAP														; Check ISMAP flag
000130 c02a                      	RJMP	MAPPING_END															; If 1 then end Mapping
                                 
000131 fe47                      	SBRS	MTFLG, ISMAP														; Check ISMAP flag
000132 c016                      	RJMP	MAPPING_BEGIN														; If 0 then begin Mapping
                                 
                                 MAPPING_DEBOUNCE_CHECK:
                                 	
000133 9190 0060                 	LDS		TEMPWH, TACHOMETER_H												; Load current Tachometer value
000135 9180 0061                 	LDS		TEMPWL, TACHOMETER_L												; ^
                                 
000137 9110 0074                 	LDS		TEMP2, MAPPING_DEBOUNCE_H											; Load Debounce Tachometer value
000139 9120 0075                 	LDS		TEMP3, MAPPING_DEBOUNCE_L											; ^
                                 
00013b 1782                      	CP		TEMPWL, TEMP3														; Check if Debounce is reached
00013c 0791                      	CPC		TEMPWH, TEMP2 														; ^
00013d f5d0                      	BRSH	MAPPING_CHECK_TURN													; ^
                                 	
00013e 9508                      	RET																			; Return
                                 
                                 MAPPING_DEBOUNCE_RESET:
                                 
00013f 9190 0060                 	LDS		TEMPWH, TACHOMETER_H												; Load current Tachometer value
000141 9180 0061                 	LDS		TEMPWL, TACHOMETER_L												; ^
                                 	
000143 960a                      	ADIW	TEMPWH:TEMPWL, MAPPING_DEBOUNCE_VAL									; Update Minumum Tachometer Detection value (current Tachometer + Constant)
                                 
000144 9390 0074                 	STS		MAPPING_DEBOUNCE_H, TEMPWH											; Store values to SRAM
000146 9380 0075                 	STS		MAPPING_DEBOUNCE_L, TEMPWL											; ^
                                 
000148 9508                      	RET																			; Return
                                 	
                                 MAPPING_BEGIN:
                                 
000149 2d04
00014a 7e0f
00014b 2e40                      	CFLG	MTFLG, MPRDY														; Clear MPRDY flag in MTFLG
00014c 2d04
00014d 6800
00014e 2e40                      	SFLG	MTFLG, ISMAP														; Set ISMAP flag in MTFLG
                                 
00014f dfef                      	RCALL	MAPPING_DEBOUNCE_RESET												; Reset Tachometer Debounce											
                                 
000150 e50a                      	LDI		TEMP1, MAPPING_PWM													; Start vehicle with mapping PWM
000151 9300 0068                 	STS		RECENT_DAT, TEMP1													; ^	
000153 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 
000155 e0d2                      	LDI		YH, HIGH(MAPP_TABLE)												; Initialize Y Pointer
000156 e0c0                      	LDI		YL,  LOW(MAPP_TABLE)												; ^
                                 
000157 2700                      	CLR		TEMP1																; Store 0x0000 into mapping in SRAM
000158 9309                      	ST		Y+, TEMP1															; ^
000159 9309                      	ST		Y+, TEMP1															; ^
                                 
00015a c047                      	RJMP	MAPPING_ESC															; Return
                                 
                                 MAPPING_END:
                                 
00015b 9110 0060                 	LDS		TEMP2, TACHOMETER_H													; Load current Tachometer values
00015d 9120 0061                 	LDS		TEMP3, TACHOMETER_L													; ^
                                 
00015f 9310 0078                 	STS		TRACK_LENGTH_H, TEMP2 												; Store Track Length (Finishline Tachometer value) into SRAM
000161 9320 0079                 	STS		TRACK_LENGTH_L, TEMP3 												; ^
                                 
                                 	;ST		Y+, TEMP2															; Save finishline tachometer data
                                 	;ST		Y+, TEMP3															;
                                 
000163 ef0f                      	SER		TEMP1																; Store 0xFFFF into mapping in SRAM
000164 9309                      	ST		Y+, TEMP1															; ^
000165 8308                      	ST		Y, TEMP1															; ^
                                 
000166 fe27                      	SBRS	MDFLG, AUTO															; Skip if in Autonomous Mode
000167 940e 0334                 	CALL	SET_MOTOR_BREAK														; Break vehicle
                                 
000169 2d02
00016a 7b0f
00016b 2e20                      	CFLG	MDFLG, MAP															; Clear MAP flag in MDFLG
00016c 2d04
00016d 770f
00016e 2e40                      	CFLG	MTFLG, ISMAP														; Clear ISMAP flag in MTFLG
00016f 2d04
000170 6100
000171 2e40                      	SFLG	MTFLG, MPRDY														; Set MPRDY flag in MTFLG
                                 
000172 2700                      	CLR		TEMP1																; Reset Tachometer
000173 9300 0060                 	STS		TACHOMETER_H, TEMP1													; ^
000175 9300 0061                 	STS		TACHOMETER_L, TEMP1													; ^
                                 
000177 c02a                      	RJMP	MAPPING_ESC															; Return
                                 
                                 MAPPING_CHECK_TURN:
                                 
000178 9110 0073                 	LDS		TEMP2, ACCELEROMETER												; Load Accelerometer value
                                 
00017a fc46                      	SBRC	MTFLG, INTURN														; Check INTURN flag
00017b c00c                      	RJMP	MAPPING_CHECK_TURN_OUT												; If 1 then check if a turn has been exited
00017c c000                      	RJMP	MAPPING_CHECK_TURN_IN												; If 0 then check if a turn has been detected
                                 
                                 MAPPING_CHECK_TURN_IN:
                                 
                                 	; Check Right Turn
                                 
00017d 2d04
00017e 6200
00017f 2e40                      	SFLG	MTFLG, TURNDIR														; Set TURNDIR flag in MTFLG
                                 
000180 3713                      	CPI		TEMP2, TURN_TH_IN_RIGHT												; Check Right Turn In
000181 f078                      	BRLO	MAPPING_ADD															; Create Mapping entry if true
                                 
                                 	; Check Left Turn
                                 
000182 2d04
000183 7d0f
000184 2e40                      	CFLG	MTFLG, TURNDIR														; Clear TURNDIR flag in MTFLG
                                 
000185 371a                      	CPI		TEMP2, TURN_TH_IN_LEFT												; Check Left Turn In
000186 f450                      	BRSH	MAPPING_ADD															; Create mapping entry if true
                                 
000187 c01a                      	RJMP	MAPPING_ESC															; Return
                                 
                                 MAPPING_CHECK_TURN_OUT:
                                 
000188 fc45                      	SBRC	MTFLG, TURNDIR														; Check TURNDIR flag:
000189 c001                      	RJMP	MAPPING_CHECK_TURN_OUT_RIGHT										; If 1 then check RIGHT turn out
00018a c003                      	RJMP	MAPPING_CHECK_TURN_OUT_LEFT											; If 0 then check LEFT turn out
                                 
                                 MAPPING_CHECK_TURN_OUT_RIGHT:
                                 
00018b 3713                      	CPI		TEMP2, TURN_TH_OUT_RIGHT											; Check Right Turn Out
00018c f420                      	BRSH	MAPPING_ADD															; Create Mapping entry if true
                                 
00018d c014                      	RJMP	MAPPING_ESC															; Return
                                 
                                 MAPPING_CHECK_TURN_OUT_LEFT:
                                 
00018e 371a                      	CPI		TEMP2, TURN_TH_OUT_LEFT												; Check Left Turn Out
00018f f008                      	BRLO	MAPPING_ADD															; Create mapping entry if true
                                 
000190 c011                      	RJMP	MAPPING_ESC															; Return
                                 
                                 MAPPING_ADD:
                                 
000191 2d04                      	MOV		TEMP1, MTFLG														; Toggle INTURN flag
000192 e410                      	LDI		TEMP2, (1<<INTURN)													; ^
000193 2701                      	EOR		TEMP1, TEMP2														; ^
000194 2e40                      	MOV		MTFLG, TEMP1														; ^
                                 
000195 dfa9                      	RCALL	MAPPING_DEBOUNCE_RESET												; Reset Tachometer Debounce
                                 
000196 9190 0060                 	LDS		TEMPWH, TACHOMETER_H												; Load current Tachometer values
000198 9180 0061                 	LDS		TEMPWL, TACHOMETER_L												; ^
                                 
00019a fc46                      	SBRC	MTFLG, INTURN														; Calculate Offset (In/Out)
00019b 9708                      	SBIW	TEMPWH:TEMPWL, MAPPING_OFFSET_IN									; ^
00019c fe46                      	SBRS	MTFLG, INTURN														; ^
00019d 970b                      	SBIW	TEMPWH:TEMPWL, MAPPING_OFFSET_OUT									; ^
                                 
00019e fd06                      	SBRC	TEMP1, INTURN														; Set MSB of Tachometer (HIGH) to value of INTURN bit
00019f 6890                      	ORI		TEMPWH, (1<<7)														; ^
                                 	
0001a0 9399                      	ST		Y+, TEMPWH															; Store mapping into SRAM
0001a1 9389                      	ST		Y+, TEMPWL															; ^
                                 
                                 MAPPING_ESC:
                                 
0001a2 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> TRAJECTORY
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > COMPILER
                                 
                                 TRAJECTORY_COMPILE:
                                 TRAJECTORY_COMPILER_SETUP:
                                 
0001a3 e0b3                      	LDI		XH, HIGH(TRAJ_TABLE)												; Load X Pointer to Trajectory Table
0001a4 e0a0                      	LDI		XL,  LOW(TRAJ_TABLE)												; ^
                                 
0001a5 e0d2                      	LDI		YH, HIGH(MAPP_TABLE)												; Load Y Pointer to Mapping Table
0001a6 e0c0                      	LDI		YL,  LOW(MAPP_TABLE)												; ^
                                 
0001a7 9109                      	LD		TEMP1, Y+															; Load first Mapping value
0001a8 9119                      	LD		TEMP2, Y+															; ^
                                 
0001a9 3000                      	CPI		TEMP1, 0															; Perfrom RUNUP if first Mapping value is 0
0001aa f009                      	BREQ	TRAJECTORY_COMPILER_RUNUP											; ^
                                 
0001ab 9508                      	RET																			; Return
                                 
                                 TRAJECTORY_COMPILER_RUNUP:
                                 
0001ac 9109                      	LD		TEMP1, Y+															; Load Mapping value
0001ad 9119                      	LD		TEMP2, Y+															; ^
                                 
0001ae 3f0f                      	CPI		TEMP1, 0xFF															; Loop until EoT is found
0001af f7e1                      	BRNE	TRAJECTORY_COMPILER_RUNUP											; ^
                                 
0001b0 9724                      	SBIW	YH:YL, 4															; Offset the mapping to last outgoing turn in Mapping
                                 
0001b1 9109                      	LD		TEMP1, Y+															; Load Mapping values
0001b2 8118                      	LD		TEMP2, Y															; ^
                                 
0001b3 930d                      	ST		X+, TEMP1															; Store values into Trajectory SRAM
0001b4 931d                      	ST		X+, TEMP2															; ^
                                 
0001b5 9300 007d                 	STS		LAST_TURN_H, TEMP1													; Store Last Turn into SRAM
0001b7 9310 007e                 	STS		LAST_TURN_L, TEMP2													; ^
                                 
0001b9 9190 0078                 	LDS		TEMPWH, TRACK_LENGTH_H 												; Load Track Length
0001bb 9180 0079                 	LDS		TEMPWL, TRACK_LENGTH_L												; ^
                                 
0001bd 1b18                      	SUB		TEMP2, TEMPWL														; Subtract Track Length from Last Turn value (negative expected)
0001be 0b09                      	SBC		TEMP1, TEMPWH														; ^
                                 
0001bf 9310 007c                 	STS		LATEST_STRAIGHT_L, TEMP2											; Store Latest Straight into SRAM
0001c1 9300 007b                 	STS		LATEST_STRAIGHT_H, TEMP1											; ^
                                 
0001c3 e0d2                      	LDI		YH, HIGH(MAPP_TABLE+2)												; Load Y Pointer to (offset) Mapping Table
0001c4 e0c2                      	LDI		YL,  LOW(MAPP_TABLE+2)												; ^
                                 
                                 TRAJECTORY_COMPILER_LOOP:
                                 
0001c5 9119                      	LD		TEMP2, Y+															; Load Mapping values
0001c6 9109                      	LD		TEMP1, Y+															; ^
                                 
0001c7 3f1f                      	CPI		TEMP2, 0xFF															; Check EoT
0001c8 f1b1                      	BREQ	TRAJECTORY_COMPILER_END												; ^
                                 
0001c9 fd17                      	SBRC	TEMP2, MSB															; Check MSB:
0001ca c00a                      	RJMP	TRAJECTORY_COMPILER_BREAK											; if 1 then Break
0001cb c000                      	RJMP	TRAJECTORY_COMPILER_ACCELERATE										; if 0 then Accelerate
                                 	
                                 
                                 TRAJECTORY_COMPILER_ACCELERATE:
                                 	
0001cc 01c8                      	MOVW	TEMPWH:TEMPWL, TEMP2:TEMP1											; 
0001cd 9700                      	SBIW	TEMPWH:TEMPWL, TRAJECTORY_ACCLR_OFFSET								; Subtract Acceleration Offset
                                 
0001ce 939d                      	ST		X+, TEMPWH															; Store into Trajectory SRAM
0001cf 938d                      	ST		X+, TEMPWL															; ^
                                 
0001d0 9310 007b                 	STS		LATEST_STRAIGHT_H, TEMP2											; Store Latest Straight into SRAM
0001d2 9300 007c                 	STS		LATEST_STRAIGHT_L, TEMP1											; ^
                                 
0001d4 cff0                      	RJMP	TRAJECTORY_COMPILER_LOOP											; Loop
                                 
                                 TRAJECTORY_COMPILER_BREAK:
                                 	
0001d5 9190 007b                 	LDS		TEMPWH, LATEST_STRAIGHT_H											; Load Latest Straight
0001d7 9180 007c                 	LDS		TEMPWL,	LATEST_STRAIGHT_L											; ^
                                 
0001d9 771f                      	CBR		TEMP2, (1<<MSB)														; Clear MSB for Calculations
                                 	
0001da 1b08                      	SUB		TEMP1, TEMPWL														; Calculate Latest Straight
0001db 0b19                      	SBC		TEMP2, TEMPWH														; ^
                                 
0001dc 9300 007a                 	STS		LATEST_STRAIGHT, TEMP1												; Store Latest Straight value into SRAM
                                 
0001de d012                      	RCALL	TRAJECTORY_COMPILER_BREAK_OFFSET									; Find Brake Offset
                                 
0001df 9722                      	SBIW	YH:YL, 2															; Reload Mapping values
0001e0 9119                      	LD		TEMP2, Y+															; ^
0001e1 9109                      	LD		TEMP1, Y+															; ^
                                 
0001e2 771f                      	CBR		TEMP2, (1<<MSB)														; Clear MSB for Calculations
                                 
0001e3 1b02                      	SUB		TEMP1, TEMP3														; Subtract Brake Offset
0001e4 4010                      	SBCI	TEMP2, 0															; ^
                                 
0001e5 f022                      	BRMI	TRAJECTORY_COMPILER_BREAK_NEGATIVE									; Negative Remainder Exception
                                 
                                 TRAJECTORY_COMPILER_BREAK_STORE:
                                 
0001e6 6810                      	SBR		TEMP2, (1<<MSB)														; Set MSB
                                 
0001e7 931d                      	ST		X+, TEMP2															; Store into Trajectory SRAM
0001e8 930d                      	ST		X+,	TEMP1															; ^
                                 
0001e9 cfdb                      	RJMP	TRAJECTORY_COMPILER_LOOP											; Loop
                                 
                                 TRAJECTORY_COMPILER_BREAK_NEGATIVE:			
                                 
0001ea 9180 0079                 	LDS		TEMPWL, TRACK_LENGTH_L												; Load Track Length
0001ec 9190 0078                 	LDS		TEMPWH, TRACK_LENGTH_H												; ^
                                 
0001ee 0f08                      	ADD		TEMP1, TEMPWL														; Add Negative Remainder with Track Length
0001ef 1f19                      	ADC		TEMP2, TEMPWH														; ^
                                 														
0001f0 cff5                      	RJMP	TRAJECTORY_COMPILER_BREAK_STORE										; Jump back
                                 
                                 TRAJECTORY_COMPILER_BREAK_OFFSET:
                                 	
0001f1 e0f0                      	LDI		ZH, HIGH(BREAK_OFFSET_TABLE*2)										; Load Z Pointer to Break Offset Table
0001f2 e8ec                      	LDI		ZL,  LOW(BREAK_OFFSET_TABLE*2)										; ^
                                 
0001f3 9100 007a                 	LDS		TEMP1, LATEST_STRAIGHT												; Load value of Latest Straight Distance
                                 
                                 TRAJECTORY_COMPILER_BREAK_OFFSET_LOOP:
                                 
0001f5 9114                      	LPM		TEMP2, Z															; Load value of Z Pointer from Table and increment by 2
0001f6 9632                      	ADIW	ZH:ZL, 2
                                 
0001f7 1710                      	CP		TEMP2, TEMP1														; Find matching Table value
0001f8 f408                      	BRSH	TRAJECTORY_COMPILER_BREAK_OFFSET_END								; ^
                                 
0001f9 cffb                      	RJMP	TRAJECTORY_COMPILER_BREAK_OFFSET_LOOP								; Loop until found
                                 
                                 TRAJECTORY_COMPILER_BREAK_OFFSET_END:
                                 
0001fa 9731                      	SBIW	ZH:ZL, 1															; Decrement Z Pointer
0001fb 9124                      	LPM		TEMP3, Z															; Load value of Z Pointer															
                                 
0001fc 940e 02bb                 	CALL	TELEGRAM_RESET														; Reset Telegram due to Z Pointer
                                 
0001fe 9508                      	RET																			; Return
                                 
                                 TRAJECTORY_COMPILER_END:
                                 
0001ff ef0f                      	SER		TEMP1																; Store 0xFFFF into trajectory in SRAM
000200 930d                      	ST		X+, TEMP1															; ^
000201 930c                      	ST		X, TEMP1															; ^
                                 
000202 9508                      	RET																			; Return	
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > RUNNER
                                 
                                 TRAJECTORY_RUN:
                                 
000203 fe43                      	SBRS	MTFLG, ISRUN														; Check if Trajectory Runner has been initalized
000204 d00a                      	RCALL	TRAJECTORY_RUN_SETUP												; and initialize if not.
                                 	
000205 910c                      	LD		TEMP1, X															; Check EoT
000206 3f0f                      	CPI		TEMP1, 0xFF															; ^
000207 f121                      	BREQ	TRAJECTORY_RUN_END													; ^
                                 	
000208 9100 0060                 	LDS		TEMP1, TACHOMETER_H													; Load Tachometer values
00020a 9110 0061                 	LDS		TEMP2, TACHOMETER_L													; ^
                                 	
00020c fc42                      	SBRC	MTFLG, ISBRK														; Check ISBRK flag:
00020d c009                      	RJMP	TRAJECTORY_RUN_CHECK_ISBRK											; if 1 then check breaking status
00020e c011                      	RJMP	TRAJECTORY_RUN_CHECK_MSB											; if 0 then check next MSB
                                 
                                 TRAJECTORY_RUN_SETUP:
                                 	
00020f e0b3                      	LDI		XH, HIGH(TRAJ_TABLE)												; Load X Pointer to Trajectory Table
000210 e0a0                      	LDI		XL,  LOW(TRAJ_TABLE)												; ^
                                 	
000211 e0d2                      	LDI		YH, HIGH(MAPP_TABLE)												; Load Y Pointer to Mapping Table
000212 e0c0                      	LDI		YL,  LOW(MAPP_TABLE)												; ^
                                 
000213 2d04
000214 6008
000215 2e40                      	SFLG	MTFLG, ISRUN														; Set ISRUN flag in MTFLG
                                 
000216 9508                      	RET																			; Return
                                 
                                 TRAJECTORY_RUN_CHECK_ISBRK:
                                 
000217 9199                      	LD		TEMPWH, Y+															; Load Mapping Tachometer values
000218 9189                      	LD		TEMPWL, Y+															; ^
                                 
000219 9722                      	SBIW	YH:YL, 2															; Undo incrementation of Y Pointer
                                 
00021a 779f                      	CBR		TEMPWH, (1<<MSB)													; Clear MSB for Calculations
                                 	
00021b 970a                      	SBIW	TEMPWH:TEMPWL, TRAJECTORY_BRAKE_TOLERANCE							; Subtract Tolerance value
                                 
00021c 1718                      	CP		TEMP2, TEMPWL														; Check if Current Tachometer >= Mapping Tachometer w/ Tolerance
00021d 0709                      	CPC		TEMP1, TEMPWH														; ^
00021e f550                      	BRSH	TRAJECTORY_RUN_TURN													; ^	
                                 
00021f 9508                      	RET																			; Return
                                 
                                 TRAJECTORY_RUN_CHECK_MSB:
                                 
000220 919d                      	LD		TEMPWH, X+															; Load Trajectory Tachometer values
000221 918d                      	LD		TEMPWL, X+															; ^
                                 
000222 9712                      	SBIW	XH:XL, 2															; Undo incrementation of X Pointer
                                 
000223 e820                      	LDI		TEMP3, (1<<MSB)														; Extract & Remove MSB of Trajectory Tachometer value
000224 2329                      	AND		TEMP3, TEMPWH														; ^
000225 779f                      	CBR		TEMPWH, (1<<MSB)													; ^
                                 
000226 1718                      	CP		TEMP2, TEMPWL														; Escape if Current Tachometer < Trajectory Tachometer
000227 0709                      	CPC		TEMP1, TEMPWH														; ^ 
000228 f158                      	BRLO	TRAJECTORY_RUN_ESC													; ^
                                 
000229 fd27                      	SBRC	TEMP3, MSB															; Check MSB:
00022a c009                      	RJMP	TRAJECTORY_RUN_BREAK												; if 1 then Break
00022b c015                      	RJMP	TRAJECTORY_RUN_ACCELERATE											; if 0 then Accelerate
                                 
                                 TRAJECTORY_RUN_END:
                                 
00022c 2d04
00022d 7f07
00022e 2e40                      	CFLG	MTFLG, ISRUN														; Clear ISRUN in MTFLG
                                 	
00022f 940e 035d                 	CALL	MOVAVG_POINTER_RESET												; Reset Moving Average Pointer
000231 940e 0360                 	CALL	MOVAVG_SRAM_SETUP													; Initialize allocated Moving Average SRAM to default
                                 
000233 9508                      	RET
                                 
                                 TRAJECTORY_RUN_BREAK:
                                 
000234 9190 007d                 	LDS		TEMPWH, LAST_TURN_H													; Load value of Last Turn
000236 9180 007e                 	LDS		TEMPWL, LAST_TURN_L													; ^
                                 
000238 1718                      	CP		TEMP2, TEMPWL														; Escape if Current Tachometer >= Last Turn
000239 0709                      	CPC		TEMP1, TEMPWH														; ^ 
00023a f4c8                      	BRSH	TRAJECTORY_RUN_ESC													; ^
                                 	
00023b 2d04
00023c 6004
00023d 2e40                      	SFLG	MTFLG, ISBRK														; Set ISBRK in MTFLG
                                 	
00023e 940e 0334                 	CALL	SET_MOTOR_BREAK														; Set Motor to Brake PWM
                                 
000240 9508                      	RET																			; Return		
                                 
                                 TRAJECTORY_RUN_ACCELERATE:
                                 	
000241 ef2f                      	LDI		TEMP3, TRAJECTORY_ACCLR_PWM											; Set Motor to Acceleration PWM
000242 9320 0068                 	STS		RECENT_DAT, TEMP3													; ^
000244 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 
000246 9612                      	ADIW	XH:XL, 2															; Increment Pointers
000247 9622                      	ADIW	YH:YL, 2															; ^
                                 
000248 9508                      	RET																			; Return
                                 
                                 TRAJECTORY_RUN_TURN:
                                 	
000249 2d04
00024a 7f0b
00024b 2e40                      	CFLG	MTFLG, ISBRK														; Clear ISBRK flag in MTFLG
                                 
00024c e62e                      	LDI		TEMP3, TRAJECTORY_TURN_PWM											; Set Motor to Turn PWM
00024d 9320 0068                 	STS		RECENT_DAT, TEMP3													; ^
00024f 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 
000251 9612                      	ADIW	XH:XL, 2															; Increment Pointers
000252 9622                      	ADIW	YH:YL, 2															; ^
                                 
000253 9508                      	RET																			; Return
                                 
                                 TRAJECTORY_RUN_ESC:
                                 	
000254 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> BROADCAST
                                 
                                 BROADCAST:
                                 	
000255 fe34                      	SBRS	FNFLG, TMR1															; Check if broadcast is synchronized with CLOCK (Timer1)
000256 9508                      	RET																			; ^
                                 	
000257 e300                      	LDI		TEMP1, (1<<BROD2)|(1<<BROD1)										; Mask Broadcast Modes
000258 2102                      	AND		TEMP1, MDFLG														; ^
                                 
000259 3100                      	CPI		TEMP1, (1<<BROD1)													; Tachometer Mode		= (011)
00025a f031                      	BREQ	BROADCAST_TACHOMETER												; ^
                                 	
00025b 3300                      	CPI		TEMP1, (1<<BROD2)|(1<<BROD1)										; Velocity Mode			= (111)
00025c f091                      	BREQ	BROADCAST_VELOCITY													; ^
                                 
00025d 3200                      	CPI		TEMP1, (1<<BROD2)													; Accelerometer Mode	= (101)
00025e f059                      	BREQ	BROADCAST_ACCELEROMETER												; ^
                                 
00025f d01b                      	RCALL	BROADCAST_ALL														; Broadcast All			= (001)
                                 
000260 9508                      	RET																			; Return
                                 
                                 BROADCAST_TACHOMETER:
                                 
000261 9150 0060                 	LDS		TXREG, TACHOMETER_H													; Load & transmit HIGH byte of Tachometer data
000263 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
000265 9150 0061                 	LDS		TXREG, TACHOMETER_L													; Load & transmit HIGH byte of Tachometer data
000267 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
000269 9508                      	RET																			; Return
                                 
                                 BROADCAST_ACCELEROMETER:
                                 
00026a 9150 0073                 	LDS		TXREG, ACCELEROMETER												; Load & transmit Accelerometer data
00026c 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
00026e 9508                      	RET																			; Return
                                 
                                 BROADCAST_VELOCITY:
                                 
00026f fe32                      	SBRS	FNFLG, VELOC
000270 940e 02ee                 	CALL	VELOCITY_SET
                                 	
000272 9150 0080                 	LDS		TXREG, VELOCITY_H													; Load & transmit Finishline data
000274 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
000276 9150 0081                 	LDS		TXREG, VELOCITY_L													; Load & transmit Finishline data
000278 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
00027a 9508                      	RET																			; Return
                                 
                                 BROADCAST_ALL:
                                 
00027b 9100 0061                 	LDS		TEMP1, TACHOMETER_L													; Load current & recent Tachometer (LOW) value
00027d 9110 0076                 	LDS		TEMP2, TACHOMETER_L_PREV											;
                                 
00027f 1701                      	CP		TEMP1, TEMP2														; Compare and only transmit if value has changed
000280 f409                      	BRNE	BROADCAST_ALL_SEND													; ^
                                 
000281 9508                      	RET																			; Return
                                 
                                 BROADCAST_ALL_SEND:
                                 
000282 9300 0076                 	STS		TACHOMETER_L_PREV, TEMP1											; Update recent Tachometer (LOW) value
                                 
000284 dfdc                      	RCALL	BROADCAST_TACHOMETER												; Broadcast Tachometer
000285 dfe4                      	RCALL	BROADCAST_ACCELEROMETER												; Broadcast Accelerometer
                                 
000286 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> COMMUNICATION PROTOCOL
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > USART
                                 
                                 SERIAL_READ:
                                 	
000287 9b5f                      	SBIS	UCSRA, RXC															; Wait for Recieve (RXC) Flag
000288 cffe                      	RJMP	SERIAL_READ															; ^
                                 
000289 b14c                      	IN		RXREG, UDR															; Read data into Reception Register
00028a 9340 006b                 	STS		SERIAL_RX, RXREG													; Store data in SRAM
                                 
00028c 9508                      	RET																			; Return
                                 
                                 SERIAL_WRITE:
                                 	
00028d 9b5d                      	SBIS	UCSRA, UDRE															; Wait for Empty Transmit Buffer (UDRE) Flag
00028e cffe                      	RJMP	SERIAL_WRITE														; ^
                                 
00028f b95c                      	OUT		UDR, TXREG															; Write data from Transmission Register
                                 
000290 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > TELEGRAM PARSER
                                 
                                 	// !#!#!#!
                                 	// Needs to be changed to support recent Z pointer from SRAM!
                                 
                                 TELEGRAM_CHECK:
                                 
000291 9b5f                      	SBIS	UCSRA, RXC															; Return if no data in USART reception buffer
000292 9508                      	RET																			; ^
                                 
000293 b14c                      	IN		RXREG, UDR															; Read data into Reception Register
000294 9340 006b                 	STS		SERIAL_RX, RXREG													; Store data in SRAM
                                 
                                 TELEGRAM_PARSER:
                                 	
000296 9100 0066                 	LDS		TEMP1, TEL_STEP														; Load, increment & store Telegram Step Counter
000298 9503                      	INC		TEMP1																; ^
000299 9300 0066                 	STS		TEL_STEP, TEMP1														; ^
                                 
00029b 3001                      	CPI		TEMP1, 1															; Setup Telegram Parser if Step = 1
00029c f041                      	BREQ	TELEGRAM_PARSE_SETUP												; ^
                                 
00029d 3004                      	CPI		TEMP1, 4															; Execute Telegram if Step = 4
00029e f089                      	BREQ	TELEGRAM_EXECUTE													; ^
                                 
00029f 3002                      	CPI		TEMP1, 2															; Parse (TYPE) if Step = 2
0002a0 f041                      	BREQ	TELEGRAM_JUMP														; ^
                                 
0002a1 95ea                      	DEC		ZL																	; Offset Z pointer (-1) to parse TYPE (0x00_XX)
                                 
0002a2 3003                      	CPI		TEMP1, 3															; Parse (COMMAND) if Step = 3
0002a3 f029                      	BREQ	TELEGRAM_JUMP														; ^
                                 
                                 TELEGRAM_PARSER_ESC:
                                 	
0002a4 9508                      	RET
                                 
                                 TELEGRAM_PARSE_SETUP:
                                 
0002a5 e0f0                      	LDI		ZH, HIGH(COMMANDS*2)												; Reset Z Pointer to COMMANDS jump table
0002a6 e5e0                      	LDI 	ZL,  LOW(COMMANDS*2)												; ^
                                 
0002a7 95e3                      	INC		ZL																	; Offset Z pointer (+1) to parse COMMAND (0xXX_00)
                                 
0002a8 cfed                      	RJMP	TELEGRAM_PARSER														; Return
                                 
                                 TELEGRAM_JUMP:
                                 
0002a9 9634                      	ADIW	ZH:ZL, 4															; Increment Z Pointer (by 4)
                                 
0002aa 9104                      	LPM		TEMP1, Z															; Load the matching duty cycle
                                 
0002ab 3e0e                      	CPI		TEMP1, 0xEE															; Reset everything if out of table bounds
0002ac f0b1                      	BREQ	TELEGRAM_ERROR														; ^
                                 
0002ad 1704                      	CP		TEMP1, RXREG														; Find match in jump table
0002ae f3a9                      	BREQ	TELEGRAM_PARSER_ESC													; ^
                                 
0002af cff9                      	RJMP	TELEGRAM_JUMP														; Repeat
                                 
                                 TELEGRAM_EXECUTE:
                                 
0002b0 9632                      	ADIW	ZH:ZL, 2															; Point at & read LOW of Table address
0002b1 9104                      	LPM		TEMP1, Z															; ^
                                 
0002b2 9631                      	ADIW	ZH:ZL, 1															; Point at & read HIGH of Table address
0002b3 9114                      	LPM		TEMP2, Z															; ^
                                 
0002b4 2fe0                      	MOV		ZL, TEMP1															; Load Z Pointer
0002b5 2ff1                      	MOV		ZH, TEMP2															; ^
                                 
0002b6 9340 0068                 	STS		RECENT_DAT, RXREG													; Store recieved data in SRAM
                                 
0002b8 2d03
0002b9 6008
0002ba 2e30                      	SFLG	FNFLG, CMDPD														; Set CMDPD flag in FNFLG
                                 
                                 TELEGRAM_RESET:
                                 	
0002bb 2700                      	CLR		TEMP1																; Reset & store parse step counter
0002bc 9300 0066                 	STS		TEL_STEP, TEMP1														; ^
                                 
0002be 9508                      	RET																			; Return
                                 
                                 TELEGRAM_CLRBUFFER:
                                 
0002bf b10c                      	IN		TEMP1, UDR															; Empty buffer
0002c0 995f                      	SBIC	UCSRA, RXC															; ^
0002c1 cffd                      	RJMP	TELEGRAM_CLRBUFFER													; ^
                                 
0002c2 9508                      	RET																			; Return
                                 
                                 TELEGRAM_ERROR:
                                 
0002c3 2744                      	CLR		RXREG																; Clear reception register
                                 
0002c4 2d03
0002c5 7f07
0002c6 2e30                      	CFLG	FNFLG, CMDPD														; Clear CMDPD flag in FNFLG
                                 
0002c7 dff3                      	RCALL	TELEGRAM_RESET														; Reset parse step counter
0002c8 dff6                      	RCALL	TELEGRAM_CLRBUFFER													; Clear reception buffer
                                 	
0002c9 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > COMMANDS
                                 
                                 EXECUTE_COMMAND:
                                 
0002ca 2d03
0002cb 7f07
0002cc 2e30                      	CFLG	FNFLG, CMDPD														; Clear CMDPD flag in FNFLG
                                 
0002cd 9509                      	ICALL																		; Call function (address) of Z-pointer
                                 
0002ce 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 BROADCAST_SET:
                                 
0002cf 2d02                      	MOV		TEMP1, MDFLG														; Load & reset current Broadcast Flags in Mode Register
0002d0 7c07                      	ANDI	TEMP1, 0b11000111													; ^
                                 
0002d1 9110 0068                 	LDS		TEMP2, RECENT_DAT													; Load & apply recieved Broadcast Flags
0002d3 2b01                      	OR		TEMP1, TEMP2														; ^
                                 
0002d4 2e20                      	MOV		MDFLG, TEMP1														; Save new mode flags
0002d5 9220 006f                 	STS		MODE_FLG, MDFLG														; Store new mode flags to SRAM
                                 
0002d7 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 AUTONOMOUS_SET:
                                 
0002d8 2d02
0002d9 6800
0002da 2e20                      	SFLG	MDFLG, AUTO															; Set AUTO flag in MDFLG
                                 
0002db 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 BREAKTEST_SET:
                                 
0002dc 9100 0068                 	LDS		TEMP1, RECENT_DAT													; Set Breaktest Value
0002de 9300 0084                 	STS		BREAK_TEST_VAL, TEMP1												; ^
                                 
0002e0 2700                      	CLR		TEMP1																; Reset Tachometer
0002e1 9300 0060                 	STS		TACHOMETER_H, TEMP1													; ^
0002e3 9300 0061                 	STS		TACHOMETER_L, TEMP1													; ^
                                 	
0002e5 ef2f                      	LDI		TEMP3, TRAJECTORY_ACCLR_PWM											; Set Motor to Acceleration PWM
0002e6 9320 0068                 	STS		RECENT_DAT, TEMP3													; ^
0002e8 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 	
0002ea 2d02
0002eb 6004
0002ec 2e20                      	SFLG	MDFLG, TEST															; Set TEST flag in MDFLG
                                 
0002ed 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 VELOCITY_SET:
                                 
0002ee 2d03
0002ef 6004
0002f0 2e30                      	SFLG	FNFLG, VELOC														; Set VELOC flag in FNFLG
                                 
0002f1 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 MAPPING_SET:
                                 
0002f2 2d02
0002f3 6400
0002f4 2e20                      	SFLG	MDFLG, MAP															; Set MAP flag in MDFLG
                                 
0002f5 9220 006f                 	STS		MODE_FLG, MDFLG														; Store new mode flags to SRAM
                                 
0002f7 e40e                      	LDI		TEMP1, MAPPING_SEEK_PWM												; Start vehicle with mapping seek PWM
0002f8 9300 0068                 	STS		RECENT_DAT, TEMP1													; ^	
0002fa 940e 0327                 	CALL	SET_MOTOR_PWM														; ^
                                 
0002fc 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 TRAJECTORY_SET:
                                 
0002fd 940e 01a3                 	CALL	TRAJECTORY_COMPILE													; Compile Trajectory
                                 
0002ff 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 MAPPING_GET:
                                 
                                 	// If MAPP > 512 bytes, then buffer will overflow in MatLab
                                 	
000300 e0d2                      	LDI		YH, HIGH(MAPP_TABLE)												; Initialize Y Pointer
000301 e0c0                      	LDI		YL,  LOW(MAPP_TABLE)												; ^
                                 
                                 MAPPING_GET_LOOP:
                                 
000302 9109                      	LD		TEMP1, Y+															; Load mapping values (HIGH & LOW)
000303 9119                      	LD		TEMP2, Y+															; ^
                                 
000304 2f50                      	MOV		TXREG, TEMP1														; Transmit HIGH byte of mapping
000305 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
000307 2f51                      	MOV		TXREG, TEMP2														; Transmit LOW byte of mapping
000308 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
00030a 3f0f                      	CPI		TEMP1, 0xFF															; Escape if EoT has been reached
00030b f009                      	BREQ	MAPPING_GET_ESC														; ^
                                 
00030c cff5                      	RJMP	MAPPING_GET_LOOP													; Loop
                                 
                                 MAPPING_GET_ESC:
                                 
00030d 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 TACHOMETER_GET:
                                 	
00030e 9150 0060                 	LDS		TXREG, TACHOMETER_H
000310 940e 028d                 	CALL	SERIAL_WRITE
                                 
000312 9150 0061                 	LDS		TXREG, TACHOMETER_L
000314 940e 028d                 	CALL	SERIAL_WRITE
                                 
000316 9508                      	RET
                                 		
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 
                                 TRAJECTORY_GET:
                                 
                                 	// If TRAJ > 512 bytes, then buffer will overflow in MatLab
                                 	
000317 940e 01a3                 	CALL	TRAJECTORY_COMPILER_SETUP											; Compile Trajectory
                                 	
000319 e0d3                      	LDI		YH, HIGH(TRAJ_TABLE)												; Initialize Y Pointer
00031a e0c0                      	LDI		YL,  LOW(TRAJ_TABLE)												; ^
                                 
                                 TRAJECTORY_GET_LOOP:
                                 
00031b 9109                      	LD		TEMP1, Y+															; Load mapping values (HIGH & LOW)
00031c 9119                      	LD		TEMP2, Y+															; ^
                                 
00031d 2f50                      	MOV		TXREG, TEMP1														; Transmit HIGH byte of mapping
00031e 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
000320 2f51                      	MOV		TXREG, TEMP2														; Transmit LOW byte of mapping
000321 940e 028d                 	CALL	SERIAL_WRITE														; ^
                                 
000323 3f0f                      	CPI		TEMP1, 0xFF															; Escape if EoT has been reached
000324 f009                      	BREQ	TRAJECTORY_GET_ESC													; ^
                                 
000325 cff5                      	RJMP	TRAJECTORY_GET_LOOP													; Loop
                                 
                                 TRAJECTORY_GET_ESC:
                                 
000326 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> DEVICE (RACECAR) CONTROL
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > MOTOR CONTROL
                                 
                                 SET_MOTOR_PWM:
                                 
000327 e60a                      	LDI		TEMP1, 0x6A															; Initialize Waveform Generator (Timer2) (0110_1010)
000328 bd05                      	OUT		TCCR2, TEMP1														; ^
                                 
000329 9120 0068                 	LDS		TEMP3, RECENT_DAT													; Load recent recieved telegram data from SRAM
00032b 9320 006d                 	STS		DUTY_CYCLE, TEMP3													; Store loaded Duty Cycle in SRAM
                                 	
00032d 2322                      	TST		TEMP3																; Check if recieved Duty Cycle is 0
00032e f029                      	BREQ	SET_MOTOR_BREAK														; Break vehicle if true
                                 
00032f 9894                      	CBI		PORTD, PD4															; Disable MOSFET Brake
                                 
000330 940e 03cd                 	CALL	DELAY_20uS															; Wait for 100 ?s
                                 
000332 bd23                      	OUT		OCR2, TEMP3															; Set Duty Cycle (PWM) (0-255) on Timer2
                                 
                                 SET_MOTOR_PWM_ESC:
                                 
000333 9508                      	RET																			; Return
                                 
                                 SET_MOTOR_BREAK:
                                 
000334 e000                      	LDI		TEMP1, 0x00															; Disable Timer2 (PWM)
000335 bd05                      	OUT		TCCR2, TEMP1														; ^
                                 
000336 9897                      	CBI 	PORTD, PD7															; Clear PD7 of PORTD
                                 		
000337 940e 03cd                 	CALL	DELAY_20uS															; Wait for 100 us
                                 
000339 9a94                      	SBI		PORTD, PD4															; Enable MOSFET Brake
                                 
00033a cff8                      	RJMP	SET_MOTOR_PWM_ESC													; Return
                                 
                                 SET_MOTOR_MAX:
                                 
00033b 9a97                      	SBI 	PORTD, PD7															; Set PD7 of PORTD
00033c cff6                      	RJMP	SET_MOTOR_PWM_ESC													; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > BREAK TEST
                                 
                                 BREAKTEST:
                                 
00033d 9100 0084                 	LDS		TEMP1, BREAK_TEST_VAL												; Load Break Tachometer value
00033f 9110 0061                 	LDS		TEMP2, TACHOMETER_L													; Load Current Tachometer value
                                 
000341 1710                      	CP		TEMP2, TEMP1														; Compare
000342 f050                      	BRLO	BREAKTEST_ESC														; Escape if Current < Break Value
                                 
000343 2700                      	CLR		TEMP1																; Reset Tachometer
000344 9300 0060                 	STS		TACHOMETER_H, TEMP1													; ^
000346 9300 0061                 	STS		TACHOMETER_L, TEMP1													; ^
                                 	
000348 940e 0334                 	CALL	SET_MOTOR_BREAK														; Break Vehicle
                                 	
00034a 2d02
00034b 7f0b
00034c 2e20                      	CFLG	MDFLG, TEST															; Clear TEST flag in MDFLG
                                 
                                 BREAKTEST_ESC:
                                 	
00034d 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > MOVING AVERAGE
                                 
                                 	// !#!#!#!
                                 	// Needs to be changed to support an arbitrary SRAM Location!
                                 
                                 MOVAVG:
                                 
00034e 91b0 0071                 	LDS		XH, MOVAVG_RECENT_XH												; Load recent MOVAVG X pointer
000350 91a0 0072                 	LDS		XL, MOVAVG_RECENT_XL												; ^
                                 
000352 9100 0064                 	LDS		TEMP1, ADC_H														; Insert ADC_val from high because of ADLAR
000354 930d                      	ST		X+, TEMP1															; Save ADC_H to SRAM pointer X
                                 
000355 34a0                      	CPI		XL, MOVAVG_SIZE														;
                                 	//CPI		XL, LOW(MOVAVG_TABLE_END)										; Check if Pointer should be reset
000356 f409                      	BRNE	MOVAVG_SKIP_RESET													; ^
                                 	//CPI		XH, HIGH(MOVAVG_TABLE_END)										; Check if Pointer should be reset
                                 	//BRNE	MOVAVG_SKIP_RESET													; ^
000357 d005                      	RCALL	MOVAVG_POINTER_RESET												; ^
                                 
                                 MOVAVG_SKIP_RESET:
                                 	
                                 	//STS		MOVAVG_RECENT_XH, XH												; - skal med
000358 93a0 0072                 	STS		MOVAVG_RECENT_XL, XL												; -
                                 
00035a d00e                      	RCALL	MOVAVG_ADD															; Do Moving Average Addition
00035b d018                      	RCALL	MOVAVG_DIVIDE														; Do Moving Average Division
                                 
00035c 9508                      	RET																			; Return
                                 
                                 MOVAVG_POINTER_RESET:
                                 
00035d e0b1                      	LDI		XH, HIGH(MOVAVG_TABLE)												; Load reset values into X Pointer
00035e e0a0                      	LDI		XL,  LOW(MOVAVG_TABLE)												; ^
                                 
00035f 9508                      	RET																			; Return
                                 
                                 MOVAVG_SRAM_SETUP:
                                 
000360 e400                      	LDI		TEMP1, MOVAVG_SIZE													; Load size of Moving Average filter into register
                                 
000361 93b0 0071                 	STS		MOVAVG_RECENT_XH, XH												; Store location of X pointer into SRAM
000363 93a0 0072                 	STS		MOVAVG_RECENT_XL, XL												; ^
                                 
                                 MOVAVG_SRAM_SETUP_LOOP:
                                 	
000365 930d                      	ST		X+, TEMP1															; Set all values of SRAM to default value
                                 
000366 34a0                      	CPI		XL, LOW(MOVAVG_TABLE_END)											; Check if reached end of table.
000367 f7e9                      	BRNE	MOVAVG_SRAM_SETUP_LOOP												; ^
                                 	//CPI	XH, HIGH(MOVAVG_TABLE_END)						16BIT COMPARE!! CPC	; Check if reached end of table.
                                 	//BRNE	MOVAVG_SRAM_SETUP_LOOP												; ^
                                 
000368 9508                      	RET																			; Return
                                 
                                 MOVAVG_ADD:
                                 	
000369 2700                      	CLR		TEMP1																; Reset Temporary Register
00036a 2711                      	CLR		TEMP2																; ^
00036b 2722                      	CLR		TEMP3																; ^
                                 
00036c dff0                      	RCALL	MOVAVG_POINTER_RESET												; Reset X Pointer
                                 
                                 MOVAVG_ADD_LOOP:
                                 	
00036d 910d                      	LD		TEMP1, X+ 															; Load value from X pointer location.
00036e 0f10                      	ADD		TEMP2, TEMP1														; Add values
                                 
                                 	// Can be changed to SBIC, SREG ..
                                 	
                                 	//SBRC	SREG, 0
00036f f408                      	BRCC	MOVAVG_ADD_SKIP_CARRY												; Branch if carry is not set - skal slettes
000370 9523                      	INC		TEMP3																; ^
                                 
                                 MOVAVG_ADD_SKIP_CARRY:															;skal slettes!
                                 	
000371 34a0                      	CPI		XL, LOW(MOVAVG_TABLE_END)											; Check if reached end of table
000372 f7d1                      	BRNE	MOVAVG_ADD_LOOP														; 
                                 	//CPI		XH, HIGH(MOVAVG_TABLE_END) THIS IS WRONG SHOULD BE CPC 16bit if ever moved!
                                 	//BRNE	MOVAVG_ADD_LOOP
                                 
000373 9508                      	RET																			; Return
                                 
                                 MOVAVG_DIVIDE:
                                 
000374 e006                      	LDI		TEMP1, MOVAVG_DIVS													; Load number of Divisions
                                 
                                 MOVAVG_DIVIDE_LOOP:
                                 
000375 9525                      	ASR		TEMP3																; TEMP3 IS HIGH
000376 9517                      	ROR		TEMP2																; TEMP2 IS LOW
                                 
000377 950a                      	DEC		TEMP1																; Perform 16 bit divison until done
000378 f7e1                      	BRNE	MOVAVG_DIVIDE_LOOP													; ^
                                 
000379 9310 0073                 	STS		ACCELEROMETER, TEMP2												; Save value of division into SRAM
                                 
00037b 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > VELOCITY CALCULATOR
                                 
                                 VELOCITY:
                                 
00037c fe34                      	SBRS	FNFLG, TMR1															; Check if with synchronized with CLOCK (Timer1)
00037d 9508                      	RET
                                 
00037e 9100 007f                 	LDS		TEMP1, VELOCITY_COUNTER												; Load Velocity Counter
000380 e018                      	LDI		TEMP2, VELOCITY_SCALAR												; ^
                                 
000381 0f01                      	ADD		TEMP1, TEMP2														; Increment by Scalar value
000382 f01b                      	BRVS	VELOCITY_CALCULATE													; Perform calulations if counter has overflown
                                 
000383 9300 007f                 	STS		VELOCITY_COUNTER, TEMP1												; Store (updated) Velocity Counter
                                 
000385 9508                      	RET																			; Return
                                 
                                 VELOCITY_CALCULATE:
                                 
000386 2700                      	CLR		TEMP1																; Reset Velocity Counter
000387 9300 007f                 	STS		VELOCITY_COUNTER, TEMP1												; ^
                                 
000389 9100 0060                 	LDS		TEMP1, TACHOMETER_H													; Load Current Tachometer values
00038b 9110 0061                 	LDS		TEMP2, TACHOMETER_L													; ^
                                 
00038d 9190 0082                 	LDS		TEMPWH, VELOCITY_PREV_H												; Load Previous Tachometer values
00038f 9180 0083                 	LDS		TEMPWL, VELOCITY_PREV_L												; ^
                                 
000391 9300 0082                 	STS		VELOCITY_PREV_H, TEMP1												; Store current Tachometer values for next iteration
000393 9310 0083                 	STS		VELOCITY_PREV_L, TEMP2												; ^
                                 
                                 	// !#!#!#!
                                 	// If current tachometer values are zero, then escape (unchanged velocity) and reset previous values.
                                 
000395 1b18                      	SUB		TEMP2, TEMPWL														; Calculate Delta Velocity
000396 0b09                      	SBC		TEMP1, TEMPWH														; ^
                                 
000397 e028                      	LDI		TEMP3, VELOCITY_SCALAR												; Load Velocity Scalar
                                 
000398 9f12                      	MUL		TEMP2, TEMP3														; Multiply (Low Byte) by Scalar
000399 0180                      	MOVW	R17:R16, R1:R0														; ^
                                 
                                 VELOCITY_CALULATE_ESC:
                                 
00039a 9310 0080                 	STS		VELOCITY_H, TEMP2													; Store calculated Velocity values
00039c 9300 0081                 	STS		VELOCITY_L, TEMP1													; ^
                                 
00039e 9508                      	RET																			; Return
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> CONTROL UNIT
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > FLAGS
                                 
                                 LOAD_FLAGS:
                                 	
00039f 94f8                      	CLI																			; Disable Interrupts
                                 
0003a0 9100 006e                 	LDS		TEMP1, FUNC_FLG														; Merge SRAM Function Flags from SRAM with Register Function Flags
0003a2 2a30                      	OR		FNFLG, TEMP1														; ^
                                 
0003a3 2700                      	CLR		TEMP1																; Reset SRAM Function Flags
0003a4 9300 006e                 	STS		FUNC_FLG, TEMP1														; ^
                                 
0003a6 9478                      	SEI																			; Enable Interrupts
                                 
0003a7 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > CLOCK
                                 
                                 CLOCK:
                                 
0003a8 0000                      	NOP																			; Do Something
                                 
0003a9 2d03
0003aa 7e0f
0003ab 2e30                      	CFLG	FNFLG, TMR1															; Clear TMR1 flag in FNFLG
                                 
0003ac 9508                      	RET																			; Return
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > DEBUGGING
                                 
                                 EMPTY:
0003ad 0000                      	NOP
0003ae 9508                      	RET
                                 
                                 TEST35:
                                 	
0003af e355                      	LDI		TXREG, 0x35
0003b0 940e 028d                 	CALL	SERIAL_WRITE
                                 	
0003b2 9508                      	RET
                                 
                                 TEST40:
                                 	
0003b3 e450                      	LDI		TXREG, 0x40
0003b4 940e 028d                 	CALL	SERIAL_WRITE
                                 	
0003b6 9508                      	RET
                                 
                                 TEST45:
                                 	
0003b7 e455                      	LDI		TXREG, 0x45
0003b8 940e 028d                 	CALL	SERIAL_WRITE
                                 	
0003ba 9508                      	RET
                                 
                                 DELAY:
0003bb e604                          LDI		TEMP1, 100
                                 LOOP3:
0003bc e614                      	LDI		TEMP2, 100
                                 LOOP2:
0003bd e624                      	LDI		TEMP3, 100
                                 LOOP1:
0003be 952a                          DEC		TEMP3
0003bf f7f1                          BRNE	LOOP1
0003c0 951a                          DEC		TEMP2
0003c1 f7d9                          BRNE	LOOP2
0003c2 950a                          DEC		TEMP1
0003c3 f7c1                          BRNE	LOOP3
                                 
0003c4 9508                          RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > 10ms DELAY
                                 
                                 DELAY_10MS:
                                 
0003c5 ed00                          LDI		TEMP1, 208
0003c6 ec1a                          LDI		TEMP2, 202
                                 
                                 DELAY_10MS_LOOP:
                                 
0003c7 951a                      	DEC		TEMP2
0003c8 f7f1                          BRNE	DELAY_10MS_LOOP
0003c9 950a                          DEC		TEMP1
0003ca f7e1                          BRNE	DELAY_10MS_LOOP
0003cb 0000                          NOP
                                 
0003cc 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > 20us DELAY
                                 
                                 DELAY_20uS:
                                 
0003cd e60a                          LDI		TEMP1, 106
                                 
                                 DELAY_20uS_LOOP:
                                 
0003ce 950a                      	DEC		TEMP1
0003cf f7f1                          BRNE	DELAY_20uS_LOOP
                                     
0003d0 9508                      	RET
                                 
                                 ;  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                                 ;  > 100us DELAY
                                 
                                 DELAY_100uS:
                                 
0003d1 e003                          LDI  TEMP1, 3
0003d2 e113                          LDI  TEMP2, 19
                                 
                                 DELAY_100uS_LOOP:
                                 	
0003d3 951a                      	DEC  TEMP2
0003d4 f7f1                          BRNE DELAY_100US_LOOP
0003d5 950a                          DEC  TEMP1
0003d6 f7e1                          BRNE DELAY_100US_LOOP
                                 
0003d7 9508                      	RET
                                 
                                 ; ____________________________________________________________________________________________________________________________________________________
                                 ; >> INTERRUPT HANDLERS
                                 
                                 TACHO_HANDLER:
                                 	
0003d8 9130 006e                 	LDS		TEMPI, FUNC_FLG														; Load Function Flags from SRAM into Temporary Interrupt Register
0003da 9468                      	SET																			; Set T flag
0003db f937                      	BLD		TEMPI, TACHO														; Set BIT in Temporary Interrupt Register
0003dc 9330 006e                 	STS		FUNC_FLG, TEMPI														; Store Function Flags to SRAM
                                 
0003de 9518                      	RETI																		; Return
                                 
                                 FNLNE_HANDLER:
                                 	
0003df 9130 006e                 	LDS		TEMPI, FUNC_FLG														; Load Function Flags from SRAM into Temporary Interrupt Register
0003e1 9468                      	SET																			; Set T flag
0003e2 f936                      	BLD		TEMPI, FNLNE														; Set BIT in Temporary Interrupt Register
0003e3 9330 006e                 	STS		FUNC_FLG, TEMPI														; Store Function Flags to SRAM
                                 
0003e5 9518                      	RETI																		; Return
                                 
                                 TMR1_HANDLER:
                                 	
0003e6 9130 006e                 	LDS		TEMPI, FUNC_FLG														; Load Function Flags from SRAM into Temporary Interrupt Register
0003e8 9468                      	SET																			; Set T flag
0003e9 f934                      	BLD		TEMPI, TMR1															; Set BIT in Temporary Interrupt Register
0003ea 9330 006e                 	STS		FUNC_FLG, TEMPI														; Store Function Flags to SRAM
                                 
0003ec 9518                      	RETI																		; Return
                                 
                                 ACCLR_HANDLER:
                                 
0003ed 9130 006e                 	LDS		TEMPI, FUNC_FLG														; Load Function Flags from SRAM into Temporary Interrupt Register
0003ef 9468                      	SET																			; Set T flag
0003f0 f935                      	BLD		TEMPI, ACCLR														; Set BIT in Temporary Interrupt Register
0003f1 9330 006e                 	STS		FUNC_FLG, TEMPI														; Store Function Flags to SRAM		
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega32" register use summary:
x  :  14 y  :  22 z  :   5 r0 :   1 r1 :   1 r2 :  25 r3 :  31 r4 :  38 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 269 r17:  67 r18:  26 r19:  12 r20:   8 
r21:  16 r22:   0 r23:   0 r24:  30 r25:  34 r26:  12 r27:   8 r28:  11 
r29:  11 r30:  10 r31:   8 
Registers used: 22 out of 35 (62.9%)

"ATmega32" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   3 adiw  :  10 and   :   2 
andi  :   1 asr   :   1 bclr  :   0 bld   :   4 brbc  :   0 brbs  :   0 
brcc  :   1 brcs  :   0 break :   0 breq  :  15 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 brlt  :   0 brmi  :   1 
brne  :  14 brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   1 bset  :   0 bst   :   0 call  :  51 cbi   :   3 cbr   :  18 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  18 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 cpc   :   4 
cpi   :  21 cpse  :   0 dec   :  10 eor   :   1 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   1 ijmp  :   0 in    :   5 inc   :   4 jmp   :   5 
ld    :  20 ldd   :   0 ldi   :  67 lds   :  53 lpm   :  10 lsl   :   0 
lsr   :   0 mov   :  60 movw  :   2 mul   :   1 muls  :   0 mulsu :   0 
neg   :   0 nop   :   5 or    :   2 ori   :   1 out   :  22 pop   :   0 
push  :   0 rcall :  13 ret   :  66 reti  :   4 rjmp  :  41 rol   :   0 
ror   :   1 sbc   :   3 sbci  :   1 sbi   :   7 sbic  :   1 sbis  :   3 
sbiw  :   9 sbr   :  12 sbrc  :  26 sbrs  :  10 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   2 ses   :   0 set   :   4 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  16 std   :   0 sts   :  75 
sub   :   4 subi  :   0 swap  :   0 tst   :   1 wdr   :   0 
Instructions used: 60 out of 113 (53.1%)

"ATmega32" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0007e8   1874     90   1964   32768   6.0%
[.dseg] 0x000060 0x000060      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
