WARNING:  file defined by STDMACROS environment variable was not found at:
          '/home/eda/synopsys/syn/T-2022.03-SP1/auxx/syn/stdmacros.dat'

WARNING:  User's Guide 'tmax_ug.pdf' missing or no read permission. Was expected at:
          '/home/eda/synopsys/syn/T-2022.03-SP1/doc/test/tmax/tmax_ug.pdf'

                             Synopsys TestMAX (TM) 
                                  TetraMAX (R)

               Version T-2022.03-SP1 for linux64 - Apr 14, 2022  

                    Copyright (c) 1996 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


read netlist $UMC_LIB/verilog_simulation_models/*.v
 Begin reading netlists ( $UMC_LIB/verilog_simulation_models/*.v )...
 End reading netlists: #files=506, #errors=0, #modules=530, top=NOR4M2D4, #lines=29130, CPU_time=0.07 sec, Memory=10MB
read netlist c7552_synth.v
 Begin reading netlist ( c7552_synth.v )...
 End parsing Verilog file c7552_synth.v with 0 errors.
 End reading netlist: #modules=1, top=c7552, #lines=1068, CPU_time=0.00 sec, Memory=0MB

run build_model c7552
 ------------------------------------------------------------------------------
 Begin build model for topcut = c7552 ...
 ------------------------------------------------------------------------------
 There were 103 primitives and 0 faultable pins removed during model optimizations
 End build model: #primitives=1626, CPU_time=0.00 sec, Memory=1MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.01 sec.
 ------------------------------------------------------------------------------
run drc
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin tracing connection cones...
 Tracing connection cones completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=0  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin set operation for load unload constant latches...
 Set operation for load unload constant latches completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.00 sec.
 ------------------------------------------------------------------------------


set pattern external c7552_test_set.v
 End parsing Verilog file c7552_test_set.v with 0 errors.
 End reading 148 patterns, CPU_time = 0.02 sec, Memory = 0MB
add faults -all
 6852 faults were added to fault list.
run fault_sim
 Simulation performed for 6852 faults on circuit size of 1626 gates.
 --------------------------------------------
 #patterns     #faults     test      process
 simulated  detect/active  coverage  CPU time
 ---------  -------------  --------  --------
 32           5529   1323    80.69%      0.00
 64            353    970    85.84%      0.00
 96            294    676    90.13%      0.00
 128           147    529    92.28%      0.00
 148            61    468    93.17%      0.00
 Fault simulation completed: #patterns=148, CPU time=0.00

report summaries
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       6384
 Possibly detected                PT          0
 Undetectable                     UD          0
 ATPG untestable                  AU          0
 Not detected                     ND        468
 -----------------------------------------------
 total faults                              6852
 test coverage                            93.17%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 #external patterns (c7552_test_set.v)      148
     #basic_scan patterns                   148
 -----------------------------------------------
write faults c7552_ND_faults.dat -class ND -uncollapsed -replace
 Write faults completed: 468 faults were written into file "c7552_ND_faults.dat".


remove faults -all
 6852 faults were removed from the fault list.
set pattern internal
read faults c7552_ND_faults.dat
 468 faults were read in and 468 new faults were added to fault list.
run atpg
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=468, abort_limit=10...
 27            255    213         0/0/0    54.49%      0.00
 55            111    102         0/0/0    78.21%      0.00
 85             71     31         0/0/0    93.38%      0.01
 109            31      0         0/0/0   100.00%      0.01
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT        468
 Possibly detected                PT          0
 Undetectable                     UD          0
 ATPG untestable                  AU          0
 Not detected                     ND          0
 -----------------------------------------------
 total faults                               468
 test coverage                           100.00%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         109
     #basic_scan patterns                   109
 #external patterns (c7552_test_set.v)      148
     #basic_scan patterns                   148
 -----------------------------------------------
write patterns c7552_test_set_for_ND.v -nocompaction -replace
 End writing file 'c7552_test_set_for_ND.v' with 109 patterns, File_size = 19636, CPU_time = 0.0 sec.

quit
