# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7a50ticsg325-1L
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/project_1/project_1.cache/wt} [current_project]
set_property parent.project_path {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/project_1/project_1.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib {
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/multiplier8x8.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/partialproduct.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/MULTIPLIER8X82.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/halfadder.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/fulladder.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/partialproduct16bit.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/Highspeed4to2compressor.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/finaladder.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/exactcompressor.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/Dualstagecompressor.v}
  {C:/Users/Rajat Raj/Desktop/4th SEM Notes/TK11887/CODE/compressor/bit16multiplier.v}
}
catch { write_hwdef -file multiplier8x8.hwdef }
synth_design -top multiplier8x8 -part xc7a50ticsg325-1L
write_checkpoint -noxdef multiplier8x8.dcp
catch { report_utilization -file multiplier8x8_utilization_synth.rpt -pb multiplier8x8_utilization_synth.pb }
