m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA-selfLearning/counter/quartus_prj/simulation/modelsim
vcounter
!s110 1625575797
!i10b 1
!s100 DkfSkg1b?njfA102[S;Q^2
IEZC>7ed;S5MTN:WRe2e@a1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625575622
8D:/FPGA-selfLearning/counter/rtl/sign_counter.v
FD:/FPGA-selfLearning/counter/rtl/sign_counter.v
L0 1
Z2 OV;L;10.4b;61
r1
!s85 0
31
!s108 1625575797.000000
!s107 D:/FPGA-selfLearning/counter/rtl/sign_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/counter/rtl|D:/FPGA-selfLearning/counter/rtl/sign_counter.v|
!i113 1
Z3 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/counter/rtl
vtb_counter
!s110 1625575798
!i10b 1
!s100 UJ@3NA6KJ4SXgi5_U`NW01
I6ZER7KEQ2VRLSmI0jZdHh3
R1
R0
w1625575623
8D:/FPGA-selfLearning/counter/quartus_prj/../sim/tb_counter.v
FD:/FPGA-selfLearning/counter/quartus_prj/../sim/tb_counter.v
L0 2
R2
r1
!s85 0
31
!s108 1625575798.000000
!s107 D:/FPGA-selfLearning/counter/quartus_prj/../sim/tb_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/counter/quartus_prj/../sim|D:/FPGA-selfLearning/counter/quartus_prj/../sim/tb_counter.v|
!i113 1
R3
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/counter/quartus_prj/../sim
