[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  23041       tick       3192105       1487693       1432691       3192105 
      2  23041       tick       4248812       2080454       2064471       4248812 
      3  23041       tick       4250590       2083061       2062186       4250590 
      4  23041       tick       4252628       2081820       2067282       4252628 
      5  23041       tick       4253980       2083815       2062693       4253980 
      6  23041       tick       4261594       2086245       2061253       4261594 
      7  23041       tick       4251013       2082585       2065939       4251013 
      8  23041       tick       4258072       2085778       2059968       4258072 
      9  23041       tick       4242250       2077407       2056476       4242250 
     10  23041       tick       4248459       2081001       2064285       4248459 
     11  23041       tick       4255978       2084044       2060218       4255978 
     12  23041       tick       4255485       2084168       2066266       4255485 
     13  23041       tick       4255495       2083769       2059953       4255495 
     14  23041       tick       4244061       2079243       2062957       4244061 
     15  23041       tick       4244375       2079634       2064685       4244375 
     16  23041       tick       4254098       2083752       2057393       4254098 
     17  23041       tick       4246519       2079903       2062741       4246519 
     18  23041       tick       4250399       2081868       2060614       4250399 
     19  23041       tick       4247689       2080966       2065783       4247689 
     20  23041       tick       4250369       2081372       2065291       4250369 
     21  23041       tick       4259304       2085454       2058382       4259304 
     22  23041       exit       1612549        789642        779497       1612549 
