Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/danjo732/TSEA83/vhdl/lab-synthdir/xst/synth/../../../lab.vhd" into library work
Parsing entity <lab>.
Parsing architecture <Behavioral> of entity <lab>.
Parsing VHDL file "/edu/danjo732/TSEA83/vhdl/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab>.
    Related source file is "/edu/danjo732/TSEA83/vhdl/lab.vhd".
INFO:Xst:3010 - "/edu/danjo732/TSEA83/vhdl/lab.vhd" line 38: Output port <Hsync> of the instance <led> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/danjo732/TSEA83/vhdl/lab.vhd" line 38: Output port <Vsync> of the instance <led> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <joyReg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <lab> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/danjo732/TSEA83/vhdl/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Hsync> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Vsync> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_7_o_add_1_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_7_o_wide_mux_2_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_7_o_wide_mux_3_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 46.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 46.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.
RTL-Simplification CPUSTAT: 0.00 
RTL-BasicInf CPUSTAT: 0.19 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 18-bit adder                                          : 1
# Registers                                            : 4
 16-bit register                                       : 1
 18-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_7_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_7_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab> ...

Optimizing unit <leddriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block lab, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 70
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 17
#      LUT2                        : 4
#      LUT4                        : 7
#      LUT6                        : 4
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 45
#      FD                          : 45
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 16
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  18224     0%  
 Number of Slice LUTs:                   33  out of   9112     0%  
    Number used as Logic:                33  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     49
   Number with an unused Flip Flop:       4  out of     49     8%  
   Number with an unused LUT:            16  out of     49    32%  
   Number of fully used LUT-FF pairs:    29  out of     49    59%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  29  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.920ns (Maximum Frequency: 342.524MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.920ns (frequency: 342.524MHz)
  Total number of paths / destination ports: 347 / 29
-------------------------------------------------------------------------
Delay:               2.920ns (Levels of Logic = 2)
  Source:            joyReg_12 (FF)
  Destination:       led/segments_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: joyReg_12 to led/segments_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  joyReg_12 (joyReg_12)
     LUT6:I0->O            7   0.203   1.021  led/Mmux_v<0>11 (led/v<0>)
     LUT4:I0->O            1   0.203   0.000  led/Mram_v[3]_GND_7_o_wide_mux_2_OUT61 (led/Mram_v[3]_GND_7_o_wide_mux_2_OUT6)
     FD:D                      0.102          led/segments_6
    ----------------------------------------
    Total                      2.920ns (0.955ns logic, 1.964ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            JA<0> (PAD)
  Destination:       joyReg_0 (FF)
  Destination Clock: clk rising

  Data Path: JA<0> to joyReg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  JA_0_IBUF (JA_0_IBUF)
     FD:D                      0.102          joyReg_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            led/an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      clk rising

  Data Path: led/an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  led/an_3 (led/an_3)
     OBUF:I->O                 2.571          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.920|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.04 secs
 
--> 


Total memory usage is 143180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

