# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NEW_MICRO.srcs/sources_1/imports/sources_1/imports/new/ADD_SUB.vhd" \
"../../../../NEW_MICRO.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../NEW_MICRO.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../NEW_MICRO.srcs/sources_1/imports/sources_1/imports/new/RCA_S.vhd" \
"../../RCA_S_Sim.vhd" \

# Do not sort compile order
nosort
