<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="SoC_Brain">
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0" CBX_FILE_NAME="altsyncram_09d1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__1" CBX_FILE_NAME="altsyncram_s6h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult0" CBX_FILE_NAME="mult_6ft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult8" CBX_FILE_NAME="mult_bft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder" CBX_FILE_NAME="decode_dvf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter" CBX_FILE_NAME="cntr_23j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__2" CBX_FILE_NAME="altsyncram_s6h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_divide:Mod0" CBX_FILE_NAME="lpm_divide_0po.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult9" CBX_FILE_NAME="mult_fgt.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__3" CBX_FILE_NAME="altsyncram_s6h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram" CBX_FILE_NAME="altsyncram_0u14.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_BUFF:RAM_inst_B|lpm_divide:Mod0" CBX_FILE_NAME="lpm_divide_ncm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][5]__4" CBX_FILE_NAME="altsyncram_s6h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult7" CBX_FILE_NAME="mult_dft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|pll:pll_inst|altpll:altpll_component" CBX_FILE_NAME="pll_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux" CBX_FILE_NAME="mux_vsc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter" CBX_FILE_NAME="cntr_pei.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0" CBX_FILE_NAME="altsyncram_2ad1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1" CBX_FILE_NAME="lpm_divide_8bm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_92p.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_59g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_divide:Div1" CBX_FILE_NAME="lpm_divide_92p.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult5" CBX_FILE_NAME="mult_6ft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter" CBX_FILE_NAME="cntr_o9j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0" CBX_FILE_NAME="lpm_divide_5jm.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|lpm_mult:Mult6" CBX_FILE_NAME="mult_6ft.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_Processing|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter" CBX_FILE_NAME="cntr_igi.tdf"/>
	</PROJECT>
</LOG_ROOT>
