Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep  6 10:14:24 2024
| Host         : zhengruiyang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PasswordLock_control_sets_placed.rpt
| Design       : PasswordLock
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------+------------------+------------------+----------------+
|              Clock Signal             |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------+------------------+------------------+----------------+
|  err_reg[1]_i_2_n_0                   |                           |                  |                1 |              2 |
|  CLK_IBUF_BUFG                        | p_0_in[11]                |                  |                2 |              4 |
|  CLK_IBUF_BUFG                        | p_0_in[7]                 |                  |                2 |              4 |
|  CLK_IBUF_BUFG                        | p_0_in[15]                |                  |                2 |              4 |
|  CLK_IBUF_BUFG                        | p_0_in[3]                 |                  |                2 |              4 |
|  FSM_onehot_next_state_reg[4]_i_2_n_0 |                           |                  |                2 |              5 |
|  CLK_IBUF_BUFG                        |                           | RST_IBUF         |                1 |              5 |
|  CLK_IBUF_BUFG                        | real_password[15]_i_1_n_0 |                  |                2 |             16 |
+---------------------------------------+---------------------------+------------------+------------------+----------------+


