EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AM26LV32xD-Interface
#
DEF AM26LV32xD-Interface U 0 20 Y Y 1 F N
F0 "U" -350 950 50 H V C CNN
F1 "AM26LV32xD-Interface" 400 950 50 H V C CNN
F2 "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm" 1000 -950 50 H I C CNN
F3 "" 0 -400 50 H I C CNN
$FPLIST
 SOIC*3.9x9.9mm*P1.27mm*
$ENDFPLIST
DRAW
A -272 0 132 320 -320 0 1 5 N -160 70 -160 -70
A -110 -20 92 775 125 0 1 5 N -90 70 -20 0
A -110 20 92 -775 -125 0 1 5 N -90 -70 -20 0
C -190 650 10 0 1 0 N
C -160 -50 10 0 1 0 N
C 0 -300 10 0 1 0 F
C 0 0 10 0 1 0 F
C 0 300 10 0 1 0 F
C -190 -750 10 1 1 0 N
C -190 -450 10 1 1 0 N
C -190 350 10 1 1 0 N
S -400 900 400 -900 0 1 10 f
P 2 0 1 5 -230 650 -200 650 N
P 2 0 1 5 -230 750 -180 750 N
P 2 0 1 5 -160 -70 -90 -70 N
P 2 0 1 5 -90 70 -160 70 N
P 2 0 1 5 -40 -700 250 -700 N
P 2 0 1 5 -40 -400 250 -400 N
P 2 0 1 5 -40 400 250 400 N
P 2 0 1 5 -40 700 250 700 N
P 2 0 1 0 -20 0 0 0 N
P 2 0 1 5 0 0 0 -600 N
P 2 0 1 5 0 300 0 0 N
P 3 0 1 5 -230 -750 -230 -800 -250 -800 N
P 3 0 1 5 -230 -650 -230 -600 -250 -600 N
P 3 0 1 5 -230 -450 -230 -500 -250 -500 N
P 3 0 1 5 -230 -350 -230 -290 -250 -290 N
P 3 0 1 5 -230 350 -230 300 -250 300 N
P 3 0 1 5 -230 450 -230 500 -250 500 N
P 3 0 1 5 -230 750 -230 800 -250 800 N
P 3 0 1 5 0 -600 -110 -600 -110 -660 N
P 3 0 1 5 0 -300 -110 -300 -110 -360 N
P 3 0 1 5 0 300 -110 300 -110 360 N
P 4 0 1 5 -300 100 -200 100 -200 50 -150 50 N
P 4 0 1 5 -230 650 -230 600 -240 600 -250 600 N
P 4 0 1 5 -180 780 -180 620 -40 700 -180 780 N
P 4 0 1 5 -170 -50 -200 -50 -200 -100 -300 -100 N
P 4 0 1 5 0 300 0 600 -110 600 -110 660 N
P 2 1 1 5 -230 -750 -200 -750 N
P 2 1 1 5 -230 -650 -180 -650 N
P 2 1 1 5 -230 -450 -200 -450 N
P 2 1 1 5 -230 -350 -180 -350 N
P 2 1 1 5 -230 350 -200 350 N
P 2 1 1 5 -230 450 -180 450 N
P 4 1 1 5 -180 -620 -180 -780 -40 -700 -180 -620 N
P 4 1 1 5 -180 -320 -180 -480 -40 -400 -180 -320 N
P 4 1 1 5 -180 480 -180 320 -40 400 -180 480 N
X 1B 1 -500 600 100 R 50 50 1 1 I
X 3A 10 -500 -300 100 R 50 50 1 1 I
X 3Y 11 500 -400 100 L 50 50 1 1 T
X ~G 12 -500 -100 100 R 50 50 1 1 I
X 4Y 13 500 -700 100 L 50 50 1 1 T
X 4A 14 -500 -600 100 R 50 50 1 1 I
X 4B 15 -500 -800 100 R 50 50 1 1 I
X VDD 16 0 1000 100 D 50 50 1 1 W
X 1A 2 -500 800 100 R 50 50 1 1 I
X 1Y 3 500 700 100 L 50 50 1 1 T
X G 4 -500 100 100 R 50 50 1 1 I
X 2Y 5 500 400 100 L 50 50 1 1 T
X 2A 6 -500 500 100 R 50 50 1 1 I
X 2B 7 -500 300 100 R 50 50 1 1 I
X GND 8 0 -1000 100 U 50 50 1 1 W
X 3B 9 -500 -500 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# ATmega16U2-MU-MCU_Microchip_ATmega
#
DEF ATmega16U2-MU-MCU_Microchip_ATmega U 0 20 Y Y 1 F N
F0 "U" -600 1350 50 H V L BNN
F1 "ATmega16U2-MU-MCU_Microchip_ATmega" 100 -1350 50 H V L TNN
F2 "Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.1x3.1mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
$FPLIST
 QFN*1EP*5x5mm*P0.5mm*
$ENDFPLIST
DRAW
S -600 -1300 600 1300 0 1 10 f
X XTAL1 1 -700 900 100 R 50 50 1 1 I
X PD4 10 700 -800 100 L 50 50 1 1 B
X PD5 11 700 -900 100 L 50 50 1 1 B
X PD6 12 700 -1000 100 L 50 50 1 1 B
X ~HWB~/PD7 13 700 -1100 100 L 50 50 1 1 B
X PB0 14 700 1100 100 L 50 50 1 1 B
X PB1 15 700 1000 100 L 50 50 1 1 B
X PB2 16 700 900 100 L 50 50 1 1 B
X PB3 17 700 800 100 L 50 50 1 1 B
X PB4 18 700 700 100 L 50 50 1 1 B
X PB5 19 700 600 100 L 50 50 1 1 B
X PC0/XTAL2 2 -700 700 100 R 50 50 1 1 B
X PB6 20 700 500 100 L 50 50 1 1 B
X PB7 21 700 400 100 L 50 50 1 1 B
X PC7 22 700 -200 100 L 50 50 1 1 B
X PC6 23 700 -100 100 L 50 50 1 1 B
X PC1/~RESET 24 -700 1100 100 R 50 50 1 1 B
X PC5 25 700 0 100 L 50 50 1 1 B
X PC4 26 700 100 100 L 50 50 1 1 B
X UCAP 27 -700 200 100 R 50 50 1 1 P
X UGND 28 -100 -1400 100 U 50 50 1 1 W
X D+ 29 -700 500 100 R 50 50 1 1 B
X GND 3 0 -1400 100 U 50 50 1 1 W
X D- 30 -700 400 100 R 50 50 1 1 B
X UVCC 31 -100 1400 100 D 50 50 1 1 W
X AVCC 32 100 1400 100 D 50 50 1 1 W
X GND 33 0 -1400 100 U 50 50 1 1 P N
X VCC 4 0 1400 100 D 50 50 1 1 W
X PC2 5 700 200 100 L 50 50 1 1 B
X PD0 6 700 -400 100 L 50 50 1 1 B
X PD1 7 700 -500 100 L 50 50 1 1 B
X PD2 8 700 -600 100 L 50 50 1 1 B
X PD3 9 700 -700 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# ATmega2560-16AU-MCU_Microchip_ATmega
#
DEF ATmega2560-16AU-MCU_Microchip_ATmega U 0 20 Y Y 1 F N
F0 "U" 0 50 50 H V C BNN
F1 "ATmega2560-16AU-MCU_Microchip_ATmega" 0 -50 50 H V C TNN
F2 "Package_QFP:TQFP-100_14x14mm_P0.5mm" 0 0 50 H I C CIN
F3 "" 0 0 50 H I C CNN
$FPLIST
 TQFP*14x14mm*P0.5mm*
$ENDFPLIST
DRAW
S -650 -2750 650 2750 0 1 10 f
X PG5 1 -800 -2400 150 R 50 50 1 1 B
X VCC 10 0 2900 150 D 50 50 1 1 W
X AVCC 100 100 2900 150 D 50 50 1 1 W
X GND 11 0 -2900 150 U 50 50 1 1 W
X PH0 12 -800 -1000 150 R 50 50 1 1 B
X PH1 13 -800 -1100 150 R 50 50 1 1 B
X PH2 14 -800 -1200 150 R 50 50 1 1 B
X PH3 15 -800 -1300 150 R 50 50 1 1 B
X PH4 16 -800 -1400 150 R 50 50 1 1 B
X PH5 17 -800 -1500 150 R 50 50 1 1 B
X PH6 18 -800 -1600 150 R 50 50 1 1 B
X PB0 19 800 1700 150 L 50 50 1 1 B
X PE0 2 800 -1000 150 L 50 50 1 1 B
X PB1 20 800 1600 150 L 50 50 1 1 B
X PB2 21 800 1500 150 L 50 50 1 1 B
X PB3 22 800 1400 150 L 50 50 1 1 B
X PB4 23 800 1300 150 L 50 50 1 1 B
X PB5 24 800 1200 150 L 50 50 1 1 B
X PB6 25 800 1100 150 L 50 50 1 1 B
X PB7 26 800 1000 150 L 50 50 1 1 B
X PH7 27 -800 -1700 150 R 50 50 1 1 B
X PG3 28 -800 -2200 150 R 50 50 1 1 B
X PG4 29 -800 -2300 150 R 50 50 1 1 B
X PE1 3 800 -1100 150 L 50 50 1 1 B
X ~RESET 30 -800 2600 150 R 50 50 1 1 I
X VCC 31 0 2900 150 D 50 50 1 1 P N
X GND 32 0 -2900 150 U 50 50 1 1 P N
X XTAL2 33 -800 2200 150 R 50 50 1 1 O
X XTAL1 34 -800 2400 150 R 50 50 1 1 I
X PL0 35 -800 1700 150 R 50 50 1 1 B
X PL1 36 -800 1600 150 R 50 50 1 1 B
X PL2 37 -800 1500 150 R 50 50 1 1 B
X PL3 38 -800 1400 150 R 50 50 1 1 B
X PL4 39 -800 1300 150 R 50 50 1 1 B
X PE2 4 800 -1200 150 L 50 50 1 1 B
X PL5 40 -800 1200 150 R 50 50 1 1 B
X PL6 41 -800 1100 150 R 50 50 1 1 B
X PL7 42 -800 1000 150 R 50 50 1 1 B
X PD0 43 800 -100 150 L 50 50 1 1 B
X PD1 44 800 -200 150 L 50 50 1 1 B
X PD2 45 800 -300 150 L 50 50 1 1 B
X PD3 46 800 -400 150 L 50 50 1 1 B
X PD4 47 800 -500 150 L 50 50 1 1 B
X PD5 48 800 -600 150 L 50 50 1 1 B
X PD6 49 800 -700 150 L 50 50 1 1 B
X PE3 5 800 -1300 150 L 50 50 1 1 B
X PD7 50 800 -800 150 L 50 50 1 1 B
X PG0 51 -800 -1900 150 R 50 50 1 1 B
X PG1 52 -800 -2000 150 R 50 50 1 1 B
X PC0 53 800 800 150 L 50 50 1 1 B
X PC1 54 800 700 150 L 50 50 1 1 B
X PC2 55 800 600 150 L 50 50 1 1 B
X PC3 56 800 500 150 L 50 50 1 1 B
X PC4 57 800 400 150 L 50 50 1 1 B
X PC5 58 800 300 150 L 50 50 1 1 B
X PC6 59 800 200 150 L 50 50 1 1 B
X PE4 6 800 -1400 150 L 50 50 1 1 B
X PC7 60 800 100 150 L 50 50 1 1 B
X VCC 61 0 2900 150 D 50 50 1 1 P N
X GND 62 0 -2900 150 U 50 50 1 1 P N
X PJ0 63 -800 -100 150 R 50 50 1 1 B
X PJ1 64 -800 -200 150 R 50 50 1 1 B
X PJ2 65 -800 -300 150 R 50 50 1 1 B
X PJ3 66 -800 -400 150 R 50 50 1 1 B
X PJ4 67 -800 -500 150 R 50 50 1 1 B
X PJ5 68 -800 -600 150 R 50 50 1 1 B
X PJ6 69 -800 -700 150 R 50 50 1 1 B
X PE5 7 800 -1500 150 L 50 50 1 1 B
X PG2 70 -800 -2100 150 R 50 50 1 1 B
X PA7 71 800 1900 150 L 50 50 1 1 B
X PA6 72 800 2000 150 L 50 50 1 1 B
X PA5 73 800 2100 150 L 50 50 1 1 B
X PA4 74 800 2200 150 L 50 50 1 1 B
X PA3 75 800 2300 150 L 50 50 1 1 B
X PA2 76 800 2400 150 L 50 50 1 1 B
X PA1 77 800 2500 150 L 50 50 1 1 B
X PA0 78 800 2600 150 L 50 50 1 1 B
X PJ7 79 -800 -800 150 R 50 50 1 1 B
X PE6 8 800 -1600 150 L 50 50 1 1 B
X VCC 80 0 2900 150 D 50 50 1 1 P N
X GND 81 0 -2900 150 U 50 50 1 1 P N
X PK7 82 -800 100 150 R 50 50 1 1 B
X PK6 83 -800 200 150 R 50 50 1 1 B
X PK5 84 -800 300 150 R 50 50 1 1 B
X PK4 85 -800 400 150 R 50 50 1 1 B
X PK3 86 -800 500 150 R 50 50 1 1 B
X PK2 87 -800 600 150 R 50 50 1 1 B
X PK1 88 -800 700 150 R 50 50 1 1 B
X PK0 89 -800 800 150 R 50 50 1 1 B
X PE7 9 800 -1700 150 L 50 50 1 1 B
X PF7 90 800 -2600 150 L 50 50 1 1 B
X PF6 91 800 -2500 150 L 50 50 1 1 B
X PF5 92 800 -2400 150 L 50 50 1 1 B
X PF4 93 800 -2300 150 L 50 50 1 1 B
X PF3 94 800 -2200 150 L 50 50 1 1 B
X PF2 95 800 -2100 150 L 50 50 1 1 B
X PF1 96 800 -2000 150 L 50 50 1 1 B
X PF0 97 800 -1900 150 L 50 50 1 1 B
X AREF 98 -800 2000 150 R 50 50 1 1 P
X GND 99 0 -2900 150 U 50 50 1 1 P N
ENDDRAW
ENDDEF
#
# SN74AUP1T34DCK-Logic_LevelTranslator
#
DEF SN74AUP1T34DCK-Logic_LevelTranslator U 0 20 Y Y 1 F N
F0 "U" -250 250 50 H V C CNN
F1 "SN74AUP1T34DCK-Logic_LevelTranslator" 450 250 50 H V C CNN
F2 "Package_TO_SOT_SMD:SOT-353_SC-70-5" 0 -700 50 H I C CNN
F3 "" 0 -600 50 H I C CNN
$FPLIST
 SOT*353*
$ENDFPLIST
DRAW
S -300 -200 300 200 0 1 10 f
X VCCA 1 -100 300 100 D 50 50 0 1 W
X A 2 -400 0 100 R 50 50 0 1 I
X GND 3 0 -300 100 U 50 50 0 1 W
X B 4 400 0 100 L 50 50 0 1 O
X VCCB 5 100 300 100 D 50 50 0 1 W
ENDDRAW
ENDDEF
#
# TMC2130-LA-Driver_Motor
#
DEF TMC2130-LA-Driver_Motor U 0 20 Y Y 1 F N
F0 "U" -600 1200 50 H V C CNN
F1 "TMC2130-LA-Driver_Motor" 700 1200 50 H V C CNN
F2 "Package_DFN_QFN:QFN-36-1EP_5x6mm_P0.5mm_EP3.6x4.1mm" 0 -1600 50 H I C CNN
F3 "" 0 -1700 50 H I C CNN
$FPLIST
 QFN*1EP*5x6mm*P0.5mm*
$ENDFPLIST
DRAW
S -600 1100 600 -1100 0 1 10 f
X CLK 1 -700 1000 100 R 50 50 1 1 I
X SPI_MODE 10 -700 -900 100 R 50 50 1 1 I
X GNDD 11 -100 -1200 100 U 50 50 1 1 P N
X GNDP 12 100 -1200 100 U 50 50 1 1 W
X OB1 13 700 -1000 100 L 50 50 1 1 O
X BRB 14 700 -800 100 L 50 50 1 1 P
X OB2 15 700 -900 100 L 50 50 1 1 O
X VS 16 400 1200 100 D 50 50 1 1 W
X DCO 17 -700 200 100 R 50 50 1 1 O
X DCEN_CFG4 18 -700 100 100 R 50 50 1 1 I
X DCIN_CFG5 19 -700 0 100 R 50 50 1 1 I
X ~CS~_CFG3 2 -700 900 100 R 50 50 1 1 I
X DIAG0 20 -700 -400 100 R 50 50 1 1 O
X DIAG1 21 -700 -500 100 R 50 50 1 1 O
X ~DRV_EN~_CFG6 22 -700 -200 100 R 50 50 1 1 I
X AIN_IREF 23 -700 -700 100 R 50 50 1 1 I
X GNDA 24 0 -1200 100 U 50 50 1 1 W
X 5VOUT 25 100 1200 100 D 50 50 1 1 w
X VCC 26 0 1200 100 D 50 50 1 1 W
X CPO 27 700 800 100 L 50 50 1 1 P
X CPI 28 700 500 100 L 50 50 1 1 P
X VCP 29 700 900 100 L 50 50 1 1 P
X SCK_CFG2 3 -700 800 100 R 50 50 1 1 I
X VSA 30 200 1200 100 D 50 50 1 1 W
X VS 31 300 1200 100 D 50 50 1 1 W
X OA2 32 700 100 100 L 50 50 1 1 O
X BRA 33 700 0 100 L 50 50 1 1 P
X OA1 34 700 200 100 L 50 50 1 1 O
X GNDP 35 100 -1200 100 U 50 50 1 1 P N
X TST_MODE 36 -700 -1000 100 R 50 50 1 1 I
X GNDD 37 -100 -1200 100 U 50 50 1 1 W
X SDI_CFG1 4 -700 700 100 R 50 50 1 1 I
X SDO_CFG0 5 -700 600 100 R 50 50 1 1 B
X STEP 6 -700 400 100 R 50 50 1 1 I
X DIR 7 -700 300 100 R 50 50 1 1 I
X VCC_IO 8 -100 1200 100 D 50 50 1 1 W
X DNC 9 600 700 100 L 50 50 1 1 N N
ENDDRAW
ENDDEF
#
#End Library
