Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  8 15:33:46 2019
| Host         : DESKTOP-M082MKH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------+------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG     | tapsfir/mux24/y_reg[3]_0[0] |                  |                1 |              4 |
|  clk_IBUF_BUFG     | tapsfir/mux24/y_reg[3][0]   |                  |                2 |              4 |
|  clk_IBUF_BUFG     | tapsfir/mux24/E[0]          |                  |                2 |              4 |
|  clk_128hz_reg_n_0 |                             |                  |                9 |             13 |
|  clk_IBUF_BUFG     |                             |                  |                8 |             22 |
|  clk_IBUF_BUFG     |                             | clk_128hz        |                8 |             31 |
+--------------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 13     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


