ASoC: cs42l42: Wait for debounce interval after resume

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-499.el8
commit-author Stefan Binding <sbinding@opensource.cirrus.com>
commit 16838bfbf6e70b7a3381ab302248bd18c085aba5
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-499.el8/16838bfb.failed

Since clock stop causes bus reset on Intel controllers, we need
to wait for the debounce interval on resume, to ensure all the
interrupt status registers are set correctly.

	Signed-off-by: Stefan Binding <sbinding@opensource.cirrus.com>
	Reviewed-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com>
Link: https://lore.kernel.org/r/20230127165111.3010960-9-sbinding@opensource.cirrus.com
	Signed-off-by: Mark Brown <broonie@kernel.org>
(cherry picked from commit 16838bfbf6e70b7a3381ab302248bd18c085aba5)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	sound/soc/codecs/cs42l42-sdw.c
* Unmerged path sound/soc/codecs/cs42l42-sdw.c
* Unmerged path sound/soc/codecs/cs42l42-sdw.c
