# Exams/m2014 q4k
### Solution
```Verilog
module top_module (
    input clk,
    input resetn,   // synchronous reset
    input in,
    output reg out);
    
    reg [2:0] q;
    
    always @(posedge clk) begin
        if(~resetn) begin
            q <= 3'b0;
            out <= 1'b0;
        end
        else begin
            q[0] <= in;
            q[1] <= q[0];
            q[2] <= q[1];
            out <= q[2];
        end
    end

endmodule
```
[code](./113.v)