/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmwhb2z
+ date
Wed Oct 15 14:01:42 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1760536902
+ CACTUS_STARTTIME=1760536902
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 15 2025 (13:54:01)
Run date:          Oct 15 2025 (14:01:43+0000)
Run host:          runnervmwhb2z.zrmaal2pbohupgkitq0opsvvsh.ex.internal.cloudapp.net (pid=136781)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmwhb2z
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379468KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=9dee2f7e-f406-fe4d-bfc9-5d29288aa34f, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmwhb2z, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379468KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=17, CPUModel="AMD EPYC 9V74 80-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 8 stride 131072, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00141111 sec
      iterations=10000000... time=0.0141302 sec
      iterations=100000000... time=0.140498 sec
      iterations=800000000... time=1.12459 sec
      iterations=800000000... time=0.84304 sec
      result: 5.68275 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00219779 sec
      iterations=10000000... time=0.0219341 sec
      iterations=100000000... time=0.218977 sec
      iterations=500000000... time=1.09582 sec
      result: 14.6009 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00179554 sec
      iterations=10000000... time=0.0175636 sec
      iterations=100000000... time=0.175824 sec
      iterations=600000000... time=1.05422 sec
      result: 9.10628 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149505 sec
      iterations=10000... time=0.00140623 sec
      iterations=100000... time=0.0141056 sec
      iterations=1000000... time=0.140583 sec
      iterations=8000000... time=1.14456 sec
      result: 1.4307 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000729339 sec
      iterations=10000... time=0.00887453 sec
      iterations=100000... time=0.0767811 sec
      iterations=1000000... time=0.734691 sec
      iterations=2000000... time=1.44885 sec
      result: 7.24423 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.81e-07 sec
      iterations=10... time=3.154e-06 sec
      iterations=100... time=3.0756e-05 sec
      iterations=1000... time=0.00027856 sec
      iterations=10000... time=0.00277034 sec
      iterations=100000... time=0.0276613 sec
      iterations=1000000... time=0.276173 sec
      iterations=4000000... time=1.10951 sec
      result: 88.601 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1... time=1.4822e-05 sec
      iterations=10... time=0.000111628 sec
      iterations=100... time=0.00105685 sec
      iterations=1000... time=0.0105035 sec
      iterations=10000... time=0.104861 sec
      iterations=100000... time=1.05212 sec
      result: 74.7474 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.155e-06 sec
      iterations=10000... time=3.3781e-05 sec
      iterations=100000... time=0.000284949 sec
      iterations=1000000... time=0.00281785 sec
      iterations=10000000... time=0.0281058 sec
      iterations=100000000... time=0.281177 sec
      iterations=400000000... time=1.12536 sec
      result: 0.351674 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1000... time=8.704e-06 sec
      iterations=10000... time=7.1568e-05 sec
      iterations=100000... time=0.000661897 sec
      iterations=1000000... time=0.00669902 sec
      iterations=10000000... time=0.0667781 sec
      iterations=100000000... time=0.667933 sec
      iterations=200000000... time=1.33681 sec
      result: 0.835507 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.5e-07 sec
      iterations=10... time=3.255e-06 sec
      iterations=100... time=3.1357e-05 sec
      iterations=1000... time=0.000285149 sec
      iterations=10000... time=0.00284285 sec
      iterations=100000... time=0.028308 sec
      iterations=1000000... time=0.282956 sec
      iterations=4000000... time=1.13264 sec
      result: 86.7922 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*786432 bytes):
      iterations=1... time=1.4351e-05 sec
      iterations=10... time=0.000109355 sec
      iterations=100... time=0.00101758 sec
      iterations=1000... time=0.0100948 sec
      iterations=10000... time=0.100748 sec
      iterations=100000... time=1.00898 sec
      result: 77.9435 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.1298e-05 sec
      iterations=10... time=0.000375545 sec
      iterations=100... time=0.0037821 sec
      iterations=1000... time=0.0373162 sec
      iterations=10000... time=0.370291 sec
      iterations=30000... time=1.11219 sec
      result: 0.0466108 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000304238 sec
      iterations=10... time=0.00311924 sec
      iterations=100... time=0.0311739 sec
      iterations=1000... time=0.312594 sec
      iterations=4000... time=1.25168 sec
      result: 0.161872 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00411562 sec
      iterations=10... time=0.0412849 sec
      iterations=100... time=0.412346 sec
      iterations=300... time=1.2344 sec
      result: 0.379348 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00140912 sec
      iterations=10000000... time=0.0140632 sec
      iterations=100000000... time=0.1406 sec
      iterations=800000000... time=1.12423 sec
      iterations=800000000... time=0.855122 sec
      result: 5.94563 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00219654 sec
      iterations=10000000... time=0.0219386 sec
      iterations=100000000... time=0.219455 sec
      iterations=500000000... time=1.09702 sec
      result: 14.5849 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0017646 sec
      iterations=10000000... time=0.0175781 sec
      iterations=100000000... time=0.175935 sec
      iterations=600000000... time=1.05599 sec
      result: 9.09099 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000140682 sec
      iterations=10000... time=0.00140255 sec
      iterations=100000... time=0.0140579 sec
      iterations=1000000... time=0.140625 sec
      iterations=8000000... time=1.13944 sec
      result: 1.4243 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000717359 sec
      iterations=10000... time=0.00703075 sec
      iterations=100000... time=0.0708505 sec
      iterations=1000000... time=0.706387 sec
      iterations=2000000... time=1.4098 sec
      result: 7.049 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.805e-07 sec
      iterations=10... time=2.8445e-06 sec
      iterations=100... time=2.94145e-05 sec
      iterations=1000... time=0.000274989 sec
      iterations=10000... time=0.00277094 sec
      iterations=100000... time=0.0276279 sec
      iterations=1000000... time=0.283376 sec
      iterations=4000000... time=1.12508 sec
      result: 87.3748 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1... time=1.2123e-05 sec
      iterations=10... time=0.000105914 sec
      iterations=100... time=0.00103316 sec
      iterations=1000... time=0.0103045 sec
      iterations=10000... time=0.102917 sec
      iterations=100000... time=1.02989 sec
      result: 76.361 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.9695e-06 sec
      iterations=10000... time=3.0651e-05 sec
      iterations=100000... time=0.000281429 sec
      iterations=1000000... time=0.00282036 sec
      iterations=10000000... time=0.0282284 sec
      iterations=100000000... time=0.281456 sec
      iterations=400000000... time=1.13126 sec
      result: 0.353519 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1000... time=7.341e-06 sec
      iterations=10000... time=7.5098e-05 sec
      iterations=100000... time=0.000748157 sec
      iterations=1000000... time=0.00706335 sec
      iterations=10000000... time=0.065927 sec
      iterations=100000000... time=0.657362 sec
      iterations=200000000... time=1.31548 sec
      result: 0.822173 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.0245e-06 sec
      iterations=100... time=3.0747e-05 sec
      iterations=1000... time=0.00029553 sec
      iterations=10000... time=0.00293292 sec
      iterations=100000... time=0.0288997 sec
      iterations=1000000... time=0.289479 sec
      iterations=4000000... time=1.15703 sec
      result: 84.9625 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*786432 bytes):
      iterations=1... time=1.1142e-05 sec
      iterations=10... time=9.54485e-05 sec
      iterations=100... time=0.000928659 sec
      iterations=1000... time=0.00917248 sec
      iterations=10000... time=0.0917105 sec
      iterations=100000... time=0.918261 sec
      iterations=200000... time=1.83436 sec
      result: 85.7444 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.2609e-05 sec
      iterations=10... time=9.8253e-05 sec
      iterations=100... time=0.000968188 sec
      iterations=1000... time=0.00969419 sec
      iterations=10000... time=0.0975127 sec
      iterations=100000... time=0.976841 sec
      iterations=200000... time=1.97974 sec
      result: 0.174568 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=8.0832e-05 sec
      iterations=10... time=0.000806981 sec
      iterations=100... time=0.00802084 sec
      iterations=1000... time=0.0802427 sec
      iterations=10000... time=0.803502 sec
      iterations=20000... time=1.60534 sec
      result: 0.631054 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00164234 sec
      iterations=10... time=0.0125042 sec
      iterations=100... time=0.124968 sec
      iterations=900... time=1.12863 sec
      result: 1.2447 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct 15 14:02:37 UTC 2025
+ echo Done.
Done.
  Elapsed time: 55.1 s
