/*
 * WDT_FEED.h — Pequeño helper header-only para el WDT del ESP32-C3.
 */

#ifndef WDT_FEED
#define WDT_FEED

#include <stdint.h>

/* Mantiene un segmento .rodata pequeño para el enlace en DROM. */
static const char app_banner[] __attribute__((used)) = "ESP32-C3 baremetal demo";
 
#define TIMG0_BASE 0x6001F000UL
#define TIMG1_BASE 0x60020000UL
#define TIMG_WDTCONFIG0_OFFSET 0x0048
#define TIMG_WDTCONFIG1_OFFSET 0x004C
#define TIMG_WDTCONFIG2_OFFSET 0x0050
#define TIMG_WDTCONFIG3_OFFSET 0x0054
#define TIMG_WDTCONFIG4_OFFSET 0x0058
#define TIMG_WDTCONFIG5_OFFSET 0x005C
#define TIMG_WDTFEED_OFFSET    0x0060
#define TIMG_WDTWPROTECT_OFFSET 0x0064
#define TIMG_WDT_UNLOCK_KEY 0x50D83AA1U
#define TIMG_WDT_STAGE0_MASK (0x3U << 29)
#define TIMG_WDT_STAGE1_MASK (0x3U << 27)
#define TIMG_WDT_STAGE2_MASK (0x3U << 25)
#define TIMG_WDT_STAGE3_MASK (0x3U << 23)
 
#define RTC_CNTL_BASE 0x60008000UL
#define RTC_CNTL_WDTCONFIG0_OFFSET 0x0090
#define RTC_CNTL_WDTCONFIG1_OFFSET 0x0094
#define RTC_CNTL_WDTCONFIG2_OFFSET 0x0098
#define RTC_CNTL_WDTCONFIG3_OFFSET 0x009C
#define RTC_CNTL_WDTCONFIG4_OFFSET 0x00A0
#define RTC_CNTL_WDTFEED_OFFSET    0x00A4
#define RTC_CNTL_WDTWPROTECT_OFFSET 0x00A8
#define RTC_CNTL_SWD_CONF_OFFSET    0x00AC
#define RTC_CNTL_SWD_WPROTECT_OFFSET 0x00B0
#define RTC_CNTL_WDT_UNLOCK_KEY 0x50D83AA1U
#define RTC_CNTL_SWD_UNLOCK_KEY 0x8F1D312AU
 
static void disable_timg_wdt(uint32_t timer_base) {
    volatile uint32_t *wdt_protect = (volatile uint32_t *)(timer_base + TIMG_WDTWPROTECT_OFFSET);
    volatile uint32_t *wdt_config0 = (volatile uint32_t *)(timer_base + TIMG_WDTCONFIG0_OFFSET);
    volatile uint32_t *wdt_config1 = (volatile uint32_t *)(timer_base + TIMG_WDTCONFIG1_OFFSET);
    volatile uint32_t *wdt_config2 = (volatile uint32_t *)(timer_base + TIMG_WDTCONFIG2_OFFSET);
    volatile uint32_t *wdt_config3 = (volatile uint32_t *)(timer_base + TIMG_WDTCONFIG3_OFFSET);
    volatile uint32_t *wdt_config4 = (volatile uint32_t *)(timer_base + TIMG_WDTCONFIG4_OFFSET);
    volatile uint32_t *wdt_config5 = (volatile uint32_t *)(timer_base + TIMG_WDTCONFIG5_OFFSET);
    volatile uint32_t *wdt_feed    = (volatile uint32_t *)(timer_base + TIMG_WDTFEED_OFFSET);
 
    *wdt_protect = TIMG_WDT_UNLOCK_KEY;
    *wdt_feed = 1;
    *wdt_config1 = 0;
    *wdt_config2 = 0;
    *wdt_config3 = 0;
    *wdt_config4 = 0;
    *wdt_config5 = 0;
 
    uint32_t reg = *wdt_config0;
    reg &= ~(1U << 31);           /* TIMG_WDT_EN */
    reg &= ~(1U << 14);           /* TIMG_WDT_FLASHBOOT_MOD_EN */
    reg &= ~(1U << 13);           /* TIMG_WDT_PROCPU_RESET_EN */
    reg &= ~(1U << 12);           /* TIMG_WDT_APPCPU_RESET_EN (compat) */
    reg &= ~TIMG_WDT_STAGE0_MASK;
    reg &= ~TIMG_WDT_STAGE1_MASK;
    reg &= ~TIMG_WDT_STAGE2_MASK;
    reg &= ~TIMG_WDT_STAGE3_MASK;
    reg |= (1U << 22);            /* TIMG_WDT_CONF_UPDATE_EN */
    *wdt_config0 = reg;
 
    *wdt_protect = 0;
}
 
static void disable_rtc_wdts(void) {
    volatile uint32_t *wdt_protect = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTWPROTECT_OFFSET);
    volatile uint32_t *wdt_config0 = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTCONFIG0_OFFSET);
    volatile uint32_t *wdt_config1 = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTCONFIG1_OFFSET);
    volatile uint32_t *wdt_config2 = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTCONFIG2_OFFSET);
    volatile uint32_t *wdt_config3 = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTCONFIG3_OFFSET);
    volatile uint32_t *wdt_config4 = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTCONFIG4_OFFSET);
    volatile uint32_t *wdt_feed    = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_WDTFEED_OFFSET);
    volatile uint32_t *swd_protect = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_SWD_WPROTECT_OFFSET);
    volatile uint32_t *swd_conf    = (volatile uint32_t *)(RTC_CNTL_BASE + RTC_CNTL_SWD_CONF_OFFSET);
 
    *wdt_protect = RTC_CNTL_WDT_UNLOCK_KEY;
    *wdt_feed = (1U << 31);
    *wdt_config1 = 0;
    *wdt_config2 = 0;
    *wdt_config3 = 0;
    *wdt_config4 = 0;
 
    uint32_t reg = *wdt_config0;
    reg &= ~(1U << 31); /* RTC_CNTL_WDT_EN */
    reg &= ~(1U << 12); /* RTC_CNTL_WDT_FLASHBOOT_MOD_EN */
    reg &= ~(1U << 11); /* RTC_CNTL_WDT_PROCPU_RESET_EN */
    reg &= ~(1U << 10); /* RTC_CNTL_WDT_APPCPU_RESET_EN */
    reg &= ~(7U << 28);
    reg &= ~(7U << 25);
    reg &= ~(7U << 22);
    reg &= ~(7U << 19);
    *wdt_config0 = reg;
    *wdt_protect = 0;
 
    *swd_protect = RTC_CNTL_SWD_UNLOCK_KEY;
    *swd_conf |= (1U << 30);      /* Deshabilitar super WDT */
    *swd_protect = 0;
}
#endif /* WDT_FEED */