Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jul 18 17:05:04 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  108         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.254        0.000                      0                  456        0.101        0.000                      0                  456        4.020        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.254        0.000                      0                  456        0.101        0.000                      0                  456        4.020        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_153
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_143
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_142
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_141
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_140
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_139
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_138
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_137
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_136
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 4.206ns (98.691%)  route 0.056ns (1.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y29          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.056     5.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_135
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/interrupt
    SLICE_X42Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.652 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_32
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    SLICE_X53Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[0]__0/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_31
    SLICE_X51Y68         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y68         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[10]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    SLICE_X55Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[10]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[10]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_21
    SLICE_X55Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[5]__0/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_26
    SLICE_X50Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X50Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[12]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_19
    SLICE_X52Y73         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y73         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_C_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C_read_reg/Q
                         net (fo=4, routed)           0.072     0.646    bd_0_i/hls_inst/inst/control_s_axi_U/int_C_read
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.691 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.691    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate[2]_i_1_n_0
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.605%)  route 0.122ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4_reg/Q
                         net (fo=15, routed)          0.122     0.673    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter4
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter5_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.483%)  route 0.169ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y75         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/Q
                         net (fo=5, routed)           0.169     0.720    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg
    SLICE_X42Y74         SRL16E                                       r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y74         SRL16E                                       r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg[6]__0/Q
                         net (fo=1, routed)           0.115     0.666    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1_n_25
    SLICE_X52Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.403%)  route 0.189ns (53.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X52Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[7]/Q
                         net (fo=1, routed)           0.189     0.764    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[7]
    RAMB18_X1Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y26         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y28   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y30   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y75  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y75  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y74  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y74  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y74  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y74  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y65  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.070    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=37, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.833ns  (logic 0.642ns (22.661%)  route 2.191ns (77.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read_reg/Q
                         net (fo=36, routed)          1.218     2.709    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.124     2.833 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.806    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.580ns (22.345%)  route 2.016ns (77.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=38, routed)          1.043     2.472    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.124     2.596 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.569    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[1]
                                                                      r  s_axi_control_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[9]
                                                                      r  s_axi_control_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.402    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=38, unset)           0.973     2.402    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=5, unset)            0.973     2.402    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.402    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.973     2.402    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X47Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=38, unset)           0.410     0.961    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=5, unset)            0.410     0.961    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.410     0.961    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[11]
                                                                      r  s_axi_control_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[12]
                                                                      r  s_axi_control_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y72         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[14]
                                                                      r  s_axi_control_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[15]
                                                                      r  s_axi_control_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 0.496ns (12.696%)  route 3.411ns (87.304%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.842     2.871    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     2.995 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.788     3.783    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X42Y75         LUT5 (Prop_lut5_I3_O)        0.124     3.907 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.907    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_32
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 0.504ns (13.539%)  route 3.219ns (86.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B/s_axi_control_ARVALID
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.149     1.122 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg_i_1__1/O
                         net (fo=18, routed)          1.792     2.914    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/int_C_ce1
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.355     3.269 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg_i_23/O
                         net (fo=1, routed)           0.454     3.723    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/p_1_in[27]
    RAMB36_X1Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/ap_clk
    RAMB36_X1Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.706ns  (logic 0.504ns (13.599%)  route 3.202ns (86.401%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B/s_axi_control_ARVALID
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.149     1.122 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg_i_1__1/O
                         net (fo=18, routed)          1.790     2.912    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/int_C_ce1
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.355     3.267 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg_i_21/O
                         net (fo=1, routed)           0.439     3.706    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/p_1_in[29]
    RAMB36_X1Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/ap_clk
    RAMB36_X1Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.662ns  (logic 0.504ns (13.762%)  route 3.158ns (86.238%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=37, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B/s_axi_control_ARVALID
    SLICE_X46Y74         LUT2 (Prop_lut2_I1_O)        0.149     1.122 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg_i_1__1/O
                         net (fo=18, routed)          1.594     2.716    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/int_C_ce1
    SLICE_X49Y77         LUT6 (Prop_lut6_I2_O)        0.355     3.071 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg_i_19/O
                         net (fo=1, routed)           0.591     3.662    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/p_1_in[31]
    RAMB36_X1Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/ap_clk
    RAMB36_X1Y15         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.625ns  (logic 0.496ns (13.684%)  route 3.129ns (86.316%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.842     2.871    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     2.995 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.506     3.501    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X41Y76         LUT5 (Prop_lut5_I3_O)        0.124     3.625 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.625    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_34
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.496ns (13.695%)  route 3.126ns (86.305%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.842     2.871    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     2.995 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.503     3.498    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X41Y76         LUT5 (Prop_lut5_I3_O)        0.124     3.622 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.622    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_33
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.612ns  (logic 0.496ns (13.731%)  route 3.116ns (86.269%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.842     2.871    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     2.995 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.493     3.488    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X40Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.612 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     3.612    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.580ns  (logic 0.496ns (13.856%)  route 3.084ns (86.144%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.501     2.530    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124     2.654 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.802     3.456    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[1]
    SLICE_X42Y73         LUT4 (Prop_lut4_I3_O)        0.124     3.580 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.580    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_36
    SLICE_X42Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y73         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.505ns  (logic 0.496ns (14.152%)  route 3.009ns (85.848%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.842     2.871    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     2.995 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.386     3.381    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124     3.505 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     3.505    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_35
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 0.496ns (14.202%)  route 2.996ns (85.798%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[5] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[5]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.808     1.905    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.029 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.842     2.871    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.124     2.995 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.374     3.368    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I4_O)        0.124     3.492 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     3.492    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X41Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y74         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_53
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_43
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_42
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_41
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_40
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_39
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_38
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_37
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_36
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.056     0.056    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_35
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=157, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y30          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK





