
powerpc:     file format elf32-powerpc


Disassembly of section .init:

100002a0 <_init>:
100002a0:	94 21 ff f0 	stwu    r1,-16(r1)
100002a4:	7c 08 02 a6 	mflr    r0
100002a8:	90 01 00 14 	stw     r0,20(r1)
100002ac:	93 c1 00 08 	stw     r30,8(r1)
100002b0:	42 9f 00 05 	bcl-    20,4*cr7+so,100002b4 <_init+0x14>
100002b4:	7f c8 02 a6 	mflr    r30
100002b8:	3f de 00 01 	addis   r30,r30,1
100002bc:	3b de 05 30 	addi    r30,r30,1328
100002c0:	80 1e ff fc 	lwz     r0,-4(r30)
100002c4:	2f 80 00 00 	cmpwi   cr7,r0,0
100002c8:	41 9e 00 08 	beq-    cr7,100002d0 <_init+0x30>
100002cc:	48 00 03 25 	bl      100005f0 <__gmon_start__@plt>
100002d0:	48 00 01 09 	bl      100003d8 <frame_dummy>
100002d4:	48 00 02 b1 	bl      10000584 <__do_global_ctors_aux>
100002d8:	80 01 00 14 	lwz     r0,20(r1)
100002dc:	7c 08 03 a6 	mtlr    r0
100002e0:	83 c1 00 08 	lwz     r30,8(r1)
100002e4:	38 21 00 10 	addi    r1,r1,16
100002e8:	4e 80 00 20 	blr

Disassembly of section .text:

100002f0 <_start>:
100002f0:	7c 29 0b 78 	mr      r9,r1
100002f4:	54 21 00 36 	rlwinm  r1,r1,0,0,27
100002f8:	38 00 00 00 	li      r0,0
100002fc:	94 21 ff f0 	stwu    r1,-16(r1)
10000300:	7c 08 03 a6 	mtlr    r0
10000304:	90 01 00 00 	stw     r0,0(r1)
10000308:	3d 00 10 00 	lis     r8,4096
1000030c:	85 a8 06 98 	lwzu    r13,1688(r8)
10000310:	48 00 02 f0 	b       10000600 <__libc_start_main@plt>

10000314 <__do_global_dtors_aux>:
10000314:	94 21 ff e0 	stwu    r1,-32(r1)
10000318:	7c 08 02 a6 	mflr    r0
1000031c:	93 81 00 10 	stw     r28,16(r1)
10000320:	3f 80 10 01 	lis     r28,4097
10000324:	90 01 00 24 	stw     r0,36(r1)
10000328:	88 1c 08 08 	lbz     r0,2056(r28)
1000032c:	93 a1 00 14 	stw     r29,20(r1)
10000330:	2f 80 00 00 	cmpwi   cr7,r0,0
10000334:	93 c1 00 18 	stw     r30,24(r1)
10000338:	93 e1 00 1c 	stw     r31,28(r1)
1000033c:	40 9e 00 60 	bne-    cr7,1000039c <__do_global_dtors_aux+0x88>
10000340:	3f a0 10 01 	lis     r29,4097
10000344:	3f c0 10 01 	lis     r30,4097
10000348:	3b bd 06 f4 	addi    r29,r29,1780
1000034c:	3b de 06 f8 	addi    r30,r30,1784
10000350:	7f dd f0 50 	subf    r30,r29,r30
10000354:	3f e0 10 01 	lis     r31,4097
10000358:	7f de 16 70 	srawi   r30,r30,2
1000035c:	81 3f 08 0c 	lwz     r9,2060(r31)
10000360:	3b de ff ff 	addi    r30,r30,-1
10000364:	7f 89 f0 40 	cmplw   cr7,r9,r30
10000368:	40 9c 00 2c 	bge-    cr7,10000394 <__do_global_dtors_aux+0x80>
1000036c:	3b ff 08 0c 	addi    r31,r31,2060
10000370:	39 29 00 01 	addi    r9,r9,1
10000374:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
10000378:	91 3f 00 00 	stw     r9,0(r31)
1000037c:	7c 1d 00 2e 	lwzx    r0,r29,r0
10000380:	7c 09 03 a6 	mtctr   r0
10000384:	4e 80 04 21 	bctrl
10000388:	81 3f 00 00 	lwz     r9,0(r31)
1000038c:	7f 89 f0 40 	cmplw   cr7,r9,r30
10000390:	41 9c ff e0 	blt+    cr7,10000370 <__do_global_dtors_aux+0x5c>
10000394:	38 00 00 01 	li      r0,1
10000398:	98 1c 08 08 	stb     r0,2056(r28)
1000039c:	80 01 00 24 	lwz     r0,36(r1)
100003a0:	83 81 00 10 	lwz     r28,16(r1)
100003a4:	7c 08 03 a6 	mtlr    r0
100003a8:	83 a1 00 14 	lwz     r29,20(r1)
100003ac:	83 c1 00 18 	lwz     r30,24(r1)
100003b0:	83 e1 00 1c 	lwz     r31,28(r1)
100003b4:	38 21 00 20 	addi    r1,r1,32
100003b8:	4e 80 00 20 	blr

100003bc <call___do_global_dtors_aux>:
100003bc:	7c 08 02 a6 	mflr    r0
100003c0:	94 21 ff f0 	stwu    r1,-16(r1)
100003c4:	90 01 00 14 	stw     r0,20(r1)
100003c8:	80 01 00 14 	lwz     r0,20(r1)
100003cc:	38 21 00 10 	addi    r1,r1,16
100003d0:	7c 08 03 a6 	mtlr    r0
100003d4:	4e 80 00 20 	blr

100003d8 <frame_dummy>:
100003d8:	7c 08 02 a6 	mflr    r0
100003dc:	94 21 ff f0 	stwu    r1,-16(r1)
100003e0:	3c 60 10 01 	lis     r3,4097
100003e4:	90 01 00 14 	stw     r0,20(r1)
100003e8:	80 03 06 fc 	lwz     r0,1788(r3)
100003ec:	38 63 06 fc 	addi    r3,r3,1788
100003f0:	2f 80 00 00 	cmpwi   cr7,r0,0
100003f4:	41 9e 00 1c 	beq-    cr7,10000410 <frame_dummy+0x38>
100003f8:	3d 20 00 00 	lis     r9,0
100003fc:	38 09 00 00 	addi    r0,r9,0
10000400:	2f 80 00 00 	cmpwi   cr7,r0,0
10000404:	41 9e 00 0c 	beq-    cr7,10000410 <frame_dummy+0x38>
10000408:	7c 09 03 a6 	mtctr   r0
1000040c:	4e 80 04 21 	bctrl
10000410:	80 01 00 14 	lwz     r0,20(r1)
10000414:	38 21 00 10 	addi    r1,r1,16
10000418:	7c 08 03 a6 	mtlr    r0
1000041c:	4e 80 00 20 	blr

10000420 <call_frame_dummy>:
10000420:	7c 08 02 a6 	mflr    r0
10000424:	94 21 ff f0 	stwu    r1,-16(r1)
10000428:	90 01 00 14 	stw     r0,20(r1)
1000042c:	80 01 00 14 	lwz     r0,20(r1)
10000430:	38 21 00 10 	addi    r1,r1,16
10000434:	7c 08 03 a6 	mtlr    r0
10000438:	4e 80 00 20 	blr

1000043c <main>:
1000043c:	94 21 ff e0 	stwu    r1,-32(r1)
10000440:	93 e1 00 1c 	stw     r31,28(r1)
10000444:	7c 3f 0b 78 	mr      r31,r1
10000448:	3c 00 10 01 	lis     r0,4097
1000044c:	7c 09 03 78 	mr      r9,r0
10000450:	80 09 08 00 	lwz     r0,2048(r9)
10000454:	90 1f 00 08 	stw     r0,8(r31)
10000458:	48 00 00 30 	b       10000488 <main+0x4c>
1000045c:	3c 00 10 01 	lis     r0,4097
10000460:	7c 0b 03 78 	mr      r11,r0
10000464:	81 2b 08 04 	lwz     r9,2052(r11)
10000468:	80 1f 00 08 	lwz     r0,8(r31)
1000046c:	7d 29 02 14 	add     r9,r9,r0
10000470:	3c 00 10 01 	lis     r0,4097
10000474:	7c 0b 03 78 	mr      r11,r0
10000478:	91 2b 08 04 	stw     r9,2052(r11)
1000047c:	80 1f 00 08 	lwz     r0,8(r31)
10000480:	30 00 00 01 	addic   r0,r0,1
10000484:	90 1f 00 08 	stw     r0,8(r31)
10000488:	80 1f 00 08 	lwz     r0,8(r31)
1000048c:	2f 80 00 0e 	cmpwi   cr7,r0,14
10000490:	40 9d ff cc 	ble+    cr7,1000045c <main+0x20>
10000494:	3c 00 10 01 	lis     r0,4097
10000498:	7c 09 03 78 	mr      r9,r0
1000049c:	80 09 08 04 	lwz     r0,2052(r9)
100004a0:	7c 03 03 78 	mr      r3,r0
100004a4:	39 7f 00 20 	addi    r11,r31,32
100004a8:	83 eb ff fc 	lwz     r31,-4(r11)
100004ac:	7d 61 5b 78 	mr      r1,r11
100004b0:	4e 80 00 20 	blr
	...

100004c0 <__libc_csu_fini>:
100004c0:	4e 80 00 20 	blr
100004c4:	60 00 00 00 	nop
100004c8:	60 00 00 00 	nop
100004cc:	60 00 00 00 	nop

100004d0 <__libc_csu_init>:
100004d0:	94 21 ff d0 	stwu    r1,-48(r1)
100004d4:	7c 08 02 a6 	mflr    r0
100004d8:	42 9f 00 05 	bcl-    20,4*cr7+so,100004dc <__libc_csu_init+0xc>
100004dc:	93 c1 00 28 	stw     r30,40(r1)
100004e0:	93 a1 00 24 	stw     r29,36(r1)
100004e4:	93 21 00 14 	stw     r25,20(r1)
100004e8:	93 41 00 18 	stw     r26,24(r1)
100004ec:	7c b9 2b 78 	mr      r25,r5
100004f0:	7c 9a 23 78 	mr      r26,r4
100004f4:	93 61 00 1c 	stw     r27,28(r1)
100004f8:	93 81 00 20 	stw     r28,32(r1)
100004fc:	7c 7b 1b 78 	mr      r27,r3
10000500:	90 01 00 34 	stw     r0,52(r1)
10000504:	93 e1 00 2c 	stw     r31,44(r1)
10000508:	7f c8 02 a6 	mflr    r30
1000050c:	3f de 00 02 	addis   r30,r30,2
10000510:	3b de 82 24 	addi    r30,r30,-32220
10000514:	4b ff fd 8d 	bl      100002a0 <_init>
10000518:	83 be 80 04 	lwz     r29,-32764(r30)
1000051c:	83 9e 80 00 	lwz     r28,-32768(r30)
10000520:	7f 9d e0 50 	subf    r28,r29,r28
10000524:	7f 9c 16 71 	srawi.  r28,r28,2
10000528:	41 82 00 30 	beq-    10000558 <__libc_csu_init+0x88>
1000052c:	3b e0 00 00 	li      r31,0
10000530:	57 e0 10 3a 	rlwinm  r0,r31,2,0,29
10000534:	7f 63 db 78 	mr      r3,r27
10000538:	7f 44 d3 78 	mr      r4,r26
1000053c:	7f 25 cb 78 	mr      r5,r25
10000540:	3b ff 00 01 	addi    r31,r31,1
10000544:	7c 1d 00 2e 	lwzx    r0,r29,r0
10000548:	7c 09 03 a6 	mtctr   r0
1000054c:	4e 80 04 21 	bctrl
10000550:	7f 9f e0 40 	cmplw   cr7,r31,r28
10000554:	41 9c ff dc 	blt+    cr7,10000530 <__libc_csu_init+0x60>
10000558:	80 01 00 34 	lwz     r0,52(r1)
1000055c:	83 21 00 14 	lwz     r25,20(r1)
10000560:	83 41 00 18 	lwz     r26,24(r1)
10000564:	83 61 00 1c 	lwz     r27,28(r1)
10000568:	7c 08 03 a6 	mtlr    r0
1000056c:	83 81 00 20 	lwz     r28,32(r1)
10000570:	83 a1 00 24 	lwz     r29,36(r1)
10000574:	83 c1 00 28 	lwz     r30,40(r1)
10000578:	83 e1 00 2c 	lwz     r31,44(r1)
1000057c:	38 21 00 30 	addi    r1,r1,48
10000580:	4e 80 00 20 	blr

10000584 <__do_global_ctors_aux>:
10000584:	7c 08 02 a6 	mflr    r0
10000588:	94 21 ff f0 	stwu    r1,-16(r1)
1000058c:	93 e1 00 0c 	stw     r31,12(r1)
10000590:	3f e0 10 01 	lis     r31,4097
10000594:	90 01 00 14 	stw     r0,20(r1)
10000598:	3b ff 06 f0 	addi    r31,r31,1776
1000059c:	80 1f ff fc 	lwz     r0,-4(r31)
100005a0:	2f 80 ff ff 	cmpwi   cr7,r0,-1
100005a4:	41 9e 00 1c 	beq-    cr7,100005c0 <__do_global_ctors_aux+0x3c>
100005a8:	3b ff ff fc 	addi    r31,r31,-4
100005ac:	7c 09 03 a6 	mtctr   r0
100005b0:	4e 80 04 21 	bctrl
100005b4:	84 1f ff fc 	lwzu    r0,-4(r31)
100005b8:	2f 80 ff ff 	cmpwi   cr7,r0,-1
100005bc:	40 9e ff f0 	bne+    cr7,100005ac <__do_global_ctors_aux+0x28>
100005c0:	80 01 00 14 	lwz     r0,20(r1)
100005c4:	83 e1 00 0c 	lwz     r31,12(r1)
100005c8:	38 21 00 10 	addi    r1,r1,16
100005cc:	7c 08 03 a6 	mtlr    r0
100005d0:	4e 80 00 20 	blr

100005d4 <call___do_global_ctors_aux>:
100005d4:	7c 08 02 a6 	mflr    r0
100005d8:	94 21 ff f0 	stwu    r1,-16(r1)
100005dc:	90 01 00 14 	stw     r0,20(r1)
100005e0:	80 01 00 14 	lwz     r0,20(r1)
100005e4:	38 21 00 10 	addi    r1,r1,16
100005e8:	7c 08 03 a6 	mtlr    r0
100005ec:	4e 80 00 20 	blr

100005f0 <__gmon_start__@plt>:
100005f0:	3d 60 10 01 	lis     r11,4097
100005f4:	81 6b 07 f0 	lwz     r11,2032(r11)
100005f8:	7d 69 03 a6 	mtctr   r11
100005fc:	4e 80 04 20 	bctr

10000600 <__libc_start_main@plt>:
10000600:	3d 60 10 01 	lis     r11,4097
10000604:	81 6b 07 f4 	lwz     r11,2036(r11)
10000608:	7d 69 03 a6 	mtctr   r11
1000060c:	4e 80 04 20 	bctr

10000610 <__glink>:
10000610:	60 00 00 00 	nop
10000614:	60 00 00 00 	nop
10000618:	60 00 00 00 	nop
1000061c:	60 00 00 00 	nop

10000620 <__glink_PLTresolve>:
10000620:	3d 80 10 01 	lis     r12,4097
10000624:	3d 6b f0 00 	addis   r11,r11,-4096
10000628:	80 0c 07 e8 	lwz     r0,2024(r12)
1000062c:	39 6b f9 f0 	addi    r11,r11,-1552
10000630:	7c 09 03 a6 	mtctr   r0
10000634:	7c 0b 5a 14 	add     r0,r11,r11
10000638:	81 8c 07 ec 	lwz     r12,2028(r12)
1000063c:	7d 60 5a 14 	add     r11,r0,r11
10000640:	4e 80 04 20 	bctr
10000644:	60 00 00 00 	nop
10000648:	60 00 00 00 	nop
1000064c:	60 00 00 00 	nop
10000650:	60 00 00 00 	nop
10000654:	60 00 00 00 	nop
10000658:	60 00 00 00 	nop
1000065c:	60 00 00 00 	nop

Disassembly of section .fini:

10000660 <_fini>:
10000660:	94 21 ff f0 	stwu    r1,-16(r1)
10000664:	7c 08 02 a6 	mflr    r0
10000668:	90 01 00 14 	stw     r0,20(r1)
1000066c:	93 c1 00 08 	stw     r30,8(r1)
10000670:	42 9f 00 05 	bcl-    20,4*cr7+so,10000674 <_fini+0x14>
10000674:	7f c8 02 a6 	mflr    r30
10000678:	3f de 00 01 	addis   r30,r30,1
1000067c:	3b de 01 70 	addi    r30,r30,368
10000680:	4b ff fc 95 	bl      10000314 <__do_global_dtors_aux>
10000684:	80 01 00 14 	lwz     r0,20(r1)
10000688:	7c 08 03 a6 	mtlr    r0
1000068c:	83 c1 00 08 	lwz     r30,8(r1)
10000690:	38 21 00 10 	addi    r1,r1,16
10000694:	4e 80 00 20 	blr
