
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08000e35 	stmdaeq	r0, {r0, r2, r4, r5, r9, sl, fp}
	...
 800003c:	08000e95 	stmdaeq	r0, {r0, r2, r4, r7, r9, sl, fp}

08000040 <main>:
 8000040:	b580      	push	{r7, lr}
 8000042:	b0a2      	sub	sp, #136	; 0x88
 8000044:	af00      	add	r7, sp, #0
 8000046:	f000 fe0d 	bl	8000c64 <systick_init>
 800004a:	2002      	movs	r0, #2
 800004c:	f000 fbd6 	bl	80007fc <oled_init>
 8000050:	2002      	movs	r0, #2
 8000052:	f000 fc91 	bl	8000978 <oled_blank>
 8000056:	20c8      	movs	r0, #200	; 0xc8
 8000058:	f000 fe5a 	bl	8000d10 <DelayMs>
 800005c:	4b0d      	ldr	r3, [pc, #52]	; (8000094 <main+0x54>)
 800005e:	881b      	ldrh	r3, [r3, #0]
 8000060:	603b      	str	r3, [r7, #0]
 8000062:	4b0d      	ldr	r3, [pc, #52]	; (8000098 <main+0x58>)
 8000064:	881b      	ldrh	r3, [r3, #0]
 8000066:	607b      	str	r3, [r7, #4]
 8000068:	2300      	movs	r3, #0
 800006a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800006e:	2300      	movs	r3, #0
 8000070:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000074:	4b09      	ldr	r3, [pc, #36]	; (800009c <main+0x5c>)
 8000076:	60bb      	str	r3, [r7, #8]
 8000078:	4809      	ldr	r0, [pc, #36]	; (80000a0 <main+0x60>)
 800007a:	f000 fd81 	bl	8000b80 <oled_clear_buffer>
 800007e:	68bb      	ldr	r3, [r7, #8]
 8000080:	4a07      	ldr	r2, [pc, #28]	; (80000a0 <main+0x60>)
 8000082:	2100      	movs	r1, #0
 8000084:	4618      	mov	r0, r3
 8000086:	f000 fd9f 	bl	8000bc8 <oled_update_buffer>
 800008a:	4905      	ldr	r1, [pc, #20]	; (80000a0 <main+0x60>)
 800008c:	2002      	movs	r0, #2
 800008e:	f000 fcd5 	bl	8000a3c <print_buffer>
 8000092:	e7fe      	b.n	8000092 <main+0x52>
 8000094:	20000000 	andcs	r0, r0, r0
 8000098:	20000002 	andcs	r0, r0, r2
 800009c:	20000004 	andcs	r0, r0, r4
 80000a0:	20000908 	andcs	r0, r0, r8, lsl #18

080000a4 <initGPIO>:
 80000a4:	b490      	push	{r4, r7}
 80000a6:	b082      	sub	sp, #8
 80000a8:	af00      	add	r7, sp, #0
 80000aa:	4604      	mov	r4, r0
 80000ac:	4608      	mov	r0, r1
 80000ae:	4611      	mov	r1, r2
 80000b0:	461a      	mov	r2, r3
 80000b2:	4623      	mov	r3, r4
 80000b4:	71fb      	strb	r3, [r7, #7]
 80000b6:	4603      	mov	r3, r0
 80000b8:	71bb      	strb	r3, [r7, #6]
 80000ba:	460b      	mov	r3, r1
 80000bc:	717b      	strb	r3, [r7, #5]
 80000be:	4613      	mov	r3, r2
 80000c0:	713b      	strb	r3, [r7, #4]
 80000c2:	4b6e      	ldr	r3, [pc, #440]	; (800027c <initGPIO+0x1d8>)
 80000c4:	699b      	ldr	r3, [r3, #24]
 80000c6:	79fa      	ldrb	r2, [r7, #7]
 80000c8:	3201      	adds	r2, #1
 80000ca:	2101      	movs	r1, #1
 80000cc:	fa01 f202 	lsl.w	r2, r1, r2
 80000d0:	4611      	mov	r1, r2
 80000d2:	4a6a      	ldr	r2, [pc, #424]	; (800027c <initGPIO+0x1d8>)
 80000d4:	430b      	orrs	r3, r1
 80000d6:	6193      	str	r3, [r2, #24]
 80000d8:	79bb      	ldrb	r3, [r7, #6]
 80000da:	2b07      	cmp	r3, #7
 80000dc:	d863      	bhi.n	80001a6 <initGPIO+0x102>
 80000de:	79fb      	ldrb	r3, [r7, #7]
 80000e0:	2b01      	cmp	r3, #1
 80000e2:	d11d      	bne.n	8000120 <initGPIO+0x7c>
 80000e4:	4b66      	ldr	r3, [pc, #408]	; (8000280 <initGPIO+0x1dc>)
 80000e6:	681b      	ldr	r3, [r3, #0]
 80000e8:	79ba      	ldrb	r2, [r7, #6]
 80000ea:	0092      	lsls	r2, r2, #2
 80000ec:	210f      	movs	r1, #15
 80000ee:	fa01 f202 	lsl.w	r2, r1, r2
 80000f2:	43d2      	mvns	r2, r2
 80000f4:	4611      	mov	r1, r2
 80000f6:	4a62      	ldr	r2, [pc, #392]	; (8000280 <initGPIO+0x1dc>)
 80000f8:	400b      	ands	r3, r1
 80000fa:	6013      	str	r3, [r2, #0]
 80000fc:	4b60      	ldr	r3, [pc, #384]	; (8000280 <initGPIO+0x1dc>)
 80000fe:	681b      	ldr	r3, [r3, #0]
 8000100:	7979      	ldrb	r1, [r7, #5]
 8000102:	79ba      	ldrb	r2, [r7, #6]
 8000104:	0092      	lsls	r2, r2, #2
 8000106:	4091      	lsls	r1, r2
 8000108:	7938      	ldrb	r0, [r7, #4]
 800010a:	79ba      	ldrb	r2, [r7, #6]
 800010c:	0092      	lsls	r2, r2, #2
 800010e:	3202      	adds	r2, #2
 8000110:	fa00 f202 	lsl.w	r2, r0, r2
 8000114:	430a      	orrs	r2, r1
 8000116:	4611      	mov	r1, r2
 8000118:	4a59      	ldr	r2, [pc, #356]	; (8000280 <initGPIO+0x1dc>)
 800011a:	430b      	orrs	r3, r1
 800011c:	6013      	str	r3, [r2, #0]
 800011e:	e0a7      	b.n	8000270 <initGPIO+0x1cc>
 8000120:	79fb      	ldrb	r3, [r7, #7]
 8000122:	2b02      	cmp	r3, #2
 8000124:	d11d      	bne.n	8000162 <initGPIO+0xbe>
 8000126:	4b57      	ldr	r3, [pc, #348]	; (8000284 <initGPIO+0x1e0>)
 8000128:	681b      	ldr	r3, [r3, #0]
 800012a:	79ba      	ldrb	r2, [r7, #6]
 800012c:	0092      	lsls	r2, r2, #2
 800012e:	210f      	movs	r1, #15
 8000130:	fa01 f202 	lsl.w	r2, r1, r2
 8000134:	43d2      	mvns	r2, r2
 8000136:	4611      	mov	r1, r2
 8000138:	4a52      	ldr	r2, [pc, #328]	; (8000284 <initGPIO+0x1e0>)
 800013a:	400b      	ands	r3, r1
 800013c:	6013      	str	r3, [r2, #0]
 800013e:	4b51      	ldr	r3, [pc, #324]	; (8000284 <initGPIO+0x1e0>)
 8000140:	681b      	ldr	r3, [r3, #0]
 8000142:	7979      	ldrb	r1, [r7, #5]
 8000144:	79ba      	ldrb	r2, [r7, #6]
 8000146:	0092      	lsls	r2, r2, #2
 8000148:	4091      	lsls	r1, r2
 800014a:	7938      	ldrb	r0, [r7, #4]
 800014c:	79ba      	ldrb	r2, [r7, #6]
 800014e:	0092      	lsls	r2, r2, #2
 8000150:	3202      	adds	r2, #2
 8000152:	fa00 f202 	lsl.w	r2, r0, r2
 8000156:	430a      	orrs	r2, r1
 8000158:	4611      	mov	r1, r2
 800015a:	4a4a      	ldr	r2, [pc, #296]	; (8000284 <initGPIO+0x1e0>)
 800015c:	430b      	orrs	r3, r1
 800015e:	6013      	str	r3, [r2, #0]
 8000160:	e086      	b.n	8000270 <initGPIO+0x1cc>
 8000162:	79fb      	ldrb	r3, [r7, #7]
 8000164:	2b03      	cmp	r3, #3
 8000166:	f040 8083 	bne.w	8000270 <initGPIO+0x1cc>
 800016a:	4b47      	ldr	r3, [pc, #284]	; (8000288 <initGPIO+0x1e4>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	79ba      	ldrb	r2, [r7, #6]
 8000170:	0092      	lsls	r2, r2, #2
 8000172:	210f      	movs	r1, #15
 8000174:	fa01 f202 	lsl.w	r2, r1, r2
 8000178:	43d2      	mvns	r2, r2
 800017a:	4611      	mov	r1, r2
 800017c:	4a42      	ldr	r2, [pc, #264]	; (8000288 <initGPIO+0x1e4>)
 800017e:	400b      	ands	r3, r1
 8000180:	6013      	str	r3, [r2, #0]
 8000182:	4b41      	ldr	r3, [pc, #260]	; (8000288 <initGPIO+0x1e4>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	7979      	ldrb	r1, [r7, #5]
 8000188:	79ba      	ldrb	r2, [r7, #6]
 800018a:	0092      	lsls	r2, r2, #2
 800018c:	4091      	lsls	r1, r2
 800018e:	7938      	ldrb	r0, [r7, #4]
 8000190:	79ba      	ldrb	r2, [r7, #6]
 8000192:	0092      	lsls	r2, r2, #2
 8000194:	3202      	adds	r2, #2
 8000196:	fa00 f202 	lsl.w	r2, r0, r2
 800019a:	430a      	orrs	r2, r1
 800019c:	4611      	mov	r1, r2
 800019e:	4a3a      	ldr	r2, [pc, #232]	; (8000288 <initGPIO+0x1e4>)
 80001a0:	430b      	orrs	r3, r1
 80001a2:	6013      	str	r3, [r2, #0]
 80001a4:	e064      	b.n	8000270 <initGPIO+0x1cc>
 80001a6:	79bb      	ldrb	r3, [r7, #6]
 80001a8:	3b08      	subs	r3, #8
 80001aa:	71bb      	strb	r3, [r7, #6]
 80001ac:	79fb      	ldrb	r3, [r7, #7]
 80001ae:	2b01      	cmp	r3, #1
 80001b0:	d11d      	bne.n	80001ee <initGPIO+0x14a>
 80001b2:	4b33      	ldr	r3, [pc, #204]	; (8000280 <initGPIO+0x1dc>)
 80001b4:	685b      	ldr	r3, [r3, #4]
 80001b6:	79ba      	ldrb	r2, [r7, #6]
 80001b8:	0092      	lsls	r2, r2, #2
 80001ba:	210f      	movs	r1, #15
 80001bc:	fa01 f202 	lsl.w	r2, r1, r2
 80001c0:	43d2      	mvns	r2, r2
 80001c2:	4611      	mov	r1, r2
 80001c4:	4a2e      	ldr	r2, [pc, #184]	; (8000280 <initGPIO+0x1dc>)
 80001c6:	400b      	ands	r3, r1
 80001c8:	6053      	str	r3, [r2, #4]
 80001ca:	4b2d      	ldr	r3, [pc, #180]	; (8000280 <initGPIO+0x1dc>)
 80001cc:	685b      	ldr	r3, [r3, #4]
 80001ce:	7979      	ldrb	r1, [r7, #5]
 80001d0:	79ba      	ldrb	r2, [r7, #6]
 80001d2:	0092      	lsls	r2, r2, #2
 80001d4:	4091      	lsls	r1, r2
 80001d6:	7938      	ldrb	r0, [r7, #4]
 80001d8:	79ba      	ldrb	r2, [r7, #6]
 80001da:	0092      	lsls	r2, r2, #2
 80001dc:	3202      	adds	r2, #2
 80001de:	fa00 f202 	lsl.w	r2, r0, r2
 80001e2:	430a      	orrs	r2, r1
 80001e4:	4611      	mov	r1, r2
 80001e6:	4a26      	ldr	r2, [pc, #152]	; (8000280 <initGPIO+0x1dc>)
 80001e8:	430b      	orrs	r3, r1
 80001ea:	6053      	str	r3, [r2, #4]
 80001ec:	e040      	b.n	8000270 <initGPIO+0x1cc>
 80001ee:	79fb      	ldrb	r3, [r7, #7]
 80001f0:	2b02      	cmp	r3, #2
 80001f2:	d11d      	bne.n	8000230 <initGPIO+0x18c>
 80001f4:	4b23      	ldr	r3, [pc, #140]	; (8000284 <initGPIO+0x1e0>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	79ba      	ldrb	r2, [r7, #6]
 80001fa:	0092      	lsls	r2, r2, #2
 80001fc:	210f      	movs	r1, #15
 80001fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000202:	43d2      	mvns	r2, r2
 8000204:	4611      	mov	r1, r2
 8000206:	4a1f      	ldr	r2, [pc, #124]	; (8000284 <initGPIO+0x1e0>)
 8000208:	400b      	ands	r3, r1
 800020a:	6053      	str	r3, [r2, #4]
 800020c:	4b1d      	ldr	r3, [pc, #116]	; (8000284 <initGPIO+0x1e0>)
 800020e:	685b      	ldr	r3, [r3, #4]
 8000210:	7979      	ldrb	r1, [r7, #5]
 8000212:	79ba      	ldrb	r2, [r7, #6]
 8000214:	0092      	lsls	r2, r2, #2
 8000216:	4091      	lsls	r1, r2
 8000218:	7938      	ldrb	r0, [r7, #4]
 800021a:	79ba      	ldrb	r2, [r7, #6]
 800021c:	0092      	lsls	r2, r2, #2
 800021e:	3202      	adds	r2, #2
 8000220:	fa00 f202 	lsl.w	r2, r0, r2
 8000224:	430a      	orrs	r2, r1
 8000226:	4611      	mov	r1, r2
 8000228:	4a16      	ldr	r2, [pc, #88]	; (8000284 <initGPIO+0x1e0>)
 800022a:	430b      	orrs	r3, r1
 800022c:	6053      	str	r3, [r2, #4]
 800022e:	e01f      	b.n	8000270 <initGPIO+0x1cc>
 8000230:	79fb      	ldrb	r3, [r7, #7]
 8000232:	2b03      	cmp	r3, #3
 8000234:	d11c      	bne.n	8000270 <initGPIO+0x1cc>
 8000236:	4b14      	ldr	r3, [pc, #80]	; (8000288 <initGPIO+0x1e4>)
 8000238:	685b      	ldr	r3, [r3, #4]
 800023a:	79ba      	ldrb	r2, [r7, #6]
 800023c:	0092      	lsls	r2, r2, #2
 800023e:	210f      	movs	r1, #15
 8000240:	fa01 f202 	lsl.w	r2, r1, r2
 8000244:	43d2      	mvns	r2, r2
 8000246:	4611      	mov	r1, r2
 8000248:	4a0f      	ldr	r2, [pc, #60]	; (8000288 <initGPIO+0x1e4>)
 800024a:	400b      	ands	r3, r1
 800024c:	6053      	str	r3, [r2, #4]
 800024e:	4b0e      	ldr	r3, [pc, #56]	; (8000288 <initGPIO+0x1e4>)
 8000250:	685b      	ldr	r3, [r3, #4]
 8000252:	7979      	ldrb	r1, [r7, #5]
 8000254:	79ba      	ldrb	r2, [r7, #6]
 8000256:	0092      	lsls	r2, r2, #2
 8000258:	4091      	lsls	r1, r2
 800025a:	7938      	ldrb	r0, [r7, #4]
 800025c:	79ba      	ldrb	r2, [r7, #6]
 800025e:	0092      	lsls	r2, r2, #2
 8000260:	3202      	adds	r2, #2
 8000262:	fa00 f202 	lsl.w	r2, r0, r2
 8000266:	430a      	orrs	r2, r1
 8000268:	4611      	mov	r1, r2
 800026a:	4a07      	ldr	r2, [pc, #28]	; (8000288 <initGPIO+0x1e4>)
 800026c:	430b      	orrs	r3, r1
 800026e:	6053      	str	r3, [r2, #4]
 8000270:	bf00      	nop
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bc90      	pop	{r4, r7}
 8000278:	4770      	bx	lr
 800027a:	bf00      	nop
 800027c:	40021000 	andmi	r1, r2, r0
 8000280:	40010800 	andmi	r0, r1, r0, lsl #16
 8000284:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000288:	40011000 	andmi	r1, r1, r0

0800028c <writeGPIO>:
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
 8000292:	4603      	mov	r3, r0
 8000294:	71fb      	strb	r3, [r7, #7]
 8000296:	460b      	mov	r3, r1
 8000298:	71bb      	strb	r3, [r7, #6]
 800029a:	4613      	mov	r3, r2
 800029c:	717b      	strb	r3, [r7, #5]
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d119      	bne.n	80002d8 <writeGPIO+0x4c>
 80002a4:	797b      	ldrb	r3, [r7, #5]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d00a      	beq.n	80002c0 <writeGPIO+0x34>
 80002aa:	4b2a      	ldr	r3, [pc, #168]	; (8000354 <writeGPIO+0xc8>)
 80002ac:	68db      	ldr	r3, [r3, #12]
 80002ae:	7979      	ldrb	r1, [r7, #5]
 80002b0:	79ba      	ldrb	r2, [r7, #6]
 80002b2:	fa01 f202 	lsl.w	r2, r1, r2
 80002b6:	4611      	mov	r1, r2
 80002b8:	4a26      	ldr	r2, [pc, #152]	; (8000354 <writeGPIO+0xc8>)
 80002ba:	430b      	orrs	r3, r1
 80002bc:	60d3      	str	r3, [r2, #12]
 80002be:	e044      	b.n	800034a <writeGPIO+0xbe>
 80002c0:	4b24      	ldr	r3, [pc, #144]	; (8000354 <writeGPIO+0xc8>)
 80002c2:	68db      	ldr	r3, [r3, #12]
 80002c4:	79ba      	ldrb	r2, [r7, #6]
 80002c6:	2101      	movs	r1, #1
 80002c8:	fa01 f202 	lsl.w	r2, r1, r2
 80002cc:	43d2      	mvns	r2, r2
 80002ce:	4611      	mov	r1, r2
 80002d0:	4a20      	ldr	r2, [pc, #128]	; (8000354 <writeGPIO+0xc8>)
 80002d2:	400b      	ands	r3, r1
 80002d4:	60d3      	str	r3, [r2, #12]
 80002d6:	e038      	b.n	800034a <writeGPIO+0xbe>
 80002d8:	79fb      	ldrb	r3, [r7, #7]
 80002da:	2b02      	cmp	r3, #2
 80002dc:	d119      	bne.n	8000312 <writeGPIO+0x86>
 80002de:	797b      	ldrb	r3, [r7, #5]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d00a      	beq.n	80002fa <writeGPIO+0x6e>
 80002e4:	4b1c      	ldr	r3, [pc, #112]	; (8000358 <writeGPIO+0xcc>)
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	7979      	ldrb	r1, [r7, #5]
 80002ea:	79ba      	ldrb	r2, [r7, #6]
 80002ec:	fa01 f202 	lsl.w	r2, r1, r2
 80002f0:	4611      	mov	r1, r2
 80002f2:	4a19      	ldr	r2, [pc, #100]	; (8000358 <writeGPIO+0xcc>)
 80002f4:	430b      	orrs	r3, r1
 80002f6:	60d3      	str	r3, [r2, #12]
 80002f8:	e027      	b.n	800034a <writeGPIO+0xbe>
 80002fa:	4b17      	ldr	r3, [pc, #92]	; (8000358 <writeGPIO+0xcc>)
 80002fc:	68db      	ldr	r3, [r3, #12]
 80002fe:	79ba      	ldrb	r2, [r7, #6]
 8000300:	2101      	movs	r1, #1
 8000302:	fa01 f202 	lsl.w	r2, r1, r2
 8000306:	43d2      	mvns	r2, r2
 8000308:	4611      	mov	r1, r2
 800030a:	4a13      	ldr	r2, [pc, #76]	; (8000358 <writeGPIO+0xcc>)
 800030c:	400b      	ands	r3, r1
 800030e:	60d3      	str	r3, [r2, #12]
 8000310:	e01b      	b.n	800034a <writeGPIO+0xbe>
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	2b03      	cmp	r3, #3
 8000316:	d118      	bne.n	800034a <writeGPIO+0xbe>
 8000318:	797b      	ldrb	r3, [r7, #5]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d00a      	beq.n	8000334 <writeGPIO+0xa8>
 800031e:	4b0f      	ldr	r3, [pc, #60]	; (800035c <writeGPIO+0xd0>)
 8000320:	68db      	ldr	r3, [r3, #12]
 8000322:	7979      	ldrb	r1, [r7, #5]
 8000324:	79ba      	ldrb	r2, [r7, #6]
 8000326:	fa01 f202 	lsl.w	r2, r1, r2
 800032a:	4611      	mov	r1, r2
 800032c:	4a0b      	ldr	r2, [pc, #44]	; (800035c <writeGPIO+0xd0>)
 800032e:	430b      	orrs	r3, r1
 8000330:	60d3      	str	r3, [r2, #12]
 8000332:	e00a      	b.n	800034a <writeGPIO+0xbe>
 8000334:	4b09      	ldr	r3, [pc, #36]	; (800035c <writeGPIO+0xd0>)
 8000336:	68db      	ldr	r3, [r3, #12]
 8000338:	79ba      	ldrb	r2, [r7, #6]
 800033a:	2101      	movs	r1, #1
 800033c:	fa01 f202 	lsl.w	r2, r1, r2
 8000340:	43d2      	mvns	r2, r2
 8000342:	4611      	mov	r1, r2
 8000344:	4a05      	ldr	r2, [pc, #20]	; (800035c <writeGPIO+0xd0>)
 8000346:	400b      	ands	r3, r1
 8000348:	60d3      	str	r3, [r2, #12]
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40010800 	andmi	r0, r1, r0, lsl #16
 8000358:	40010c00 	andmi	r0, r1, r0, lsl #24
 800035c:	40011000 	andmi	r1, r1, r0

08000360 <readGPIO>:
 8000360:	b480      	push	{r7}
 8000362:	b083      	sub	sp, #12
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	460a      	mov	r2, r1
 800036a:	71fb      	strb	r3, [r7, #7]
 800036c:	4613      	mov	r3, r2
 800036e:	71bb      	strb	r3, [r7, #6]
 8000370:	79fb      	ldrb	r3, [r7, #7]
 8000372:	2b01      	cmp	r3, #1
 8000374:	d10a      	bne.n	800038c <readGPIO+0x2c>
 8000376:	4b16      	ldr	r3, [pc, #88]	; (80003d0 <readGPIO+0x70>)
 8000378:	689b      	ldr	r3, [r3, #8]
 800037a:	79ba      	ldrb	r2, [r7, #6]
 800037c:	2101      	movs	r1, #1
 800037e:	fa01 f202 	lsl.w	r2, r1, r2
 8000382:	401a      	ands	r2, r3
 8000384:	79bb      	ldrb	r3, [r7, #6]
 8000386:	fa22 f303 	lsr.w	r3, r2, r3
 800038a:	e01b      	b.n	80003c4 <readGPIO+0x64>
 800038c:	79fb      	ldrb	r3, [r7, #7]
 800038e:	2b02      	cmp	r3, #2
 8000390:	d10a      	bne.n	80003a8 <readGPIO+0x48>
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <readGPIO+0x74>)
 8000394:	689b      	ldr	r3, [r3, #8]
 8000396:	79ba      	ldrb	r2, [r7, #6]
 8000398:	2101      	movs	r1, #1
 800039a:	fa01 f202 	lsl.w	r2, r1, r2
 800039e:	401a      	ands	r2, r3
 80003a0:	79bb      	ldrb	r3, [r7, #6]
 80003a2:	fa22 f303 	lsr.w	r3, r2, r3
 80003a6:	e00d      	b.n	80003c4 <readGPIO+0x64>
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	2b03      	cmp	r3, #3
 80003ac:	d10a      	bne.n	80003c4 <readGPIO+0x64>
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <readGPIO+0x78>)
 80003b0:	689b      	ldr	r3, [r3, #8]
 80003b2:	79ba      	ldrb	r2, [r7, #6]
 80003b4:	2101      	movs	r1, #1
 80003b6:	fa01 f202 	lsl.w	r2, r1, r2
 80003ba:	401a      	ands	r2, r3
 80003bc:	79bb      	ldrb	r3, [r7, #6]
 80003be:	fa22 f303 	lsr.w	r3, r2, r3
 80003c2:	e7ff      	b.n	80003c4 <readGPIO+0x64>
 80003c4:	4618      	mov	r0, r3
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bc80      	pop	{r7}
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40010800 	andmi	r0, r1, r0, lsl #16
 80003d4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80003d8:	40011000 	andmi	r1, r1, r0

080003dc <toggleGPIO>:
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	4603      	mov	r3, r0
 80003e4:	460a      	mov	r2, r1
 80003e6:	71fb      	strb	r3, [r7, #7]
 80003e8:	4613      	mov	r3, r2
 80003ea:	71bb      	strb	r3, [r7, #6]
 80003ec:	79ba      	ldrb	r2, [r7, #6]
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	4611      	mov	r1, r2
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff ffb4 	bl	8000360 <readGPIO>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d006      	beq.n	800040c <toggleGPIO+0x30>
 80003fe:	79b9      	ldrb	r1, [r7, #6]
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	2200      	movs	r2, #0
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff ff41 	bl	800028c <writeGPIO>
 800040a:	e005      	b.n	8000418 <toggleGPIO+0x3c>
 800040c:	79b9      	ldrb	r1, [r7, #6]
 800040e:	79fb      	ldrb	r3, [r7, #7]
 8000410:	2201      	movs	r2, #1
 8000412:	4618      	mov	r0, r3
 8000414:	f7ff ff3a 	bl	800028c <writeGPIO>
 8000418:	bf00      	nop
 800041a:	3708      	adds	r7, #8
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}

08000420 <i2c_init>:
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
 8000426:	4603      	mov	r3, r0
 8000428:	460a      	mov	r2, r1
 800042a:	71fb      	strb	r3, [r7, #7]
 800042c:	4613      	mov	r3, r2
 800042e:	80bb      	strh	r3, [r7, #4]
 8000430:	4b33      	ldr	r3, [pc, #204]	; (8000500 <i2c_init+0xe0>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	4a32      	ldr	r2, [pc, #200]	; (8000500 <i2c_init+0xe0>)
 8000436:	f043 0301 	orr.w	r3, r3, #1
 800043a:	6193      	str	r3, [r2, #24]
 800043c:	79fb      	ldrb	r3, [r7, #7]
 800043e:	2b01      	cmp	r3, #1
 8000440:	d12d      	bne.n	800049e <i2c_init+0x7e>
 8000442:	4b2f      	ldr	r3, [pc, #188]	; (8000500 <i2c_init+0xe0>)
 8000444:	69db      	ldr	r3, [r3, #28]
 8000446:	4a2e      	ldr	r2, [pc, #184]	; (8000500 <i2c_init+0xe0>)
 8000448:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800044c:	61d3      	str	r3, [r2, #28]
 800044e:	2303      	movs	r3, #3
 8000450:	2203      	movs	r2, #3
 8000452:	2106      	movs	r1, #6
 8000454:	2002      	movs	r0, #2
 8000456:	f7ff fe25 	bl	80000a4 <initGPIO>
 800045a:	2303      	movs	r3, #3
 800045c:	2203      	movs	r2, #3
 800045e:	2107      	movs	r1, #7
 8000460:	2002      	movs	r0, #2
 8000462:	f7ff fe1f 	bl	80000a4 <initGPIO>
 8000466:	4b27      	ldr	r3, [pc, #156]	; (8000504 <i2c_init+0xe4>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a26      	ldr	r2, [pc, #152]	; (8000504 <i2c_init+0xe4>)
 800046c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000470:	6013      	str	r3, [r2, #0]
 8000472:	4b24      	ldr	r3, [pc, #144]	; (8000504 <i2c_init+0xe4>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a23      	ldr	r2, [pc, #140]	; (8000504 <i2c_init+0xe4>)
 8000478:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800047c:	6013      	str	r3, [r2, #0]
 800047e:	4b21      	ldr	r3, [pc, #132]	; (8000504 <i2c_init+0xe4>)
 8000480:	2208      	movs	r2, #8
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	4a1f      	ldr	r2, [pc, #124]	; (8000504 <i2c_init+0xe4>)
 8000486:	88bb      	ldrh	r3, [r7, #4]
 8000488:	61d3      	str	r3, [r2, #28]
 800048a:	4b1e      	ldr	r3, [pc, #120]	; (8000504 <i2c_init+0xe4>)
 800048c:	2209      	movs	r2, #9
 800048e:	621a      	str	r2, [r3, #32]
 8000490:	4b1c      	ldr	r3, [pc, #112]	; (8000504 <i2c_init+0xe4>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	4a1b      	ldr	r2, [pc, #108]	; (8000504 <i2c_init+0xe4>)
 8000496:	f043 0301 	orr.w	r3, r3, #1
 800049a:	6013      	str	r3, [r2, #0]
 800049c:	e02c      	b.n	80004f8 <i2c_init+0xd8>
 800049e:	4b18      	ldr	r3, [pc, #96]	; (8000500 <i2c_init+0xe0>)
 80004a0:	69db      	ldr	r3, [r3, #28]
 80004a2:	4a17      	ldr	r2, [pc, #92]	; (8000500 <i2c_init+0xe0>)
 80004a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004a8:	61d3      	str	r3, [r2, #28]
 80004aa:	2303      	movs	r3, #3
 80004ac:	2203      	movs	r2, #3
 80004ae:	210a      	movs	r1, #10
 80004b0:	2002      	movs	r0, #2
 80004b2:	f7ff fdf7 	bl	80000a4 <initGPIO>
 80004b6:	2303      	movs	r3, #3
 80004b8:	2203      	movs	r2, #3
 80004ba:	210b      	movs	r1, #11
 80004bc:	2002      	movs	r0, #2
 80004be:	f7ff fdf1 	bl	80000a4 <initGPIO>
 80004c2:	4b11      	ldr	r3, [pc, #68]	; (8000508 <i2c_init+0xe8>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a10      	ldr	r2, [pc, #64]	; (8000508 <i2c_init+0xe8>)
 80004c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004cc:	6013      	str	r3, [r2, #0]
 80004ce:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <i2c_init+0xe8>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <i2c_init+0xe8>)
 80004d4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80004d8:	6013      	str	r3, [r2, #0]
 80004da:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <i2c_init+0xe8>)
 80004dc:	2208      	movs	r2, #8
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	4a09      	ldr	r2, [pc, #36]	; (8000508 <i2c_init+0xe8>)
 80004e2:	88bb      	ldrh	r3, [r7, #4]
 80004e4:	61d3      	str	r3, [r2, #28]
 80004e6:	4b08      	ldr	r3, [pc, #32]	; (8000508 <i2c_init+0xe8>)
 80004e8:	2209      	movs	r2, #9
 80004ea:	621a      	str	r2, [r3, #32]
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <i2c_init+0xe8>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a05      	ldr	r2, [pc, #20]	; (8000508 <i2c_init+0xe8>)
 80004f2:	f043 0301 	orr.w	r3, r3, #1
 80004f6:	6013      	str	r3, [r2, #0]
 80004f8:	bf00      	nop
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}
 8000500:	40021000 	andmi	r1, r2, r0
 8000504:	40005400 	andmi	r5, r0, r0, lsl #8
 8000508:	40005800 	andmi	r5, r0, r0, lsl #16

0800050c <i2c_add>:
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
 8000512:	4603      	mov	r3, r0
 8000514:	71fb      	strb	r3, [r7, #7]
 8000516:	460b      	mov	r3, r1
 8000518:	71bb      	strb	r3, [r7, #6]
 800051a:	4613      	mov	r3, r2
 800051c:	717b      	strb	r3, [r7, #5]
 800051e:	79fb      	ldrb	r3, [r7, #7]
 8000520:	2b01      	cmp	r3, #1
 8000522:	d11e      	bne.n	8000562 <i2c_add+0x56>
 8000524:	79ba      	ldrb	r2, [r7, #6]
 8000526:	797b      	ldrb	r3, [r7, #5]
 8000528:	4313      	orrs	r3, r2
 800052a:	b2da      	uxtb	r2, r3
 800052c:	4b22      	ldr	r3, [pc, #136]	; (80005b8 <i2c_add+0xac>)
 800052e:	611a      	str	r2, [r3, #16]
 8000530:	bf00      	nop
 8000532:	4b21      	ldr	r3, [pc, #132]	; (80005b8 <i2c_add+0xac>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	f003 0302 	and.w	r3, r3, #2
 800053a:	2b00      	cmp	r3, #0
 800053c:	d0f9      	beq.n	8000532 <i2c_add+0x26>
 800053e:	e009      	b.n	8000554 <i2c_add+0x48>
 8000540:	4b1d      	ldr	r3, [pc, #116]	; (80005b8 <i2c_add+0xac>)
 8000542:	695b      	ldr	r3, [r3, #20]
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	4b1c      	ldr	r3, [pc, #112]	; (80005b8 <i2c_add+0xac>)
 8000548:	699b      	ldr	r3, [r3, #24]
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	4b1a      	ldr	r3, [pc, #104]	; (80005b8 <i2c_add+0xac>)
 800054e:	695b      	ldr	r3, [r3, #20]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d028      	beq.n	80005a6 <i2c_add+0x9a>
 8000554:	4b18      	ldr	r3, [pc, #96]	; (80005b8 <i2c_add+0xac>)
 8000556:	695b      	ldr	r3, [r3, #20]
 8000558:	f003 0302 	and.w	r3, r3, #2
 800055c:	2b00      	cmp	r3, #0
 800055e:	d1ef      	bne.n	8000540 <i2c_add+0x34>
 8000560:	e024      	b.n	80005ac <i2c_add+0xa0>
 8000562:	79fb      	ldrb	r3, [r7, #7]
 8000564:	2b02      	cmp	r3, #2
 8000566:	d121      	bne.n	80005ac <i2c_add+0xa0>
 8000568:	79ba      	ldrb	r2, [r7, #6]
 800056a:	797b      	ldrb	r3, [r7, #5]
 800056c:	4313      	orrs	r3, r2
 800056e:	b2da      	uxtb	r2, r3
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <i2c_add+0xb0>)
 8000572:	611a      	str	r2, [r3, #16]
 8000574:	bf00      	nop
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <i2c_add+0xb0>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	f003 0302 	and.w	r3, r3, #2
 800057e:	2b00      	cmp	r3, #0
 8000580:	d0f9      	beq.n	8000576 <i2c_add+0x6a>
 8000582:	e009      	b.n	8000598 <i2c_add+0x8c>
 8000584:	4b0d      	ldr	r3, [pc, #52]	; (80005bc <i2c_add+0xb0>)
 8000586:	695b      	ldr	r3, [r3, #20]
 8000588:	60fb      	str	r3, [r7, #12]
 800058a:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <i2c_add+0xb0>)
 800058c:	699b      	ldr	r3, [r3, #24]
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <i2c_add+0xb0>)
 8000592:	695b      	ldr	r3, [r3, #20]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d008      	beq.n	80005aa <i2c_add+0x9e>
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <i2c_add+0xb0>)
 800059a:	695b      	ldr	r3, [r3, #20]
 800059c:	f003 0302 	and.w	r3, r3, #2
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d1ef      	bne.n	8000584 <i2c_add+0x78>
 80005a4:	e002      	b.n	80005ac <i2c_add+0xa0>
 80005a6:	bf00      	nop
 80005a8:	e000      	b.n	80005ac <i2c_add+0xa0>
 80005aa:	bf00      	nop
 80005ac:	bf00      	nop
 80005ae:	3714      	adds	r7, #20
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	40005400 	andmi	r5, r0, r0, lsl #8
 80005bc:	40005800 	andmi	r5, r0, r0, lsl #16

080005c0 <i2c_start>:
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d10d      	bne.n	80005ec <i2c_start+0x2c>
 80005d0:	4b11      	ldr	r3, [pc, #68]	; (8000618 <i2c_start+0x58>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a10      	ldr	r2, [pc, #64]	; (8000618 <i2c_start+0x58>)
 80005d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005da:	6013      	str	r3, [r2, #0]
 80005dc:	bf00      	nop
 80005de:	4b0e      	ldr	r3, [pc, #56]	; (8000618 <i2c_start+0x58>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d0f9      	beq.n	80005de <i2c_start+0x1e>
 80005ea:	e00f      	b.n	800060c <i2c_start+0x4c>
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d10c      	bne.n	800060c <i2c_start+0x4c>
 80005f2:	4b0a      	ldr	r3, [pc, #40]	; (800061c <i2c_start+0x5c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a09      	ldr	r2, [pc, #36]	; (800061c <i2c_start+0x5c>)
 80005f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005fc:	6013      	str	r3, [r2, #0]
 80005fe:	bf00      	nop
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <i2c_start+0x5c>)
 8000602:	695b      	ldr	r3, [r3, #20]
 8000604:	f003 0301 	and.w	r3, r3, #1
 8000608:	2b00      	cmp	r3, #0
 800060a:	d0f9      	beq.n	8000600 <i2c_start+0x40>
 800060c:	bf00      	nop
 800060e:	370c      	adds	r7, #12
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	40005400 	andmi	r5, r0, r0, lsl #8
 800061c:	40005800 	andmi	r5, r0, r0, lsl #16

08000620 <i2c_data>:
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	460a      	mov	r2, r1
 800062a:	71fb      	strb	r3, [r7, #7]
 800062c:	4613      	mov	r3, r2
 800062e:	71bb      	strb	r3, [r7, #6]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d111      	bne.n	800065a <i2c_data+0x3a>
 8000636:	bf00      	nop
 8000638:	4b14      	ldr	r3, [pc, #80]	; (800068c <i2c_data+0x6c>)
 800063a:	695b      	ldr	r3, [r3, #20]
 800063c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000640:	2b00      	cmp	r3, #0
 8000642:	d0f9      	beq.n	8000638 <i2c_data+0x18>
 8000644:	4a11      	ldr	r2, [pc, #68]	; (800068c <i2c_data+0x6c>)
 8000646:	79bb      	ldrb	r3, [r7, #6]
 8000648:	6113      	str	r3, [r2, #16]
 800064a:	bf00      	nop
 800064c:	4b0f      	ldr	r3, [pc, #60]	; (800068c <i2c_data+0x6c>)
 800064e:	695b      	ldr	r3, [r3, #20]
 8000650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000654:	2b00      	cmp	r3, #0
 8000656:	d0f9      	beq.n	800064c <i2c_data+0x2c>
 8000658:	e013      	b.n	8000682 <i2c_data+0x62>
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d110      	bne.n	8000682 <i2c_data+0x62>
 8000660:	bf00      	nop
 8000662:	4b0b      	ldr	r3, [pc, #44]	; (8000690 <i2c_data+0x70>)
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800066a:	2b00      	cmp	r3, #0
 800066c:	d0f9      	beq.n	8000662 <i2c_data+0x42>
 800066e:	4a08      	ldr	r2, [pc, #32]	; (8000690 <i2c_data+0x70>)
 8000670:	79bb      	ldrb	r3, [r7, #6]
 8000672:	6113      	str	r3, [r2, #16]
 8000674:	bf00      	nop
 8000676:	4b06      	ldr	r3, [pc, #24]	; (8000690 <i2c_data+0x70>)
 8000678:	695b      	ldr	r3, [r3, #20]
 800067a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800067e:	2b00      	cmp	r3, #0
 8000680:	d0f9      	beq.n	8000676 <i2c_data+0x56>
 8000682:	bf00      	nop
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr
 800068c:	40005400 	andmi	r5, r0, r0, lsl #8
 8000690:	40005800 	andmi	r5, r0, r0, lsl #16

08000694 <i2c_stop>:
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d10c      	bne.n	80006be <i2c_stop+0x2a>
 80006a4:	4b10      	ldr	r3, [pc, #64]	; (80006e8 <i2c_stop+0x54>)
 80006a6:	695b      	ldr	r3, [r3, #20]
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <i2c_stop+0x54>)
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <i2c_stop+0x54>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a0c      	ldr	r2, [pc, #48]	; (80006e8 <i2c_stop+0x54>)
 80006b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	e00e      	b.n	80006dc <i2c_stop+0x48>
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	2b02      	cmp	r3, #2
 80006c2:	d10b      	bne.n	80006dc <i2c_stop+0x48>
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <i2c_stop+0x58>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	60fb      	str	r3, [r7, #12]
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <i2c_stop+0x58>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <i2c_stop+0x58>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a05      	ldr	r2, [pc, #20]	; (80006ec <i2c_stop+0x58>)
 80006d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	40005400 	andmi	r5, r0, r0, lsl #8
 80006ec:	40005800 	andmi	r5, r0, r0, lsl #16

080006f0 <i2c_write>:
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	603a      	str	r2, [r7, #0]
 80006fa:	71fb      	strb	r3, [r7, #7]
 80006fc:	460b      	mov	r3, r1
 80006fe:	71bb      	strb	r3, [r7, #6]
 8000700:	2300      	movs	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff ff5a 	bl	80005c0 <i2c_start>
 800070c:	79b9      	ldrb	r1, [r7, #6]
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	2200      	movs	r2, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff fefa 	bl	800050c <i2c_add>
 8000718:	e00b      	b.n	8000732 <i2c_write+0x42>
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	683a      	ldr	r2, [r7, #0]
 800071e:	4413      	add	r3, r2
 8000720:	781a      	ldrb	r2, [r3, #0]
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	4611      	mov	r1, r2
 8000726:	4618      	mov	r0, r3
 8000728:	f7ff ff7a 	bl	8000620 <i2c_data>
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	3301      	adds	r3, #1
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	683a      	ldr	r2, [r7, #0]
 8000736:	4413      	add	r3, r2
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d1ed      	bne.n	800071a <i2c_write+0x2a>
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ffa7 	bl	8000694 <i2c_stop>
 8000746:	bf00      	nop
 8000748:	3710      	adds	r7, #16
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop

08000750 <oled_cmd_1byte>:
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	460a      	mov	r2, r1
 800075a:	71fb      	strb	r3, [r7, #7]
 800075c:	4613      	mov	r3, r2
 800075e:	71bb      	strb	r3, [r7, #6]
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff ff2c 	bl	80005c0 <i2c_start>
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	2200      	movs	r2, #0
 800076c:	2178      	movs	r1, #120	; 0x78
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff fecc 	bl	800050c <i2c_add>
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	2100      	movs	r1, #0
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff ff51 	bl	8000620 <i2c_data>
 800077e:	79ba      	ldrb	r2, [r7, #6]
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	4611      	mov	r1, r2
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff4b 	bl	8000620 <i2c_data>
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff ff81 	bl	8000694 <i2c_stop>
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <oled_cmd_2byte>:
 800079a:	b580      	push	{r7, lr}
 800079c:	b084      	sub	sp, #16
 800079e:	af00      	add	r7, sp, #0
 80007a0:	4603      	mov	r3, r0
 80007a2:	6039      	str	r1, [r7, #0]
 80007a4:	71fb      	strb	r3, [r7, #7]
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ff07 	bl	80005c0 <i2c_start>
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	2200      	movs	r2, #0
 80007b6:	2178      	movs	r1, #120	; 0x78
 80007b8:	4618      	mov	r0, r3
 80007ba:	f7ff fea7 	bl	800050c <i2c_add>
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff2c 	bl	8000620 <i2c_data>
 80007c8:	2300      	movs	r3, #0
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	e00b      	b.n	80007e6 <oled_cmd_2byte+0x4c>
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	683a      	ldr	r2, [r7, #0]
 80007d2:	4413      	add	r3, r2
 80007d4:	781a      	ldrb	r2, [r3, #0]
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	4611      	mov	r1, r2
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff ff20 	bl	8000620 <i2c_data>
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	3301      	adds	r3, #1
 80007e4:	60fb      	str	r3, [r7, #12]
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	ddf0      	ble.n	80007ce <oled_cmd_2byte+0x34>
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff ff50 	bl	8000694 <i2c_stop>
 80007f4:	bf00      	nop
 80007f6:	3710      	adds	r7, #16
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}

080007fc <oled_init>:
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08a      	sub	sp, #40	; 0x28
 8000800:	af00      	add	r7, sp, #0
 8000802:	4603      	mov	r3, r0
 8000804:	71fb      	strb	r3, [r7, #7]
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	212d      	movs	r1, #45	; 0x2d
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff fe08 	bl	8000420 <i2c_init>
 8000810:	f643 73a8 	movw	r3, #16296	; 0x3fa8
 8000814:	84bb      	strh	r3, [r7, #36]	; 0x24
 8000816:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	4611      	mov	r1, r2
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff ffbb 	bl	800079a <oled_cmd_2byte>
 8000824:	23d3      	movs	r3, #211	; 0xd3
 8000826:	843b      	strh	r3, [r7, #32]
 8000828:	f107 0220 	add.w	r2, r7, #32
 800082c:	79fb      	ldrb	r3, [r7, #7]
 800082e:	4611      	mov	r1, r2
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ffb2 	bl	800079a <oled_cmd_2byte>
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2140      	movs	r1, #64	; 0x40
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff88 	bl	8000750 <oled_cmd_1byte>
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	21a1      	movs	r1, #161	; 0xa1
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff83 	bl	8000750 <oled_cmd_1byte>
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	21c8      	movs	r1, #200	; 0xc8
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff ff7e 	bl	8000750 <oled_cmd_1byte>
 8000854:	f241 23da 	movw	r3, #4826	; 0x12da
 8000858:	83bb      	strh	r3, [r7, #28]
 800085a:	f107 021c 	add.w	r2, r7, #28
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4611      	mov	r1, r2
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff99 	bl	800079a <oled_cmd_2byte>
 8000868:	f647 7381 	movw	r3, #32641	; 0x7f81
 800086c:	833b      	strh	r3, [r7, #24]
 800086e:	f107 0218 	add.w	r2, r7, #24
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	4611      	mov	r1, r2
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ff8f 	bl	800079a <oled_cmd_2byte>
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	21a4      	movs	r1, #164	; 0xa4
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ff65 	bl	8000750 <oled_cmd_1byte>
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	21a6      	movs	r1, #166	; 0xa6
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ff60 	bl	8000750 <oled_cmd_1byte>
 8000890:	f248 03d5 	movw	r3, #32981	; 0x80d5
 8000894:	82bb      	strh	r3, [r7, #20]
 8000896:	f107 0214 	add.w	r2, r7, #20
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	4611      	mov	r1, r2
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ff7b 	bl	800079a <oled_cmd_2byte>
 80008a4:	f241 438d 	movw	r3, #5261	; 0x148d
 80008a8:	823b      	strh	r3, [r7, #16]
 80008aa:	f107 0210 	add.w	r2, r7, #16
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	4611      	mov	r1, r2
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ff71 	bl	800079a <oled_cmd_2byte>
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	21af      	movs	r1, #175	; 0xaf
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff ff47 	bl	8000750 <oled_cmd_1byte>
 80008c2:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80008c6:	81bb      	strh	r3, [r7, #12]
 80008c8:	f107 020c 	add.w	r2, r7, #12
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff62 	bl	800079a <oled_cmd_2byte>
 80008d6:	bf00      	nop
 80008d8:	3728      	adds	r7, #40	; 0x28
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <oled_data>:
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	460a      	mov	r2, r1
 80008e8:	71fb      	strb	r3, [r7, #7]
 80008ea:	4613      	mov	r3, r2
 80008ec:	71bb      	strb	r3, [r7, #6]
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f7ff fe65 	bl	80005c0 <i2c_start>
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	2200      	movs	r2, #0
 80008fa:	2178      	movs	r1, #120	; 0x78
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fe05 	bl	800050c <i2c_add>
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	2140      	movs	r1, #64	; 0x40
 8000906:	4618      	mov	r0, r3
 8000908:	f7ff fe8a 	bl	8000620 <i2c_data>
 800090c:	79ba      	ldrb	r2, [r7, #6]
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	4611      	mov	r1, r2
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fe84 	bl	8000620 <i2c_data>
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff feba 	bl	8000694 <i2c_stop>
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <oled_pos>:
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	71fb      	strb	r3, [r7, #7]
 8000932:	460b      	mov	r3, r1
 8000934:	71bb      	strb	r3, [r7, #6]
 8000936:	4613      	mov	r3, r2
 8000938:	717b      	strb	r3, [r7, #5]
 800093a:	797b      	ldrb	r3, [r7, #5]
 800093c:	f003 030f 	and.w	r3, r3, #15
 8000940:	b2da      	uxtb	r2, r3
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	4611      	mov	r1, r2
 8000946:	4618      	mov	r0, r3
 8000948:	f7ff ff02 	bl	8000750 <oled_cmd_1byte>
 800094c:	797b      	ldrb	r3, [r7, #5]
 800094e:	091b      	lsrs	r3, r3, #4
 8000950:	b2db      	uxtb	r3, r3
 8000952:	3310      	adds	r3, #16
 8000954:	b2da      	uxtb	r2, r3
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	4611      	mov	r1, r2
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff fef8 	bl	8000750 <oled_cmd_1byte>
 8000960:	79bb      	ldrb	r3, [r7, #6]
 8000962:	3b50      	subs	r3, #80	; 0x50
 8000964:	b2da      	uxtb	r2, r3
 8000966:	79fb      	ldrb	r3, [r7, #7]
 8000968:	4611      	mov	r1, r2
 800096a:	4618      	mov	r0, r3
 800096c:	f7ff fef0 	bl	8000750 <oled_cmd_1byte>
 8000970:	bf00      	nop
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <oled_blank>:
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	4603      	mov	r3, r0
 8000980:	71fb      	strb	r3, [r7, #7]
 8000982:	79fb      	ldrb	r3, [r7, #7]
 8000984:	2200      	movs	r2, #0
 8000986:	2100      	movs	r1, #0
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff ffcd 	bl	8000928 <oled_pos>
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	e010      	b.n	80009b6 <oled_blank+0x3e>
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	e007      	b.n	80009aa <oled_blank+0x32>
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	2100      	movs	r1, #0
 800099e:	4618      	mov	r0, r3
 80009a0:	f7ff ff9d 	bl	80008de <oled_data>
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	3301      	adds	r3, #1
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	2b7f      	cmp	r3, #127	; 0x7f
 80009ae:	ddf4      	ble.n	800099a <oled_blank+0x22>
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	3301      	adds	r3, #1
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	2b07      	cmp	r3, #7
 80009ba:	ddeb      	ble.n	8000994 <oled_blank+0x1c>
 80009bc:	79fb      	ldrb	r3, [r7, #7]
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff ffb0 	bl	8000928 <oled_pos>
 80009c8:	bf00      	nop
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}

080009d0 <oled_print>:
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b084      	sub	sp, #16
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	e01e      	b.n	8000a20 <oled_print+0x50>
 80009e2:	2300      	movs	r3, #0
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	e015      	b.n	8000a14 <oled_print+0x44>
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	683a      	ldr	r2, [r7, #0]
 80009ec:	4413      	add	r3, r2
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	f1a3 0220 	sub.w	r2, r3, #32
 80009f4:	4910      	ldr	r1, [pc, #64]	; (8000a38 <oled_print+0x68>)
 80009f6:	4613      	mov	r3, r2
 80009f8:	009b      	lsls	r3, r3, #2
 80009fa:	4413      	add	r3, r2
 80009fc:	18ca      	adds	r2, r1, r3
 80009fe:	68bb      	ldr	r3, [r7, #8]
 8000a00:	4413      	add	r3, r2
 8000a02:	781a      	ldrb	r2, [r3, #0]
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4611      	mov	r1, r2
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff ff68 	bl	80008de <oled_data>
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	3301      	adds	r3, #1
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	dde6      	ble.n	80009e8 <oled_print+0x18>
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	683a      	ldr	r2, [r7, #0]
 8000a24:	4413      	add	r3, r2
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d1da      	bne.n	80009e2 <oled_print+0x12>
 8000a2c:	bf00      	nop
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	08001084 	stmdaeq	r0, {r2, r7, ip}

08000a3c <print_buffer>:
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	6039      	str	r1, [r7, #0]
 8000a46:	71fb      	strb	r3, [r7, #7]
 8000a48:	79fb      	ldrb	r3, [r7, #7]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff ff6a 	bl	8000928 <oled_pos>
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	e017      	b.n	8000a8a <print_buffer+0x4e>
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	e00e      	b.n	8000a7e <print_buffer+0x42>
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	01db      	lsls	r3, r3, #7
 8000a64:	683a      	ldr	r2, [r7, #0]
 8000a66:	441a      	add	r2, r3
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	4611      	mov	r1, r2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f7ff ff33 	bl	80008de <oled_data>
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	2b7f      	cmp	r3, #127	; 0x7f
 8000a82:	dded      	ble.n	8000a60 <print_buffer+0x24>
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	3301      	adds	r3, #1
 8000a88:	60fb      	str	r3, [r7, #12]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b07      	cmp	r3, #7
 8000a8e:	dde4      	ble.n	8000a5a <print_buffer+0x1e>
 8000a90:	bf00      	nop
 8000a92:	bf00      	nop
 8000a94:	3710      	adds	r7, #16
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}

08000a9a <oled_msg>:
 8000a9a:	b580      	push	{r7, lr}
 8000a9c:	b082      	sub	sp, #8
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	603b      	str	r3, [r7, #0]
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	71fb      	strb	r3, [r7, #7]
 8000aa6:	460b      	mov	r3, r1
 8000aa8:	71bb      	strb	r3, [r7, #6]
 8000aaa:	4613      	mov	r3, r2
 8000aac:	717b      	strb	r3, [r7, #5]
 8000aae:	797a      	ldrb	r2, [r7, #5]
 8000ab0:	79b9      	ldrb	r1, [r7, #6]
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f7ff ff37 	bl	8000928 <oled_pos>
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	6839      	ldr	r1, [r7, #0]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ff86 	bl	80009d0 <oled_print>
 8000ac4:	bf00      	nop
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <oled_Aprint>:
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	6039      	str	r1, [r7, #0]
 8000ad6:	71fb      	strb	r3, [r7, #7]
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	e010      	b.n	8000b00 <oled_Aprint+0x34>
 8000ade:	490c      	ldr	r1, [pc, #48]	; (8000b10 <oled_Aprint+0x44>)
 8000ae0:	683a      	ldr	r2, [r7, #0]
 8000ae2:	4613      	mov	r3, r2
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	4413      	add	r3, r2
 8000ae8:	18ca      	adds	r2, r1, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	4413      	add	r3, r2
 8000aee:	781a      	ldrb	r2, [r3, #0]
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	4611      	mov	r1, r2
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fef2 	bl	80008de <oled_data>
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	3301      	adds	r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	2b04      	cmp	r3, #4
 8000b04:	ddeb      	ble.n	8000ade <oled_Aprint+0x12>
 8000b06:	bf00      	nop
 8000b08:	bf00      	nop
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	08001084 	stmdaeq	r0, {r2, r7, ip}

08000b14 <oled_clock>:
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	6039      	str	r1, [r7, #0]
 8000b1e:	71fb      	strb	r3, [r7, #7]
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	4a16      	ldr	r2, [pc, #88]	; (8000b7c <oled_clock+0x68>)
 8000b24:	fb82 1203 	smull	r1, r2, r2, r3
 8000b28:	1092      	asrs	r2, r2, #2
 8000b2a:	17db      	asrs	r3, r3, #31
 8000b2c:	1ad1      	subs	r1, r2, r3
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <oled_clock+0x68>)
 8000b30:	fb83 2301 	smull	r2, r3, r3, r1
 8000b34:	109a      	asrs	r2, r3, #2
 8000b36:	17cb      	asrs	r3, r1, #31
 8000b38:	1ad2      	subs	r2, r2, r3
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	4413      	add	r3, r2
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	1aca      	subs	r2, r1, r3
 8000b44:	3210      	adds	r2, #16
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	4611      	mov	r1, r2
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ffbe 	bl	8000acc <oled_Aprint>
 8000b50:	6839      	ldr	r1, [r7, #0]
 8000b52:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <oled_clock+0x68>)
 8000b54:	fb83 2301 	smull	r2, r3, r3, r1
 8000b58:	109a      	asrs	r2, r3, #2
 8000b5a:	17cb      	asrs	r3, r1, #31
 8000b5c:	1ad2      	subs	r2, r2, r3
 8000b5e:	4613      	mov	r3, r2
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	1aca      	subs	r2, r1, r3
 8000b68:	3210      	adds	r2, #16
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f7ff ffac 	bl	8000acc <oled_Aprint>
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	66666667 	strbtvs	r6, [r6], -r7, ror #12

08000b80 <oled_clear_buffer>:
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	e013      	b.n	8000bb6 <oled_clear_buffer+0x36>
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	e00a      	b.n	8000baa <oled_clear_buffer+0x2a>
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	01db      	lsls	r3, r3, #7
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	441a      	add	r2, r3
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
 8000bac:	2b7f      	cmp	r3, #127	; 0x7f
 8000bae:	ddf1      	ble.n	8000b94 <oled_clear_buffer+0x14>
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	2b07      	cmp	r3, #7
 8000bba:	dde8      	ble.n	8000b8e <oled_clear_buffer+0xe>
 8000bbc:	bf00      	nop
 8000bbe:	bf00      	nop
 8000bc0:	3714      	adds	r7, #20
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr

08000bc8 <oled_update_buffer>:
 8000bc8:	b480      	push	{r7}
 8000bca:	b089      	sub	sp, #36	; 0x24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	607a      	str	r2, [r7, #4]
 8000bd4:	817b      	strh	r3, [r7, #10]
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
 8000bde:	e01a      	b.n	8000c16 <oled_update_buffer+0x4e>
 8000be0:	2300      	movs	r3, #0
 8000be2:	61bb      	str	r3, [r7, #24]
 8000be4:	e011      	b.n	8000c0a <oled_update_buffer+0x42>
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	3301      	adds	r3, #1
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	69fa      	ldr	r2, [r7, #28]
 8000bf4:	01d2      	lsls	r2, r2, #7
 8000bf6:	6879      	ldr	r1, [r7, #4]
 8000bf8:	440a      	add	r2, r1
 8000bfa:	7819      	ldrb	r1, [r3, #0]
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	4413      	add	r3, r2
 8000c00:	460a      	mov	r2, r1
 8000c02:	701a      	strb	r2, [r3, #0]
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	3301      	adds	r3, #1
 8000c08:	61bb      	str	r3, [r7, #24]
 8000c0a:	69bb      	ldr	r3, [r7, #24]
 8000c0c:	2b7f      	cmp	r3, #127	; 0x7f
 8000c0e:	ddea      	ble.n	8000be6 <oled_update_buffer+0x1e>
 8000c10:	69fb      	ldr	r3, [r7, #28]
 8000c12:	3301      	adds	r3, #1
 8000c14:	61fb      	str	r3, [r7, #28]
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	2b07      	cmp	r3, #7
 8000c1a:	dde1      	ble.n	8000be0 <oled_update_buffer+0x18>
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3724      	adds	r7, #36	; 0x24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bc80      	pop	{r7}
 8000c26:	4770      	bx	lr

08000c28 <__disable_irq>:
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <__disable_irq+0x1c>)
 8000c2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000c32:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <__disable_irq+0x1c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000e100 	and	lr, r0, r0, lsl #2

08000c48 <__enable_irq>:
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <__enable_irq+0x18>)
 8000c4e:	6a1b      	ldr	r3, [r3, #32]
 8000c50:	4b03      	ldr	r3, [pc, #12]	; (8000c60 <__enable_irq+0x18>)
 8000c52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c56:	621a      	str	r2, [r3, #32]
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr
 8000c60:	e000e100 	and	lr, r0, r0, lsl #2

08000c64 <systick_init>:
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <systick_init+0x28>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	4b07      	ldr	r3, [pc, #28]	; (8000c8c <systick_init+0x28>)
 8000c70:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	4b05      	ldr	r3, [pc, #20]	; (8000c8c <systick_init+0x28>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	4b03      	ldr	r3, [pc, #12]	; (8000c8c <systick_init+0x28>)
 8000c7e:	2205      	movs	r2, #5
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	bf00      	nop
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bc80      	pop	{r7}
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000e010 	and	lr, r0, r0, lsl r0

08000c90 <Delaymicro>:
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <Delaymicro+0x28>)
 8000c96:	2248      	movs	r2, #72	; 0x48
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	4b07      	ldr	r3, [pc, #28]	; (8000cb8 <Delaymicro+0x28>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	bf00      	nop
 8000ca2:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <Delaymicro+0x28>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d0f9      	beq.n	8000ca2 <Delaymicro+0x12>
 8000cae:	bf00      	nop
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	e000e010 	and	lr, r0, r0, lsl r0

08000cbc <DelayUs>:
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	e004      	b.n	8000cd0 <DelayUs+0x14>
 8000cc6:	f7ff ffe3 	bl	8000c90 <Delaymicro>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d1f7      	bne.n	8000cc6 <DelayUs+0xa>
 8000cd6:	bf00      	nop
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <DelayMillis>:
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <DelayMillis+0x28>)
 8000ce6:	4a09      	ldr	r2, [pc, #36]	; (8000d0c <DelayMillis+0x2c>)
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <DelayMillis+0x28>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	bf00      	nop
 8000cf2:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <DelayMillis+0x28>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d0f9      	beq.n	8000cf2 <DelayMillis+0x12>
 8000cfe:	bf00      	nop
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr
 8000d08:	e000e010 	and	lr, r0, r0, lsl r0
 8000d0c:	00011940 	andeq	r1, r1, r0, asr #18

08000d10 <DelayMs>:
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	e004      	b.n	8000d24 <DelayMs+0x14>
 8000d1a:	f7ff ffe1 	bl	8000ce0 <DelayMillis>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	3b01      	subs	r3, #1
 8000d22:	607b      	str	r3, [r7, #4]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d1f7      	bne.n	8000d1a <DelayMs+0xa>
 8000d2a:	bf00      	nop
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <systick_int_start>:
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	f7ff ff76 	bl	8000c28 <__disable_irq>
 8000d3c:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <systick_int_start+0x30>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <systick_int_start+0x30>)
 8000d44:	4a08      	ldr	r2, [pc, #32]	; (8000d68 <systick_int_start+0x34>)
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <systick_int_start+0x30>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <systick_int_start+0x30>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <systick_int_start+0x30>)
 8000d54:	f043 0307 	orr.w	r3, r3, #7
 8000d58:	6013      	str	r3, [r2, #0]
 8000d5a:	f7ff ff75 	bl	8000c48 <__enable_irq>
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	e000e010 	and	lr, r0, r0, lsl r0
 8000d68:	006ddcff 	strdeq	sp, [sp], #-207	; 0xffffff31	; <UNPREDICTABLE>

08000d6c <systick_int>:
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d019      	beq.n	8000db4 <systick_int+0x48>
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	330c      	adds	r3, #12
 8000d84:	881b      	ldrh	r3, [r3, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d10d      	bne.n	8000da6 <systick_int+0x3a>
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	801a      	strh	r2, [r3, #0]
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	3302      	adds	r3, #2
 8000d94:	2201      	movs	r2, #1
 8000d96:	801a      	strh	r2, [r3, #0]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	330a      	adds	r3, #10
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	801a      	strh	r2, [r3, #0]
 8000da0:	f7ff ff60 	bl	8000c64 <systick_init>
 8000da4:	e041      	b.n	8000e2a <systick_int+0xbe>
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	330c      	adds	r3, #12
 8000daa:	881a      	ldrh	r2, [r3, #0]
 8000dac:	3a01      	subs	r2, #1
 8000dae:	b292      	uxth	r2, r2
 8000db0:	801a      	strh	r2, [r3, #0]
 8000db2:	e03a      	b.n	8000e2a <systick_int+0xbe>
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	881b      	ldrh	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d019      	beq.n	8000df0 <systick_int+0x84>
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	330c      	adds	r3, #12
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10d      	bne.n	8000de2 <systick_int+0x76>
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	801a      	strh	r2, [r3, #0]
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	3302      	adds	r3, #2
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	801a      	strh	r2, [r3, #0]
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	330a      	adds	r3, #10
 8000dd8:	2200      	movs	r2, #0
 8000dda:	801a      	strh	r2, [r3, #0]
 8000ddc:	f7ff ff42 	bl	8000c64 <systick_init>
 8000de0:	e023      	b.n	8000e2a <systick_int+0xbe>
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	330c      	adds	r3, #12
 8000de6:	881a      	ldrh	r2, [r3, #0]
 8000de8:	3a01      	subs	r2, #1
 8000dea:	b292      	uxth	r2, r2
 8000dec:	801a      	strh	r2, [r3, #0]
 8000dee:	e01c      	b.n	8000e2a <systick_int+0xbe>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d018      	beq.n	8000e2a <systick_int+0xbe>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	330c      	adds	r3, #12
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d10d      	bne.n	8000e1e <systick_int+0xb2>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	2200      	movs	r2, #0
 8000e06:	801a      	strh	r2, [r3, #0]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3302      	adds	r3, #2
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	801a      	strh	r2, [r3, #0]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	330a      	adds	r3, #10
 8000e14:	2200      	movs	r2, #0
 8000e16:	801a      	strh	r2, [r3, #0]
 8000e18:	f7ff ff24 	bl	8000c64 <systick_init>
 8000e1c:	e005      	b.n	8000e2a <systick_int+0xbe>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	330c      	adds	r3, #12
 8000e22:	881a      	ldrh	r2, [r3, #0]
 8000e24:	3a01      	subs	r2, #1
 8000e26:	b292      	uxth	r2, r2
 8000e28:	801a      	strh	r2, [r3, #0]
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop

08000e34 <Reset_Handler>:
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <Reset_Handler+0x4c>)
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	4b11      	ldr	r3, [pc, #68]	; (8000e84 <Reset_Handler+0x50>)
 8000e40:	603b      	str	r3, [r7, #0]
 8000e42:	e007      	b.n	8000e54 <Reset_Handler+0x20>
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	1d13      	adds	r3, r2, #4
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	1d19      	adds	r1, r3, #4
 8000e4e:	6039      	str	r1, [r7, #0]
 8000e50:	6812      	ldr	r2, [r2, #0]
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	4a0c      	ldr	r2, [pc, #48]	; (8000e88 <Reset_Handler+0x54>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d3f3      	bcc.n	8000e44 <Reset_Handler+0x10>
 8000e5c:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <Reset_Handler+0x58>)
 8000e5e:	603b      	str	r3, [r7, #0]
 8000e60:	e004      	b.n	8000e6c <Reset_Handler+0x38>
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	1d1a      	adds	r2, r3, #4
 8000e66:	603a      	str	r2, [r7, #0]
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	4a08      	ldr	r2, [pc, #32]	; (8000e90 <Reset_Handler+0x5c>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d3f6      	bcc.n	8000e62 <Reset_Handler+0x2e>
 8000e74:	f7ff f8e4 	bl	8000040 <main>
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
 8000e84:	20000000 	andcs	r0, r0, r0
 8000e88:	20000908 	andcs	r0, r0, r8, lsl #18
 8000e8c:	20000908 	andcs	r0, r0, r8, lsl #18
 8000e90:	20000d08 	andcs	r0, r0, r8, lsl #26

08000e94 <SysTick_Handler>:
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	210d      	movs	r1, #13
 8000e9a:	2003      	movs	r0, #3
 8000e9c:	f7ff fa9e 	bl	80003dc <toggleGPIO>
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <ASCII>:
 8000ea4:	00000000 	andeq	r0, r0, r0
 8000ea8:	5f000000 	svcpl	0x00000000
 8000eac:	07000000 	streq	r0, [r0, -r0]
 8000eb0:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8000eb4:	147f147f 	ldrbtne	r1, [pc], #-1151	; 8000ebc <ASCII+0x18>
 8000eb8:	2a7f2a24 	bcs	9fcb750 <_etext+0x1fca4ec>
 8000ebc:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8000ec0:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8000ec4:	00502255 	subseq	r2, r0, r5, asr r2
 8000ec8:	00000305 	andeq	r0, r0, r5, lsl #6
 8000ecc:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8000ed0:	22410000 	subcs	r0, r1, #0
 8000ed4:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8000ed8:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 8000edc:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8000ee0:	00305000 	eorseq	r5, r0, r0
 8000ee4:	08080800 	stmdaeq	r8, {fp}
 8000ee8:	60000808 	andvs	r0, r0, r8, lsl #16
 8000eec:	20000060 	andcs	r0, r0, r0, rrx
 8000ef0:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8000ef4:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8000ef8:	7f42003e 	svcvc	0x0042003e
 8000efc:	61420040 	cmpvs	r2, r0, asr #32
 8000f00:	21464951 	cmpcs	r6, r1, asr r9
 8000f04:	314b4541 	cmpcc	fp, r1, asr #10
 8000f08:	7f121418 	svcvc	0x00121418
 8000f0c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8000f10:	4a3c3945 	bmi	8f0f42c <_etext+0xf0e1c8>
 8000f14:	01304949 	teqeq	r0, r9, asr #18
 8000f18:	03050971 	movweq	r0, #22897	; 0x5971
 8000f1c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8000f20:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8000f24:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8000f28:	00000036 	andeq	r0, r0, r6, lsr r0
 8000f2c:	00003656 	andeq	r3, r0, r6, asr r6
 8000f30:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8000f34:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8000f38:	41001414 	tstmi	r0, r4, lsl r4
 8000f3c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8000f40:	06095101 	streq	r5, [r9], -r1, lsl #2
 8000f44:	41794932 	cmnmi	r9, r2, lsr r9
 8000f48:	11117e3e 	tstne	r1, lr, lsr lr
 8000f4c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8000f50:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8000f54:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8000f58:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 8000f5c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8000f60:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8000f64:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8000f68:	7a494941 	bvc	9253474 <_etext+0x1252210>
 8000f6c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8000f70:	7f41007f 	svcvc	0x0041007f
 8000f74:	40200041 	eormi	r0, r0, r1, asr #32
 8000f78:	7f013f41 	svcvc	0x00013f41
 8000f7c:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8000f80:	4040407f 	submi	r4, r0, pc, ror r0
 8000f84:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 8000f88:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8000f90 <ASCII+0xec>
 8000f8c:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8000f90:	3e414141 	dvfccsm	f4, f1, f1
 8000f94:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8000f98:	51413e06 	cmppl	r1, r6, lsl #28
 8000f9c:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8000fa0:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8000fa4:	31494949 	cmpcc	r9, r9, asr #18
 8000fa8:	017f0101 	cmneq	pc, r1, lsl #2
 8000fac:	40403f01 	submi	r3, r0, r1, lsl #30
 8000fb0:	201f3f40 	andscs	r3, pc, r0, asr #30
 8000fb4:	3f1f2040 	svccc	0x001f2040
 8000fb8:	3f403840 	svccc	0x00403840
 8000fbc:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8000fc0:	70080763 	andvc	r0, r8, r3, ror #14
 8000fc4:	51610708 	cmnpl	r1, r8, lsl #14
 8000fc8:	00434549 	subeq	r4, r3, r9, asr #10
 8000fcc:	0041417f 	subeq	r4, r1, pc, ror r1
 8000fd0:	10080402 	andne	r0, r8, r2, lsl #8
 8000fd4:	41410020 	cmpmi	r1, r0, lsr #32
 8000fd8:	0204007f 	andeq	r0, r4, #127	; 0x7f
 8000fdc:	40040201 	andmi	r0, r4, r1, lsl #4
 8000fe0:	40404040 	submi	r4, r0, r0, asr #32
 8000fe4:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8000fe8:	54542000 	ldrbpl	r2, [r4], #-0
 8000fec:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8000ff0:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8000ff4:	20444444 	subcs	r4, r4, r4, asr #8
 8000ff8:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 8000ffc:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001000:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001004:	0c020109 	stfeqs	f0, [r2], {9}
 8001008:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 800100c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001010:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001014:	40200040 	eormi	r0, r0, r0, asr #32
 8001018:	7f003d44 	svcvc	0x00003d44
 800101c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001020:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001024:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001028:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800102c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001030:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001034:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001038:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800103c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001040:	48080404 	stmdami	r8, {r2, sl}
 8001044:	20545454 	subscs	r5, r4, r4, asr r4
 8001048:	40443f04 	submi	r3, r4, r4, lsl #30
 800104c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001050:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001054:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001058:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 800105c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001060:	50500c44 	subspl	r0, r0, r4, asr #24
 8001064:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001068:	00444c54 	subeq	r4, r4, r4, asr ip
 800106c:	00413608 	subeq	r3, r1, r8, lsl #12
 8001070:	007f0000 	rsbseq	r0, pc, r0
 8001074:	36410000 	strbcc	r0, [r1], -r0
 8001078:	08100008 	ldmdaeq	r0, {r3}
 800107c:	78081008 	stmdavc	r8, {r3, ip}
 8001080:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

08001084 <ASCII>:
 8001084:	00000000 	andeq	r0, r0, r0
 8001088:	5f000000 	svcpl	0x00000000
 800108c:	07000000 	streq	r0, [r0, -r0]
 8001090:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001094:	147f147f 	ldrbtne	r1, [pc], #-1151	; 800109c <ASCII+0x18>
 8001098:	2a7f2a24 	bcs	9fcb930 <_etext+0x1fca6cc>
 800109c:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 80010a0:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 80010a4:	00502255 	subseq	r2, r0, r5, asr r2
 80010a8:	00000305 	andeq	r0, r0, r5, lsl #6
 80010ac:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 80010b0:	22410000 	subcs	r0, r1, #0
 80010b4:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 80010b8:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 80010bc:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 80010c0:	00305000 	eorseq	r5, r0, r0
 80010c4:	08080800 	stmdaeq	r8, {fp}
 80010c8:	60000808 	andvs	r0, r0, r8, lsl #16
 80010cc:	20000060 	andcs	r0, r0, r0, rrx
 80010d0:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 80010d4:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 80010d8:	7f42003e 	svcvc	0x0042003e
 80010dc:	61420040 	cmpvs	r2, r0, asr #32
 80010e0:	21464951 	cmpcs	r6, r1, asr r9
 80010e4:	314b4541 	cmpcc	fp, r1, asr #10
 80010e8:	7f121418 	svcvc	0x00121418
 80010ec:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 80010f0:	4a3c3945 	bmi	8f0f60c <_etext+0xf0e3a8>
 80010f4:	01304949 	teqeq	r0, r9, asr #18
 80010f8:	03050971 	movweq	r0, #22897	; 0x5971
 80010fc:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001100:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001104:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001108:	00000036 	andeq	r0, r0, r6, lsr r0
 800110c:	00003656 	andeq	r3, r0, r6, asr r6
 8001110:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001114:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001118:	41001414 	tstmi	r0, r4, lsl r4
 800111c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001120:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001124:	41794932 	cmnmi	r9, r2, lsr r9
 8001128:	11117e3e 	tstne	r1, lr, lsr lr
 800112c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001130:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8001134:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8001138:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 800113c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001140:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001144:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8001148:	7a494941 	bvc	9253654 <_etext+0x12523f0>
 800114c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 8001150:	7f41007f 	svcvc	0x0041007f
 8001154:	40200041 	eormi	r0, r0, r1, asr #32
 8001158:	7f013f41 	svcvc	0x00013f41
 800115c:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001160:	4040407f 	submi	r4, r0, pc, ror r0
 8001164:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 8001168:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001170 <ASCII+0xec>
 800116c:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001170:	3e414141 	dvfccsm	f4, f1, f1
 8001174:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8001178:	51413e06 	cmppl	r1, r6, lsl #28
 800117c:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001180:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001184:	31494949 	cmpcc	r9, r9, asr #18
 8001188:	017f0101 	cmneq	pc, r1, lsl #2
 800118c:	40403f01 	submi	r3, r0, r1, lsl #30
 8001190:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001194:	3f1f2040 	svccc	0x001f2040
 8001198:	3f403840 	svccc	0x00403840
 800119c:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 80011a0:	70080763 	andvc	r0, r8, r3, ror #14
 80011a4:	51610708 	cmnpl	r1, r8, lsl #14
 80011a8:	00434549 	subeq	r4, r3, r9, asr #10
 80011ac:	0041417f 	subeq	r4, r1, pc, ror r1
 80011b0:	10080402 	andne	r0, r8, r2, lsl #8
 80011b4:	41410020 	cmpmi	r1, r0, lsr #32
 80011b8:	0204007f 	andeq	r0, r4, #127	; 0x7f
 80011bc:	40040201 	andmi	r0, r4, r1, lsl #4
 80011c0:	40404040 	submi	r4, r0, r0, asr #32
 80011c4:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 80011c8:	54542000 	ldrbpl	r2, [r4], #-0
 80011cc:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80011d0:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 80011d4:	20444444 	subcs	r4, r4, r4, asr #8
 80011d8:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 80011dc:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 80011e0:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 80011e4:	0c020109 	stfeqs	f0, [r2], {9}
 80011e8:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 80011ec:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 80011f0:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 80011f4:	40200040 	eormi	r0, r0, r0, asr #32
 80011f8:	7f003d44 	svcvc	0x00003d44
 80011fc:	00442810 	subeq	r2, r4, r0, lsl r8
 8001200:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001204:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001208:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800120c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001210:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001214:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001218:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800121c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001220:	48080404 	stmdami	r8, {r2, sl}
 8001224:	20545454 	subscs	r5, r4, r4, asr r4
 8001228:	40443f04 	submi	r3, r4, r4, lsl #30
 800122c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001230:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001234:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001238:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 800123c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001240:	50500c44 	subspl	r0, r0, r4, asr #24
 8001244:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001248:	00444c54 	subeq	r4, r4, r4, asr ip
 800124c:	00413608 	subeq	r3, r1, r8, lsl #12
 8001250:	007f0000 	rsbseq	r0, pc, r0
 8001254:	36410000 	strbcc	r0, [r1], -r0
 8001258:	08100008 	ldmdaeq	r0, {r3}
 800125c:	78081008 	stmdavc	r8, {r3, ip}
 8001260:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

Disassembly of section .data:

20000000 <Goku2_rows>:
20000000:	 	addeq	r0, r0, r9

20000002 <Goku2_cols>:
20000002:	 			; <UNDEFINED> instruction: 0xffff0080

20000004 <Goku2>:
20000004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000000c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000001c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000020:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000024:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000028:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000002c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000034:	7fffffff 	svcvc	0x00ffffff
20000038:	3c3e3e7f 	ldccc	14, cr3, [lr], #-508	; 0xfffffe04
2000003c:	07333b39 			; <UNDEFINED> instruction: 0x07333b39
20000040:	e3c3c78f 	bic	ip, r3, #37486592	; 0x23c0000
20000044:	f8f0f0e1 			; <UNDEFINED> instruction: 0xf8f0f0e1
20000048:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
2000004c:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
20000050:	3070f0f0 	ldrshtcc	pc, [r0], #-0	; <UNPREDICTABLE>
20000054:	00000020 	andeq	r0, r0, r0, lsr #32
	...
20000068:	0080c0c0 	addeq	ip, r0, r0, asr #1
2000006c:	01010000 	mrseq	r0, (UNDEF: 1)
20000070:	bfeff703 	svclt	0x00eff703
20000074:	1f1f3f3f 	svcne	0x001f3f3f
20000078:	1f1f1f1f 	svcne	0x001f1f1f
2000007c:	8f1f1f1f 	svchi	0x001f1f1f
20000080:	cf4f8f8f 	svcgt	0x004f8f8f
20000084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000008c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000009c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000ac:	1f1f3f7f 	svcne	0x001f3f7f
200000b0:	0103070f 	tsteq	r3, pc, lsl #14
200000b4:	00000001 	andeq	r0, r0, r1
200000b8:	00000000 	andeq	r0, r0, r0
200000bc:	01010200 	mrseq	r0, R9_usr
200000c0:	00000001 	andeq	r0, r0, r1
200000c4:	00000000 	andeq	r0, r0, r0
200000c8:	81010000 	mrshi	r0, (UNDEF: 1)
200000cc:	030303c3 	movweq	r0, #13251	; 0x33c3
200000d0:	f0e0e0c1 			; <UNDEFINED> instruction: 0xf0e0e0c1
200000d4:	fcf8f4f8 	ldc2l	4, cr15, [r8], #992	; 0x3e0
200000d8:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
200000dc:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
200000e0:	00f0f8f8 	ldrshteq	pc, [r0], #136	; 0x88	; <UNPREDICTABLE>
200000e4:	e0380400 	eors	r0, r8, r0, lsl #8
200000e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200000ec:	f000007e 			; <UNDEFINED> instruction: 0xf000007e
200000f0:	fffff7f0 			; <UNDEFINED> instruction: 0xfffff7f0
200000f4:	8080f0fe 	strdhi	pc, [r0], lr
200000f8:	c3c2c2c0 	bicgt	ip, r2, #192, 4
200000fc:	6161c3c3 	cmnvs	r1, r3, asr #7
20000100:	81212020 			; <UNDEFINED> instruction: 0x81212020
20000104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000010c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000011c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000124:	1f7fffff 	svcne	0x007fffff
20000128:	6041430f 	subvs	r4, r1, pc, lsl #6
2000012c:	30302020 	eorscc	r2, r0, r0, lsr #32
20000130:	78787030 	ldmdavc	r8!, {r4, r5, ip, sp, lr}^
20000134:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
20000138:	fcfcfc7c 	ldc2l	12, cr15, [ip], #496	; 0x1f0
2000013c:	f8fcfcfc 			; <UNDEFINED> instruction: 0xf8fcfcfc
20000140:	000018f8 	strdeq	r1, [r0], -r8
20000144:	f4e08000 	vld1.8	{d24[0]}, [r0], r0
20000148:	fffffffa 			; <UNDEFINED> instruction: 0xfffffffa
2000014c:	fffc8003 			; <UNDEFINED> instruction: 0xfffc8003
20000150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000154:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000015c:	0317377f 	tsteq	r7, #33292288	; 0x1fc0000
20000160:	07838301 	streq	r8, [r3, r1, lsl #6]
20000164:	fffef0c0 			; <UNDEFINED> instruction: 0xfffef0c0
20000168:	0127dfff 	strdeq	sp, [r7, -pc]!
2000016c:	dfb04000 	svcle	0x00b04000
20000170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000017c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000018c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000198:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000019c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001b0:	feffffff 	mrc2	15, 7, pc, cr15, cr15, {7}
200001b4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
200001b8:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
200001bc:	71f9f9f8 	ldrshvc	pc, [r9, #152]!	; 0x98	; <UNPREDICTABLE>
200001c0:	f8800073 			; <UNDEFINED> instruction: 0xf8800073
200001c4:	df8f9fbe 	svcle	0x008f9fbe
200001c8:	0fc7ffdf 	svceq	0x00c7ffdf
200001cc:	1f0f0f1c 	svcne	0x000f0f1c
200001d0:	6321311b 			; <UNDEFINED> instruction: 0x6321311b
200001d4:	0f070707 	svceq	0x00070707
200001d8:	10312307 	eorsne	r2, r1, r7, lsl #6
200001dc:	060e0c18 			; <UNDEFINED> instruction: 0x060e0c18
200001e0:	03030303 	movweq	r0, #13059	; 0x3303
200001e4:	03030703 	movweq	r0, #14083	; 0x3703
200001e8:	04080101 	streq	r0, [r8], #-257	; 0xfffffeff
200001ec:	3f3ffff6 	svccc	0x003ffff6
200001f0:	ffff0001 			; <UNDEFINED> instruction: 0xffff0001
200001f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200001f8:	63e7efef 	mvnvs	lr, #956	; 0x3bc
200001fc:	a1e16163 	mvnge	r6, r3, ror #2
20000200:	d3c3a1a1 	bicle	sl, r3, #1073741864	; 0x40000028
20000204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000208:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000020c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000210:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000214:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000218:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000021c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000220:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000228:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000022c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000230:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000234:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000238:	fbf7ffff 	blx	1fe0023e <_etext+0x17dfefda>
2000023c:	fefcfdfb 	vudot.u8	<illegal reg q15.5>, q14, d11[1]
20000240:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000248:	feffffff 	mrc2	15, 7, pc, cr15, cr15, {7}
2000024c:	080000e0 	stmdaeq	r0, {r5, r6, r7}
20000250:	08181818 	ldmdaeq	r8, {r3, r4, fp, ip}
20000254:	00801860 	addeq	r1, r0, r0, ror #16
20000258:	0c000000 	stceq	0, cr0, [r0], {-0}
2000025c:	0c1c1c0c 	ldceq	12, cr1, [ip], {12}
20000260:	0004040c 	andeq	r0, r4, ip, lsl #8
20000264:	00000000 	andeq	r0, r0, r0
20000268:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
2000026c:	70604307 	rsbvc	r4, r0, r7, lsl #6
20000270:	b3b7bff8 			; <UNDEFINED> instruction: 0xb3b7bff8
20000274:	d5d5f7b3 	ldrble	pc, [r5, #1971]	; 0x7b3	; <UNPREDICTABLE>
20000278:	efeecede 	svc	0x00eecede
2000027c:	ffffffef 			; <UNDEFINED> instruction: 0xffffffef
20000280:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000288:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000028c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000290:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000294:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000298:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000029c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002cc:	f0fcffff 			; <UNDEFINED> instruction: 0xf0fcffff
200002d0:	0080c0e0 	addeq	ip, r0, r0, ror #1
200002d4:	20010101 	andcs	r0, r1, r1, lsl #2
200002d8:	00203020 	eoreq	r3, r0, r0, lsr #32
200002dc:	00000000 	andeq	r0, r0, r0
200002e0:	c0808000 	addgt	r8, r0, r0
200002e4:	001060e0 	andseq	r6, r0, r0, ror #1
200002e8:	00000000 	andeq	r0, r0, r0
200002ec:	3fbf0300 	svccc	0x00bf0300
200002f0:	ff7f7f7f 			; <UNDEFINED> instruction: 0xff7f7f7f
200002f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200002fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000300:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000030c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000310:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000314:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000031c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000032c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000334:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000033c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000344:	bf7fff7f 	svclt	0x007fff7f
20000348:	1f5fdfdf 	svcne	0x005fdfdf
2000034c:	6fcfdf9f 	svcvs	0x00cfdf9f
20000350:	00333767 	eorseq	r3, r3, r7, ror #14
20000354:	7cbcfeff 	ldcvc	14, cr15, [ip], #1020	; 0x3fc
20000358:	f8f8f878 			; <UNDEFINED> instruction: 0xf8f8f878
2000035c:	bf7e7cfc 	svclt	0x007e7cfc
20000360:	871f7fdf 			; <UNDEFINED> instruction: 0x871f7fdf
20000364:	000000c1 	andeq	r0, r0, r1, asr #1
20000368:	00000000 	andeq	r0, r0, r0
2000036c:	7f3f0000 	svcvc	0x003f0000
20000370:	fcfefeff 	ldc2l	14, cr15, [lr], #1020	; 0x3fc
20000374:	f3f3f9f8 			; <UNDEFINED> instruction: 0xf3f3f9f8
20000378:	c79bbb73 			; <UNDEFINED> instruction: 0xc79bbb73
2000037c:	f7f7efe7 			; <UNDEFINED> instruction: 0xf7f7efe7
20000380:	7fbfcfe7 	svcvc	0x00bfcfe7
20000384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000388:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000038c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000394:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000398:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000039c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003b4:	bf7f7fff 	svclt	0x007f7fff
200003b8:	dfdfbfbf 	svcle	0x00dfbfbf
200003bc:	f7efefdf 			; <UNDEFINED> instruction: 0xf7efefdf
200003c0:	00018d3b 	andeq	r8, r1, fp, lsr sp
200003c4:	7f7e7000 	svcvc	0x007e7000
200003c8:	0f7f7e7f 	svceq	0x007f7e7f
200003cc:	f0604103 			; <UNDEFINED> instruction: 0xf0604103
200003d0:	c08080f8 	strdgt	r8, [r0], r8	; <UNPREDICTABLE>
200003d4:	80ffffff 	ldrshthi	pc, [pc], #255	; <UNPREDICTABLE>
200003d8:	c0808080 	addgt	r8, r0, r0, lsl #1
200003dc:	c79e38f0 			; <UNDEFINED> instruction: 0xc79e38f0
200003e0:	fffffcf1 			; <UNDEFINED> instruction: 0xfffffcf1
200003e4:	f0fcffff 			; <UNDEFINED> instruction: 0xf0fcffff
200003e8:	e0e0c0e0 	rsc	ip, r0, r0, ror #1
200003ec:	7ef8f8f0 	mrcvc	8, 7, APSR_nzcv, cr8, cr0, {7}
200003f0:	f7efdfbf 			; <UNDEFINED> instruction: 0xf7efdfbf
200003f4:	fefcf9fb 	mrc2	9, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
200003f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200003fc:	fdfbf7ff 	ldc2l	7, cr15, [fp, #1020]!	; 0x3fc
20000400:	faf6fefd 	blx	1fdbfffc <_etext+0x17dbed98>
20000404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000040c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000410:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000041c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000428:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000042c:	f3cf3fff 			; <UNDEFINED> instruction: 0xf3cf3fff
20000430:	fefe7dfb 	vudot.u8	<illegal reg q11.5>, q15, d11[1]
20000434:	7ffffffe 	svcvc	0x00fffffe
20000438:	ffff0f1f 			; <UNDEFINED> instruction: 0xffff0f1f
2000043c:	00fbffff 	ldrshteq	pc, [fp], #255	; 0xff	; <UNPREDICTABLE>
20000440:	1e070100 	adfnes	f0, f7, f0
20000444:	c0e0f078 	rscgt	pc, r0, r8, ror r0	; <UNPREDICTABLE>
20000448:	80808080 	addhi	r8, r0, r0, lsl #1
2000044c:	80808080 	addhi	r8, r0, r0, lsl #1
20000450:	83818080 	orrhi	r8, r1, #128	; 0x80
20000454:	87878787 	strhi	r8, [r7, r7, lsl #15]
20000458:	81838383 	orrhi	r8, r3, r3, lsl #7
2000045c:	e0e1c1c1 	rsc	ip, r1, r1, asr #3
20000460:	f8f8f0f0 			; <UNDEFINED> instruction: 0xf8f8f0f0
20000464:	3f3f7e7c 	svccc	0x003f7e7c
20000468:	c79f3f3f 			; <UNDEFINED> instruction: 0xc79f3f3f
2000046c:	1f3c3973 	svcne	0x003c3973
20000470:	c3870f0f 	orrgt	r0, r7, #15, 30	; 0x3c
20000474:	fffffdf3 			; <UNDEFINED> instruction: 0xfffffdf3
20000478:	7f7fffff 	svcvc	0x007fffff
2000047c:	3f3f3f7f 	svccc	0x003f3f7f
20000480:	00071f1f 	andeq	r1, r7, pc, lsl pc

20000484 <Goku2_rows>:
20000484:	 	addeq	r0, r0, r9

20000486 <Goku2_cols>:
20000486:	 			; <UNDEFINED> instruction: 0xffff0080

20000488 <Goku2>:
20000488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000048c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000490:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000049c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004b8:	7fffffff 	svcvc	0x00ffffff
200004bc:	3c3e3e7f 	ldccc	14, cr3, [lr], #-508	; 0xfffffe04
200004c0:	07333b39 			; <UNDEFINED> instruction: 0x07333b39
200004c4:	e3c3c78f 	bic	ip, r3, #37486592	; 0x23c0000
200004c8:	f8f0f0e1 			; <UNDEFINED> instruction: 0xf8f0f0e1
200004cc:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
200004d0:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
200004d4:	3070f0f0 	ldrshtcc	pc, [r0], #-0	; <UNPREDICTABLE>
200004d8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
200004ec:	0080c0c0 	addeq	ip, r0, r0, asr #1
200004f0:	01010000 	mrseq	r0, (UNDEF: 1)
200004f4:	bfeff703 	svclt	0x00eff703
200004f8:	1f1f3f3f 	svcne	0x001f3f3f
200004fc:	1f1f1f1f 	svcne	0x001f1f1f
20000500:	8f1f1f1f 	svchi	0x001f1f1f
20000504:	cf4f8f8f 	svcgt	0x004f8f8f
20000508:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000050c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000510:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000514:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000518:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000051c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000052c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000530:	1f1f3f7f 	svcne	0x001f3f7f
20000534:	0103070f 	tsteq	r3, pc, lsl #14
20000538:	00000001 	andeq	r0, r0, r1
2000053c:	00000000 	andeq	r0, r0, r0
20000540:	01010200 	mrseq	r0, R9_usr
20000544:	00000001 	andeq	r0, r0, r1
20000548:	00000000 	andeq	r0, r0, r0
2000054c:	81010000 	mrshi	r0, (UNDEF: 1)
20000550:	030303c3 	movweq	r0, #13251	; 0x33c3
20000554:	f0e0e0c1 			; <UNDEFINED> instruction: 0xf0e0e0c1
20000558:	fcf8f4f8 	ldc2l	4, cr15, [r8], #992	; 0x3e0
2000055c:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
20000560:	fefeffff 	mrc2	15, 7, pc, cr14, cr15, {7}
20000564:	00f0f8f8 	ldrshteq	pc, [r0], #136	; 0x88	; <UNPREDICTABLE>
20000568:	e0380400 	eors	r0, r8, r0, lsl #8
2000056c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000570:	f000007e 			; <UNDEFINED> instruction: 0xf000007e
20000574:	fffff7f0 			; <UNDEFINED> instruction: 0xfffff7f0
20000578:	8080f0fe 	strdhi	pc, [r0], lr
2000057c:	c3c2c2c0 	bicgt	ip, r2, #192, 4
20000580:	6161c3c3 	cmnvs	r1, r3, asr #7
20000584:	81212020 			; <UNDEFINED> instruction: 0x81212020
20000588:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000058c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000598:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000059c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005a8:	1f7fffff 	svcne	0x007fffff
200005ac:	6041430f 	subvs	r4, r1, pc, lsl #6
200005b0:	30302020 	eorscc	r2, r0, r0, lsr #32
200005b4:	78787030 	ldmdavc	r8!, {r4, r5, ip, sp, lr}^
200005b8:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
200005bc:	fcfcfc7c 	ldc2l	12, cr15, [ip], #496	; 0x1f0
200005c0:	f8fcfcfc 			; <UNDEFINED> instruction: 0xf8fcfcfc
200005c4:	000018f8 	strdeq	r1, [r0], -r8
200005c8:	f4e08000 	vld1.8	{d24[0]}, [r0], r0
200005cc:	fffffffa 			; <UNDEFINED> instruction: 0xfffffffa
200005d0:	fffc8003 			; <UNDEFINED> instruction: 0xfffc8003
200005d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005e0:	0317377f 	tsteq	r7, #33292288	; 0x1fc0000
200005e4:	07838301 	streq	r8, [r3, r1, lsl #6]
200005e8:	fffef0c0 			; <UNDEFINED> instruction: 0xfffef0c0
200005ec:	0127dfff 	strdeq	sp, [r7, -pc]!
200005f0:	dfb04000 	svcle	0x00b04000
200005f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200005fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000600:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000604:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000608:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000060c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000614:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000618:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000061c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000620:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000624:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000628:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000062c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000630:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000634:	feffffff 	mrc2	15, 7, pc, cr15, cr15, {7}
20000638:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000063c:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
20000640:	71f9f9f8 	ldrshvc	pc, [r9, #152]!	; 0x98	; <UNPREDICTABLE>
20000644:	f8800073 			; <UNDEFINED> instruction: 0xf8800073
20000648:	df8f9fbe 	svcle	0x008f9fbe
2000064c:	0fc7ffdf 	svceq	0x00c7ffdf
20000650:	1f0f0f1c 	svcne	0x000f0f1c
20000654:	6321311b 			; <UNDEFINED> instruction: 0x6321311b
20000658:	0f070707 	svceq	0x00070707
2000065c:	10312307 	eorsne	r2, r1, r7, lsl #6
20000660:	060e0c18 			; <UNDEFINED> instruction: 0x060e0c18
20000664:	03030303 	movweq	r0, #13059	; 0x3303
20000668:	03030703 	movweq	r0, #14083	; 0x3703
2000066c:	04080101 	streq	r0, [r8], #-257	; 0xfffffeff
20000670:	3f3ffff6 	svccc	0x003ffff6
20000674:	ffff0001 			; <UNDEFINED> instruction: 0xffff0001
20000678:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000067c:	63e7efef 	mvnvs	lr, #956	; 0x3bc
20000680:	a1e16163 	mvnge	r6, r3, ror #2
20000684:	d3c3a1a1 	bicle	sl, r3, #1073741864	; 0x40000028
20000688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000068c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000690:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000069c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006bc:	fbf7ffff 	blx	1fe006c2 <_etext+0x17dff45e>
200006c0:	fefcfdfb 	vudot.u8	<illegal reg q15.5>, q14, d11[1]
200006c4:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200006c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200006cc:	feffffff 	mrc2	15, 7, pc, cr15, cr15, {7}
200006d0:	080000e0 	stmdaeq	r0, {r5, r6, r7}
200006d4:	08181818 	ldmdaeq	r8, {r3, r4, fp, ip}
200006d8:	00801860 	addeq	r1, r0, r0, ror #16
200006dc:	0c000000 	stceq	0, cr0, [r0], {-0}
200006e0:	0c1c1c0c 	ldceq	12, cr1, [ip], {12}
200006e4:	0004040c 	andeq	r0, r4, ip, lsl #8
200006e8:	00000000 	andeq	r0, r0, r0
200006ec:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
200006f0:	70604307 	rsbvc	r4, r0, r7, lsl #6
200006f4:	b3b7bff8 			; <UNDEFINED> instruction: 0xb3b7bff8
200006f8:	d5d5f7b3 	ldrble	pc, [r5, #1971]	; 0x7b3	; <UNPREDICTABLE>
200006fc:	efeecede 	svc	0x00eecede
20000700:	ffffffef 			; <UNDEFINED> instruction: 0xffffffef
20000704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000708:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000070c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000714:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000071c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000072c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000730:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000073c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000748:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000074c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000750:	f0fcffff 			; <UNDEFINED> instruction: 0xf0fcffff
20000754:	0080c0e0 	addeq	ip, r0, r0, ror #1
20000758:	20010101 	andcs	r0, r1, r1, lsl #2
2000075c:	00203020 	eoreq	r3, r0, r0, lsr #32
20000760:	00000000 	andeq	r0, r0, r0
20000764:	c0808000 	addgt	r8, r0, r0
20000768:	001060e0 	andseq	r6, r0, r0, ror #1
2000076c:	00000000 	andeq	r0, r0, r0
20000770:	3fbf0300 	svccc	0x00bf0300
20000774:	ff7f7f7f 			; <UNDEFINED> instruction: 0xff7f7f7f
20000778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000077c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000078c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000790:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000794:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000798:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000079c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007c8:	bf7fff7f 	svclt	0x007fff7f
200007cc:	1f5fdfdf 	svcne	0x005fdfdf
200007d0:	6fcfdf9f 	svcvs	0x00cfdf9f
200007d4:	00333767 	eorseq	r3, r3, r7, ror #14
200007d8:	7cbcfeff 	ldcvc	14, cr15, [ip], #1020	; 0x3fc
200007dc:	f8f8f878 			; <UNDEFINED> instruction: 0xf8f8f878
200007e0:	bf7e7cfc 	svclt	0x007e7cfc
200007e4:	871f7fdf 			; <UNDEFINED> instruction: 0x871f7fdf
200007e8:	000000c1 	andeq	r0, r0, r1, asr #1
200007ec:	00000000 	andeq	r0, r0, r0
200007f0:	7f3f0000 	svcvc	0x003f0000
200007f4:	fcfefeff 	ldc2l	14, cr15, [lr], #1020	; 0x3fc
200007f8:	f3f3f9f8 			; <UNDEFINED> instruction: 0xf3f3f9f8
200007fc:	c79bbb73 			; <UNDEFINED> instruction: 0xc79bbb73
20000800:	f7f7efe7 			; <UNDEFINED> instruction: 0xf7f7efe7
20000804:	7fbfcfe7 	svcvc	0x00bfcfe7
20000808:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000080c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000081c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000820:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000824:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000828:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000082c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000830:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000838:	bf7f7fff 	svclt	0x007f7fff
2000083c:	dfdfbfbf 	svcle	0x00dfbfbf
20000840:	f7efefdf 			; <UNDEFINED> instruction: 0xf7efefdf
20000844:	00018d3b 	andeq	r8, r1, fp, lsr sp
20000848:	7f7e7000 	svcvc	0x007e7000
2000084c:	0f7f7e7f 	svceq	0x007f7e7f
20000850:	f0604103 			; <UNDEFINED> instruction: 0xf0604103
20000854:	c08080f8 	strdgt	r8, [r0], r8	; <UNPREDICTABLE>
20000858:	80ffffff 	ldrshthi	pc, [pc], #255	; <UNPREDICTABLE>
2000085c:	c0808080 	addgt	r8, r0, r0, lsl #1
20000860:	c79e38f0 			; <UNDEFINED> instruction: 0xc79e38f0
20000864:	fffffcf1 			; <UNDEFINED> instruction: 0xfffffcf1
20000868:	f0fcffff 			; <UNDEFINED> instruction: 0xf0fcffff
2000086c:	e0e0c0e0 	rsc	ip, r0, r0, ror #1
20000870:	7ef8f8f0 	mrcvc	8, 7, APSR_nzcv, cr8, cr0, {7}
20000874:	f7efdfbf 			; <UNDEFINED> instruction: 0xf7efdfbf
20000878:	fefcf9fb 	mrc2	9, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
2000087c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000880:	fdfbf7ff 	ldc2l	7, cr15, [fp, #1020]!	; 0x3fc
20000884:	faf6fefd 	blx	1fdc0480 <_etext+0x17dbf21c>
20000888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000088c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000890:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000894:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000898:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000089c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008b0:	f3cf3fff 			; <UNDEFINED> instruction: 0xf3cf3fff
200008b4:	fefe7dfb 	vudot.u8	<illegal reg q11.5>, q15, d11[1]
200008b8:	7ffffffe 	svcvc	0x00fffffe
200008bc:	ffff0f1f 			; <UNDEFINED> instruction: 0xffff0f1f
200008c0:	00fbffff 	ldrshteq	pc, [fp], #255	; 0xff	; <UNPREDICTABLE>
200008c4:	1e070100 	adfnes	f0, f7, f0
200008c8:	c0e0f078 	rscgt	pc, r0, r8, ror r0	; <UNPREDICTABLE>
200008cc:	80808080 	addhi	r8, r0, r0, lsl #1
200008d0:	80808080 	addhi	r8, r0, r0, lsl #1
200008d4:	83818080 	orrhi	r8, r1, #128	; 0x80
200008d8:	87878787 	strhi	r8, [r7, r7, lsl #15]
200008dc:	81838383 	orrhi	r8, r3, r3, lsl #7
200008e0:	e0e1c1c1 	rsc	ip, r1, r1, asr #3
200008e4:	f8f8f0f0 			; <UNDEFINED> instruction: 0xf8f8f0f0
200008e8:	3f3f7e7c 	svccc	0x003f7e7c
200008ec:	c79f3f3f 			; <UNDEFINED> instruction: 0xc79f3f3f
200008f0:	1f3c3973 	svcne	0x003c3973
200008f4:	c3870f0f 	orrgt	r0, r7, #15, 30	; 0x3c
200008f8:	fffffdf3 			; <UNDEFINED> instruction: 0xfffffdf3
200008fc:	7f7fffff 	svcvc	0x007fffff
20000900:	3f3f3f7f 	svccc	0x003f3f7f
20000904:	00071f1f 	andeq	r1, r7, pc, lsl pc

Disassembly of section .bss:

20000908 <oled_buffer>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	322e3231 	eorcc	r3, lr, #268435459	; 0x10000003
  1c:	6c65522e 	sfmvs	f5, 2, [r5], #-184	; 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	; 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
  28:	6d726120 	ldfvse	f6, [r2, #-128]!	; 0xffffff80
  2c:	2e32312d 	rsfcssp	f3, f2, #5.0
  30:	29293432 	stmdbcs	r9!, {r1, r4, r5, sl, ip, sp}
  34:	2e323120 	rsfcssp	f3, f2, f0
  38:	20312e32 	eorscs	r2, r1, r2, lsr lr
  3c:	32323032 	eorscc	r3, r2, #50	; 0x32
  40:	35303231 	ldrcc	r3, [r0, #-561]!	; 0xfffffdcf
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	; 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vectors-0x7fb9bd0>
  28:	22061e01 	andcs	r1, r6, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

