Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  9 13:07:14 2021
| Host         : PAUPC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file daq_n4_hw_test_timing_summary_routed.rpt -pb daq_n4_hw_test_timing_summary_routed.pb -rpx daq_n4_hw_test_timing_summary_routed.rpx -warn_on_violation
| Design       : daq_n4_hw_test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: daq_top_1/daq_vga_controller_1/vga_timing/VS_s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 69 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.849        0.000                      0                  155        0.098        0.000                      0                  155        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
CLK100MHZ                                 {0.000 5.000}        10.000          100.000         
  clk_out1_daq_clk_adapter_clk_wiz_0_0    {0.000 4.630}        9.259           108.000         
  clkfbout_daq_clk_adapter_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                               {0.000 5.000}        10.000          100.000         
  clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_daq_clk_adapter_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_daq_clk_adapter_clk_wiz_0_0          3.849        0.000                      0                  155        0.171        0.000                      0                  155        4.130        0.000                       0                    71  
  clkfbout_daq_clk_adapter_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_daq_clk_adapter_clk_wiz_0_0_1        3.849        0.000                      0                  155        0.171        0.000                      0                  155        4.130        0.000                       0                    71  
  clkfbout_daq_clk_adapter_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_daq_clk_adapter_clk_wiz_0_0_1  clk_out1_daq_clk_adapter_clk_wiz_0_0          3.849        0.000                      0                  155        0.098        0.000                      0                  155  
clk_out1_daq_clk_adapter_clk_wiz_0_0    clk_out1_daq_clk_adapter_clk_wiz_0_0_1        3.849        0.000                      0                  155        0.098        0.000                      0                  155  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0
  To Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.073     8.355    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.831    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.073     8.355    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.831    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t2_reg/Q
                         net (fo=1, routed)           0.118    -0.308    daq_top_1/daq_trigger_controller_1/t2
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.075    -0.479    daq_top_1/daq_trigger_controller_1/t_down_s_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/Q
                         net (fo=1, routed)           0.097    -0.329    daq_top_1/daq_trigger_controller_1/last_t_down_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  daq_top_1/daq_trigger_controller_1/t_down_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.284    daq_top_1/daq_trigger_controller_1/t_down_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.091    -0.463    daq_top_1/daq_trigger_controller_1/t_down_edge_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/Q
                         net (fo=15, routed)          0.150    -0.274    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]
    SLICE_X2Y149         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[7]
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.872    -0.801    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.121    -0.431    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.843%)  route 0.135ns (39.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  daq_top_1/daq_trigger_controller_1/t_np_s_reg/Q
                         net (fo=4, routed)           0.135    -0.269    daq_top_1/daq_trigger_controller_1/t_np_s
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1/O
                         net (fo=1, routed)           0.000    -0.224    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1_n_0
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.120    -0.431    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/Q
                         net (fo=1, routed)           0.137    -0.289    daq_top_1/daq_trigger_controller_1/last_t_up_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  daq_top_1/daq_trigger_controller_1/t_up_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.244    daq_top_1/daq_trigger_controller_1/t_up_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.462    daq_top_1/daq_trigger_controller_1/t_up_edge_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.187ns (35.319%)  route 0.342ns (64.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.681    -0.483    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y150         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/Q
                         net (fo=15, routed)          0.342     0.001    daq_top_1/daq_vga_controller_1/vga_timing/Q[0]
    SLICE_X5Y147         LUT3 (Prop_lut3_I1_O)        0.046     0.047 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.047    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[2]
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.868    -0.804    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/C
                         clock pessimism              0.504    -0.300    
    SLICE_X5Y147         FDRE (Hold_fdre_C_D)         0.105    -0.195    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_daq_clk_adapter_clk_wiz_0_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y147     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y147     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_daq_clk_adapter_clk_wiz_0_0
  To Clock:  clkfbout_daq_clk_adapter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_daq_clk_adapter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   daq_clk_adapter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  To Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.072     8.356    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.832    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.072     8.356    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.832    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.072     8.330    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.072     8.330    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.072     8.330    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.072     8.330    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.072     8.331    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.902    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.072     8.331    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.902    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.072     8.331    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.902    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.072     8.331    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.902    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          7.902    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t2_reg/Q
                         net (fo=1, routed)           0.118    -0.308    daq_top_1/daq_trigger_controller_1/t2
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.075    -0.479    daq_top_1/daq_trigger_controller_1/t_down_s_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/Q
                         net (fo=1, routed)           0.097    -0.329    daq_top_1/daq_trigger_controller_1/last_t_down_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  daq_top_1/daq_trigger_controller_1/t_down_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.284    daq_top_1/daq_trigger_controller_1/t_down_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.091    -0.463    daq_top_1/daq_trigger_controller_1/t_down_edge_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/Q
                         net (fo=15, routed)          0.150    -0.274    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]
    SLICE_X2Y149         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[7]
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.872    -0.801    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.121    -0.431    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.843%)  route 0.135ns (39.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  daq_top_1/daq_trigger_controller_1/t_np_s_reg/Q
                         net (fo=4, routed)           0.135    -0.269    daq_top_1/daq_trigger_controller_1/t_np_s
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1/O
                         net (fo=1, routed)           0.000    -0.224    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1_n_0
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.120    -0.431    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/Q
                         net (fo=1, routed)           0.137    -0.289    daq_top_1/daq_trigger_controller_1/last_t_up_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  daq_top_1/daq_trigger_controller_1/t_up_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.244    daq_top_1/daq_trigger_controller_1/t_up_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.462    daq_top_1/daq_trigger_controller_1/t_up_edge_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/C
                         clock pessimism              0.504    -0.212    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.251    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.187ns (35.319%)  route 0.342ns (64.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.681    -0.483    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y150         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/Q
                         net (fo=15, routed)          0.342     0.001    daq_top_1/daq_vga_controller_1/vga_timing/Q[0]
    SLICE_X5Y147         LUT3 (Prop_lut3_I1_O)        0.046     0.047 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.047    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[2]
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.868    -0.804    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/C
                         clock pessimism              0.504    -0.300    
    SLICE_X5Y147         FDRE (Hold_fdre_C_D)         0.105    -0.195    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_daq_clk_adapter_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y147     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y147     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X6Y143     daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y143     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y146     daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_daq_clk_adapter_clk_wiz_0_0_1
  To Clock:  clkfbout_daq_clk_adapter_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_daq_clk_adapter_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   daq_clk_adapter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  To Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.073     8.355    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.831    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.073     8.355    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.831    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t2_reg/Q
                         net (fo=1, routed)           0.118    -0.308    daq_top_1/daq_trigger_controller_1/t2
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.075    -0.406    daq_top_1/daq_trigger_controller_1/t_down_s_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/Q
                         net (fo=1, routed)           0.097    -0.329    daq_top_1/daq_trigger_controller_1/last_t_down_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  daq_top_1/daq_trigger_controller_1/t_down_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.284    daq_top_1/daq_trigger_controller_1/t_down_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.091    -0.390    daq_top_1/daq_trigger_controller_1/t_down_edge_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/Q
                         net (fo=15, routed)          0.150    -0.274    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]
    SLICE_X2Y149         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[7]
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.872    -0.801    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.073    -0.479    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.121    -0.358    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.843%)  route 0.135ns (39.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  daq_top_1/daq_trigger_controller_1/t_np_s_reg/Q
                         net (fo=4, routed)           0.135    -0.269    daq_top_1/daq_trigger_controller_1/t_np_s
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1/O
                         net (fo=1, routed)           0.000    -0.224    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1_n_0
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.073    -0.478    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.120    -0.358    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/Q
                         net (fo=1, routed)           0.137    -0.289    daq_top_1/daq_trigger_controller_1/last_t_up_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  daq_top_1/daq_trigger_controller_1/t_up_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.244    daq_top_1/daq_trigger_controller_1/t_up_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.389    daq_top_1/daq_trigger_controller_1/t_up_edge_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.187ns (35.319%)  route 0.342ns (64.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.681    -0.483    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y150         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/Q
                         net (fo=15, routed)          0.342     0.001    daq_top_1/daq_vga_controller_1/vga_timing/Q[0]
    SLICE_X5Y147         LUT3 (Prop_lut3_I1_O)        0.046     0.047 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.047    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[2]
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.868    -0.804    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/C
                         clock pessimism              0.504    -0.300    
                         clock uncertainty            0.073    -0.227    
    SLICE_X5Y147         FDRE (Hold_fdre_C_D)         0.105    -0.122    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0
  To Clock:  clk_out1_daq_clk_adapter_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.073     8.355    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.831    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.118ns (23.226%)  route 3.696ns (76.774%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/Q
                         net (fo=12, routed)          1.792     1.479    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
    SLICE_X6Y150         LUT6 (Prop_lut6_I1_O)        0.124     1.603 r  daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5/O
                         net (fo=9, routed)           0.670     2.273    daq_top_1/daq_vga_controller_1/vga_timing/RGB_out2_carry_i_5_n_0
    SLICE_X7Y149         LUT4 (Prop_lut4_I0_O)        0.150     2.423 f  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4/O
                         net (fo=1, routed)           0.364     2.787    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_4_n_0
    SLICE_X6Y149         LUT5 (Prop_lut5_I0_O)        0.326     3.113 r  daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1/O
                         net (fo=11, routed)          0.870     3.982    daq_top_1/daq_vga_controller_1/vga_timing/c_y[10]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X6Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]/C
                         clock pessimism              0.602     8.428    
                         clock uncertainty           -0.073     8.355    
    SLICE_X6Y149         FDRE (Setup_fdre_C_R)       -0.524     7.831    daq_top_1/daq_vga_controller_1/vga_timing/c_y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.667%)  route 3.889ns (80.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.825 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.009    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.587     7.825    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y146         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]/C
                         clock pessimism              0.577     8.402    
                         clock uncertainty           -0.073     8.329    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.429     7.900    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@9.259ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.952ns (19.666%)  route 3.889ns (80.334%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 7.826 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.709    -0.831    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y148         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y148         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]/Q
                         net (fo=2, routed)           0.682     0.307    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[20]
    SLICE_X6Y148         LUT4 (Prop_lut4_I0_O)        0.124     0.431 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11/O
                         net (fo=1, routed)           1.137     1.568    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6/O
                         net (fo=3, routed)           0.466     2.158    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_6_n_0
    SLICE_X6Y143         LUT6 (Prop_lut6_I0_O)        0.124     2.282 f  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_5/O
                         net (fo=3, routed)           0.466     2.748    daq_top_1/daq_trigger_controller_1/t_up_pressed5_out
    SLICE_X5Y143         LUT5 (Prop_lut5_I1_O)        0.124     2.872 r  daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1/O
                         net (fo=24, routed)          1.137     4.010    daq_top_1/daq_trigger_controller_1/debounce_counter[0]_i_1_n_0
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          1.588     7.826    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X7Y147         FDRE                                         r  daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]/C
                         clock pessimism              0.577     8.403    
                         clock uncertainty           -0.073     8.330    
    SLICE_X7Y147         FDRE (Setup_fdre_C_R)       -0.429     7.901    daq_top_1/daq_trigger_controller_1/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                  3.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t2_reg/Q
                         net (fo=1, routed)           0.118    -0.308    daq_top_1/daq_trigger_controller_1/t2
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_s_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.075    -0.406    daq_top_1/daq_trigger_controller_1/t_down_s_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_down_s_reg/Q
                         net (fo=1, routed)           0.097    -0.329    daq_top_1/daq_trigger_controller_1/last_t_down_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  daq_top_1/daq_trigger_controller_1/t_down_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.284    daq_top_1/daq_trigger_controller_1/t_down_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_edge_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.091    -0.390    daq_top_1/daq_trigger_controller_1/t_down_edge_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]/Q
                         net (fo=15, routed)          0.150    -0.274    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[6]
    SLICE_X2Y149         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[7]
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.872    -0.801    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X2Y149         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.073    -0.479    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.121    -0.358    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.843%)  route 0.135ns (39.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_np_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  daq_top_1/daq_trigger_controller_1/t_np_s_reg/Q
                         net (fo=4, routed)           0.135    -0.269    daq_top_1/daq_trigger_controller_1/t_np_s
    SLICE_X6Y143         LUT6 (Prop_lut6_I5_O)        0.045    -0.224 r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1/O
                         net (fo=1, routed)           0.000    -0.224    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_i_1_n_0
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X6Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.073    -0.478    
    SLICE_X6Y143         FDRE (Hold_fdre_C_D)         0.120    -0.358    daq_top_1/daq_trigger_controller_1/FSM_sequential_button_state_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  daq_top_1/daq_trigger_controller_1/last_t_up_s_reg/Q
                         net (fo=1, routed)           0.137    -0.289    daq_top_1/daq_trigger_controller_1/last_t_up_s
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  daq_top_1/daq_trigger_controller_1/t_up_edge_i_1/O
                         net (fo=1, routed)           0.000    -0.244    daq_top_1/daq_trigger_controller_1/t_up_edge0
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.867    -0.805    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X4Y143         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_up_edge_reg/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.073    -0.481    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.389    daq_top_1/daq_trigger_controller_1/t_up_edge_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.597    -0.567    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y144         FDRE                                         r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  daq_top_1/daq_trigger_controller_1/t_down_pressed_reg/Q
                         net (fo=2, routed)           0.147    -0.279    daq_top_1/daq_trigger_controller_1/t_down_pressed_reg_n_0
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.234 r  daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2/O
                         net (fo=6, routed)           0.206    -0.028    daq_top_1/daq_trigger_controller_1/trigger_level_s[8]_i_2_n_0
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.957    -0.716    daq_top_1/daq_trigger_controller_1/CLK_out
    SLICE_X5Y151         FDRE                                         r  daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]/C
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.073    -0.139    
    SLICE_X5Y151         FDRE (Hold_fdre_C_CE)       -0.039    -0.178    daq_top_1/daq_trigger_controller_1/trigger_level_s_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_daq_clk_adapter_clk_wiz_0_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_daq_clk_adapter_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise@0.000ns - clk_out1_daq_clk_adapter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.187ns (35.319%)  route 0.342ns (64.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.681    -0.483    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X3Y150         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[0]/Q
                         net (fo=15, routed)          0.342     0.001    daq_top_1/daq_vga_controller_1/vga_timing/Q[0]
    SLICE_X5Y147         LUT3 (Prop_lut3_I1_O)        0.046     0.047 r  daq_top_1/daq_vga_controller_1/vga_timing/c_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.047    daq_top_1/daq_vga_controller_1/vga_timing/p_0_in[2]
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_daq_clk_adapter_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  daq_clk_adapter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    daq_clk_adapter_i/clk_wiz_0/inst/clk_in1_daq_clk_adapter_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  daq_clk_adapter_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    daq_clk_adapter_i/clk_wiz_0/inst/clk_out1_daq_clk_adapter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  daq_clk_adapter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=69, routed)          0.868    -0.804    daq_top_1/daq_vga_controller_1/vga_timing/CLK_out
    SLICE_X5Y147         FDRE                                         r  daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]/C
                         clock pessimism              0.504    -0.300    
                         clock uncertainty            0.073    -0.227    
    SLICE_X5Y147         FDRE (Hold_fdre_C_D)         0.105    -0.122    daq_top_1/daq_vga_controller_1/vga_timing/c_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.169    





