ModuleName OR2For4bits
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 32
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 160 ,X2: 176 ,Y2: 160
Edge X1: 176 ,Y1: 112 ,X2: 176 ,Y2: 160
Edge X1: 176 ,Y1: 160 ,X2: 176 ,Y2: 328
End
Branches
Branch Left: 176 ,Top: 136
BranchStrList
0
End
Branch Left: 176 ,Top: 184
BranchStrList
1
End
Branch Left: 176 ,Top: 232
BranchStrList
2
End
Branch Left: 176 ,Top: 280
BranchStrList
3
End
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 120 ,X2: 248 ,Y2: 120
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 136 ,X2: 248 ,Y2: 136
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 184 ,X2: 248 ,Y2: 184
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 232 ,X2: 248 ,Y2: 232
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 264 ,X2: 248 ,Y2: 264
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 360 ,Y1: 104 ,X2: 392 ,Y2: 104
Edge X1: 360 ,Y1: 104 ,X2: 360 ,Y2: 320
End
Branches
Branch Left: 360 ,Top: 128
BranchStrList
0
End
Branch Left: 360 ,Top: 176
BranchStrList
1
End
Branch Left: 360 ,Top: 224
BranchStrList
2
End
Branch Left: 360 ,Top: 272
BranchStrList
3
End
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 128 ,X2: 360 ,Y2: 128
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 176 ,X2: 360 ,Y2: 176
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 224 ,X2: 360 ,Y2: 224
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 272 ,X2: 360 ,Y2: 272
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 128 ,Y1: 112 ,X2: 160 ,Y2: 112
Edge X1: 160 ,Y1: 112 ,X2: 160 ,Y2: 328
End
Branches
Branch Left: 160 ,Top: 120
BranchStrList
0
End
Branch Left: 160 ,Top: 168
BranchStrList
1
End
Branch Left: 160 ,Top: 216
BranchStrList
2
End
Branch Left: 160 ,Top: 264
BranchStrList
3
End
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 216 ,X2: 248 ,Y2: 216
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 168 ,X2: 248 ,Y2: 168
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 280 ,X2: 248 ,Y2: 280
End
Branches
End
End
Ports
Port Left: 128 Top: 112 ,Orientation: 0
Portname: input0 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 128 Top: 160 ,Orientation: 0
Portname: input1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 392 Top: 104 ,Orientation: 0
Portname: output ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 248 Top: 112
Name: s0
LibraryName: gtlib
IpName: GT_OR2
SymbolParameters
End
Symbol Left: 248 Top: 160
Name: s1
LibraryName: gtlib
IpName: GT_OR2
SymbolParameters
End
Symbol Left: 248 Top: 208
Name: s2
LibraryName: gtlib
IpName: GT_OR2
SymbolParameters
End
Symbol Left: 248 Top: 256
Name: s3
LibraryName: gtlib
IpName: GT_OR2
SymbolParameters
End
End
Texts
End
Links
End
