<h1 id="SymphonyTest-benchplusargs&amp;command-linecompilerdirectives:-SymphonyTest-benchplusargs"><strong>Symphony Test-bench plusargs</strong></h1><h2 id="SymphonyTest-benchplusargs&amp;command-linecompilerdirectives:-Using+seqrun-timeplusarg:"><strong>Using +seq run-time plusarg :</strong></h2><p><strong style="letter-spacing: 0.0px;">Structure of</strong><strong style="letter-spacing: 0.0px;"> +seq</strong><strong style="letter-spacing: 0.0px;"> run</strong><strong style="letter-spacing: 0.0px;">-</strong><strong style="letter-spacing: 0.0px;">time plusarg :</strong></p><p><em> </em><strong>+</strong><strong>seq</strong><strong><em>=</em></strong><em>P</em><em>hase-</em><em>O</em><em>rder-</em><em>S</em><em>equence_name-</em><em>I</em><em>nitiator</em><em>_number&gt;</em><strong><em>,</em></strong><strong>+seq</strong><strong><em>=</em></strong><em>&lt;P</em><em>hase-</em><em>O</em><em>rder-</em><em>S</em><em>equence_name-</em><em>I</em><em>nitiator</em><em>_number&gt;</em><strong><em>….,</em></strong><strong>+seq</strong><strong><em>=</em></strong><em>&lt;P</em><em>hase-</em><em>O</em><em>rder-</em><em>S</em><em>equence_name-</em><em>I</em><em>nitiator</em><em>_number&gt;</em></p><p><br/></p><p>Here,</p><p><strong>Phase =</strong> Name of phase in which stimulus is generated. Mostly we use main phase.</p><p><strong>Order =</strong> Order of traffic generation on that particular interface.</p><p><strong>Sequence_name =</strong> Give your sequence name here.</p><p><strong>Initiator</strong><strong>_number</strong><strong> =</strong> Specify  number of initiator interface.</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16156133/image2020-10-10_11-39-16.png?api=v2"></span></p><p><br/></p><p>Below are some variations of <strong><em>+seq</em></strong> run-time plusargs and see its effect on stimulus. When +seq is being used, It becomes directed test, then user has to be specific about Phase, Order of intended sequence, Sequence name, and Initiator number.</p><p><strong>Run</strong><strong>-</strong><strong>command:</strong></p><p>runsim -e top_axi_axi -t axi4_multi_beat_wr -c maestro_4x4_AXI4_64_256_256_256_32_AXI4_32_32_32_256_256 -w -n 5 -so <strong>&lt;runtime_argument&gt;</strong></p><p><br/></p><p><strong style="font-size: 16.0px;letter-spacing: -0.006em;">Traffic in a sequential manner</strong><strong style="font-size: 16.0px;letter-spacing: -0.006em;"><em> :</em></strong></p><p><strong style="letter-spacing: 0.0px;"><em>A) runtime_argument</em></strong><strong style="letter-spacing: 0.0px;"><em>=</em></strong><strong style="letter-spacing: 0.0px;"> </strong><span style="letter-spacing: 0.0px;">“+seq=main-</span><strong style="letter-spacing: 0.0px;">0</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_0-0,+seq=main-</span><strong style="letter-spacing: 0.0px;">1</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_1-1,+seq=main-</span><strong style="letter-spacing: 0.0px;">2</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_2-2”</span></p><p><span style="letter-spacing: 0.0px;">After applying above run-time argument, you can see that axi4_sequences are generating traffic in order according to order in argument.</span></p><p>First<strong> Sequence - </strong><strong>axi4_sequence_0</strong> generates traffic on <strong>I</strong><strong>nitiator</strong><strong>-</strong><strong>0</strong> until sequence finishes as it has been given <strong>order</strong><strong> - </strong><strong>0</strong>. Next comes <strong>sequence - </strong><strong>axi4_sequence_1</strong> to generate traffic on <strong>I</strong><strong>nitiator</strong><strong>-1</strong> as it has been given <strong>order</strong><strong> - 1 </strong>and then <strong>sequence - </strong><strong>axi4_sequence_</strong><strong>2</strong> to generate traffic on <strong>I</strong><strong>nitiator</strong><strong>-2</strong> as it has been given <strong>order</strong><strong> - 2</strong>. <strong>Initiator</strong><strong>-</strong><strong>3</strong> does not have any traffic during the simulation since It is not mentioned explicitly using +seq.</p><p><span style="letter-spacing: 0.0px;">So, In this case, </span><strong style="letter-spacing: 0.0px;">axi4_sequence_0</strong><span style="letter-spacing: 0.0px;">, </span><strong style="letter-spacing: 0.0px;">axi4_sequence_</strong><strong style="letter-spacing: 0.0px;">1</strong><span style="letter-spacing: 0.0px;">, </span><strong style="letter-spacing: 0.0px;">axi4_sequence_</strong><strong style="letter-spacing: 0.0px;">2</strong><span style="letter-spacing: 0.0px;"> would generate stimulus one after another on </span><strong style="letter-spacing: 0.0px;">Initiator-0, Initiator-1, Initiator-2</strong><span style="letter-spacing: 0.0px;"> interfaces in sequential manner. No traffic on </span><strong style="letter-spacing: 0.0px;">Initiator-3</strong><span style="letter-spacing: 0.0px;"> would be generated.</span></p><p><br/></p><p><em><strong style="letter-spacing: 0.0px;">B) runtime_argument</strong><strong style="letter-spacing: 0.0px;">= </strong></em><span style="letter-spacing: 0.0px;">“+seq=main-</span><strong style="letter-spacing: 0.0px;">2</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_0-0,+seq=main-</span><strong style="letter-spacing: 0.0px;">0</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_1-1,+seq=main-</span><strong style="letter-spacing: 0.0px;">1</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_2-2”</span></p><p>Here, Looking at the order, <strong>axi4_sequence_</strong><strong>1</strong>, <strong>axi4_sequence_</strong><strong>2</strong>, <strong>axi4_sequence_</strong><strong>0</strong> would generate stimulus on <strong>Initiator-1, Initiator-2, Initiator-0</strong> interfaces in a sequential manner. No traffic on <strong>Initiator-3</strong> would be generated.</p><p><br/></p><p><em><strong style="letter-spacing: 0.0px;">C) runtime_argument</strong><strong style="letter-spacing: 0.0px;">=</strong></em><span style="letter-spacing: 0.0px;">“+seq=main-</span><strong style="letter-spacing: 0.0px;">1</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_0-0,+seq=main-</span><strong style="letter-spacing: 0.0px;">2</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_1-1,+seq=main-</span><strong style="letter-spacing: 0.0px;">0</strong><span style="letter-spacing: 0.0px;">-axi4_sequence_2-2”</span></p><p><span style="letter-spacing: 0.0px;">Here, Looking at the order, </span><strong style="letter-spacing: 0.0px;">axi4_sequence_</strong><strong style="letter-spacing: 0.0px;">2</strong><span style="letter-spacing: 0.0px;">, </span><strong style="letter-spacing: 0.0px;">axi4_sequence_</strong><strong style="letter-spacing: 0.0px;">0</strong><span style="letter-spacing: 0.0px;">, </span><strong style="letter-spacing: 0.0px;">axi4_sequence_</strong><strong style="letter-spacing: 0.0px;">1</strong><span style="letter-spacing: 0.0px;"> would generate stimulus one after another on </span><strong style="letter-spacing: 0.0px;">Initiator-2, Initiator-0, Initiator-1</strong><span style="letter-spacing: 0.0px;"> interfaces in a sequential manner. No traffic on </span><strong style="letter-spacing: 0.0px;">Initiator-3</strong><span style="letter-spacing: 0.0px;"> would be generated.</span></p><p><br/></p><p><strong style="font-size: 16.0px;letter-spacing: -0.006em;"><strong>Concurrent traffic :</strong></strong></p><p><strong>runtime_argument</strong><strong> = </strong>“+seq=main-<strong>0</strong>-axi4_sequence_0-0,+seq=main-<strong>0</strong>-axi4_sequence_1-1,+seq=main-<strong>0</strong>-       axi4_sequence_2-2”</p><p><strong>runtime_argument</strong><strong> = </strong>“+seq=main-<strong>1</strong>-axi4_sequence_0-0,+seq=main-<strong>1</strong>-axi4_sequence_1-1,+seq=main-<strong>1</strong>-       axi4_sequence_2-2”</p><p><strong>runtime_argument</strong><strong> = </strong>“+seq=main-<strong>2</strong>-axi4_sequence_0-0,+seq=main-<strong>2</strong>-axi4_sequence_1-1,+seq=main-<strong>2</strong>-       axi4_sequence_2-2”</p><p><span style="letter-spacing: 0.0px;">Here, you can see that </span><strong style="letter-spacing: 0.0px;">order</strong><span style="letter-spacing: 0.0px;"> of all axi sequences are same. In case </span><strong style="letter-spacing: 0.0px;">order</strong><span style="letter-spacing: 0.0px;"> is same (any number 0, 1, or 2), all axi sequences would generate traffic on its respective initiator in parallel.</span></p><p><br/></p><p><strong style="font-size: 16.0px;letter-spacing: -0.006em;"><strong>Don’t use cases :</strong></strong></p><p><strong style="letter-spacing: 0.0px;"><em>A) runtime_argument</em></strong><strong style="letter-spacing: 0.0px;"><em>=</em></strong><strong style="letter-spacing: 0.0px;"> </strong><span style="letter-spacing: 0.0px;">&quot;+seq=main-0-axi4_sequence_0-0,+seq=main-1-axi4_sequence_0-1, +seq=main-2-axi4_sequence_0-2&quot;</span></p><p><strong style="letter-spacing: 0.0px;"><em>Getting below error:</em></strong></p><p>UVM_FATAL /home/urvishp/sym_18june20/hw-sym/dv/debug/top_axi_axi/maestro_4x4_AXI4_64_256_256_256_32_AXI4_32_32_32_256_256/dv/<a class="external-link" href="http://axi4_driver_1.sv" rel="nofollow">axi4_driver_1.sv</a>(991) @ 98148 ns: uvm_test_top.top_tb.axi4_master_agent[1].axi4_driver_i1 [axi4_driver_i1] cast failed from req to axi4_txn</p><p><strong style="letter-spacing: 0.0px;"><em>Reason:</em></strong></p><p>axi4_sequence should be different in all <strong>+seq</strong> arguments. <strong>Sequence - </strong><strong>axi4_sequence_0</strong> is used for all <strong>+seq</strong> plusargs which is invalid.</p><p><br/></p><p><em><strong style="letter-spacing: 0.0px;">B) runtime_argument</strong><strong style="letter-spacing: 0.0px;">= </strong></em><span style="letter-spacing: 0.0px;">&quot;+seq=main-0-axi4_sequence_0-0,+seq=main-1-axi4_sequence_0-1, +seq=main-2-axi4_sequence_0-2&quot;</span></p><p><strong style="letter-spacing: 0.0px;"><em>Getting below error:</em></strong></p><p><span style="letter-spacing: 0.0px;">UVM_FATAL /home/urvishp/sym_18june20/hw-sym/dv/debug/top_axi_axi/maestro_4x4_AXI4_64_256_256_256_32_AXI4_32_32_32_256_256/dv/</span><a class="external-link" href="http://axi4_driver_2.sv" rel="nofollow" style="letter-spacing: 0.0px;">axi4_driver_2.sv</a><span style="letter-spacing: 0.0px;">(991) @ 1500 ns: uvm_test_top.top_tb.axi4_master_agent[2].axi4_driver_i2 [axi4_driver_i2] cast failed from req to axi4_txn</span></p><p><strong style="letter-spacing: 0.0px;"><em>Reason:</em></strong></p><p>You can not generate traffic on an interface with another axi4_sequence. </p><p>For “+seq=main-1-axi4_sequence_0-1”, <strong>Sequence - </strong><strong>axi4_sequence_0</strong><strong> </strong>can not be used to generate traffic on Initiator-1.</p><p><br/></p><p class="auto-cursor-target">
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 <strong style="letter-spacing: 0.0px;">More Plusargs:</strong></p><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 5.1716%;"/><col style="width: 4.54474%;"/><col style="width: 4.85817%;"/><col style="width: 4.85817%;"/><col style="width: 5.01489%;"/><col style="width: 5.09325%;"/><col style="width: 5.09325%;"/><col style="width: 5.87682%;"/><col style="width: 6.03354%;"/><col style="width: 6.1119%;"/><col style="width: 6.19025%;"/><col style="width: 6.73876%;"/><col style="width: 6.81711%;"/><col style="width: 6.89547%;"/><col style="width: 20.6864%;"/></colgroup><tbody><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd"><div class="content-wrapper"><p><strong title="">Sr. No.</strong></p></div></td><td colspan="6" data-highlight-colour="#ffebe6" style="width: 29.5617%;" class="confluenceTd"><strong title="">Plusargs</strong></td><td colspan="7" data-highlight-colour="#ffebe6" style="width: 44.4601%;" class="confluenceTd"><strong title="">Description</strong></td><td data-highlight-colour="#ffebe6" style="width: 20.2826%;" class="confluenceTd"><strong title="">Example usage</strong></td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">1</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_cmd=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">If value of this parameter is 1 then all transactions will be of write for that interface.<br title=""/>If value of this parameter is 0 then all transactions will be of read for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i0_cmd=1&quot; (for write)<br title=""/>&quot;+axi4_item_i0_cmd=0&quot; (for read)</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">2</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awid=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="text-align: left;width: 44.4601%;" class="confluenceTd">Generate desired awid as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awid=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">3</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awaddr=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awaddr as per your requirement on desired interface (Interface_name).<br title=""/>NOTE: Take care of &quot;pamBaseAddr&quot; json parameter</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awaddr=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">4</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awlen=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awlen as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awlen=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">5</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awsize=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awsize as per your requirement on desired interface (Interface_name) <br title=""/>if narrow transfer supported for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awsize=3&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">6</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awburst=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awburst as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awburst=1&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">7</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awlock=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awlock as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awlock=0&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">8</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awcache=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awcache as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awcache=11&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">9</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awprot=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awprot as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awprot=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">10</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_awuser=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired awuser as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_awuser=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">11</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arid=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arid as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arid=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">12</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_araddr=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired araddr as per your requirement on desired interface (Interface_name).<br title=""/>NOTE: Take care of &quot;pamBaseAddr&quot; json parameter</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_araddr=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">13</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arlen=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arlen as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arlen=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">14</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arsize=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arsize as per your requirement on desired interface (Interface_name).<br title=""/>if narrow transfer supported for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arsize=3&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">15</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arburst=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arburst as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arburst=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">16</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arlock=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arlock as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arlock=0&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">17</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arcache=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arcache as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arcache=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">18</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_arprot=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired arprot as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_arprot=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">19</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_aruser=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">Generate desired aruser as per your requirement on desired interface (Interface_name).</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i1_aruser=5&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd"><p>20</p></td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_sequential_ids=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">If value of this parameter is 0 then axid would be random for that interface.<br title=""/>If value of this parameter is 1 then axid would be in sequential order for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd"><p>&quot;+axi4_item_i1_sequential_ids=1&quot;</p></td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">21</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_wstrb_all_1=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">If value of this parameter is 1 then seq_item generates wstrb value which has all 1’s and no 0’s <br title=""/>in between two consecutive 1’s.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i0_wstrb_all_1=1&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">22</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_narrow=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">If value of this parameter is 1 then transfer would be narrow for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i0_narrow=1&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">23</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_modifiable=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">If value of this parameter is 1 then cache memory would be modifiable for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i0_modifiable=1&quot;</td></tr><tr><td data-highlight-colour="#ffebe6" style="width: 5.23691%;" class="confluenceTd">24</td><td colspan="6" data-highlight-colour="#deebff" style="width: 29.5617%;" class="confluenceTd"> +axi4_item_&lt;interface_name&gt;_bufferable=&lt;value&gt;</td><td colspan="7" data-highlight-colour="#deebff" style="width: 44.4601%;" class="confluenceTd">If value of this parameter is 1 then cache memory would be bufferable for that interface.</td><td data-highlight-colour="#deebff" style="width: 20.2826%;" class="confluenceTd">&quot;+axi4_item_i0_bufferable=1&quot;</td></tr></tbody></table></div><p class="auto-cursor-target"><strong>NOTE</strong>: ex:  To apply burst type to all interfaces use: &quot;+awburst=1&quot; . Similarly for any other plusargs.</p><h2 id="SymphonyTest-benchplusargs&amp;command-linecompilerdirectives:-SettingAXI4VIPdelaysvia+ARGS:"><strong><strong>Setting AXI4 VIP delays via +ARGS:</strong></strong></h2><p><em>Master VIP delays:</em><br/>// ------ AW delays ------ //<br/>rand int awdelay; int awdelay_min; int awdelay_max;<br/>// ------ AR delays ------ //<br/>rand int ardelay; int ardelay_min; int ardelay_max;<br/>// ------ W delays ------ //<br/>rand int wdelay[]; int wdelay_min; int wdelay_max;<br/>// ------ R delays ------ //<br/>rand int r_ready_delay; int r_ready_delay_min; int r_ready_delay_max;<br/>// ------ B delays ------ //<br/>rand int b_ready_delay; int b_ready_delay_min; int b_ready_delay_max;</p><p><br/><em>Slave VIP delays:</em><br/>// ------ AW delays ------ //<br/>rand int aw_ready_delay; int aw_ready_delay_min; int aw_ready_delay_max;<br/>// ------ W delays ------ //<br/>rand int w_ready_delay; int w_ready_delay_min; int w_ready_delay_max;<br/>// ------ AR delays ------ //<br/>rand int ar_ready_delay; int ar_ready_delay_min; int ar_ready_delay_max;<br/>// ------ R delays ------ //<br/>rand int rdelay[]; int rdelay_min; int rdelay_max;<br/>// ------ B delays ------ //<br/>rand int bdelay; int bdelay_min; int bdelay_max;</p><p><br/>All min and max delays can be set from plusargs</p><p>The AXI4 driver can set : aw_ready_delay, w_ready_delay, ar_ready_delay, r_ready_delay, b_ready_delay, bdelay, rdelay</p><p>The master VIP axi4_seq_item can set : awdelay, ardelay, wdelay</p><p>The slave VIP axi4_seq_item can set : aw_ready_delay, w_ready_delay, ar_ready_delay<br/>To give delays from slave sequence the plusarg &quot;axi4_slave_delay_seq_item_control&quot; has to be passed otherwise delays are randomized in the driver</p><p>Eg for plusarg:-<br/>runsim -e top_axi_axi -c maestro_4x4_axi_axi_exclusive_coverage_20jul20 -t axi4_single_beat_uniq_id_across_init_exc -w -so &quot;+ar_ready_delay_min=0,+ar_ready_delay_max=30,+axi4_slave_delay_seq_item_control=1&quot;</p><p><br/></p><p>Constraint explanation for channel delay:-<br/>IF   <br/>value of max_delay and min delay differance &gt; 5 then :       xdelay is distributed in the following conditions-<br/>[min_delay : min_delay+ roundoff value of ((max_delay-min_delay)/10)] :/ 10 (Distribute in 10 priority) <br/>[min_delay + roundoff value of ((max_delay-min_delay)/10)+1 : max_delay - roundoff value of ((max_delay-min_delay)/10)] :/80 (Distribute in 80 priority)<br/>[max_delay - roundoff value of ((max_delay-min_delay)/10)+1 : max_delay ] :/ 10 (Distribute in 10 priority)</p><p>ELSE<br/>min_delay &lt;= xdelay ; xdelay &lt;= max_delay<br/><br/>Here xdelay = awdelay , wdelay , bdelay , ardelay , rdelay, aw_ready_delay , w_ready_delay , b_ready_delay , ar_ready_delay , r_ready_delay</p><p>For roundoff:<br/>If roundoff value for real number &gt;= 0.5 it takes ceil value<br/>If roundoff value for real number &lt; 0.5 it takes floor value</p><h2 id="SymphonyTest-benchplusargs&amp;command-linecompilerdirectives:-SettingAPBVIPdelaysvia+ARGS:"><strong>Setting APB VIP delays via +ARGS:</strong></h2><p><em>Master VIP delays:</em></p><p>//------- APB master seq item-------//<br/>rand int inter_txn_delay; int apb_inter_txn_dly_min; int apb_inter_txn_dly_max;</p><p>//------- APB master driver-------//</p><p>rand int apb_mst_delay; int apb_mst_delay_min; int apb_mst_delay_max;</p><p><br/></p><p><em>Slave VIP delays:</em><br/>// ------ APB slave driver ------ //</p><p>rand int apb_slv_delay; int apb_slv_delay_min; int apb_slv_delay_max;</p><p><br/></p><p>Constraint explanation for delay:-<br/>IF   <br/>value of max_delay and min delay differance &gt; 5 then :       xdelay is distributed in the following conditions-<br/>[min_delay : min_delay+ roundoff value of ((max_delay-min_delay)/10)] :/ 10 (Distribute in 10 priority) <br/>[min_delay + roundoff value of ((max_delay-min_delay)/10)+1 : max_delay - roundoff value of ((max_delay-min_delay)/10)] :/80 (Distribute in 80 priority)<br/>[max_delay - roundoff value of ((max_delay-min_delay)/10)+1 : max_delay ] :/ 10 (Distribute in 10 priority)</p><p>ELSE<br/>min_delay &lt;= xdelay ; xdelay &lt;= max_delay<br/><br/>Here xdelay = inter_txn_delay, apb_mst_delay, apb_slv_delay</p><p>For roundoff:<br/>If roundoff value for real number &gt;= 0.5 it takes ceil value<br/>If roundoff value for real number &lt; 0.5 it takes floor value</p><h1 class="auto-cursor-target" id="SymphonyTest-benchplusargs&amp;command-linecompilerdirectives:-Command-linecompilerdirectives:"><strong>Command-line compiler directives :</strong></h1><p><br/></p><p><br/></p><p><br/></p><p><br/></p>