# Verilog Digital Design Repository

![GitHub last commit](https://img.shields.io/github/last-commit/designbyadil-dev/verilog-digital-design)
![GitHub repo size](https://img.shields.io/github/repo-size/designbyadil-dev/verilog-digital-design)
![Verilog](https://img.shields.io/badge/Verilog-FF0000?style=flat&logo=verilog)

Welcome to my Verilog Digital Design repository! This collection contains various digital design projects implemented in Verilog HDL, ranging from basic combinational circuits to more complex sequential systems.

## ğŸ“Œ Table of Contents
- [Introduction](#-introduction)
- [Projects](#-projects)
- [Directory Structure](#-directory-structure)
- [Getting Started](#-getting-started)
- [Tools Required](#-tools-required)
- [Contact](#-contact)

## ğŸŒŸ Introduction
This repository serves as both a learning resource and a portfolio of my work in digital design using Verilog HDL. Each project includes:
- Verilog source code
- Testbenches for verification
- Documentations explaining the design

## ğŸš€ Projects


# TODO



## ğŸ“‚ Directory Structure
```
# TODO

```

## ğŸ›  Getting Started
To use any of these designs:

1. Clone the repository:
   ```bash
   git clone https://github.com/designbyadil-dev/verilog-digital-design.git
   ```

2. Navigate to the project folder of interest:
   ```bash
   cd verilog-digital-design/combinational_logic_design/mux4to1
   ```

3. Compile and simulate using your preferred Verilog simulator (see Tools section).

## ğŸ”§ Tools Required
- **Simulation Tools**:
  - [ModelSim](https://www.mentor.com/products/fv/modelsim/)
  - [XSIM (Vivado)](https://www.xilinx.com/products/design-tools/vivado.html)
  
- **Synthesis Tools**:
  - Xilinx Vivado
  - Intel Quartus Prime
  - Yosys (Open-source)

- **Waveform Viewers**:
  - GTKWave
  - ModelSim Wave Viewer


## ğŸ“§ Contact
- GitHub: [@designbyadil-dev](https://github.com/designbyadil-dev)  
- Email: [kushamsn@gmail.com](mailto:kushamsn@gmail.com)



---

â­ Feel free to star the repository if you find it useful! â­
