{"vcs1":{"timestamp_begin":1730988402.517585162, "rt":3.01, "ut":1.68, "st":0.29}}
{"vcselab":{"timestamp_begin":1730988405.617761420, "rt":1.25, "ut":0.22, "st":0.22}}
{"link":{"timestamp_begin":1730988406.935172103, "rt":0.36, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730988401.733518436}
{"VCS_COMP_START_TIME": 1730988401.733518436}
{"VCS_COMP_END_TIME": 1730988412.888532831}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335576}}
{"stitch_vcselab": {"peak_mem": 231600}}
