# Verilog

————————————————————protocol————————————————————

————————————————UART————————————————

[Uart_TX同步式設計(SOL1)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Uart_TX%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88(SOL1)%20ffae929188a545e193507076bc67a99b.md)

[Uart_TX同步式設計(SOL2)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Uart_TX%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88(SOL2)%202d8c5d01a53342a38f62c0d4fde84c3d.md)

[Uart_RX同步式設計](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Uart_RX%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88%20bec6a4dac41143d88c528f8186dce589.md)

[usage_Uart_TX_hw1(數位系統)(use SOL2)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_Uart_TX_hw1(%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1)(use%20SOL2)%209197c8373eba4578a3ac5ca040a301c6.md)

[Board Uart RX&TX傳輸](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Board%20Uart%20RX&TX%E5%82%B3%E8%BC%B8%201be30f06dcc34a0c8d58d1c88cda0443.md)

————————————————SPI————————————————

[SPI(非同步設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/SPI(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%204c4582a3e31c4d878db608660d1ed0dc.md)

[usage_SPI_sim(非同步設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_SPI_sim(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%200c725b07236b4251acdf1076161632d1.md)

[jie_MAX_7219(非同步設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/jie_MAX_7219(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%20537f9e5b555b4c8b9c93d8cbe2ae4a52.md)

[SPI(同步式設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/SPI(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)%206b2fd0fc5c554db4a08020b0f6c9a9de.md)

[SPI(同步式設計+finish持續一個clk_sys)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/SPI(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88+finish%E6%8C%81%E7%BA%8C%E4%B8%80%E5%80%8Bclk_sys)%2082387958fce242c9bc6a1adc3e84fea3.md)

[SPI_8bit(同步式設計)(含Read/Write)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/SPI_8bit(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(%E5%90%ABRead%20Write)%20ae5e7cb2609e4286a8a61b0d6293cd5e.md)

[usage_SPI_sim(同步式設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_SPI_sim(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)%20f1da81ce6d084f35ac967bb3cefef9df.md)

[jie_MAX_7219(SPI協定點矩陣)(同步式設計)(1MHZ)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/jie_MAX_7219(SPI%E5%8D%94%E5%AE%9A%E9%BB%9E%E7%9F%A9%E9%99%A3)(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(1MHZ)%207dba4f6cbae34619a4ea68d9af0d17ff.md)

[uasge_SPI_4wire(1MHZ)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/uasge_SPI_4wire(1MHZ)%20a1a2ee800e9742379d2f95a74ed12aa3.md)

[Usage 4 wire SPI on hw2(交出去的版本)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Usage%204%20wire%20SPI%20on%20hw2(%E4%BA%A4%E5%87%BA%E5%8E%BB%E7%9A%84%E7%89%88%E6%9C%AC)%2039a925f4a987472e88e001244690f647.md)

[usage_SPI_4wire_8bit_hw2(修改後的版本)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_SPI_4wire_8bit_hw2(%E4%BF%AE%E6%94%B9%E5%BE%8C%E7%9A%84%E7%89%88%E6%9C%AC)%20dfd532fb7a7145b4ab8f15aeef8b382d.md)

————————————————I2C————————————————

[I2C(origine)(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C(origine)(%E6%9C%AA%E5%90%ABtick)%20aafd638963a34ac395389d731a90b9c8.md)

[I2C_control(27bit)(sol2)(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_control(27bit)(sol2)(%E6%9C%AA%E5%90%ABtick)%205d66b1fed8234d03a6806dd62b7ac81a.md)

[I2C_write(27bit)(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_write(27bit)(%E6%9C%AA%E5%90%ABtick)%20dd1f3e31607a49d882769f0a7bb09a38.md)

[I2C_control(18bit)(sol2)(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_control(18bit)(sol2)(%E6%9C%AA%E5%90%ABtick)%2059d8a15569ca4e7cafce46122798cfe0.md)

[I2C_write(18bit)(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_write(18bit)(%E6%9C%AA%E5%90%ABtick)%20d3cdae176f124fca98b28ddda1b25f8b.md)

[I2C_control_R_W(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_control_R_W(%E6%9C%AA%E5%90%ABtick)%20264906d0399042229eec7379dcc2f255.md)

[I2C_write_R_W(未含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_write_R_W(%E6%9C%AA%E5%90%ABtick)%206dae1f2582b746b69bb998a204bfb46e.md)

[usage I2C on BH1750](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage%20I2C%20on%20BH1750%2043424a927b76470280d75f2a0d717616.md)

————————————————

[I2C_control(27bit)(同步式設計)(含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_control(27bit)(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(%E5%90%ABtick)%20c91f1e662743429e92b41a9ebb79eca3.md)

[I2C_write(27bit)(同步式設計)(100kHZ)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_write(27bit)(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(100kHZ)%203b954ffc4dea4a4d917380f95adafb8e.md)

————————————————

[I2C_control_R_W(同步式設計)(含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_control_R_W(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(%E5%90%ABtick)%20c5bfbe723cc844b8babcb36a28e30669.md)

[I2C_write_R_W(同步式設計)(100kHZ)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_write_R_W(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(100kHZ)%20f71c03a880504732a256b3e7d27e691c.md)

————————————————

[I2C_control_adjustable(adjustable)(同步式設計)(含tick)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_control_adjustable(adjustable)(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(%E5%90%ABtick)%2045fa2be488c9402087326b057d5cdc92.md)

[I2C_write_adjustable(同步式設計)(500kHZ)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/I2C_write_adjustable(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)(500kHZ)%20701efea37f2941bc84c84fb64db4c5e0.md)

————————————————

[usage_I2C_write_R_W](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_I2C_write_R_W%2024841f7b1a5d4c8595c41bd52dd770b2.md)

[usage_I2C_write_adjustable](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_I2C_write_adjustable%20687495acd0384f3ba8d287e3dbc83f52.md)

[hw3](Verilog%207c32a942265d45f6b74ecc0b0898e03a/hw3%209f01092b49314c8986d43941b970e16b.md)

[hw3_improve](Verilog%207c32a942265d45f6b74ecc0b0898e03a/hw3_improve%208005051815034a109c5f1a0c6bbc4179.md)

[hw3_perfect](Verilog%207c32a942265d45f6b74ecc0b0898e03a/hw3_perfect%20cf6891640977461298a4e804fee3fa43.md)

————————————————oneWire————————————————

[AM2302_master(溫溼度)(hw4)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/AM2302_master(%E6%BA%AB%E6%BA%BC%E5%BA%A6)(hw4)%204767215d1fcf42049b8e9ad83202aa8b.md)

————————————————DE2-115 Board————————————————

[LCD(非同步設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/LCD(%E9%9D%9E%E5%90%8C%E6%AD%A5%E8%A8%AD%E8%A8%88)%200cd1341f9e2542cb991d5e43c148bb62.md)

[LCD(同步式設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/LCD(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)%204e81016ec69e49c6be22be439b6c9131.md)

[LCD Library(同步式設計)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/LCD%20Library(%E5%90%8C%E6%AD%A5%E5%BC%8F%E8%A8%AD%E8%A8%88)%207649f2bc50e244f08087d14a48a0ccdd.md)

[usage_LCD](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_LCD%20b49540a1e9094459ae0c0a831c909863.md)

[Board](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Board%205136db1715144b3ba390bdb1e8d7f8c0.md)

[IR_RECEIVE_Terasic](Verilog%207c32a942265d45f6b74ecc0b0898e03a/IR_RECEIVE_Terasic%2019165803765d41a3a96a5006689ea3a8.md)

[IR_RX](Verilog%207c32a942265d45f6b74ecc0b0898e03a/IR_RX%2086c99159ccd9424c988b6f4ef7a2577a.md)

[IR_TX](Verilog%207c32a942265d45f6b74ecc0b0898e03a/IR_TX%20f1e6ab833555499088d03150307de8bf.md)

[IR_RX improve](Verilog%207c32a942265d45f6b74ecc0b0898e03a/IR_RX%20improve%204fa923245a4448a68b499af2a9556b92.md)

[LCD_control](Verilog%207c32a942265d45f6b74ecc0b0898e03a/LCD_control%20eb4469f82b8f416da406d7efb9dca2c1.md)

[LCD_control improve](Verilog%207c32a942265d45f6b74ecc0b0898e03a/LCD_control%20improve%20b280c4c5c59d4e7fb9c62441fc817441.md)

[lab1](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab1%20903247b3d70446f18e60113688c8d517.md)

[lab1_improve4](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab1_improve4%20e38702d68b20463680a0500a2cccc664.md)

[lab2](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab2%204f7594fb6bb841c4b6114f9eb3d7f312.md)

[lab3](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab3%20d3b3bbed199646a99c0efa874f48d63f.md)

[lab4](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab4%20e9655fa069ff473895910c2fdbb6d0c5.md)

————————————————數位系統設計實習————————————————

[lab1_improve4](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab1_improve4%202185399ecb904400aaf79b4ea0d34c6e.md)

[lab2](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab2%20854dd517204c4a57aaf1cad96afbd72d.md)

[lab3](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab3%20fce71290553f43d6b55d20bd3b536ac1.md)

[lab4](Verilog%207c32a942265d45f6b74ecc0b0898e03a/lab4%20106a74f545c141048d9784602cbc6a52.md)

————————————————數位系統設計正課————————————————

[usage_Uart_TX_hw1(數位系統)(use SOL2)(hw1)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_Uart_TX_hw1(%E6%95%B8%E4%BD%8D%E7%B3%BB%E7%B5%B1)(use%20SOL2)(hw1)%20d7df8842f3d3436abf9254ed2a72a7f0.md)

[usage_SPI_4wire_8bit_hw2(修改後的版本)(hw2)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/usage_SPI_4wire_8bit_hw2(%E4%BF%AE%E6%94%B9%E5%BE%8C%E7%9A%84%E7%89%88%E6%9C%AC)(hw2)%20b4623e24166345098d90e097e330606a.md)

[hw3_perfect](Verilog%207c32a942265d45f6b74ecc0b0898e03a/hw3_perfect%205bfc3ccaff714ccba7b9c0144e8e5599.md)

[AM2302_master(溫溼度)(hw4)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/AM2302_master(%E6%BA%AB%E6%BA%BC%E5%BA%A6)(hw4)%20cb6680fb754b41e6bdfecb3e75ef7fe9.md)

——————————————————CIC Cell Based——————————————————

[B](Verilog%207c32a942265d45f6b74ecc0b0898e03a/B%20ed7f4504e89447f0ac4fc808dfa68c8e.md)

[E](Verilog%207c32a942265d45f6b74ecc0b0898e03a/E%205d71cce6b9b54b5dae71220c3874d26b.md)

——————————————————專題——————————————————

[operations](Verilog%207c32a942265d45f6b74ecc0b0898e03a/operations%20b9f764c6dbf5415084953632b6ad2882.md)

[operations(add SMUL)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/operations(add%20SMUL)%203d8e0711608b49f99dc639b151f1888b.md)

——————————————————乘除法器——————————————————

[32-bits乘法器(Booth演算法)](Verilog%207c32a942265d45f6b74ecc0b0898e03a/32-bits%E4%B9%98%E6%B3%95%E5%99%A8(Booth%E6%BC%94%E7%AE%97%E6%B3%95)%201a9e650f129744f0817c0739fa393406.md)

——————————————————others——————————————————

[Cordic](Verilog%207c32a942265d45f6b74ecc0b0898e03a/Cordic%2058876ecbcc1d479e9f6a1c7926cba79d.md)

——————————————————波形數字改文字——————————————————

```verilog
virtual type { {4'd0 NOT} {4'd1 AND} {4'd2 OR} {4'd3 XOR} {4'd4 Addition(In-Place)} {4'd5 Addition(Out-Of-Place)} {4'd6 Subtraction(In-Place)} {4'd7 Subtraction(Out-Of-Place)} {4'd8 Multiplication} {4'd9 SMultiplication} {4'd10 two_complement} {4'd11 Absolute}} mode_type

virtual function {(mode_type)/UUT/mode} mode_state
 
add wave -color red /UUT/mode_state
```

[verilog乘法器的設計](https://www.itread01.com/content/1534348954.html)

[iT邦幫忙](Verilog%207c32a942265d45f6b74ecc0b0898e03a/iT%E9%82%A6%E5%B9%AB%E5%BF%99%20bf7278612d044387862734abacda9d98.md)

———————————————————數位濾波器———————————————————

————————others data————————

[blockingVSnonblocking](Verilog%207c32a942265d45f6b74ecc0b0898e03a/blockingVSnonblocking%2035869a9639f04cb89e63dc166101cca8.md)

[DE2-115 開發紀錄: 硬體認識](https://coldnew.github.io/7a67f04e/)

[Projects :: OpenCores](https://opencores.org/projects)

[fpga4fun.com - where FPGAs are fun](https://www.fpga4fun.com/)

[](http://b2.hlvs.ylc.edu.tw/ezfiles/3/1003/img/106/20140421085729.pdf)

[在Modelsim仿真中显示状态机名称_a956969071的博客-CSDN博客](https://blog.csdn.net/a956969071/article/details/82687468)
