/home/shinuohui/code/Spring-rCore/ch6/os/target/riscv64gc-unknown-none-elf/debug/build/riscv-3e12e673906c128f/out