library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.Numeric_std.all;

entity Counter_V2 is
 port(
	 count: in std_logic;
	 enable: in std_logic;
	 reset: in std_logic;
	 load: in std_logic;
	 upDown: in std_logic;
	 dataIn: in std_logic_vector(7 downto 0);
	 outputNum: out std_logic_vector(7 downto 0);
 );
 end Counter_v2;
 
 
 architecture V2 of Counter_V2
	signal number: unsigned(7 downto 0);
 begin
 
	process(reset,load,count)
	begin
	
	if reset = '0' then
	
		number <= "00000000";
	
	elsif load = '0' then
	
		number <= dataIn;
	
	else
		if rising_edge(count) and enable = '1' then
			if upDown = '0' then
				number <= number + 1;
			else
				number <= number - 1			
			end if;
		
		end if;
	
	end if;
	
	
	
	
	end process;
 
	outputNum <= number;
 
	
	

 
 end V2;
