Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 12 09:37:33 2025
| Host         : DESKTOP-800PLQ8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Digit_Tube_timing_summary_routed.rpt -pb Digit_Tube_timing_summary_routed.pb -rpx Digit_Tube_timing_summary_routed.rpx -warn_on_violation
| Design       : Digit_Tube
| Device       : 7a100tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  212         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (212)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (550)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (212)
--------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (550)
--------------------------------------------------
 There are 550 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  565          inf        0.000                      0                  565           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           565 Endpoints
Min Delay           565 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.443ns  (logic 5.137ns (26.423%)  route 14.306ns (73.577%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.367     5.903    tube/Q[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.148     6.051 r  tube/SEG_OBUF[7]_inst_i_33/O
                         net (fo=2, routed)           3.128     9.178    tube/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X87Y65         LUT5 (Prop_lut5_I0_O)        0.158     9.336 r  tube/SEG_OBUF[7]_inst_i_10/O
                         net (fo=5, routed)           2.488    11.824    tube/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X88Y107        LUT4 (Prop_lut4_I3_O)        0.362    12.186 r  tube/SEG_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.878    13.064    HelloHdU/SEG[1]
    SLICE_X88Y111        LUT6 (Prop_lut6_I0_O)        0.148    13.212 r  HelloHdU/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.446    15.658    SEG_OBUF[1]
    B3                   OBUF (Prop_obuf_I_O)         3.785    19.443 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.443    SEG[1]
    B3                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.143ns  (logic 4.911ns (25.652%)  route 14.232ns (74.348%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.345     5.881    tube/Q[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.148     6.029 r  tube/SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           3.201     9.230    tube/SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.148     9.378 r  tube/SEG_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           2.405    11.782    tube/SEG_OBUF[7]_inst_i_9_n_0
    SLICE_X87Y107        LUT6 (Prop_lut6_I5_O)        0.148    11.930 r  tube/SEG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.647    12.578    ILoveHdU/SEG[6]
    SLICE_X88Y112        LUT6 (Prop_lut6_I0_O)        0.148    12.726 r  ILoveHdU/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.635    15.360    SEG_OBUF[6]
    A3                   OBUF (Prop_obuf_I_O)         3.783    19.143 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.143    SEG[6]
    A3                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.087ns  (logic 4.899ns (25.667%)  route 14.188ns (74.333%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.345     5.881    tube/Q[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.148     6.029 r  tube/SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           3.201     9.230    tube/SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.148     9.378 r  tube/SEG_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           2.409    11.786    tube/SEG_OBUF[7]_inst_i_9_n_0
    SLICE_X87Y107        LUT6 (Prop_lut6_I2_O)        0.148    11.934 r  tube/SEG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.018    12.952    HelloHdU/SEG[7]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.148    13.100 r  HelloHdU/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.216    15.316    SEG_OBUF[7]
    E2                   OBUF (Prop_obuf_I_O)         3.771    19.087 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.087    SEG[7]
    E2                                                                r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.019ns  (logic 4.900ns (25.765%)  route 14.119ns (74.235%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.345     5.881    tube/Q[0]
    SLICE_X0Y67          LUT6 (Prop_lut6_I3_O)        0.148     6.029 r  tube/SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           3.201     9.230    tube/SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.148     9.378 r  tube/SEG_OBUF[7]_inst_i_9/O
                         net (fo=7, routed)           2.666    12.043    tube/SEG_OBUF[7]_inst_i_9_n_0
    SLICE_X88Y107        LUT6 (Prop_lut6_I2_O)        0.148    12.191 r  tube/SEG_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.837    13.029    HelloHdU/SEG[2]
    SLICE_X88Y110        LUT6 (Prop_lut6_I0_O)        0.148    13.177 r  HelloHdU/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.070    15.247    SEG_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.772    19.019 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.019    SEG[2]
    D2                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.954ns  (logic 5.117ns (26.996%)  route 13.837ns (73.004%))
  Logic Levels:           6  (FDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.367     5.903    tube/Q[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.148     6.051 r  tube/SEG_OBUF[7]_inst_i_33/O
                         net (fo=2, routed)           3.128     9.178    tube/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X87Y65         LUT5 (Prop_lut5_I0_O)        0.158     9.336 r  tube/SEG_OBUF[7]_inst_i_10/O
                         net (fo=5, routed)           2.306    11.642    tube/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X88Y107        LUT6 (Prop_lut6_I4_O)        0.362    12.004 r  tube/SEG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.033    13.036    HelloHdU/SEG[3]_0
    SLICE_X88Y111        LUT5 (Prop_lut5_I3_O)        0.148    13.184 r  HelloHdU/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.005    15.189    SEG_OBUF[3]
    F1                   OBUF (Prop_obuf_I_O)         3.765    18.954 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.954    SEG[3]
    F1                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.891ns  (logic 4.906ns (25.968%)  route 13.986ns (74.032%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.367     5.903    tube/Q[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.148     6.051 f  tube/SEG_OBUF[7]_inst_i_33/O
                         net (fo=2, routed)           3.128     9.178    tube/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X87Y65         LUT5 (Prop_lut5_I2_O)        0.148     9.326 r  tube/SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           2.141    11.467    tube/SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X87Y107        LUT6 (Prop_lut6_I4_O)        0.148    11.615 r  tube/SEG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.756    12.371    HelloHdU/SEG[5]
    SLICE_X88Y112        LUT6 (Prop_lut6_I0_O)        0.148    12.519 r  HelloHdU/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.594    15.114    SEG_OBUF[5]
    B1                   OBUF (Prop_obuf_I_O)         3.778    18.891 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.891    SEG[5]
    B1                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tube/bit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.733ns  (logic 5.125ns (27.357%)  route 13.608ns (72.643%))
  Logic Levels:           6  (FDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y112        FDCE                         0.000     0.000 r  tube/bit_select_reg[0]/C
    SLICE_X89Y112        FDCE (Prop_fdce_C_Q)         0.536     0.536 r  tube/bit_select_reg[0]/Q
                         net (fo=25, routed)          5.367     5.903    tube/Q[0]
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.148     6.051 r  tube/SEG_OBUF[7]_inst_i_33/O
                         net (fo=2, routed)           3.128     9.178    tube/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X87Y65         LUT5 (Prop_lut5_I0_O)        0.158     9.336 r  tube/SEG_OBUF[7]_inst_i_10/O
                         net (fo=5, routed)           2.470    11.806    tube/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X88Y107        LUT6 (Prop_lut6_I3_O)        0.362    12.168 r  tube/SEG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.624    12.792    HelloHdU/SEG[4]
    SLICE_X88Y109        LUT6 (Prop_lut6_I0_O)        0.148    12.940 r  HelloHdU/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.020    14.960    SEG_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.773    18.733 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.733    SEG[4]
    E1                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.483ns  (logic 5.948ns (32.182%)  route 12.535ns (67.818%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.729     1.729 r  Sel_IBUF[1]_inst/O
                         net (fo=38, routed)          7.676     9.405    tube/Sel_IBUF[1]
    SLICE_X87Y113        LUT2 (Prop_lut2_I0_O)        0.148     9.553 r  tube/AN_OBUF[1]_inst_i_3/O
                         net (fo=3, routed)           0.931    10.484    ILoveHdU/AN_OBUF[1]_inst_i_1
    SLICE_X86Y111        LUT6 (Prop_lut6_I1_O)        0.148    10.632 f  ILoveHdU/AN_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.916    11.549    HelloHdU/AN[1]
    SLICE_X86Y113        LUT6 (Prop_lut6_I5_O)        0.148    11.696 r  HelloHdU/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.012    14.708    AN_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.775    18.483 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.483    AN[1]
    B6                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.764ns  (logic 6.187ns (34.831%)  route 11.577ns (65.169%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.729     1.729 r  Sel_IBUF[1]_inst/O
                         net (fo=38, routed)          7.120     8.849    HelloHdU/Sel_IBUF[1]
    SLICE_X87Y112        LUT4 (Prop_lut4_I0_O)        0.173     9.022 r  HelloHdU/AN_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.767     9.789    tube/AN_OBUF[0]_inst_i_1
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.362    10.151 f  tube/AN_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.846    10.997    ILoveHdU/AN[0]
    SLICE_X86Y113        LUT6 (Prop_lut6_I5_O)        0.148    11.145 r  ILoveHdU/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.844    13.989    AN_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.775    17.764 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.764    AN[0]
    A6                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sel[1]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.644ns  (logic 6.175ns (34.997%)  route 11.469ns (65.003%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    Sel[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.729     1.729 r  Sel_IBUF[1]_inst/O
                         net (fo=38, routed)          7.676     9.405    tube/Sel_IBUF[1]
    SLICE_X87Y113        LUT3 (Prop_lut3_I2_O)        0.159     9.564 f  tube/AN_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.465    10.030    tube/AN_OBUF[6]_inst_i_3_n_0
    SLICE_X87Y113        LUT6 (Prop_lut6_I2_O)        0.362    10.392 f  tube/AN_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.889    11.281    HelloHdU/AN[6]
    SLICE_X88Y113        LUT6 (Prop_lut6_I5_O)        0.148    11.429 r  HelloHdU/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.438    13.867    AN_OBUF[6]
    B2                   OBUF (Prop_obuf_I_O)         3.777    17.644 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.644    AN[6]
    B2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILoveHdU/shift_reg_reg_c_9/C
                            (rising edge-triggered cell FDCE)
  Destination:            ILoveHdU/shift_reg_reg_c_10/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.177ns (75.271%)  route 0.058ns (24.729%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDCE                         0.000     0.000 r  ILoveHdU/shift_reg_reg_c_9/C
    SLICE_X83Y110        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  ILoveHdU/shift_reg_reg_c_9/Q
                         net (fo=1, routed)           0.058     0.235    ILoveHdU/shift_reg_reg_c_9_n_0
    SLICE_X83Y110        FDCE                                         r  ILoveHdU/shift_reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelloHdU/shift_reg_reg[32]/C
                            (rising edge-triggered cell FDPE)
  Destination:            HelloHdU/shift_reg_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.177ns (74.882%)  route 0.059ns (25.118%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDPE                         0.000     0.000 r  HelloHdU/shift_reg_reg[32]/C
    SLICE_X85Y110        FDPE (Prop_fdpe_C_Q)         0.177     0.177 r  HelloHdU/shift_reg_reg[32]/Q
                         net (fo=1, routed)           0.059     0.236    HelloHdU/shift_reg_reg_n_0_[32]
    SLICE_X85Y110        FDCE                                         r  HelloHdU/shift_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelloHdU/shift_reg_reg[62]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelloHdU/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.193ns (72.707%)  route 0.072ns (27.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDCE                         0.000     0.000 r  HelloHdU/shift_reg_reg[62]/C
    SLICE_X83Y109        FDCE (Prop_fdce_C_Q)         0.193     0.193 r  HelloHdU/shift_reg_reg[62]/Q
                         net (fo=1, routed)           0.072     0.265    HelloHdU/shift_reg_reg_n_0_[62]
    SLICE_X83Y109        FDPE                                         r  HelloHdU/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ILoveHdU/shift_reg_reg[62]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ILoveHdU/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.193ns (72.707%)  route 0.072ns (27.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDCE                         0.000     0.000 r  ILoveHdU/shift_reg_reg[62]/C
    SLICE_X83Y110        FDCE (Prop_fdce_C_Q)         0.193     0.193 r  ILoveHdU/shift_reg_reg[62]/Q
                         net (fo=1, routed)           0.072     0.265    ILoveHdU/shift_reg_reg_n_0_[62]
    SLICE_X83Y110        FDPE                                         r  ILoveHdU/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelloHdU/shift_reg_reg_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelloHdU/shift_reg_reg_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.177ns (60.971%)  route 0.113ns (39.029%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE                         0.000     0.000 r  HelloHdU/shift_reg_reg_c/C
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  HelloHdU/shift_reg_reg_c/Q
                         net (fo=1, routed)           0.113     0.290    HelloHdU/shift_reg_reg_c_n_0
    SLICE_X83Y109        FDCE                                         r  HelloHdU/shift_reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelloHdU/shift_reg_reg[60]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelloHdU/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.177ns (58.318%)  route 0.127ns (41.682%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE                         0.000     0.000 r  HelloHdU/shift_reg_reg[60]/C
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  HelloHdU/shift_reg_reg[60]/Q
                         net (fo=1, routed)           0.127     0.304    HelloHdU/shift_reg_reg_n_0_[60]
    SLICE_X85Y109        FDPE                                         r  HelloHdU/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelloHdU/shift_reg_reg[52]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelloHdU/shift_reg_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.715%)  route 0.141ns (44.285%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDCE                         0.000     0.000 r  HelloHdU/shift_reg_reg[52]/C
    SLICE_X85Y110        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  HelloHdU/shift_reg_reg[52]/Q
                         net (fo=1, routed)           0.141     0.318    HelloHdU/shift_reg_reg_n_0_[52]
    SLICE_X85Y109        FDPE                                         r  HelloHdU/shift_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelloHdU/shift_reg_reg[57]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelloHdU/shift_reg_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.636%)  route 0.141ns (44.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDCE                         0.000     0.000 r  HelloHdU/shift_reg_reg[57]/C
    SLICE_X82Y109        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  HelloHdU/shift_reg_reg[57]/Q
                         net (fo=1, routed)           0.141     0.318    HelloHdU/shift_reg_reg_n_0_[57]
    SLICE_X82Y109        FDCE                                         r  HelloHdU/shift_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ILoveHdU/shift_reg_reg[56]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ILoveHdU/shift_reg_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.636%)  route 0.141ns (44.364%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDPE                         0.000     0.000 r  ILoveHdU/shift_reg_reg[56]/C
    SLICE_X82Y110        FDPE (Prop_fdpe_C_Q)         0.177     0.177 r  ILoveHdU/shift_reg_reg[56]/Q
                         net (fo=1, routed)           0.141     0.318    ILoveHdU/shift_reg_reg_n_0_[56]
    SLICE_X82Y110        FDCE                                         r  ILoveHdU/shift_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ILoveHdU/shift_reg_reg[57]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ILoveHdU/shift_reg_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.177ns (55.636%)  route 0.141ns (44.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDCE                         0.000     0.000 r  ILoveHdU/shift_reg_reg[57]/C
    SLICE_X82Y111        FDCE (Prop_fdce_C_Q)         0.177     0.177 r  ILoveHdU/shift_reg_reg[57]/Q
                         net (fo=1, routed)           0.141     0.318    ILoveHdU/shift_reg_reg_n_0_[57]
    SLICE_X82Y111        FDCE                                         r  ILoveHdU/shift_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------





