#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb03c607aa0 .scope module, "RAM_WB_TEST" "RAM_WB_TEST" 2 1;
 .timescale 0 0;
v0x7fb03c625ff0_0 .var "clk_wb", 0 0;
v0x7fb03c626080_0 .net "io64_out", 15 0, v0x7fb03c6255f0_0;  1 drivers
v0x7fb03c626110_0 .net "ram_0", 15 0, v0x7fb03c625690_0;  1 drivers
v0x7fb03c6261a0_0 .net "ram_1", 15 0, v0x7fb03c625740_0;  1 drivers
v0x7fb03c626250_0 .net "ram_2", 15 0, v0x7fb03c6257f0_0;  1 drivers
v0x7fb03c626320_0 .net "ram_3", 15 0, v0x7fb03c6258e0_0;  1 drivers
v0x7fb03c6263d0_0 .net "ram_4", 15 0, v0x7fb03c625990_0;  1 drivers
v0x7fb03c626480_0 .net "ram_5", 15 0, v0x7fb03c625a40_0;  1 drivers
v0x7fb03c626530_0 .net "ram_6", 15 0, v0x7fb03c625af0_0;  1 drivers
v0x7fb03c626660_0 .net "ram_7", 15 0, v0x7fb03c625c00_0;  1 drivers
v0x7fb03c6266f0_0 .var "ram_addr", 7 0;
v0x7fb03c626780_0 .var "ram_in", 15 0;
v0x7fb03c626830_0 .var "ram_wen", 0 0;
S_0x7fb03c615a00 .scope module, "ram_wb_inst" "ram_wb" 2 16, 3 1 0, S_0x7fb03c607aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_WB"
    .port_info 1 /INPUT 8 "RAM_ADDR"
    .port_info 2 /INPUT 16 "RAM_IN"
    .port_info 3 /INPUT 1 "RAM_WEN"
    .port_info 4 /OUTPUT 16 "RAM_0"
    .port_info 5 /OUTPUT 16 "RAM_1"
    .port_info 6 /OUTPUT 16 "RAM_2"
    .port_info 7 /OUTPUT 16 "RAM_3"
    .port_info 8 /OUTPUT 16 "RAM_4"
    .port_info 9 /OUTPUT 16 "RAM_5"
    .port_info 10 /OUTPUT 16 "RAM_6"
    .port_info 11 /OUTPUT 16 "RAM_7"
    .port_info 12 /OUTPUT 16 "IO64_OUT"
v0x7fb03c615ca0_0 .net "CLK_WB", 0 0, v0x7fb03c625ff0_0;  1 drivers
v0x7fb03c6255f0_0 .var "IO64_OUT", 15 0;
v0x7fb03c625690_0 .var "RAM_0", 15 0;
v0x7fb03c625740_0 .var "RAM_1", 15 0;
v0x7fb03c6257f0_0 .var "RAM_2", 15 0;
v0x7fb03c6258e0_0 .var "RAM_3", 15 0;
v0x7fb03c625990_0 .var "RAM_4", 15 0;
v0x7fb03c625a40_0 .var "RAM_5", 15 0;
v0x7fb03c625af0_0 .var "RAM_6", 15 0;
v0x7fb03c625c00_0 .var "RAM_7", 15 0;
v0x7fb03c625cb0_0 .net "RAM_ADDR", 7 0, v0x7fb03c6266f0_0;  1 drivers
v0x7fb03c625d60_0 .net "RAM_IN", 15 0, v0x7fb03c626780_0;  1 drivers
v0x7fb03c625e10_0 .net "RAM_WEN", 0 0, v0x7fb03c626830_0;  1 drivers
E_0x7fb03c604340 .event posedge, v0x7fb03c615ca0_0;
    .scope S_0x7fb03c615a00;
T_0 ;
    %wait E_0x7fb03c604340;
    %load/vec4 v0x7fb03c625e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fb03c625cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c625690_0, 0;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c625740_0, 0;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c6257f0_0, 0;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c6258e0_0, 0;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c625990_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c625a40_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c625af0_0, 0;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c625c00_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fb03c625d60_0;
    %assign/vec4 v0x7fb03c6255f0_0, 0;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb03c607aa0;
T_1 ;
    %vpi_call 2 33 "$dumpfile", "test_ram_wb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb03c615a00 {0 0 0};
    %vpi_call 2 35 "$monitor", "%t: ram_addr=%h, ram_in=%h, ram_wen=%b => ram_0=%h, ram_1=%h, ram_2=%h, ram_3=%h, ram_4=%h, ram_5=%h, ram_6=%h, ram_7=%h, io64_out=%h", $time, v0x7fb03c6266f0_0, v0x7fb03c626780_0, v0x7fb03c626830_0, v0x7fb03c626110_0, v0x7fb03c6261a0_0, v0x7fb03c626250_0, v0x7fb03c626320_0, v0x7fb03c6263d0_0, v0x7fb03c626480_0, v0x7fb03c626530_0, v0x7fb03c626660_0, v0x7fb03c626080_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb03c607aa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03c625ff0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fb03c607aa0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fb03c625ff0_0;
    %nor/r;
    %assign/vec4 v0x7fb03c625ff0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb03c607aa0;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 48815, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb03c626830_0, 0;
    %delay 10, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7fb03c6266f0_0, 0;
    %pushi/vec4 51966, 0, 16;
    %assign/vec4 v0x7fb03c626780_0, 0;
    %delay 10, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_ram_wb.v";
    "ram_wb.v";
