Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Mon Apr 25 13:19:55 2016
| Host         : srihari running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file metastable_ro_wrapper_control_sets_placed.rpt
| Design       : metastable_ro_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   294 |
| Minimum Number of register sites lost to control set restrictions |   665 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2410 |          690 |
| No           | No                    | Yes                    |             110 |           38 |
| No           | Yes                   | No                     |            1109 |          394 |
| Yes          | No                    | No                     |            2021 |          782 |
| Yes          | No                    | Yes                    |             135 |           29 |
| Yes          | Yes                   | No                     |             470 |          180 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                       Enable Signal                                                                                      |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  metastable_ro_i/delay_top_0/inst/fine_delay_inst/genblk2[0].lut_fine_delay_inst_clk/inv_data |                                                                                                                                                                                          |                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/UPDATE                                                                          |                                                                                                                                                                                          | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                      |                                                                                                                                                                                           |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                        | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                        | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                2 |              2 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                             |                                                                                                                                                                                           |                1 |              2 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                2 |              2 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                      |                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             |                                                                                                                                                                                           |                2 |              3 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                          |                                                                                                                                                                                           |                2 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_18_20_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_21_23_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_1                                                                                        |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]                                       |                                                                                                                                                                                           |                2 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                       |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                            |                2 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_15_17_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_12_14_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                          |                                                                                                                                                                                           |                2 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                3 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                     |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_6_8_i_1                                                                                        |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_0_2_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_12_14_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_15_17_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_18_20_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_21_23_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_3_5_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_6_8_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_64_127_9_11_i_1                                                                                     |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_0_2_i_1                                                                                        |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_12_14_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_15_17_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_18_20_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_21_23_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_3_5_i_1                                                                                        |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_0_63_9_11_i_1                                                                                       |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_0_2_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_12_14_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_15_17_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_18_20_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_21_23_i_1                                                                                    |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_3_5_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_6_8_i_1                                                                                      |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r2_64_127_9_11_i_1                                                                                     |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_9_11_i_1                                                                                       |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8_i_1                                                                                        |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_3_5_i_1                                                                                        |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[3]_i_1                                                                                                |                                                                                                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                     |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                      |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                      |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                      |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                      |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                    |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                            |                2 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                            |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                           |                1 |              4 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                3 |              5 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                        |                2 |              5 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                       |                4 |              6 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/p_2_out[0]                                                                         | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/O5                                                                                                                          |                2 |              6 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                       |                2 |              6 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                          | metastable_ro_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/p_0_in13_out                                                                                                                |                                                                                                                                                                                           |                2 |              7 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                       |                2 |              7 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                3 |              7 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                   |                                                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                       |                4 |              8 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                1 |              8 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                               | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                            |                2 |              8 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/n_0_CFG_DATA_O[15]_i_1                                                                                  |                2 |              8 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                           |                                                                                                                                                                                           |                4 |             10 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                    | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                            |                2 |             10 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                      |                                                                                                                                                                                           |                4 |             10 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                            | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                    | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                  |                2 |             10 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          |                                                                                                                                                                                           |                9 |             11 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                         |                                                                                                                                                                                           |                6 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14                                          |                                                                                                                                                                                           |                3 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]                                       |                                                                                                                                                                                           |                6 |             12 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                         |                                                                                                                                                                                           |                6 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                       |                                                                                                                                                                                           |                4 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                          |                                                                                                                                                                                           |                3 |             12 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                   |                                                                                                                                                                                           |                4 |             13 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                7 |             13 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                          |                                                                                                                                                                                           |                2 |             14 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                      |                                                                                                                                                                                           |                2 |             14 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                      |                4 |             14 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__15                                                                                   |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                      |                                                                                                                                                                                           |                5 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                         |                                                                                                                                                                                           |                3 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                   |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                           |                4 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                       |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                    |                                                                                                                                                                                           |                8 |             16 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                5 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                    |                                                                                                                                                                                           |                6 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                            |                                                                                                                                                                                           |                5 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                          |                7 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                            |                                                                                                                                                                                           |                4 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                         |                                                                                                                                                                                           |                6 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                    |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                    |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/n_0_BRAM_DATA[15]_i_1                                                                                  |                                                                                                                                                                                           |                4 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                    |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                   |                                                                                                                                                                                           |               11 |             16 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                           |                4 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                    |                                                                                                                                                                                           |                9 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                    |                                                                                                                                                                                           |                7 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                               |                                                                                                                                                                                           |                6 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                     |                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                   |                                                                                                                                                                                           |                7 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                   |                                                                                                                                                                                           |                8 |             16 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             18 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                            |                7 |             18 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                          | metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                7 |             19 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1                                                                                      |                                                                                                                                                                                           |                6 |             20 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                           |                                                                                                                                                                                           |                4 |             20 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/n_0_counter[16]_i_1                                                                                      |                                                                                                                                                                                           |                8 |             20 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/n_0_counter[16]_i_1                                                                                      |                                                                                                                                                                                           |                6 |             20 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[16]_i_1                                                                                      |                                                                                                                                                                                           |                7 |             20 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       |                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                           |                3 |             24 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               10 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                8 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |                8 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |                9 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                7 |             25 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |               12 |             27 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                8 |             28 |
|  dbg_hub/inst/idrck                                                                           | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             28 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0                                                                                                           |                                                                                                                                                                                           |                7 |             31 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                                                    | metastable_ro_i/fine_delay_ctrl/U0/bus2ip_reset                                                                                                                                           |               15 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                   | metastable_ro_i/coarse_delay_ctrl/U0/bus2ip_reset                                                                                                                                         |               14 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                                                  | metastable_ro_i/coarse_delay_ctrl/U0/bus2ip_reset                                                                                                                                         |               13 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                  | metastable_ro_i/coarse_delay_ctrl/U0/bus2ip_reset                                                                                                                                         |               14 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O3[0]                                                                                                  | metastable_ro_i/coarse_delay_ctrl/U0/bus2ip_reset                                                                                                                                         |               14 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                        | metastable_ro_i/coarse_delay_ctrl/U0/bus2ip_reset                                                                                                                                         |               14 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O5[0]                                                                                                    | metastable_ro_i/fine_delay_ctrl/U0/bus2ip_reset                                                                                                                                           |               13 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O4[0]                                                                                                    | metastable_ro_i/fine_delay_ctrl/U0/bus2ip_reset                                                                                                                                           |               15 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                          | metastable_ro_i/fine_delay_ctrl/U0/bus2ip_reset                                                                                                                                           |               12 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                     | metastable_ro_i/fine_delay_ctrl/U0/bus2ip_reset                                                                                                                                           |               13 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[4]                                                                                                                            |               10 |             32 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               14 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                            |               14 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                            |               33 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                               |                                                                                                                                                                                           |                8 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                8 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |                8 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               10 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               10 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               10 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               10 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |                9 |             33 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                      |                                                                                                                                                                                           |               10 |             34 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                |                                                                                                                                                                                           |               11 |             35 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                 |                                                                                                                                                                                           |               11 |             35 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                |                                                                                                                                                                                           |               16 |             37 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                |                                                                                                                                                                                           |               17 |             37 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                |                                                                                                                                                                                           |               16 |             37 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                |                                                                                                                                                                                           |               17 |             37 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                            |               28 |             40 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/fine_delay_ctrl/U0/bus2ip_reset                                                                                                                                           |               21 |             42 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/coarse_delay_ctrl/U0/bus2ip_reset                                                                                                                                         |               20 |             42 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                          |                                                                                                                                                                                           |               11 |             47 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                      |                                                                                                                                                                                           |               10 |             47 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                       |                                                                                                                                                                                           |               11 |             48 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                         |                                                                                                                                                                                           |               10 |             48 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]                                       |                                                                                                                                                                                           |               11 |             48 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                         |                                                                                                                                                                                           |               11 |             48 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               11 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               14 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               10 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                      |                                                                                                                                                                                           |               11 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               10 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               12 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                     |                                                                                                                                                                                           |               11 |             49 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                 |                                                                                                                                                                                           |               26 |             56 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/coarse_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                            |               25 |             64 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/fine_delay_ctrl/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                              |               25 |             64 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                             |               17 |             70 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |               20 |             73 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                               |                                                                                                                                                                                           |               27 |             99 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          | metastable_ro_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                     |               33 |            116 |
|  dbg_hub/inst/idrck                                                                           |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                           |               35 |            135 |
|  metastable_ro_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                                          |                                                                                                                                                                                           |              700 |           2534 |
+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


