Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 23:35:21 2025
| Host         : Naman running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |              40 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            6 |
| Yes          | Yes                   | No                     |             128 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|                Clock Signal               |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  datapath_instance/pc_unit/pc_reg[0]_10   |                                           |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            | debounced_manual_clock0_out               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/combined_enable | reset_IBUF       |                5 |              8 |         1.60 |
|  datapath_instance/pc_unit/pc_reg[0]_9[0] |                                           |                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/E[0]            | reset_IBUF       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_5[0]  | reset_IBUF       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_2[0]  | reset_IBUF       |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_6[0]  | reset_IBUF       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_3[0]  | reset_IBUF       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_7[0]  | reset_IBUF       |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_1[0]  | reset_IBUF       |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                            | datapath_instance/pc_unit/pc_reg[0]_4[0]  | reset_IBUF       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                            |                                           | reset_IBUF       |               10 |             40 |         4.00 |
+-------------------------------------------+-------------------------------------------+------------------+------------------+----------------+--------------+


