Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun  5 03:32:41 2025
| Host         : 408-011 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGAController_timing_summary_routed.rpt -pb VGAController_timing_summary_routed.pb -rpx VGAController_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAController
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  363         
DPIR-1     Warning           Asynchronous driver check    6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (363)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1191)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (363)
--------------------------
 There are 363 register/latch pins with no clock driven by root clock pin: CLK_100M (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1191)
---------------------------------------------------
 There are 1191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1206          inf        0.000                      0                 1206           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1206 Endpoints
Min Delay          1206 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.504ns  (logic 8.620ns (33.799%)  route 16.884ns (66.201%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 FDCE=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  pixel_gen/frog_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.980    pixel_gen/frog_rom_i_2_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.328 r  pixel_gen/frog_rom_i_1/O[1]
                         net (fo=7, routed)           1.247    24.575    <hidden>
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.303    24.878 r  <hidden>
                         net (fo=1, routed)           0.625    25.504    <hidden>
    RAMB36_X1Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.161ns  (logic 8.620ns (34.260%)  route 16.541ns (65.740%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 FDCE=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  pixel_gen/frog_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.980    pixel_gen/frog_rom_i_2_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.328 f  pixel_gen/frog_rom_i_1/O[1]
                         net (fo=7, routed)           0.979    24.307    <hidden>
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.303    24.610 r  <hidden>
                         net (fo=1, routed)           0.551    25.161    <hidden>
    RAMB36_X1Y14         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.125ns  (logic 8.054ns (32.056%)  route 17.071ns (67.944%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 FDCE=1 LUT2=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.065 r  pixel_gen/frog_rom_i_3/O[3]
                         net (fo=6, routed)           2.059    25.125    <hidden>
    RAMB18_X2Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.079ns  (logic 8.184ns (32.633%)  route 16.895ns (67.367%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=1 FDCE=1 LUT2=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    23.195 r  pixel_gen/frog_rom_i_2/O[3]
                         net (fo=7, routed)           1.883    25.079    <hidden>
    RAMB18_X2Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.066ns  (logic 8.620ns (34.389%)  route 16.446ns (65.611%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 FDCE=1 LUT2=2 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  pixel_gen/frog_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.980    pixel_gen/frog_rom_i_2_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.328 f  pixel_gen/frog_rom_i_1/O[1]
                         net (fo=7, routed)           1.093    24.422    <hidden>
    SLICE_X48Y77         LUT2 (Prop_lut2_I1_O)        0.303    24.725 r  <hidden>
                         net (fo=1, routed)           0.341    25.066    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.036ns  (logic 8.054ns (32.169%)  route 16.982ns (67.831%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 FDCE=1 LUT2=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.065 r  pixel_gen/frog_rom_i_3/O[3]
                         net (fo=6, routed)           1.971    25.036    <hidden>
    RAMB36_X1Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.029ns  (logic 8.503ns (33.973%)  route 16.526ns (66.027%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  pixel_gen/frog_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.980    pixel_gen/frog_rom_i_2_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.215 r  pixel_gen/frog_rom_i_1/O[0]
                         net (fo=7, routed)           0.838    24.054    <hidden>
    SLICE_X50Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.353 r  <hidden>
                         net (fo=1, routed)           0.676    25.029    <hidden>
    RAMB18_X1Y26         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.028ns  (logic 8.317ns (33.231%)  route 16.711ns (66.769%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 FDCE=1 LUT2=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.980 r  pixel_gen/frog_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.980    pixel_gen/frog_rom_i_2_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    23.328 r  pixel_gen/frog_rom_i_1/O[1]
                         net (fo=7, routed)           1.699    25.028    <hidden>
    RAMB18_X2Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.989ns  (logic 8.094ns (32.390%)  route 16.895ns (67.610%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=1 FDCE=1 LUT2=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.866 r  pixel_gen/frog_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.866    pixel_gen/frog_rom_i_3_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    23.105 r  pixel_gen/frog_rom_i_2/O[2]
                         net (fo=6, routed)           1.884    24.989    <hidden>
    RAMB18_X2Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.916ns  (logic 8.075ns (32.408%)  route 16.841ns (67.592%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=1 FDCE=1 LUT2=1 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  vga_sync/x_cnt_reg[6]/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_sync/x_cnt_reg[6]/Q
                         net (fo=39, routed)          1.712     2.168    vga_sync/x_cnt_reg_n_0_[6]
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124     2.292 r  vga_sync/win_pixel_offset_i_28/O
                         net (fo=92, routed)          1.946     4.238    vga_sync/x_cnt_reg[8]_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I5_O)        0.124     4.362 r  vga_sync/addra0_i_166/O
                         net (fo=1, routed)           0.000     4.362    vga_sync/addra0_i_166_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.760 r  vga_sync/addra0_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.760    vga_sync/addra0_i_61_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.999 r  vga_sync/addra0_i_60/O[2]
                         net (fo=10, routed)          1.259     6.258    vga_sync/addra0_i_60_n_5
    SLICE_X46Y70         LUT5 (Prop_lut5_I0_O)        0.302     6.560 r  vga_sync/addra0_i_180/O
                         net (fo=2, routed)           0.715     7.276    vga_sync/addra0_i_180_n_0
    SLICE_X47Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.400 r  vga_sync/addra0_i_183/O
                         net (fo=1, routed)           0.000     7.400    vga_sync/addra0_i_183_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.936 r  vga_sync/addra0_i_156/CO[2]
                         net (fo=83, routed)          3.323    11.258    vga_sync/addra0_i_156_n_1
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.313    11.571 r  vga_sync/addra0_i_75/O
                         net (fo=1, routed)           0.682    12.253    vga_sync/addra0_i_75_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.377 r  vga_sync/addra0_i_26/O
                         net (fo=1, routed)           0.000    12.377    vga_sync/addra0_i_26_n_0
    SLICE_X39Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    12.589 r  vga_sync/addra0_i_9/O
                         net (fo=1, routed)           0.971    13.560    vga_sync/addra0_i_9_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I1_O)        0.299    13.859 r  vga_sync/addra0_i_2/O
                         net (fo=4, routed)           0.745    14.604    vga_sync/addra0_i_2_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.728 r  vga_sync/addra0_i_1/O
                         net (fo=2, routed)           1.582    16.311    pixel_gen/addra0_0[0]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841    20.152 r  pixel_gen/addra0/P[3]
                         net (fo=1, routed)           2.076    22.227    pixel_gen/addra0_n_102
    SLICE_X49Y66         LUT2 (Prop_lut2_I1_O)        0.124    22.351 r  pixel_gen/frog_rom_i_15/O
                         net (fo=1, routed)           0.000    22.351    pixel_gen/frog_rom_i_15_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.752 r  pixel_gen/frog_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.752    pixel_gen/frog_rom_i_4_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.086 r  pixel_gen/frog_rom_i_3/O[1]
                         net (fo=6, routed)           1.830    24.916    <hidden>
    RAMB18_X2Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK_100M
                            (input port)
  Destination:            vga_clk_252/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -2.014ns  (logic -6.255ns (310.518%)  route 4.240ns (-210.518%))
  Logic Levels:           3  (BUFG=1 IBUF=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.589    vga_clk_252/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.753    -5.165 r  vga_clk_252/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.582    -3.583    vga_clk_252/inst/clkfbout_VGAClk252
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.492 r  vga_clk_252/inst/clkf_buf/O
                         net (fo=1, routed)           1.477    -2.014    vga_clk_252/inst/clkfbout_buf_VGAClk252
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  vga_clk_252/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.112     0.253    <hidden>
    SLICE_X49Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[152][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_grid_reg[153][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.848%)  route 0.121ns (46.152%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE                         0.000     0.000 r  game_grid_reg[152][1]/C
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_grid_reg[152][1]/Q
                         net (fo=3, routed)           0.121     0.262    game_grid_reg[152][1]
    SLICE_X40Y63         FDCE                                         r  game_grid_reg[153][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[56][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_grid_reg[57][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.639%)  route 0.122ns (46.361%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDCE                         0.000     0.000 r  game_grid_reg[56][1]/C
    SLICE_X40Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_grid_reg[56][1]/Q
                         net (fo=3, routed)           0.122     0.263    game_grid_reg[56][1]
    SLICE_X41Y74         FDCE                                         r  game_grid_reg[57][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[69][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_grid_reg[68][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.582%)  route 0.122ns (46.418%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE                         0.000     0.000 r  game_grid_reg[69][1]/C
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_grid_reg[69][1]/Q
                         net (fo=3, routed)           0.122     0.263    game_grid_reg[69][1]
    SLICE_X53Y72         FDCE                                         r  game_grid_reg[68][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[160][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_grid_reg[175][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.197%)  route 0.124ns (46.803%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE                         0.000     0.000 r  game_grid_reg[160][1]/C
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_grid_reg[160][1]/Q
                         net (fo=3, routed)           0.124     0.265    game_grid_reg[160][1]
    SLICE_X44Y62         FDPE                                         r  game_grid_reg[175][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[40][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_grid_reg[39][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.588%)  route 0.127ns (47.412%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE                         0.000     0.000 r  game_grid_reg[40][1]/C
    SLICE_X39Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_grid_reg[40][1]/Q
                         net (fo=3, routed)           0.127     0.268    game_grid_reg[40][1]
    SLICE_X41Y71         FDCE                                         r  game_grid_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[17][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            game_grid_reg[18][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.806%)  route 0.131ns (48.194%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDPE                         0.000     0.000 r  game_grid_reg[17][1]/C
    SLICE_X48Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_grid_reg[17][1]/Q
                         net (fo=3, routed)           0.131     0.272    game_grid_reg[17][1]
    SLICE_X49Y62         FDPE                                         r  game_grid_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[112][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            game_grid_reg[113][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDPE                         0.000     0.000 r  game_grid_reg[112][1]/C
    SLICE_X53Y64         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_grid_reg[112][1]/Q
                         net (fo=3, routed)           0.131     0.272    game_grid_reg[112][1]
    SLICE_X53Y63         FDPE                                         r  game_grid_reg[113][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_grid_reg[100][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_grid_reg[99][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE                         0.000     0.000 r  game_grid_reg[100][1]/C
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_grid_reg[100][1]/Q
                         net (fo=3, routed)           0.131     0.272    game_grid_reg[100][1]
    SLICE_X46Y74         FDPE                                         r  game_grid_reg[99][1]/D
  -------------------------------------------------------------------    -------------------





