`timescale 1ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    output [1 'b0 : id_2] id_3,
    input [(  id_3  ) : id_2] id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    output [1 'b0 : id_6] id_8[id_1 : id_6[id_4]],
    input id_9,
    input [id_3 : id_8] id_10
);
  id_11 id_12 (
      .id_3(id_4),
      .id_6(id_8)
  );
endmodule
