// Seed: 929095309
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output reg id_3,
    input logic id_4
    , id_20,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9
    , id_21,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    output logic id_13,
    input logic id_14,
    input id_15,
    input id_16,
    input id_17,
    output id_18,
    output reg id_19
);
  reg id_22 = 1;
  type_37(
      id_3, id_17 & 1'd0, 1'b0
  );
  assign id_18 = 1'h0;
  logic id_23;
  always @(id_0 or id_2) begin
    if (1) begin
      id_18 <= id_22;
    end else id_19 = id_20;
    id_23 = id_2;
    id_3 <= id_21;
  end
endmodule
