Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 16 11:18:18 2023
| Host         : DESKTOP-AKM15S5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            4 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------------------+----------------------------------+------------------+----------------+
|     Clock Signal    |                         Enable Signal                        |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------------------------------------+----------------------------------+------------------+----------------+
|  clk0/inst/clk_out1 | U0/meta_harden_rst_i0/signal_dst_reg_0[0]                    |                                  |                2 |              4 |
|  clk0/inst/clk_out1 | U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | U0/meta_harden_rst_i0/rst_clk_rx |                3 |              4 |
|  clk0/inst/clk_out1 | U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt                 | U0/meta_harden_rst_i0/rst_clk_rx |                2 |              4 |
|  clk0/inst/clk_out1 |                                                              |                                  |                3 |              6 |
|  clk0/inst/clk_out1 | U0/uart_rx_i0/uart_rx_ctl_i0/E[0]                            | U0/meta_harden_rst_i0/rst_clk_rx |                2 |              8 |
|  clk0/inst/clk_out1 |                                                              | U0/meta_harden_rst_i0/rst_clk_rx |                4 |             19 |
+---------------------+--------------------------------------------------------------+----------------------------------+------------------+----------------+


