
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102549                       # Number of seconds simulated
sim_ticks                                102548569944                       # Number of ticks simulated
final_tick                               628735554708                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159191                       # Simulator instruction rate (inst/s)
host_op_rate                                   203893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1905695                       # Simulator tick rate (ticks/s)
host_mem_usage                               67380812                       # Number of bytes of host memory used
host_seconds                                 53811.63                       # Real time elapsed on the host
sim_insts                                  8566317632                       # Number of instructions simulated
sim_ops                                   10971829146                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1669504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2835456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2832000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1664512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1790592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2831104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1792384                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16232832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4570624                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4570624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13043                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        22152                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        22125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13004                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        13989                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        22118                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14003                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                126819                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           35708                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                35708                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7596478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16280130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27649883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     27616182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16231450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17460916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27607445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17478391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               158294085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47431                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             373209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44570334                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44570334                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44570334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7596478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16280130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27649883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     27616182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16231450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17460916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27607445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17478391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              202864418                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22052484                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18359598                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000032                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486492                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080613                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373379                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191841658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120956211                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22052484                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25217506                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5563484                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9482171                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11908940                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1911378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230086640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.646054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204869134     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547199      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953047      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093548      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308286      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1683057      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950110      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892630      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789629      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230086640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089673                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491852                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190712652                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10720122                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25097232                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11883                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3544749                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357820                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147845554                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3544749                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190906239                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617927                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9562073                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24915591                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540057                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146932690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77662                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377006                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205212007                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683315978                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683315978                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33325473                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35721                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18673                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1900603                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13749634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81027                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1636066                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143452984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137701631                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126856                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17279074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35075582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230086640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320269                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171731190     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26618009     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10885046      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6097728      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8263162      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540239      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498369      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346887      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106010      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230086640                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939160     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127956     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122796     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116005058     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883005      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619581      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176940      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137701631                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559945                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189912                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506806669                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160768570                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134118505                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138891543                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2577700                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99594                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3544749                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469900                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59506                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488843                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13749634                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198930                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18674                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           57                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2307737                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135303416                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2398214                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19592118                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138994                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176331                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550193                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134118927                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134118505                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80368717                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215861908                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545375                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20266068                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017175                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226541891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363963                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174389714     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429314     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592735      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783832      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375919      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836753      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816745      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865918      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450961      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226541891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450961                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367579601                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290523533                       # The number of ROB writes
system.switch_cpus0.timesIdled                2904518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15833193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459198                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459198                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406637                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406637                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608817286                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187412457                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136751963                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19340853                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15859835                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1896116                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8104874                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7560470                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1988001                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85605                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    184749126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109889424                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19340853                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9548471                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24179771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5370644                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10025509                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11379595                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1882147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222398406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198218635     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2622777      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3036935      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1668457      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1912103      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1062852      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          718857      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1870740      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11287050      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222398406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078647                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446851                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183249187                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11553823                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23978071                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       191050                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3426273                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3139612                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17727                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134152201                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        87901                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3426273                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       183542669                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4106588                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6627840                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23886354                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       808680                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134070523                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          185                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        207879                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       373966                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    186344992                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    624212034                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    624212034                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159298489                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27046490                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35397                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19863                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2164266                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12807189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6974822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       183317                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1547041                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133872271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126602032                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       179114                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16589258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38234001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222398406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169041580     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21469270      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11538698      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7975574      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6968087      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3564764      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       867317      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       556354      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416762      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222398406                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          33924     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116243     42.61%     55.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       122667     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105971497     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1977604      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15513      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11712643      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6924775      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126602032                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514810                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             272834                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    476054411                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150498199                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124493499                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126874866                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       319359                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2251614                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          768                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1184                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       145111                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7757                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1182                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3426273                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3642474                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       140786                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133907878                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12807189                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6974822                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19859                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1184                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1100706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1062262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2162968                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124729228                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10999410                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1872797                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17922704                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17459359                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6923294                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507195                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124495519                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124493499                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73999894                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193761775                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506236                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381912                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93544920                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114768276                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19141001                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31294                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1906995                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218972133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172084940     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21742826      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9113011      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5476887      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3788640      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2451074      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1268646      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1021911      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2024198      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218972133                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93544920                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114768276                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17385276                       # Number of memory references committed
system.switch_cpus1.commit.loads             10555575                       # Number of loads committed
system.switch_cpus1.commit.membars              15612                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16425273                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103468274                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2334978                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2024198                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           350856575                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271244920                       # The number of ROB writes
system.switch_cpus1.timesIdled                2830865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23521427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93544920                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114768276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93544920                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.628896                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.628896                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380388                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380388                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562661020                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172793093                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125208593                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31266                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus2.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19033117                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15564736                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1860870                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8064622                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7529718                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1959729                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82841                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    184862920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             107942905                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19033117                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9489447                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22634913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5385381                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5010951                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11365716                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1874000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    215992634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       193357721     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1229124      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1940607      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3078037      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1285419      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1447898      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1522887      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          995155      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11135786      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    215992634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077396                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438935                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183176685                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6710795                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22565041                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        56739                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3483372                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3121467                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          455                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131835156                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2924                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3483372                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183444468                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1756947                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4170050                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22357199                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       780596                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     131754914                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        23371                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226958                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       288410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        40120                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    182909769                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    612914567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    612914567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    156347465                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26562301                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33554                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18436                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2349655                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12565963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6749287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       204669                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1535303                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         131576548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        124623120                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       154635                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16490011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36692518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    215992634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576979                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    163417008     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21117162      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11545283      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7859996      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7346630      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2121543      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1637930      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       563067      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       384015      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    215992634                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          28936     12.55%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         88542     38.41%     50.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       113039     49.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    104404141     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1966667      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15117      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11521547      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6715648      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     124623120                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506763                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             230517                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    465624026                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    148101574                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    122629201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     124853637                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       374679                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2247017                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          352                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1382                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       189460                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7775                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3483372                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1133863                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113506                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    131610349                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51676                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12565963                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6749287                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18428                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1382                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1087677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1059359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2147036                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    122855699                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10835535                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1767421                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17549522                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17294908                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6713987                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499576                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             122630067                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            122629201                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71703672                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        187311593                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.498655                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382804                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     91837880                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112569578                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19041029                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30491                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1900178                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    212509262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529716                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    166808882     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22130019     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8617342      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4642702      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3479689      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1942119      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1194928      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1070798      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2622783      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    212509262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91837880                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112569578                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16878771                       # Number of memory references committed
system.switch_cpus2.commit.loads             10318944                       # Number of loads committed
system.switch_cpus2.commit.membars              15212                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16158805                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101433653                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2286821                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2622783                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           341496475                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          266704774                       # The number of ROB writes
system.switch_cpus2.timesIdled                2985527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               29927199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           91837880                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112569578                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     91837880                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.677760                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.677760                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373446                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373446                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       554039450                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      169990477                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122958050                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30464                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus3.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19035022                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15567821                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1853812                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7901496                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7510083                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1957180                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82495                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184574367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             108038040                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19035022                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9467263                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             22637155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5391919                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5024541                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         11347919                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1866990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    215733647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       193096492     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1229018      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1938054      0.90%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3076634      1.43%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1282496      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1435938      0.67%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1527044      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          992263      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11155708      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    215733647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077403                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.439322                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       182880503                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6731914                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22567110                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        57009                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3497109                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3120758                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     131918685                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2919                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3497109                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183151788                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1738063                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4199932                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22356520                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       790233                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     131839802                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        24055                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        227107                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       292816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents        42617                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    183027827                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    613344160                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    613344160                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156239625                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26788202                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33478                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18372                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2367450                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12553950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6751189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       204378                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1540017                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         131658605                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        33572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        124586124                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       155126                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16652625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37298752                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    215733647                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577500                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269756                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    163198730     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21088068      9.78%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11524522      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7861677      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7356318      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2118607      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1639819      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       560488      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       385418      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    215733647                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29057     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         88264     38.34%     50.97% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112871     49.03%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    104367403     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1971988      1.58%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15106      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11513930      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6717697      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     124586124                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.506613                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             230192                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465291213                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    148346189                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    122601933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     124816316                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       377754                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2242161                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1417                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       195937                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7776                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3497109                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1108158                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       112749                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    131692302                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        54697                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12553950                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6751189                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18353                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1417                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1081682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1060025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2141707                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    122829732                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10829149                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1756392                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  125                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17545132                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17285088                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6715983                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.499471                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             122602788                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            122601933                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         71682393                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        187287921                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.498544                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382739                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91774361                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112491801                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19200818                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30467                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1892961                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    212236538                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.383345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    166574080     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22112906     10.42%     88.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8608629      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4639784      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3472660      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1937884      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1196948      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1068639      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2625008      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    212236538                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91774361                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112491801                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16867041                       # Number of memory references committed
system.switch_cpus3.commit.loads             10311789                       # Number of loads committed
system.switch_cpus3.commit.membars              15200                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16147680                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101363525                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2285241                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2625008                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           341303538                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          266882564                       # The number of ROB writes
system.switch_cpus3.timesIdled                2979200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               30186186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91774361                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112491801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91774361                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.679614                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.679614                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.373188                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.373188                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       553901662                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      169945449                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      123049007                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30440                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19353662                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15871933                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1899247                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8113329                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7563078                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1989485                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85837                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184822764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             109949816                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19353662                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9552563                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24190321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5384124                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10046198                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11385904                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1885014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    222513744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198323423     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2623653      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3035153      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1668716      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1912805      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1063919      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          720415      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1872593      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11293067      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    222513744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078699                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447096                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       183323983                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11573369                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23987188                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       192473                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3436729                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3140370                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17733                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     134228746                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        88020                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3436729                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183618439                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4281028                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6469994                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23895830                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       811722                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     134145701                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          194                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        209341                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       374279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    186444722                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    624555654                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    624555654                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    159312225                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27132497                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35439                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19892                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2171246                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12819900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6975282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       182004                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1546108                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         133947706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35529                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        126646369                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       181648                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16657723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38398677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    222513744                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569162                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260031                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    169142627     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21473746      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11541980      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      7974349      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6972512      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3566438      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       868497      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       556364      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       417231      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    222513744                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34082     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        116598     42.67%     55.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122603     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    106009244     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1977247      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15515      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11718150      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6926213      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     126646369                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.514990                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             273283                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    476261413                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    150642140                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    124530497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     126919652                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       317185                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2263394                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          770                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1184                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       144953                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7760                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1069                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3436729                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3817605                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       141546                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    133983355                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        52899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12819900                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6975282                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19897                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         99613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1184                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1103164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1063664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2166828                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    124768703                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11002331                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1877666                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17927081                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17463129                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6924750                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507355                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             124532587                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            124530497                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         74020099                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        193845478                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506387                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381851                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     93553106                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    114778213                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19206664                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1910126                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219077015                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.523917                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342058                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    172184626     78.60%     78.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     21745991      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9114619      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5477370      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3788398      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2450622      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1268470      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1022000      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2024919      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219077015                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     93553106                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     114778213                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17386835                       # Number of memory references committed
system.switch_cpus4.commit.loads             10556506                       # Number of loads committed
system.switch_cpus4.commit.membars              15614                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16426663                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        103477237                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2335166                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2024919                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351036336                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          271406553                       # The number of ROB writes
system.switch_cpus4.timesIdled                2833463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23406089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           93553106                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            114778213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     93553106                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.628666                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.628666                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380421                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380421                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       562833007                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      172846001                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      125270779                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31270                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18100459                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16157064                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1437392                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12023767                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        11806362                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1085045                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        43336                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191141830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             102794823                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18100459                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12891407                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22913615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4721220                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4460566                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11562705                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1410673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    221791739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       198878124     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3494913      1.58%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1761071      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3454231      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1106582      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3196223      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          503687      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          818493      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8578415      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    221791739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073603                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418001                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       189268206                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6378195                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22868232                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        18324                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3258778                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1714321                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        16951                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     114983223                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        32153                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3258778                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       189481823                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4002725                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1708520                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22662365                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       677524                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     114821802                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         89404                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       519971                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    150470121                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    520356279                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    520356279                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    122062478                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28407620                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15397                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7787                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1549568                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     20699447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3366557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21343                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       766799                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         114225410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        106965227                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        69423                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20581758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     42158067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    221791739                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482278                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095195                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174906199     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14731341      6.64%     85.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     15721722      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9110532      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4691487      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1177460      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1393010      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        32366      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        27622      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    221791739                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         179248     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         72909     23.32%     80.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        60536     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     83881648     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       837896      0.78%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7610      0.01%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     18900156     17.67%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3337917      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     106965227                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434960                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             312693                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    436104305                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    134822909                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    104258833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     107277920                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        85223                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4196987                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          297                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        83517                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3258778                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3214853                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        82631                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    114240936                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         7980                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     20699447                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3366557                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7786                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         38142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1754                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          297                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       968832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       555865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1524697                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    105612924                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     18633053                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1352299                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21970793                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16057151                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3337740                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429461                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             104282567                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            104258833                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         63084773                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        137406436                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.423955                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459111                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     83070864                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     93517260                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20727878                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1428317                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    218532961                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427932                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297868                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    183720158     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     13673480      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8789332      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2765728      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4591796      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       895131      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       567119      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       519357      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3010860      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    218532961                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     83070864                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      93517260                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19785494                       # Number of memory references committed
system.switch_cpus5.commit.loads             16502454                       # Number of loads committed
system.switch_cpus5.commit.membars               7658                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14349768                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         81723343                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1168697                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3010860                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           329766927                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          231751660                       # The number of ROB writes
system.switch_cpus5.timesIdled                4259281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24128094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           83070864                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             93517260                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     83070864                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.960362                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.960362                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337797                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337797                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       490914472                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      135835268                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      122131599                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15332                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus6.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18995304                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15535062                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1857522                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8057214                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7515097                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1956101                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        82777                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184487556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             107723841                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18995304                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9471198                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             22590565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5373219                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5028164                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         11343498                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1870409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    215581469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       192990904     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1226531      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1936699      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3073067      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1283849      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1445061      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1516800      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          994031      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11114527      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    215581469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077242                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.438045                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       182805585                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6723961                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         22520175                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        57037                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3474709                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3114003                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     131572699                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2915                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3474709                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183072713                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1733282                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4204463                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         22313328                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       782972                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     131493610                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        22796                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        226708                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       288313                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        42955                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    182545729                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    611701176                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    611701176                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    156054204                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        26491500                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        33550                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        18460                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2347652                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12544140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6735977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       204503                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1531559                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         131317310                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        33646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        124384810                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       154916                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16442836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36592384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3215                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    215581469                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576974                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269070                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    163108750     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21076866      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11519844      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7841869      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7335298      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2118775      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1635874      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       561206      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       382987      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    215581469                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          28999     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         88377     38.40%     51.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       112788     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    104204723     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1962584      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15088      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11499669      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6702746      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     124384810                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505794                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             230164                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    464736169                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    147795155                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    122394837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     124614974                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       375203                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2244547                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1393                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       188472                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7751                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3474709                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1112766                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       112799                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    131351090                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        47893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12544140                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6735977                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        18446                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         83467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1393                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1087455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1056888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2144343                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    122621438                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     10815141                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1763372                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17516230                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17261553                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6701089                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498624                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             122395680                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            122394837                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         71564975                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        186969778                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497702                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382762                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     91665477                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    112358412                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     18992975                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        30431                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1896675                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    212106760                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529726                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382910                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    166496034     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22087025     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8600013      4.05%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4632849      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3472184      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1936631      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1193367      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1068535      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2620122      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    212106760                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     91665477                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     112358412                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              16847087                       # Number of memory references committed
system.switch_cpus6.commit.loads             10299584                       # Number of loads committed
system.switch_cpus6.commit.membars              15182                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16128537                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        101243367                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2282549                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2620122                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           340837414                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          266177710                       # The number of ROB writes
system.switch_cpus6.timesIdled                2980085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               30338364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           91665477                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            112358412                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     91665477                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.682797                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.682797                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372745                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372745                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       552979459                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      169665299                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      122709857                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         30404                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus7.numCycles               245919833                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18105837                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16160838                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1437460                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     11964174                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        11805185                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1084633                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        43373                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191144606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             102824015                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18105837                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     12889818                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22913708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4722334                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4452493                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11563342                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1410909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    221787571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.519379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.759897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198873863     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3494052      1.58%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1760302      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3452424      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1104574      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3196144      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          503653      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          821480      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8581079      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    221787571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073625                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.418120                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       189266848                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6374241                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22868387                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        18263                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3259828                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1716165                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        16936                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     115009503                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        32173                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3259828                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       189480901                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4000472                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1704905                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22662159                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       679302                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     114846742                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         89569                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       522044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    150501354                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    520457209                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    520457209                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    122071407                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28429921                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        15386                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         7777                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1555740                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     20701135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3366238                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        20941                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       766390                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         114247591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        15442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        106983634                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        69773                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20597246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     42179407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    221787571                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482370                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.095342                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174898577     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14729312      6.64%     85.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     15722682      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9112748      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4692276      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1178022      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1393860      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32412      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        27682      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    221787571                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         179387     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         72826     23.28%     80.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        60672     19.39%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     83894357     78.42%     78.42% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       838236      0.78%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7610      0.01%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     18905421     17.67%     96.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3338010      3.12%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     106983634                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.435035                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             312885                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    436137497                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    134860575                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    104276001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     107296519                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        85481                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4196418                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        83193                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3259828                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3210365                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        83066                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    114263108                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     20701135                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3366238                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         7775                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         38401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1731                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       967516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       556944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1524460                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    105631493                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     18638484                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1352141                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   75                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21976325                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16059998                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3337841                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.429536                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             104299660                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            104276001                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         63093486                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        137417987                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.424024                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.459136                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     83078421                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     93524817                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20742448                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1428399                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    218527743                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.427977                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.297940                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    183713372     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     13673266      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8789636      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2766081      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4592318      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       895062      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       567595      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       519420      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3010993      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    218527743                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     83078421                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      93524817                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19787756                       # Number of memory references committed
system.switch_cpus7.commit.loads             16504711                       # Number of loads committed
system.switch_cpus7.commit.membars               7658                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          14351024                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         81729648                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1168699                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3010993                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           329783703                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          231796955                       # The number of ROB writes
system.switch_cpus7.timesIdled                4260078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               24132262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           83078421                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             93524817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     83078421                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.960093                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.960093                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.337827                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.337827                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       491002858                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      135856165                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      122164954                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15334                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.175186                       # Cycle average of tags in use
system.l20.total_refs                          287160                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.111601                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.100692                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.467355                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.629388                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.977751                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004509                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539704                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426020                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29053                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9229                       # number of Writeback hits
system.l20.Writeback_hits::total                 9229                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29259                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29259                       # number of overall hits
system.l20.overall_hits::total                  29261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2773394071                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2824068177                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2773394071                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2824068177                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2773394071                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2824068177                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35139                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9229                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9229                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35384                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35384                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173198                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174058                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172188                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173044                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172188                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173044                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 455700.636050                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 461222.958844                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 455700.636050                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 461222.958844                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 455700.636050                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 461222.958844                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2336188984                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2384206243                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2336188984                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2384206243                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2336188984                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2384206243                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173198                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174058                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173044                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173044                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 383862.797240                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 389385.308346                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 383862.797240                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 389385.308346                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 383862.797240                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 389385.308346                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13081                       # number of replacements
system.l21.tagsinuse                      4095.471469                       # Cycle average of tags in use
system.l21.total_refs                          401167                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17175                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.357613                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           85.086539                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.882680                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2737.688451                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1263.813800                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020773                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002169                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.668381                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.308548                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        39224                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39225                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           22203                       # number of Writeback hits
system.l21.Writeback_hits::total                22203                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          147                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        39371                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39372                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        39371                       # number of overall hits
system.l21.overall_hits::total                  39372                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13038                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13075                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13043                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13080                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13043                       # number of overall misses
system.l21.overall_misses::total                13080                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31086958                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6647451921                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6678538879                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3032474                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3032474                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31086958                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6650484395                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6681571353                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31086958                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6650484395                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6681571353                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52262                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52300                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        22203                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            22203                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          152                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              152                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52414                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52452                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52414                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52452                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.249474                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.032895                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.032895                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.248846                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249371                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.248846                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249371                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 840188.054054                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 509852.118500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 510786.912352                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 606494.800000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 606494.800000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 840188.054054                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 509889.166219                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 510823.497936                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 840188.054054                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 509889.166219                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 510823.497936                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7929                       # number of writebacks
system.l21.writebacks::total                     7929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13038                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13075                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13043                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13080                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13043                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13080                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     28417618                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5710042943                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5738460561                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2671731                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2671731                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     28417618                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5712714674                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5741132292                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     28417618                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5712714674                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5741132292                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.249474                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.032895                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.032895                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.248846                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249371                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.248846                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249371                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 768043.729730                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 437953.899601                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 438887.997017                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 534346.200000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 534346.200000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 768043.729730                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 437990.851338                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 438924.487156                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 768043.729730                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 437990.851338                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 438924.487156                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         22197                       # number of replacements
system.l22.tagsinuse                      4095.576577                       # Cycle average of tags in use
system.l22.total_refs                          376981                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26293                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.337694                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.273918                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.384169                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2597.919895                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1447.998595                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009100                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003023                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.634258                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.353515                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        44585                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44586                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           13503                       # number of Writeback hits
system.l22.Writeback_hits::total                13503                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          123                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        44708                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44709                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        44708                       # number of overall hits
system.l22.overall_hits::total                  44709                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        22151                       # number of ReadReq misses
system.l22.ReadReq_misses::total                22193                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        22152                       # number of demand (read+write) misses
system.l22.demand_misses::total                 22194                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        22152                       # number of overall misses
system.l22.overall_misses::total                22194                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     37215738                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  11333531804                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    11370747542                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       761399                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       761399                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     37215738                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  11334293203                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     11371508941                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     37215738                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  11334293203                       # number of overall miss cycles
system.l22.overall_miss_latency::total    11371508941                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        66736                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              66779                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        13503                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            13503                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          124                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        66860                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               66903                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        66860                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              66903                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.331920                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.332335                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.008065                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.331319                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.331734                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.331319                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.331734                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       886089                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 511648.765473                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512357.389357                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       761399                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       761399                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       886089                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 511660.039861                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512368.610480                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       886089                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 511660.039861                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512368.610480                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4031                       # number of writebacks
system.l22.writebacks::total                     4031                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        22151                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           22193                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        22152                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            22194                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        22152                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           22194                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34200138                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   9742653910                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   9776854048                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       689599                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       689599                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34200138                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   9743343509                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   9777543647                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34200138                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   9743343509                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   9777543647                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.331920                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.332335                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.331319                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.331734                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.331319                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.331734                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       814289                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 439829.078145                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440537.739287                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       689599                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       689599                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       814289                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 439840.353422                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440548.961296                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       814289                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 439840.353422                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440548.961296                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         22166                       # number of replacements
system.l23.tagsinuse                      4095.575567                       # Cycle average of tags in use
system.l23.total_refs                          376915                       # Total number of references to valid blocks.
system.l23.sampled_refs                         26262                       # Sample count of references to valid blocks.
system.l23.avg_refs                         14.352106                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.277121                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    11.565585                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2595.516712                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1451.216149                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002824                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.633671                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.354301                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        44536                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  44537                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           13486                       # number of Writeback hits
system.l23.Writeback_hits::total                13486                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          123                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        44659                       # number of demand (read+write) hits
system.l23.demand_hits::total                   44660                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        44659                       # number of overall hits
system.l23.overall_hits::total                  44660                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        22124                       # number of ReadReq misses
system.l23.ReadReq_misses::total                22162                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        22125                       # number of demand (read+write) misses
system.l23.demand_misses::total                 22163                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        22125                       # number of overall misses
system.l23.overall_misses::total                22163                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31295129                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  11523490332                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    11554785461                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       750209                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       750209                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31295129                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  11524240541                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     11555535670                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31295129                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  11524240541                       # number of overall miss cycles
system.l23.overall_miss_latency::total    11555535670                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        66660                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              66699                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        13486                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            13486                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          124                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        66784                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               66823                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        66784                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              66823                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.331893                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.332269                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.008065                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.331292                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.331667                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.331292                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.331667                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 823556.026316                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 520859.262882                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 521378.280886                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       750209                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       750209                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 823556.026316                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 520869.628972                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 521388.605784                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 823556.026316                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 520869.628972                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 521388.605784                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4021                       # number of writebacks
system.l23.writebacks::total                     4021                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        22124                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           22162                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        22125                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            22163                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        22125                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           22163                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28563780                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   9933894499                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   9962458279                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       678409                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       678409                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28563780                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   9934572908                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   9963136688                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28563780                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   9934572908                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   9963136688                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.331893                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.332269                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.331292                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.331667                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.331292                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.331667                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 751678.421053                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 449009.876107                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 449528.845727                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       678409                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       678409                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 751678.421053                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 449020.244429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 449539.172856                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 751678.421053                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 449020.244429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 449539.172856                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13043                       # number of replacements
system.l24.tagsinuse                      4095.474575                       # Cycle average of tags in use
system.l24.total_refs                          401195                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17137                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.411040                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           84.872083                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     9.020803                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2727.292310                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1274.289379                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020721                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002202                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.665843                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.311106                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        39228                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  39229                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           22227                       # number of Writeback hits
system.l24.Writeback_hits::total                22227                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          147                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        39375                       # number of demand (read+write) hits
system.l24.demand_hits::total                   39376                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        39375                       # number of overall hits
system.l24.overall_hits::total                  39376                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        12999                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13037                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13004                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13042                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13004                       # number of overall misses
system.l24.overall_misses::total                13042                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     29193141                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6570147325                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6599340466                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      2870924                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      2870924                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     29193141                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6573018249                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6602211390                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     29193141                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6573018249                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6602211390                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        52227                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              52266                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        22227                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            22227                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          152                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              152                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        52379                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               52418                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        52379                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              52418                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.248894                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.249436                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.032895                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.032895                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.248267                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.248808                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.248267                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.248808                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 505434.827679                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 506200.848815                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 574184.800000                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 574184.800000                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 505461.261843                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 506226.912283                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 768240.552632                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 505461.261843                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 506226.912283                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                7914                       # number of writebacks
system.l24.writebacks::total                     7914                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        12999                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13037                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13004                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13042                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13004                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13042                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     26461977                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5636324599                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5662786576                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      2511924                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      2511924                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     26461977                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5638836523                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5665298500                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     26461977                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5638836523                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5665298500                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.248894                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.249436                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.032895                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.032895                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.248267                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.248808                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.248267                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.248808                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 696367.815789                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 433596.784291                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 434362.704303                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 502384.800000                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 502384.800000                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 696367.815789                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 433623.233082                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 434388.782395                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 696367.815789                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 433623.233082                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 434388.782395                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14024                       # number of replacements
system.l25.tagsinuse                      4095.808885                       # Cycle average of tags in use
system.l25.total_refs                          219593                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18120                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.118819                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           52.297310                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.020044                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2925.312619                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1111.178913                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012768                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001714                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.714188                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.271284                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        38073                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  38074                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            6619                       # number of Writeback hits
system.l25.Writeback_hits::total                 6619                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           69                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        38142                       # number of demand (read+write) hits
system.l25.demand_hits::total                   38143                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        38142                       # number of overall hits
system.l25.overall_hits::total                  38143                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        13989                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14024                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        13989                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14024                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        13989                       # number of overall misses
system.l25.overall_misses::total                14024                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     21598976                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6091281691                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6112880667                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     21598976                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6091281691                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6112880667                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     21598976                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6091281691                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6112880667                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        52062                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              52098                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         6619                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             6619                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           69                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        52131                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               52167                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        52131                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              52167                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.268699                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.269185                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.268343                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.268829                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.268343                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.268829                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 617113.600000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435433.675817                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 435887.098331                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 617113.600000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435433.675817                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 435887.098331                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 617113.600000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435433.675817                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 435887.098331                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2101                       # number of writebacks
system.l25.writebacks::total                     2101                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        13989                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14024                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        13989                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14024                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        13989                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14024                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     19085976                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5086447175                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5105533151                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     19085976                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5086447175                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5105533151                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     19085976                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5086447175                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5105533151                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.268699                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.269185                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.268343                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.268829                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.268343                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.268829                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 545313.600000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 363603.343699                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 364056.841914                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 545313.600000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 363603.343699                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 364056.841914                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 545313.600000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 363603.343699                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 364056.841914                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         22158                       # number of replacements
system.l26.tagsinuse                      4095.575025                       # Cycle average of tags in use
system.l26.total_refs                          376883                       # Total number of references to valid blocks.
system.l26.sampled_refs                         26254                       # Sample count of references to valid blocks.
system.l26.avg_refs                         14.355260                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.276265                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    11.222597                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2594.379224                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1452.696938                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002740                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.633393                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.354662                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        44477                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  44478                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           13513                       # number of Writeback hits
system.l26.Writeback_hits::total                13513                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          123                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        44600                       # number of demand (read+write) hits
system.l26.demand_hits::total                   44601                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        44600                       # number of overall hits
system.l26.overall_hits::total                  44601                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        22117                       # number of ReadReq misses
system.l26.ReadReq_misses::total                22154                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        22118                       # number of demand (read+write) misses
system.l26.demand_misses::total                 22155                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        22118                       # number of overall misses
system.l26.overall_misses::total                22155                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     25343536                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  11596734714                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    11622078250                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       189079                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       189079                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     25343536                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  11596923793                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     11622267329                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     25343536                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  11596923793                       # number of overall miss cycles
system.l26.overall_miss_latency::total    11622267329                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        66594                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              66632                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        13513                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            13513                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          124                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        66718                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               66756                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        66718                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              66756                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.332117                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.332483                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.008065                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.331515                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331880                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.331515                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331880                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 684960.432432                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 524335.792106                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 524604.055701                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       189079                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       189079                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 684960.432432                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 524320.634461                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 524588.911262                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 684960.432432                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 524320.634461                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 524588.911262                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4024                       # number of writebacks
system.l26.writebacks::total                     4024                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        22117                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           22154                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        22118                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            22155                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        22118                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           22155                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     22685659                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  10007679740                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  10030365399                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       117279                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       117279                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     22685659                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  10007797019                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  10030482678                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     22685659                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  10007797019                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  10030482678                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.332117                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.332483                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.331515                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331880                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.331515                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331880                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 613125.918919                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 452488.119546                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452756.405119                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       117279                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       117279                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 613125.918919                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 452472.964056                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452741.262830                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 613125.918919                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 452472.964056                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452741.262830                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         14038                       # number of replacements
system.l27.tagsinuse                      4095.804607                       # Cycle average of tags in use
system.l27.total_refs                          219524                       # Total number of references to valid blocks.
system.l27.sampled_refs                         18134                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.105658                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           52.298279                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.468767                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2923.992982                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1112.044579                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.012768                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001823                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.713865                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.271495                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        38018                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  38019                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            6605                       # number of Writeback hits
system.l27.Writeback_hits::total                 6605                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           69                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        38087                       # number of demand (read+write) hits
system.l27.demand_hits::total                   38088                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        38087                       # number of overall hits
system.l27.overall_hits::total                  38088                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        14003                       # number of ReadReq misses
system.l27.ReadReq_misses::total                14038                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        14003                       # number of demand (read+write) misses
system.l27.demand_misses::total                 14038                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        14003                       # number of overall misses
system.l27.overall_misses::total                14038                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     19370539                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6100949771                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6120320310                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     19370539                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6100949771                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6120320310                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     19370539                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6100949771                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6120320310                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        52021                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              52057                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         6605                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             6605                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           69                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        52090                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               52126                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        52090                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              52126                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.269180                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.269666                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.268823                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.269309                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.268823                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.269309                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 553443.971429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 435688.764622                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 435982.355749                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 553443.971429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 435688.764622                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 435982.355749                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 553443.971429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 435688.764622                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 435982.355749                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                2104                       # number of writebacks
system.l27.writebacks::total                     2104                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        14003                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           14038                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        14003                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            14038                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        14003                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           14038                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     16856964                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5095242981                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5112099945                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     16856964                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5095242981                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5112099945                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     16856964                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5095242981                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5112099945                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.269180                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.269666                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.268823                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.269309                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.268823                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.269309                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 481627.542857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 363867.955510                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 364161.557558                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 481627.542857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 363867.955510                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 364161.557558                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 481627.542857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 363867.955510                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 364161.557558                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581899                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011916981                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048414.941296                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581899                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11908881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11908881                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11908881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11908881                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11908881                       # number of overall hits
system.cpu0.icache.overall_hits::total       11908881                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11908940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11908940                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11908940                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11908940                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11908940                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11908940                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371009                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4588.944384                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506519                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569035                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569035                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90893                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92996                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12406213066                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12406213066                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135114926                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135114926                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12541327992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12541327992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12541327992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12541327992                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009471                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009471                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136492.502899                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136492.502899                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64248.657156                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64248.657156                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134858.789539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134858.789539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134858.789539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134858.789539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8610                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets  2152.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9229                       # number of writebacks
system.cpu0.dcache.writebacks::total             9229                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55754                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55754                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57651                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57651                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4714771744                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4714771744                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15065661                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15065661                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4729837405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4729837405                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4729837405                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4729837405                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134174.898090                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134174.898090                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73134.276699                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73134.276699                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133819.137219                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133819.137219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133819.137219                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133819.137219                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.808301                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009599292                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941537.100000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.808301                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.058988                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831424                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11379547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11379547                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11379547                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11379547                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11379547                       # number of overall hits
system.cpu1.icache.overall_hits::total       11379547                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35372760                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35372760                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35372760                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35372760                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35372760                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35372760                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11379595                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11379595                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11379595                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11379595                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11379595                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11379595                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 736932.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 736932.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 736932.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 736932.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 736932.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 736932.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31494348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31494348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31494348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31494348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31494348                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31494348                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 828798.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 828798.631579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 828798.631579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52414                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171358263                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52670                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3253.431992                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.583343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.416657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8028370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8028370                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6790948                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6790948                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16934                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16934                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15633                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15633                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14819318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14819318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14819318                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14819318                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179516                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179516                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5262                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5262                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184778                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184778                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184778                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184778                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  42348859960                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42348859960                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2050380606                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2050380606                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44399240566                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44399240566                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44399240566                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44399240566                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8207886                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8207886                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6796210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6796210                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15633                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15633                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15004096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15004096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15004096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15004096                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021871                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021871                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000774                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012315                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012315                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012315                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 235905.768622                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 235905.768622                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 389658.039909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 389658.039909                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240284.236035                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240284.236035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240284.236035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240284.236035                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     13411556                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             78                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 171943.025641                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22203                       # number of writebacks
system.cpu1.dcache.writebacks::total            22203                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127254                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127254                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5110                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5110                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       132364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       132364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       132364                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       132364                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52262                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          152                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52414                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52414                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9331079575                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9331079575                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     12644460                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12644460                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9343724035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9343724035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9343724035                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9343724035                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003493                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178544.249646                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178544.249646                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 83187.236842                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83187.236842                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 178267.715400                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 178267.715400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 178267.715400                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 178267.715400                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               530.196717                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014033339                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   533                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1902501.574109                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.115732                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   489.080984                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065891                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783784                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.849674                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11365658                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11365658                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11365658                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11365658                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11365658                       # number of overall hits
system.cpu2.icache.overall_hits::total       11365658                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     50295539                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     50295539                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     50295539                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     50295539                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     50295539                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     50295539                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11365716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11365716                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11365716                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11365716                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11365716                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11365716                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 867164.465517                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 867164.465517                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 867164.465517                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 867164.465517                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 867164.465517                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 867164.465517                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     37698058                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     37698058                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     37698058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     37698058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     37698058                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     37698058                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 876699.023256                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 876699.023256                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 876699.023256                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 876699.023256                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 876699.023256                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 876699.023256                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 66860                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179827202                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 67116                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2679.349216                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.073769                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.926231                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914351                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085649                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7880008                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7880008                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6528305                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6528305                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18249                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18249                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15232                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15232                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14408313                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14408313                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14408313                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14408313                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171569                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171569                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          750                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          750                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       172319                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        172319                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       172319                       # number of overall misses
system.cpu2.dcache.overall_misses::total       172319                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39056185865                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39056185865                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     69450624                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     69450624                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  39125636489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39125636489                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  39125636489                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39125636489                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8051577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8051577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6529055                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6529055                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15232                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15232                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14580632                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14580632                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14580632                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14580632                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021309                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021309                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011818                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011818                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011818                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011818                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227641.274735                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227641.274735                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 92600.832000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92600.832000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227053.525665                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227053.525665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227053.525665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227053.525665                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13503                       # number of writebacks
system.cpu2.dcache.writebacks::total            13503                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       104833                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       104833                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          626                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105459                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105459                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105459                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105459                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        66736                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        66736                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          124                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        66860                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        66860                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        66860                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        66860                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  14446124021                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14446124021                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8805590                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8805590                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  14454929611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14454929611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  14454929611                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14454929611                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008289                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008289                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004586                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004586                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004586                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004586                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216466.734911                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 216466.734911                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71012.822581                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71012.822581                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 216196.972943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216196.972943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 216196.972943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216196.972943                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               526.910489                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1014015545                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916853.582231                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.910489                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059151                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.844408                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11347864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11347864                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11347864                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11347864                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11347864                       # number of overall hits
system.cpu3.icache.overall_hits::total       11347864                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     37465216                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37465216                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     37465216                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37465216                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     37465216                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37465216                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11347919                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11347919                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11347919                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11347919                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11347919                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11347919                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 681185.745455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 681185.745455                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 681185.745455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 681185.745455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 681185.745455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 681185.745455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     31700470                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     31700470                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     31700470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     31700470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     31700470                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     31700470                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 812832.564103                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 812832.564103                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 812832.564103                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 812832.564103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 812832.564103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 812832.564103                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 66784                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               179815343                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 67040                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2682.209770                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.067711                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.932289                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914327                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085673                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7872791                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7872791                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6523749                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6523749                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18175                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18175                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15220                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15220                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14396540                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14396540                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14396540                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14396540                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       170992                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       170992                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          754                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          754                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       171746                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        171746                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       171746                       # number of overall misses
system.cpu3.dcache.overall_misses::total       171746                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  39148770729                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39148770729                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     69444702                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     69444702                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  39218215431                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  39218215431                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  39218215431                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  39218215431                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8043783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8043783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6524503                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6524503                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15220                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15220                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14568286                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14568286                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14568286                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14568286                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021258                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021258                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000116                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011789                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011789                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011789                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011789                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 228950.890855                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 228950.890855                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 92101.726790                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92101.726790                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 228350.095088                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 228350.095088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 228350.095088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 228350.095088                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        13486                       # number of writebacks
system.cpu3.dcache.writebacks::total            13486                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       104332                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       104332                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          630                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          630                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104962                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104962                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104962                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104962                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        66660                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        66660                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          124                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        66784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        66784                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        66784                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        66784                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  14632672524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14632672524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      8763479                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8763479                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  14641436003                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14641436003                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  14641436003                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14641436003                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004584                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004584                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 219512.039064                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 219512.039064                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 70673.217742                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 70673.217742                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 219235.685239                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 219235.685239                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 219235.685239                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 219235.685239                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               519.220995                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1009605598                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937822.644914                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.151269                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   481.069725                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061140                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.770945                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832085                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11385853                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11385853                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11385853                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11385853                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11385853                       # number of overall hits
system.cpu4.icache.overall_hits::total       11385853                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33650910                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33650910                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33650910                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33650910                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33650910                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33650910                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11385904                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11385904                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11385904                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11385904                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11385904                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11385904                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 659821.764706                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 659821.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 659821.764706                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 659821.764706                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29574267                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29574267                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     29574267                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29574267                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 758314.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 758314.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 52379                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171363357                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 52635                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3255.692163                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.585380                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.414620                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912443                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087557                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8032913                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8032913                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6791459                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6791459                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16972                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16972                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15635                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15635                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14824372                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14824372                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14824372                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14824372                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       179945                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       179945                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5375                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5375                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       185320                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        185320                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       185320                       # number of overall misses
system.cpu4.dcache.overall_misses::total       185320                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  42447520052                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  42447520052                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2104550247                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2104550247                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  44552070299                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  44552070299                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  44552070299                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  44552070299                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8212858                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8212858                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6796834                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6796834                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15009692                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15009692                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15009692                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15009692                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021910                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021910                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000791                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000791                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012347                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012347                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012347                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012347                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235891.633844                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235891.633844                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 391544.232000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 391544.232000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240406.163927                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240406.163927                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240406.163927                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240406.163927                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     12591373                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             83                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 151703.289157                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22227                       # number of writebacks
system.cpu4.dcache.writebacks::total            22227                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       127718                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       127718                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5223                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5223                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       132941                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       132941                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       132941                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       132941                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        52227                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        52227                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          152                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        52379                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        52379                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        52379                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        52379                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9253390406                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9253390406                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     12480557                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     12480557                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9265870963                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9265870963                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9265870963                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9265870963                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006359                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006359                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003490                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003490                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177176.372489                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177176.372489                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 82108.927632                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 82108.927632                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 176900.493767                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 176900.493767                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 176900.493767                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 176900.493767                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.523357                       # Cycle average of tags in use
system.cpu5.icache.total_refs               928290105                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648827.895204                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.272683                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.250674                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054924                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841748                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896672                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11562660                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11562660                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11562660                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11562660                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11562660                       # number of overall hits
system.cpu5.icache.overall_hits::total       11562660                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     24668812                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     24668812                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     24668812                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     24668812                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     24668812                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     24668812                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11562705                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11562705                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11562705                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11562705                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11562705                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11562705                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 548195.822222                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 548195.822222                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 548195.822222                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 548195.822222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 548195.822222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 548195.822222                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     21976949                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     21976949                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     21976949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     21976949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     21976949                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     21976949                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 610470.805556                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 610470.805556                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 52131                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               222979828                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 52387                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4256.396205                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.503262                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.496738                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.791028                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.208972                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17018900                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17018900                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3267201                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3267201                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7714                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7714                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7666                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7666                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20286101                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20286101                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20286101                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20286101                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       179279                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       179279                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          336                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       179615                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        179615                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       179615                       # number of overall misses
system.cpu5.dcache.overall_misses::total       179615                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  41171461144                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  41171461144                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29290239                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29290239                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41200751383                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41200751383                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41200751383                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41200751383                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17198179                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17198179                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3267537                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3267537                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7666                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7666                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     20465716                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20465716                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20465716                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20465716                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010424                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010424                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008776                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008776                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008776                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008776                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229650.216389                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229650.216389                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87173.330357                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87173.330357                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229383.689464                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229383.689464                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229383.689464                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229383.689464                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6619                       # number of writebacks
system.cpu5.dcache.writebacks::total             6619                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       127217                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       127217                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          267                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127484                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127484                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127484                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127484                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        52062                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        52062                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        52131                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        52131                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        52131                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        52131                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8701846762                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8701846762                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4541694                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4541694                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8706388456                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8706388456                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8706388456                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8706388456                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002547                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002547                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 167143.919980                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 167143.919980                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65821.652174                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65821.652174                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 167009.810976                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 167009.810976                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 167009.810976                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 167009.810976                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               526.816118                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014011121                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1920475.607955                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.816118                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059000                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.844257                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11343440                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11343440                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11343440                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11343440                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11343440                       # number of overall hits
system.cpu6.icache.overall_hits::total       11343440                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     32620219                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     32620219                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     32620219                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     32620219                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     32620219                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     32620219                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11343498                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11343498                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11343498                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11343498                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11343498                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11343498                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 562417.568966                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 562417.568966                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 562417.568966                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 562417.568966                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 562417.568966                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 562417.568966                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           20                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           20                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     25743760                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     25743760                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     25743760                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     25743760                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     25743760                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     25743760                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 677467.368421                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 677467.368421                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 677467.368421                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 677467.368421                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 677467.368421                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 677467.368421                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 66718                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               179798666                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 66974                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2684.603966                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.073687                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.926313                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914350                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085650                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      7863759                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7863759                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6516040                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6516040                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18257                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18257                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15202                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15202                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14379799                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14379799                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14379799                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14379799                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       171360                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       171360                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          750                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          750                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       172110                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        172110                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       172110                       # number of overall misses
system.cpu6.dcache.overall_misses::total       172110                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  39543757508                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  39543757508                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     64246628                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     64246628                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  39608004136                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  39608004136                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  39608004136                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  39608004136                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8035119                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8035119                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6516790                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6516790                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15202                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15202                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     14551909                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     14551909                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     14551909                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     14551909                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021326                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021326                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011827                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011827                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011827                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011827                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 230764.224486                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 230764.224486                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85662.170667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85662.170667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230131.916426                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230131.916426                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230131.916426                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230131.916426                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13513                       # number of writebacks
system.cpu6.dcache.writebacks::total            13513                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       104766                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       104766                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          626                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       105392                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       105392                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       105392                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       105392                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        66594                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        66594                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          124                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        66718                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        66718                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        66718                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        66718                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  14702211023                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14702211023                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      8204765                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      8204765                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  14710415788                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  14710415788                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  14710415788                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  14710415788                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008288                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008288                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004585                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004585                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004585                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004585                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 220773.808797                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 220773.808797                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66167.459677                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66167.459677                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 220486.462244                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 220486.462244                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 220486.462244                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 220486.462244                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               558.224510                       # Cycle average of tags in use
system.cpu7.icache.total_refs               928290741                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1648829.024867                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.827608                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   524.396902                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054211                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.840380                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.894591                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11563296                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11563296                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11563296                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11563296                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11563296                       # number of overall hits
system.cpu7.icache.overall_hits::total       11563296                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     22922826                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22922826                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     22922826                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22922826                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     22922826                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22922826                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11563342                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11563342                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11563342                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11563342                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11563342                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11563342                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 498322.304348                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 498322.304348                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 498322.304348                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 498322.304348                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 498322.304348                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 498322.304348                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     19762583                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     19762583                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     19762583                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     19762583                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     19762583                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     19762583                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 548960.638889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 548960.638889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 548960.638889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 548960.638889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 548960.638889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 548960.638889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 52090                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               222984949                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 52346                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4259.827857                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   201.645324                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    54.354676                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.787677                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.212323                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17024019                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17024019                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3267205                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3267205                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7711                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7711                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7667                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7667                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     20291224                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20291224                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     20291224                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20291224                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       179438                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       179438                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          336                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       179774                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        179774                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       179774                       # number of overall misses
system.cpu7.dcache.overall_misses::total       179774                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  41195238808                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  41195238808                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     28923902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     28923902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41224162710                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41224162710                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41224162710                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41224162710                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     17203457                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17203457                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3267541                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3267541                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7667                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7667                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     20470998                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     20470998                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     20470998                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20470998                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010430                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010430                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008782                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008782                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008782                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008782                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 229579.235212                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 229579.235212                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86083.041667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86083.041667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 229311.038916                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 229311.038916                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 229311.038916                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 229311.038916                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6605                       # number of writebacks
system.cpu7.dcache.writebacks::total             6605                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       127417                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       127417                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          267                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       127684                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       127684                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       127684                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       127684                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        52021                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        52021                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           69                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        52090                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        52090                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        52090                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        52090                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8707828732                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8707828732                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4483651                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4483651                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8712312383                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8712312383                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8712312383                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8712312383                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003024                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003024                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002545                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 167390.644778                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 167390.644778                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64980.449275                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64980.449275                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 167254.989115                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 167254.989115                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 167254.989115                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 167254.989115                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
