<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4172" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4172{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4172{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4172{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4172{left:69px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t5_4172{left:69px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_4172{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_4172{left:69px;bottom:1020px;}
#t8_4172{left:95px;bottom:1024px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t9_4172{left:95px;bottom:1001px;letter-spacing:-0.18px;word-spacing:0.74px;}
#ta_4172{left:95px;bottom:984px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#tb_4172{left:69px;bottom:957px;}
#tc_4172{left:95px;bottom:961px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_4172{left:95px;bottom:938px;letter-spacing:-0.17px;}
#te_4172{left:69px;bottom:912px;}
#tf_4172{left:95px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tg_4172{left:95px;bottom:892px;letter-spacing:-0.16px;word-spacing:0.05px;}
#th_4172{left:95px;bottom:875px;letter-spacing:-0.18px;}
#ti_4172{left:69px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_4172{left:69px;bottom:836px;letter-spacing:-0.13px;}
#tk_4172{left:69px;bottom:786px;letter-spacing:-0.09px;}
#tl_4172{left:154px;bottom:786px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tm_4172{left:69px;bottom:763px;letter-spacing:-0.21px;word-spacing:-1.11px;}
#tn_4172{left:69px;bottom:746px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_4172{left:69px;bottom:729px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tp_4172{left:69px;bottom:713px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#tq_4172{left:69px;bottom:696px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_4172{left:69px;bottom:673px;letter-spacing:-0.17px;word-spacing:-1.16px;}
#ts_4172{left:69px;bottom:656px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_4172{left:69px;bottom:633px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tu_4172{left:69px;bottom:607px;}
#tv_4172{left:95px;bottom:610px;letter-spacing:-0.16px;}
#tw_4172{left:95px;bottom:593px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tx_4172{left:95px;bottom:577px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_4172{left:95px;bottom:560px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_4172{left:95px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t10_4172{left:95px;bottom:526px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t11_4172{left:69px;bottom:500px;}
#t12_4172{left:95px;bottom:503px;letter-spacing:-0.16px;}
#t13_4172{left:95px;bottom:487px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t14_4172{left:95px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_4172{left:95px;bottom:453px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t16_4172{left:95px;bottom:436px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t17_4172{left:95px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_4172{left:95px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_4172{left:69px;bottom:376px;}
#t1a_4172{left:95px;bottom:380px;letter-spacing:-0.16px;}
#t1b_4172{left:95px;bottom:363px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_4172{left:95px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1d_4172{left:95px;bottom:329px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1e_4172{left:95px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_4172{left:95px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_4172{left:95px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_4172{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4172{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4172{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4172{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4172{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4172{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4172{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4172" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4172Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4172" style="-webkit-user-select: none;"><object width="935" height="1210" data="4172/4172.svg" type="image/svg+xml" id="pdf4172" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4172" class="t s1_4172">33-10 </span><span id="t2_4172" class="t s1_4172">Vol. 3C </span>
<span id="t3_4172" class="t s2_4172">INTEL® PROCESSOR TRACE </span>
<span id="t4_4172" class="t s3_4172">Single-Range Output Errors </span>
<span id="t5_4172" class="t s4_4172">If the output base and mask are not properly configured by software, an operational error (see Section 33.3.10) </span>
<span id="t6_4172" class="t s4_4172">will be signaled, and tracing disabled. Error scenarios with single-range output are: </span>
<span id="t7_4172" class="t s5_4172">• </span><span id="t8_4172" class="t s4_4172">Mask value is non-contiguous. </span>
<span id="t9_4172" class="t s4_4172">IA32_RTIT_OUTPUT_MASK_PTRS.MaskOrTablePointer value has a 0 in a less significant bit position than the </span>
<span id="ta_4172" class="t s4_4172">most significant bit containing a 1. </span>
<span id="tb_4172" class="t s5_4172">• </span><span id="tc_4172" class="t s4_4172">Base address and Mask are mis-aligned, and have overlapping bits set. </span>
<span id="td_4172" class="t s4_4172">IA32_RTIT_OUTPUT_BASE &amp;&amp; IA32_RTIT_OUTPUT_MASK_PTRS[31:0] &gt; 0. </span>
<span id="te_4172" class="t s5_4172">• </span><span id="tf_4172" class="t s4_4172">Illegal Output Offset </span>
<span id="tg_4172" class="t s4_4172">IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset is greater than the mask value </span>
<span id="th_4172" class="t s4_4172">IA32_RTIT_OUTPUT_MASK_PTRS[31:0]. </span>
<span id="ti_4172" class="t s4_4172">Also note that errors can be signaled due to trace packet output overlapping with restricted memory, see Section </span>
<span id="tj_4172" class="t s4_4172">33.2.7.4. </span>
<span id="tk_4172" class="t s6_4172">33.2.7.2 </span><span id="tl_4172" class="t s6_4172">Table of Physical Addresses (ToPA) </span>
<span id="tm_4172" class="t s4_4172">When IA32_RTIT_CTL.ToPA is set and IA32_RTIT_CTL.FabricEn is clear, the ToPA output mechanism is utilized. The </span>
<span id="tn_4172" class="t s4_4172">ToPA mechanism uses a linked list of tables; see Figure 33-1 for an illustrative example. Each entry in the table </span>
<span id="to_4172" class="t s4_4172">contains some attribute bits, a pointer to an output region, and the size of the region. The last entry in the table </span>
<span id="tp_4172" class="t s4_4172">may hold a pointer to the next table. This pointer can either point to the top of the current table (for circular array) </span>
<span id="tq_4172" class="t s4_4172">or to the base of another table. The table size is not fixed, since the link to the next table can exist at any entry. </span>
<span id="tr_4172" class="t s4_4172">The processor treats the various output regions referenced by the ToPA table(s) as a unified buffer. This means that </span>
<span id="ts_4172" class="t s4_4172">a single packet may span the boundary between one output region and the next. </span>
<span id="tt_4172" class="t s4_4172">The ToPA mechanism is controlled by three values maintained by the processor: </span>
<span id="tu_4172" class="t s5_4172">• </span><span id="tv_4172" class="t s7_4172">proc_trace_table_base. </span>
<span id="tw_4172" class="t s4_4172">This is the physical address of the base of the current ToPA table. When tracing is enabled, the processor loads </span>
<span id="tx_4172" class="t s4_4172">this value from the IA32_RTIT_OUTPUT_BASE MSR. While tracing is enabled, the processor updates the </span>
<span id="ty_4172" class="t s4_4172">IA32_RTIT_OUTPUT_BASE MSR with changes to proc_trace_table_base, but these updates may not be </span>
<span id="tz_4172" class="t s4_4172">synchronous to software execution. When tracing is disabled, the processor ensures that the MSR contains the </span>
<span id="t10_4172" class="t s4_4172">latest value of proc_trace_table_base. </span>
<span id="t11_4172" class="t s5_4172">• </span><span id="t12_4172" class="t s7_4172">proc_trace_table_offset. </span>
<span id="t13_4172" class="t s4_4172">This indicates the entry of the current table that is currently in use. (This entry contains the address of the </span>
<span id="t14_4172" class="t s4_4172">current output region.) When tracing is enabled, the processor loads the value from bits 31:7 (MaskOrT- </span>
<span id="t15_4172" class="t s4_4172">ableOffset) of the IA32_RTIT_OUTPUT_MASK_PTRS into bits 27:3 of proc_trace_table_offset. While tracing is </span>
<span id="t16_4172" class="t s4_4172">enabled, the processor updates IA32_RTIT_OUTPUT_MASK_PTRS.MaskOrTableOffset with changes to </span>
<span id="t17_4172" class="t s4_4172">proc_trace_table_offset, but these updates may not be synchronous to software execution. When tracing is </span>
<span id="t18_4172" class="t s4_4172">disabled, the processor ensures that the MSR contains the latest value of proc_trace_table_offset. </span>
<span id="t19_4172" class="t s5_4172">• </span><span id="t1a_4172" class="t s7_4172">proc_trace_output_offset. </span>
<span id="t1b_4172" class="t s4_4172">This a pointer into the current output region and indicates the location of the next write. When tracing is </span>
<span id="t1c_4172" class="t s4_4172">enabled, the processor loads this value from bits 63:32 (OutputOffset) of the </span>
<span id="t1d_4172" class="t s4_4172">IA32_RTIT_OUTPUT_MASK_PTRS. While tracing is enabled, the processor updates </span>
<span id="t1e_4172" class="t s4_4172">IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset with changes to proc_trace_output_offset, but these updates </span>
<span id="t1f_4172" class="t s4_4172">may not be synchronous to software execution. When tracing is disabled, the processor ensures that the MSR </span>
<span id="t1g_4172" class="t s4_4172">contains the latest value of proc_trace_output_offset. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
