module half_add (input a, b, output s, c);
	xor g1(s, a, b);
	and g2(c, a, b);
endmodule

module four_bit_half_adder ( input [3:0] a,b output [3:0] s, output c);

	wire c1, c2, c3;
	half_add ha1 ( a[0], b[0], s[0], c1);
	half_add ha2 ( a[1], b[1], s[1], c2);
	half_add ha3 ( a[2], b[2], s[2], c3);
	half_add ha4 ( a[3], b[3], s[3], c);

endmodule
