/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [6:0] _01_;
  reg [2:0] _02_;
  reg [13:0] _03_;
  wire [11:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [16:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z[0] ? celloutsig_0_0z[7] : celloutsig_0_1z[2];
  assign celloutsig_0_3z = !(celloutsig_0_0z[10] ? celloutsig_0_1z[2] : celloutsig_0_0z[2]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[14] ? celloutsig_1_0z[8] : in_data[98]);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? in_data[159] : celloutsig_1_0z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z ^ celloutsig_1_6z);
  always_ff @(negedge clkin_data[96], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_7z[3:1], celloutsig_1_5z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_6z[6:0];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_0z[2:0];
  always_ff @(negedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 14'h0000;
    else _03_ <= { in_data[187:175], celloutsig_1_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[15:6] === celloutsig_1_0z[9:0];
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_0z[13]);
  assign celloutsig_0_19z = celloutsig_0_18z[2:0] % { 1'h1, _02_[1:0] };
  assign celloutsig_1_0z = in_data[104] ? in_data[145:129] : in_data[132:116];
  assign celloutsig_0_1z = - celloutsig_0_0z[9:5];
  assign celloutsig_0_20z = - _01_[6:3];
  assign celloutsig_0_7z = in_data[80:66] | { celloutsig_0_0z[5:4], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_6z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_1z } << { in_data[37:27], celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_1z << { _01_[3:2], celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_13z[3:0], celloutsig_0_5z } << { celloutsig_0_0z[2:1], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[28:17] ^ in_data[66:55];
  assign celloutsig_1_14z = { in_data[105], celloutsig_1_6z, celloutsig_1_1z } ^ _03_[2:0];
  assign celloutsig_0_4z = celloutsig_0_0z[2:0] ^ celloutsig_0_0z[5:3];
  assign celloutsig_0_13z = celloutsig_0_7z[12:7] ^ { celloutsig_0_11z[1:0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_0z[11:8], celloutsig_1_1z } ^ { _03_[10:8], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_19z = ~((celloutsig_1_14z[1] & celloutsig_1_5z) | _00_[2]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_3z) | celloutsig_1_2z);
  assign { out_data[128], out_data[96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
