{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758216654986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758216654987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 18 14:30:54 2025 " "Processing started: Thu Sep 18 14:30:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758216654987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216654987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216654987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758216655822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758216655822 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier Coprocessador.v(60) " "Verilog HDL syntax error at Coprocessador.v(60) near text: \"\[\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Coprocessador.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1758216669014 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier Coprocessador.v(62) " "Verilog HDL syntax error at Coprocessador.v(62) near text: \"\[\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Coprocessador.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1758216669015 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Coprocessador Coprocessador.v(1) " "Ignored design unit \"Coprocessador\" at Coprocessador.v(1) due to previous errors" {  } { { "Coprocessador.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/Coprocessador.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1758216669016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 0 0 " "Found 0 design units, including 0 entities, in source file coprocessador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/vga/vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/vga/vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "veriloghdl/vga/VGAController.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/vga/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/vga/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver " "Found entity 1: VGA_Driver" {  } { { "veriloghdl/vga/VGA_Driver.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/vga/VGA_Driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/imageprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/imageprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageProcessor " "Found entity 1: ImageProcessor" {  } { { "veriloghdl/processing/ImageProcessor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/ImageProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/pixelreplication.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/pixelreplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelReplication " "Found entity 1: PixelReplication" {  } { { "veriloghdl/processing/algorithm/PixelReplication.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/PixelReplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/nearestneighbor.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/nearestneighbor.v" { { "Info" "ISGN_ENTITY_NAME" "1 NearestNeighbor " "Found entity 1: NearestNeighbor" {  } { { "veriloghdl/processing/algorithm/NearestNeighbor.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/NearestNeighbor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/decimation.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/decimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimation " "Found entity 1: Decimation" {  } { { "veriloghdl/processing/algorithm/Decimation.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/Decimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/processing/algorithm/blockaveraging.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/processing/algorithm/blockaveraging.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockAveraging " "Found entity 1: BlockAveraging" {  } { { "veriloghdl/processing/algorithm/BlockAveraging.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/processing/algorithm/BlockAveraging.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/control/informations.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/control/informations.v" { { "Info" "ISGN_ENTITY_NAME" "1 Informations " "Found entity 1: Informations" {  } { { "veriloghdl/control/Informations.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Informations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veriloghdl/control/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file veriloghdl/control/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "veriloghdl/control/Controller.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/veriloghdl/control/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/vdram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/vdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VdRam " "Found entity 1: VdRam" {  } { { "ip/VdRam.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/VdRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/imgrom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/imgrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImgRom " "Found entity 1: ImgRom" {  } { { "ip/ImgRom.v" "" { Text "C:/Users/Walace/Documents/PBL_Co-processador/ip/ImgRom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758216669067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758216669206 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 18 14:31:09 2025 " "Processing ended: Thu Sep 18 14:31:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758216669206 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758216669206 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758216669206 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669206 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758216669872 ""}
