ARM GAS  /tmp/ccxNUSPs.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"Drivers@src@stm32f10x_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c
  18              		.section	.text.DMA_DeInit,"ax",%progbits
  19              		.align	1
  20              		.global	DMA_DeInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	DMA_DeInit:
  26              	.LVL0:
  27              	.LFB29:
   1:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
   2:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   ******************************************************************************
   3:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @file    stm32f10x_dma.c
   4:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @author  MCD Application Team
   5:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @version V3.6.2
   6:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @date    17-September-2021
   7:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief   This file provides all the DMA firmware functions.
   8:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   ******************************************************************************
   9:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @attention
  10:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *
  11:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * Copyright (c) 2012 STMicroelectronics.
  12:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * All rights reserved.
  13:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *
  14:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * in the root directory of this software component.
  16:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *
  18:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   ******************************************************************************
  19:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  20:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  21:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /* Includes ------------------------------------------------------------------*/
  22:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #include "stm32f10x_dma.h"
  23:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #include "stm32f10x_rcc.h"
  24:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  25:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  27:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  28:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  29:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA 
  30:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief DMA driver modules
  31:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
ARM GAS  /tmp/ccxNUSPs.s 			page 2


  32:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */ 
  33:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  34:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA_Private_TypesDefinitions
  35:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  36:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */ 
  37:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
  38:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @}
  39:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  40:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  41:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA_Private_Defines
  42:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  43:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  44:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  45:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  46:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /* DMA1 Channelx interrupt pending bit masks */
  47:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel1_IT_Mask    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR
  48:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel2_IT_Mask    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR
  49:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel3_IT_Mask    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR
  50:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel4_IT_Mask    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR
  51:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel5_IT_Mask    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR
  52:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel6_IT_Mask    ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR
  53:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA1_Channel7_IT_Mask    ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR
  54:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  55:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /* DMA2 Channelx interrupt pending bit masks */
  56:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA2_Channel1_IT_Mask    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR
  57:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA2_Channel2_IT_Mask    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR
  58:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA2_Channel3_IT_Mask    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR
  59:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA2_Channel4_IT_Mask    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR
  60:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define DMA2_Channel5_IT_Mask    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR
  61:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  62:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /* DMA2 FLAG mask */
  63:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define FLAG_Mask                ((uint32_t)0x10000000)
  64:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  65:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /* DMA registers Masks */
  66:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** #define CCR_CLEAR_Mask           ((uint32_t)0xFFFF800F)
  67:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  68:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
  69:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @}
  70:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  71:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  72:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA_Private_Macros
  73:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  74:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  75:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  76:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
  77:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @}
  78:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  79:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  80:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA_Private_Variables
  81:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  82:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  83:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  84:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
  85:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @}
  86:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  87:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  88:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA_Private_FunctionPrototypes
ARM GAS  /tmp/ccxNUSPs.s 			page 3


  89:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  90:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  91:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  92:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
  93:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @}
  94:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  95:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
  96:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /** @defgroup DMA_Private_Functions
  97:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @{
  98:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
  99:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 100:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 101:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Deinitializes the DMAy Channelx registers to their default reset
 102:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         values.
 103:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 104:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 105:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
 106:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 107:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
 108:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
  28              		.loc 1 108 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 109:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 110:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  33              		.loc 1 110 3 view .LVU1
 111:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 112:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Disable the selected DMAy Channelx */
 113:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  34              		.loc 1 113 3 view .LVU2
  35              		.loc 1 113 16 is_stmt 0 view .LVU3
  36 0000 0368     		ldr	r3, [r0]
  37              		.loc 1 113 22 view .LVU4
  38 0002 23F00103 		bic	r3, r3, #1
  39 0006 1B04     		lsls	r3, r3, #16
  40 0008 1B0C     		lsrs	r3, r3, #16
  41 000a 0360     		str	r3, [r0]
 114:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 115:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Reset DMAy Channelx control register */
 116:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CCR  = 0;
  42              		.loc 1 116 3 is_stmt 1 view .LVU5
  43              		.loc 1 116 23 is_stmt 0 view .LVU6
  44 000c 0023     		movs	r3, #0
  45 000e 0360     		str	r3, [r0]
 117:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 118:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Reset DMAy Channelx remaining bytes register */
 119:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CNDTR = 0;
  46              		.loc 1 119 3 is_stmt 1 view .LVU7
  47              		.loc 1 119 24 is_stmt 0 view .LVU8
  48 0010 4360     		str	r3, [r0, #4]
 120:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 121:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Reset DMAy Channelx peripheral address register */
 122:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CPAR  = 0;
  49              		.loc 1 122 3 is_stmt 1 view .LVU9
  50              		.loc 1 122 24 is_stmt 0 view .LVU10
ARM GAS  /tmp/ccxNUSPs.s 			page 4


  51 0012 8360     		str	r3, [r0, #8]
 123:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 124:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Reset DMAy Channelx memory address register */
 125:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CMAR = 0;
  52              		.loc 1 125 3 is_stmt 1 view .LVU11
  53              		.loc 1 125 23 is_stmt 0 view .LVU12
  54 0014 C360     		str	r3, [r0, #12]
 126:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 127:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if (DMAy_Channelx == DMA1_Channel1)
  55              		.loc 1 127 3 is_stmt 1 view .LVU13
  56              		.loc 1 127 6 is_stmt 0 view .LVU14
  57 0016 364B     		ldr	r3, .L26
  58 0018 9842     		cmp	r0, r3
  59 001a 21D0     		beq	.L14
 128:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 129:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel1 */
 130:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 131:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 132:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel2)
  60              		.loc 1 132 8 is_stmt 1 view .LVU15
  61              		.loc 1 132 11 is_stmt 0 view .LVU16
  62 001c 354B     		ldr	r3, .L26+4
  63 001e 9842     		cmp	r0, r3
  64 0020 24D0     		beq	.L15
 133:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 134:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel2 */
 135:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 136:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 137:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel3)
  65              		.loc 1 137 8 is_stmt 1 view .LVU17
  66              		.loc 1 137 11 is_stmt 0 view .LVU18
  67 0022 354B     		ldr	r3, .L26+8
  68 0024 9842     		cmp	r0, r3
  69 0026 27D0     		beq	.L16
 138:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 139:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel3 */
 140:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 141:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 142:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel4)
  70              		.loc 1 142 8 is_stmt 1 view .LVU19
  71              		.loc 1 142 11 is_stmt 0 view .LVU20
  72 0028 344B     		ldr	r3, .L26+12
  73 002a 9842     		cmp	r0, r3
  74 002c 2AD0     		beq	.L17
 143:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 144:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel4 */
 145:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 146:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 147:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel5)
  75              		.loc 1 147 8 is_stmt 1 view .LVU21
  76              		.loc 1 147 11 is_stmt 0 view .LVU22
  77 002e 344B     		ldr	r3, .L26+16
  78 0030 9842     		cmp	r0, r3
  79 0032 2DD0     		beq	.L18
 148:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 149:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel5 */
 150:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel5_IT_Mask;
ARM GAS  /tmp/ccxNUSPs.s 			page 5


 151:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 152:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel6)
  80              		.loc 1 152 8 is_stmt 1 view .LVU23
  81              		.loc 1 152 11 is_stmt 0 view .LVU24
  82 0034 334B     		ldr	r3, .L26+20
  83 0036 9842     		cmp	r0, r3
  84 0038 30D0     		beq	.L19
 153:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 154:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel6 */
 155:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 156:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 157:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel7)
  85              		.loc 1 157 8 is_stmt 1 view .LVU25
  86              		.loc 1 157 11 is_stmt 0 view .LVU26
  87 003a 334B     		ldr	r3, .L26+24
  88 003c 9842     		cmp	r0, r3
  89 003e 33D0     		beq	.L20
 158:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 159:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel7 */
 160:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 161:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 162:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel1)
  90              		.loc 1 162 8 is_stmt 1 view .LVU27
  91              		.loc 1 162 11 is_stmt 0 view .LVU28
  92 0040 324B     		ldr	r3, .L26+28
  93 0042 9842     		cmp	r0, r3
  94 0044 36D0     		beq	.L21
 163:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 164:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel1 */
 165:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 166:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 167:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel2)
  95              		.loc 1 167 8 is_stmt 1 view .LVU29
  96              		.loc 1 167 11 is_stmt 0 view .LVU30
  97 0046 324B     		ldr	r3, .L26+32
  98 0048 9842     		cmp	r0, r3
  99 004a 39D0     		beq	.L22
 168:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 169:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel2 */
 170:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 171:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 172:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel3)
 100              		.loc 1 172 8 is_stmt 1 view .LVU31
 101              		.loc 1 172 11 is_stmt 0 view .LVU32
 102 004c 314B     		ldr	r3, .L26+36
 103 004e 9842     		cmp	r0, r3
 104 0050 3CD0     		beq	.L23
 173:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 174:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel3 */
 175:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 176:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 177:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel4)
 105              		.loc 1 177 8 is_stmt 1 view .LVU33
 106              		.loc 1 177 11 is_stmt 0 view .LVU34
 107 0052 314B     		ldr	r3, .L26+40
 108 0054 9842     		cmp	r0, r3
 109 0056 3FD0     		beq	.L24
ARM GAS  /tmp/ccxNUSPs.s 			page 6


 178:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 179:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel4 */
 180:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 181:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 182:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 183:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   { 
 184:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     if (DMAy_Channelx == DMA2_Channel5)
 110              		.loc 1 184 5 is_stmt 1 view .LVU35
 111              		.loc 1 184 8 is_stmt 0 view .LVU36
 112 0058 304B     		ldr	r3, .L26+44
 113 005a 9842     		cmp	r0, r3
 114 005c 42D0     		beq	.L25
 115              	.L1:
 185:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     {
 186:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****       /* Reset interrupt pending bits for DMA2 Channel5 */
 187:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****       DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 188:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     }
 189:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 190:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 116              		.loc 1 190 1 view .LVU37
 117 005e 7047     		bx	lr
 118              	.L14:
 130:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 119              		.loc 1 130 5 is_stmt 1 view .LVU38
 130:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 120              		.loc 1 130 9 is_stmt 0 view .LVU39
 121 0060 2F4A     		ldr	r2, .L26+48
 122 0062 5368     		ldr	r3, [r2, #4]
 130:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 123              		.loc 1 130 16 view .LVU40
 124 0064 43F00F03 		orr	r3, r3, #15
 125 0068 5360     		str	r3, [r2, #4]
 126 006a 7047     		bx	lr
 127              	.L15:
 135:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 128              		.loc 1 135 5 is_stmt 1 view .LVU41
 135:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 129              		.loc 1 135 9 is_stmt 0 view .LVU42
 130 006c 2C4A     		ldr	r2, .L26+48
 131 006e 5368     		ldr	r3, [r2, #4]
 135:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 132              		.loc 1 135 16 view .LVU43
 133 0070 43F0F003 		orr	r3, r3, #240
 134 0074 5360     		str	r3, [r2, #4]
 135 0076 7047     		bx	lr
 136              	.L16:
 140:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 137              		.loc 1 140 5 is_stmt 1 view .LVU44
 140:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 138              		.loc 1 140 9 is_stmt 0 view .LVU45
 139 0078 294A     		ldr	r2, .L26+48
 140 007a 5368     		ldr	r3, [r2, #4]
 140:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 141              		.loc 1 140 16 view .LVU46
 142 007c 43F47063 		orr	r3, r3, #3840
 143 0080 5360     		str	r3, [r2, #4]
 144 0082 7047     		bx	lr
ARM GAS  /tmp/ccxNUSPs.s 			page 7


 145              	.L17:
 145:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 146              		.loc 1 145 5 is_stmt 1 view .LVU47
 145:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 147              		.loc 1 145 9 is_stmt 0 view .LVU48
 148 0084 264A     		ldr	r2, .L26+48
 149 0086 5368     		ldr	r3, [r2, #4]
 145:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 150              		.loc 1 145 16 view .LVU49
 151 0088 43F47043 		orr	r3, r3, #61440
 152 008c 5360     		str	r3, [r2, #4]
 153 008e 7047     		bx	lr
 154              	.L18:
 150:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 155              		.loc 1 150 5 is_stmt 1 view .LVU50
 150:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 156              		.loc 1 150 9 is_stmt 0 view .LVU51
 157 0090 234A     		ldr	r2, .L26+48
 158 0092 5368     		ldr	r3, [r2, #4]
 150:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 159              		.loc 1 150 16 view .LVU52
 160 0094 43F47023 		orr	r3, r3, #983040
 161 0098 5360     		str	r3, [r2, #4]
 162 009a 7047     		bx	lr
 163              	.L19:
 155:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 164              		.loc 1 155 5 is_stmt 1 view .LVU53
 155:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 165              		.loc 1 155 9 is_stmt 0 view .LVU54
 166 009c 204A     		ldr	r2, .L26+48
 167 009e 5368     		ldr	r3, [r2, #4]
 155:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 168              		.loc 1 155 16 view .LVU55
 169 00a0 43F47003 		orr	r3, r3, #15728640
 170 00a4 5360     		str	r3, [r2, #4]
 171 00a6 7047     		bx	lr
 172              	.L20:
 160:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 173              		.loc 1 160 5 is_stmt 1 view .LVU56
 160:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 174              		.loc 1 160 9 is_stmt 0 view .LVU57
 175 00a8 1D4A     		ldr	r2, .L26+48
 176 00aa 5368     		ldr	r3, [r2, #4]
 160:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 177              		.loc 1 160 16 view .LVU58
 178 00ac 43F07063 		orr	r3, r3, #251658240
 179 00b0 5360     		str	r3, [r2, #4]
 180 00b2 7047     		bx	lr
 181              	.L21:
 165:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 182              		.loc 1 165 5 is_stmt 1 view .LVU59
 165:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 183              		.loc 1 165 9 is_stmt 0 view .LVU60
 184 00b4 1B4A     		ldr	r2, .L26+52
 185 00b6 5368     		ldr	r3, [r2, #4]
 165:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 186              		.loc 1 165 16 view .LVU61
ARM GAS  /tmp/ccxNUSPs.s 			page 8


 187 00b8 43F00F03 		orr	r3, r3, #15
 188 00bc 5360     		str	r3, [r2, #4]
 189 00be 7047     		bx	lr
 190              	.L22:
 170:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 191              		.loc 1 170 5 is_stmt 1 view .LVU62
 170:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 192              		.loc 1 170 9 is_stmt 0 view .LVU63
 193 00c0 184A     		ldr	r2, .L26+52
 194 00c2 5368     		ldr	r3, [r2, #4]
 170:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 195              		.loc 1 170 16 view .LVU64
 196 00c4 43F0F003 		orr	r3, r3, #240
 197 00c8 5360     		str	r3, [r2, #4]
 198 00ca 7047     		bx	lr
 199              	.L23:
 175:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 200              		.loc 1 175 5 is_stmt 1 view .LVU65
 175:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 201              		.loc 1 175 9 is_stmt 0 view .LVU66
 202 00cc 154A     		ldr	r2, .L26+52
 203 00ce 5368     		ldr	r3, [r2, #4]
 175:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 204              		.loc 1 175 16 view .LVU67
 205 00d0 43F47063 		orr	r3, r3, #3840
 206 00d4 5360     		str	r3, [r2, #4]
 207 00d6 7047     		bx	lr
 208              	.L24:
 180:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 209              		.loc 1 180 5 is_stmt 1 view .LVU68
 180:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 210              		.loc 1 180 9 is_stmt 0 view .LVU69
 211 00d8 124A     		ldr	r2, .L26+52
 212 00da 5368     		ldr	r3, [r2, #4]
 180:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 213              		.loc 1 180 16 view .LVU70
 214 00dc 43F47043 		orr	r3, r3, #61440
 215 00e0 5360     		str	r3, [r2, #4]
 216 00e2 7047     		bx	lr
 217              	.L25:
 187:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     }
 218              		.loc 1 187 7 is_stmt 1 view .LVU71
 187:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     }
 219              		.loc 1 187 11 is_stmt 0 view .LVU72
 220 00e4 0F4A     		ldr	r2, .L26+52
 221 00e6 5368     		ldr	r3, [r2, #4]
 187:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     }
 222              		.loc 1 187 18 view .LVU73
 223 00e8 43F47023 		orr	r3, r3, #983040
 224 00ec 5360     		str	r3, [r2, #4]
 225              		.loc 1 190 1 view .LVU74
 226 00ee B6E7     		b	.L1
 227              	.L27:
 228              		.align	2
 229              	.L26:
 230 00f0 08000240 		.word	1073872904
 231 00f4 1C000240 		.word	1073872924
ARM GAS  /tmp/ccxNUSPs.s 			page 9


 232 00f8 30000240 		.word	1073872944
 233 00fc 44000240 		.word	1073872964
 234 0100 58000240 		.word	1073872984
 235 0104 6C000240 		.word	1073873004
 236 0108 80000240 		.word	1073873024
 237 010c 08040240 		.word	1073873928
 238 0110 1C040240 		.word	1073873948
 239 0114 30040240 		.word	1073873968
 240 0118 44040240 		.word	1073873988
 241 011c 58040240 		.word	1073874008
 242 0120 00000240 		.word	1073872896
 243 0124 00040240 		.word	1073873920
 244              		.cfi_endproc
 245              	.LFE29:
 247              		.section	.text.DMA_Init,"ax",%progbits
 248              		.align	1
 249              		.global	DMA_Init
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	DMA_Init:
 255              	.LVL1:
 256              	.LFB30:
 191:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 192:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 193:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Initializes the DMAy Channelx according to the specified
 194:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         parameters in the DMA_InitStruct.
 195:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 196:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 197:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
 198:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         contains the configuration information for the specified DMA Channel.
 199:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
 200:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 201:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
 202:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 257              		.loc 1 202 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
 262              		.loc 1 202 1 is_stmt 0 view .LVU76
 263 0000 10B4     		push	{r4}
 264              	.LCFI0:
 265              		.cfi_def_cfa_offset 4
 266              		.cfi_offset 4, -4
 203:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   uint32_t tmpreg = 0;
 267              		.loc 1 203 3 is_stmt 1 view .LVU77
 268              	.LVL2:
 204:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 205:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 206:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 269              		.loc 1 206 3 view .LVU78
 207:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR));
 270              		.loc 1 207 3 view .LVU79
 208:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 271              		.loc 1 208 3 view .LVU80
 209:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
ARM GAS  /tmp/ccxNUSPs.s 			page 10


 272              		.loc 1 209 3 view .LVU81
 210:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));   
 273              		.loc 1 210 3 view .LVU82
 211:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 274              		.loc 1 211 3 view .LVU83
 212:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 275              		.loc 1 212 3 view .LVU84
 213:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 276              		.loc 1 213 3 view .LVU85
 214:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 277              		.loc 1 214 3 view .LVU86
 215:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
 278              		.loc 1 215 3 view .LVU87
 216:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 217:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CCR Configuration -----------------*/
 218:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Get the DMAy_Channelx CCR value */
 219:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   tmpreg = DMAy_Channelx->CCR;
 279              		.loc 1 219 3 view .LVU88
 280              		.loc 1 219 10 is_stmt 0 view .LVU89
 281 0002 0268     		ldr	r2, [r0]
 282              	.LVL3:
 220:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 221:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   tmpreg &= CCR_CLEAR_Mask;
 283              		.loc 1 221 3 is_stmt 1 view .LVU90
 284              		.loc 1 221 10 is_stmt 0 view .LVU91
 285 0004 6FF30E12 		bfc	r2, #4, #11
 286              	.LVL4:
 222:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Configure DMAy Channelx: data transfer, data size, priority level and mode */
 223:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set DIR bit according to DMA_DIR value */
 224:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 225:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 226:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 227:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 228:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 229:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set PL bits according to DMA_Priority value */
 230:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Set the MEM2MEM bit according to DMA_M2M value */
 231:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 287              		.loc 1 231 3 is_stmt 1 view .LVU92
 288              		.loc 1 231 27 is_stmt 0 view .LVU93
 289 0008 8B68     		ldr	r3, [r1, #8]
 290              		.loc 1 231 37 view .LVU94
 291 000a 0C6A     		ldr	r4, [r1, #32]
 292 000c 2343     		orrs	r3, r3, r4
 293              		.loc 1 231 64 view .LVU95
 294 000e 0C69     		ldr	r4, [r1, #16]
 295 0010 2343     		orrs	r3, r3, r4
 232:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 296              		.loc 1 232 47 view .LVU96
 297 0012 4C69     		ldr	r4, [r1, #20]
 298 0014 2343     		orrs	r3, r3, r4
 299              		.loc 1 232 79 view .LVU97
 300 0016 8C69     		ldr	r4, [r1, #24]
 301 0018 2343     		orrs	r3, r3, r4
 233:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 302              		.loc 1 233 52 view .LVU98
 303 001a CC69     		ldr	r4, [r1, #28]
 304 001c 2343     		orrs	r3, r3, r4
ARM GAS  /tmp/ccxNUSPs.s 			page 11


 305              		.loc 1 233 89 view .LVU99
 306 001e 4C6A     		ldr	r4, [r1, #36]
 307 0020 2343     		orrs	r3, r3, r4
 234:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****             DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 308              		.loc 1 234 42 view .LVU100
 309 0022 8C6A     		ldr	r4, [r1, #40]
 310 0024 2343     		orrs	r3, r3, r4
 231:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 311              		.loc 1 231 10 view .LVU101
 312 0026 1343     		orrs	r3, r3, r2
 313              	.LVL5:
 235:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 236:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Write to DMAy Channelx CCR */
 237:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CCR = tmpreg;
 314              		.loc 1 237 3 is_stmt 1 view .LVU102
 315              		.loc 1 237 22 is_stmt 0 view .LVU103
 316 0028 0360     		str	r3, [r0]
 238:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 239:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
 240:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Write to DMAy Channelx CNDTR */
 241:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 317              		.loc 1 241 3 is_stmt 1 view .LVU104
 318              		.loc 1 241 40 is_stmt 0 view .LVU105
 319 002a CB68     		ldr	r3, [r1, #12]
 320              	.LVL6:
 321              		.loc 1 241 24 view .LVU106
 322 002c 4360     		str	r3, [r0, #4]
 323              	.LVL7:
 242:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 243:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
 244:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Write to DMAy Channelx CPAR */
 245:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 324              		.loc 1 245 3 is_stmt 1 view .LVU107
 325              		.loc 1 245 39 is_stmt 0 view .LVU108
 326 002e 0B68     		ldr	r3, [r1]
 327              		.loc 1 245 23 view .LVU109
 328 0030 8360     		str	r3, [r0, #8]
 246:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 247:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
 248:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Write to DMAy Channelx CMAR */
 249:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 329              		.loc 1 249 3 is_stmt 1 view .LVU110
 330              		.loc 1 249 39 is_stmt 0 view .LVU111
 331 0032 4B68     		ldr	r3, [r1, #4]
 332              		.loc 1 249 23 view .LVU112
 333 0034 C360     		str	r3, [r0, #12]
 250:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 334              		.loc 1 250 1 view .LVU113
 335 0036 10BC     		pop	{r4}
 336              	.LCFI1:
 337              		.cfi_restore 4
 338              		.cfi_def_cfa_offset 0
 339 0038 7047     		bx	lr
 340              		.cfi_endproc
 341              	.LFE30:
 343              		.section	.text.DMA_StructInit,"ax",%progbits
 344              		.align	1
ARM GAS  /tmp/ccxNUSPs.s 			page 12


 345              		.global	DMA_StructInit
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	DMA_StructInit:
 351              	.LVL8:
 352              	.LFB31:
 251:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 252:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 253:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 254:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
 255:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         be initialized.
 256:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
 257:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 258:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
 259:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 353              		.loc 1 259 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		@ link register save eliminated.
 260:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /*-------------- Reset DMA init structure parameters values ------------------*/
 261:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 262:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 358              		.loc 1 262 3 view .LVU115
 359              		.loc 1 262 42 is_stmt 0 view .LVU116
 360 0000 0023     		movs	r3, #0
 361 0002 0360     		str	r3, [r0]
 263:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_MemoryBaseAddr member */
 264:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 362              		.loc 1 264 3 is_stmt 1 view .LVU117
 363              		.loc 1 264 38 is_stmt 0 view .LVU118
 364 0004 4360     		str	r3, [r0, #4]
 265:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_DIR member */
 266:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 365              		.loc 1 266 3 is_stmt 1 view .LVU119
 366              		.loc 1 266 27 is_stmt 0 view .LVU120
 367 0006 8360     		str	r3, [r0, #8]
 267:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_BufferSize member */
 268:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 368              		.loc 1 268 3 is_stmt 1 view .LVU121
 369              		.loc 1 268 34 is_stmt 0 view .LVU122
 370 0008 C360     		str	r3, [r0, #12]
 269:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 270:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 371              		.loc 1 270 3 is_stmt 1 view .LVU123
 372              		.loc 1 270 37 is_stmt 0 view .LVU124
 373 000a 0361     		str	r3, [r0, #16]
 271:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_MemoryInc member */
 272:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 374              		.loc 1 272 3 is_stmt 1 view .LVU125
 375              		.loc 1 272 33 is_stmt 0 view .LVU126
 376 000c 4361     		str	r3, [r0, #20]
 273:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 274:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 377              		.loc 1 274 3 is_stmt 1 view .LVU127
 378              		.loc 1 274 42 is_stmt 0 view .LVU128
ARM GAS  /tmp/ccxNUSPs.s 			page 13


 379 000e 8361     		str	r3, [r0, #24]
 275:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 276:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 380              		.loc 1 276 3 is_stmt 1 view .LVU129
 381              		.loc 1 276 38 is_stmt 0 view .LVU130
 382 0010 C361     		str	r3, [r0, #28]
 277:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_Mode member */
 278:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 383              		.loc 1 278 3 is_stmt 1 view .LVU131
 384              		.loc 1 278 28 is_stmt 0 view .LVU132
 385 0012 0362     		str	r3, [r0, #32]
 279:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_Priority member */
 280:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 386              		.loc 1 280 3 is_stmt 1 view .LVU133
 387              		.loc 1 280 32 is_stmt 0 view .LVU134
 388 0014 4362     		str	r3, [r0, #36]
 281:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Initialize the DMA_M2M member */
 282:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 389              		.loc 1 282 3 is_stmt 1 view .LVU135
 390              		.loc 1 282 27 is_stmt 0 view .LVU136
 391 0016 8362     		str	r3, [r0, #40]
 283:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 392              		.loc 1 283 1 view .LVU137
 393 0018 7047     		bx	lr
 394              		.cfi_endproc
 395              	.LFE31:
 397              		.section	.text.DMA_Cmd,"ax",%progbits
 398              		.align	1
 399              		.global	DMA_Cmd
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	DMA_Cmd:
 405              	.LVL9:
 406              	.LFB32:
 284:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 285:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 286:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx.
 287:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 288:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 289:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  NewState: new state of the DMAy Channelx. 
 290:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be: ENABLE or DISABLE.
 291:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
 292:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 293:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
 294:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 407              		.loc 1 294 1 is_stmt 1 view -0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 295:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 296:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 412              		.loc 1 296 3 view .LVU139
 297:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 413              		.loc 1 297 3 view .LVU140
 298:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
ARM GAS  /tmp/ccxNUSPs.s 			page 14


 299:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if (NewState != DISABLE)
 414              		.loc 1 299 3 view .LVU141
 415              		.loc 1 299 6 is_stmt 0 view .LVU142
 416 0000 21B1     		cbz	r1, .L32
 300:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 301:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Enable the selected DMAy Channelx */
 302:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMAy_Channelx->CCR |= DMA_CCR1_EN;
 417              		.loc 1 302 5 is_stmt 1 view .LVU143
 418              		.loc 1 302 18 is_stmt 0 view .LVU144
 419 0002 0368     		ldr	r3, [r0]
 420              		.loc 1 302 24 view .LVU145
 421 0004 43F00103 		orr	r3, r3, #1
 422 0008 0360     		str	r3, [r0]
 423 000a 7047     		bx	lr
 424              	.L32:
 303:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 304:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 305:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 306:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Disable the selected DMAy Channelx */
 307:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 425              		.loc 1 307 5 is_stmt 1 view .LVU146
 426              		.loc 1 307 18 is_stmt 0 view .LVU147
 427 000c 0368     		ldr	r3, [r0]
 428              		.loc 1 307 24 view .LVU148
 429 000e 23F00103 		bic	r3, r3, #1
 430 0012 1B04     		lsls	r3, r3, #16
 431 0014 1B0C     		lsrs	r3, r3, #16
 432 0016 0360     		str	r3, [r0]
 308:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 309:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 433              		.loc 1 309 1 view .LVU149
 434 0018 7047     		bx	lr
 435              		.cfi_endproc
 436              	.LFE32:
 438              		.section	.text.DMA_ITConfig,"ax",%progbits
 439              		.align	1
 440              		.global	DMA_ITConfig
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	DMA_ITConfig:
 446              	.LVL10:
 447              	.LFB33:
 310:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 311:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 312:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx interrupts.
 313:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 314:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 315:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMA_IT: specifies the DMA interrupts sources to be enabled
 316:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   or disabled. 
 317:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be any combination of the following values:
 318:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA_IT_TC:  Transfer complete interrupt mask
 319:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA_IT_HT:  Half transfer interrupt mask
 320:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA_IT_TE:  Transfer error interrupt mask
 321:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
 322:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be: ENABLE or DISABLE.
 323:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
ARM GAS  /tmp/ccxNUSPs.s 			page 15


 324:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 325:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
 326:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 448              		.loc 1 326 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		@ link register save eliminated.
 327:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 328:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 453              		.loc 1 328 3 view .LVU151
 329:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_CONFIG_IT(DMA_IT));
 454              		.loc 1 329 3 view .LVU152
 330:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 455              		.loc 1 330 3 view .LVU153
 331:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if (NewState != DISABLE)
 456              		.loc 1 331 3 view .LVU154
 457              		.loc 1 331 6 is_stmt 0 view .LVU155
 458 0000 1AB1     		cbz	r2, .L35
 332:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 333:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Enable the selected DMA interrupts */
 334:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMAy_Channelx->CCR |= DMA_IT;
 459              		.loc 1 334 5 is_stmt 1 view .LVU156
 460              		.loc 1 334 18 is_stmt 0 view .LVU157
 461 0002 0368     		ldr	r3, [r0]
 462              		.loc 1 334 24 view .LVU158
 463 0004 0B43     		orrs	r3, r3, r1
 464 0006 0360     		str	r3, [r0]
 465 0008 7047     		bx	lr
 466              	.L35:
 335:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 336:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 337:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 338:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Disable the selected DMA interrupts */
 339:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMAy_Channelx->CCR &= ~DMA_IT;
 467              		.loc 1 339 5 is_stmt 1 view .LVU159
 468              		.loc 1 339 18 is_stmt 0 view .LVU160
 469 000a 0368     		ldr	r3, [r0]
 470              		.loc 1 339 24 view .LVU161
 471 000c 23EA0103 		bic	r3, r3, r1
 472 0010 0360     		str	r3, [r0]
 340:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 341:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 473              		.loc 1 341 1 view .LVU162
 474 0012 7047     		bx	lr
 475              		.cfi_endproc
 476              	.LFE33:
 478              		.section	.text.DMA_SetCurrDataCounter,"ax",%progbits
 479              		.align	1
 480              		.global	DMA_SetCurrDataCounter
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 485              	DMA_SetCurrDataCounter:
 486              	.LVL11:
 487              	.LFB34:
 342:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
ARM GAS  /tmp/ccxNUSPs.s 			page 16


 343:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 344:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Sets the number of data units in the current DMAy Channelx transfer.
 345:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 346:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 347:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DataNumber: The number of data units in the current DMAy Channelx
 348:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         transfer.   
 349:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @note   This function can only be used when the DMAy_Channelx is disabled.                 
 350:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None.
 351:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 352:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
 353:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 488              		.loc 1 353 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 354:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 355:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 493              		.loc 1 355 3 view .LVU164
 356:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 357:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
 358:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Write to DMAy Channelx CNDTR */
 359:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   DMAy_Channelx->CNDTR = DataNumber;  
 494              		.loc 1 359 3 view .LVU165
 495              		.loc 1 359 24 is_stmt 0 view .LVU166
 496 0000 4160     		str	r1, [r0, #4]
 360:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 497              		.loc 1 360 1 view .LVU167
 498 0002 7047     		bx	lr
 499              		.cfi_endproc
 500              	.LFE34:
 502              		.section	.text.DMA_GetCurrDataCounter,"ax",%progbits
 503              		.align	1
 504              		.global	DMA_GetCurrDataCounter
 505              		.syntax unified
 506              		.thumb
 507              		.thumb_func
 509              	DMA_GetCurrDataCounter:
 510              	.LVL12:
 511              	.LFB35:
 361:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 362:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 363:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Returns the number of remaining data units in the current
 364:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         DMAy Channelx transfer.
 365:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 366:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 367:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval The number of remaining data units in the current DMAy Channelx
 368:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *         transfer.
 369:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 370:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
 371:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 512              		.loc 1 371 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 372:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
ARM GAS  /tmp/ccxNUSPs.s 			page 17


 373:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 517              		.loc 1 373 3 view .LVU169
 374:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Return the number of remaining data units for DMAy Channelx */
 375:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   return ((uint16_t)(DMAy_Channelx->CNDTR));
 518              		.loc 1 375 3 view .LVU170
 519              		.loc 1 375 35 is_stmt 0 view .LVU171
 520 0000 4068     		ldr	r0, [r0, #4]
 521              	.LVL13:
 376:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 522              		.loc 1 376 1 view .LVU172
 523 0002 80B2     		uxth	r0, r0
 524 0004 7047     		bx	lr
 525              		.cfi_endproc
 526              	.LFE35:
 528              		.section	.text.DMA_GetFlagStatus,"ax",%progbits
 529              		.align	1
 530              		.global	DMA_GetFlagStatus
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	DMA_GetFlagStatus:
 536              	.LVL14:
 537              	.LFB36:
 377:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 378:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 379:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Checks whether the specified DMAy Channelx flag is set or not.
 380:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_FLAG: specifies the flag to check.
 381:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be one of the following values:
 382:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 383:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 384:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 385:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
 386:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 387:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 388:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 389:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
 390:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 391:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 392:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 393:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
 394:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 395:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 396:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 397:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
 398:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 399:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 400:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 401:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
 402:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag.
 403:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
 404:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
 405:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag.
 406:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag.
 407:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
 408:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
 409:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag.
 410:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag.
ARM GAS  /tmp/ccxNUSPs.s 			page 18


 411:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
 412:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
 413:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag.
 414:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag.
 415:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
 416:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
 417:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag.
 418:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag.
 419:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
 420:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
 421:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag.
 422:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag.
 423:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
 424:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
 425:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag.
 426:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag.
 427:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
 428:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
 429:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
 430:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval The new state of DMAy_FLAG (SET or RESET).
 431:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 432:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
 433:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 538              		.loc 1 433 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		@ link register save eliminated.
 434:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   FlagStatus bitstatus = RESET;
 543              		.loc 1 434 3 view .LVU174
 435:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   uint32_t tmpreg = 0;
 544              		.loc 1 435 3 view .LVU175
 436:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 437:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 438:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));
 545              		.loc 1 438 3 view .LVU176
 439:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 440:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Calculate the used DMAy */
 441:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 546              		.loc 1 441 3 view .LVU177
 547              		.loc 1 441 6 is_stmt 0 view .LVU178
 548 0000 10F0805F 		tst	r0, #268435456
 549 0004 05D0     		beq	.L40
 442:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 443:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Get DMA2 ISR register value */
 444:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     tmpreg = DMA2->ISR ;
 550              		.loc 1 444 5 is_stmt 1 view .LVU179
 551              		.loc 1 444 12 is_stmt 0 view .LVU180
 552 0006 054B     		ldr	r3, .L44
 553 0008 1B68     		ldr	r3, [r3]
 554              	.LVL15:
 555              	.L41:
 445:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 446:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 447:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 448:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Get DMA1 ISR register value */
 449:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     tmpreg = DMA1->ISR ;
ARM GAS  /tmp/ccxNUSPs.s 			page 19


 450:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 451:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 452:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the status of the specified DMAy flag */
 453:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 556              		.loc 1 453 3 is_stmt 1 view .LVU181
 557              		.loc 1 453 6 is_stmt 0 view .LVU182
 558 000a 0342     		tst	r3, r0
 559 000c 04D0     		beq	.L43
 454:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 455:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* DMAy_FLAG is set */
 456:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     bitstatus = SET;
 560              		.loc 1 456 15 view .LVU183
 561 000e 0120     		movs	r0, #1
 562              	.LVL16:
 563              		.loc 1 456 15 view .LVU184
 564 0010 7047     		bx	lr
 565              	.LVL17:
 566              	.L40:
 449:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 567              		.loc 1 449 5 is_stmt 1 view .LVU185
 449:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 568              		.loc 1 449 12 is_stmt 0 view .LVU186
 569 0012 034B     		ldr	r3, .L44+4
 570 0014 1B68     		ldr	r3, [r3]
 571              	.LVL18:
 449:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 572              		.loc 1 449 12 view .LVU187
 573 0016 F8E7     		b	.L41
 574              	.LVL19:
 575              	.L43:
 457:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 458:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 459:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 460:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* DMAy_FLAG is reset */
 461:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     bitstatus = RESET;
 576              		.loc 1 461 15 view .LVU188
 577 0018 0020     		movs	r0, #0
 578              	.LVL20:
 462:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 463:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   
 464:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Return the DMAy_FLAG status */
 465:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   return  bitstatus;
 579              		.loc 1 465 3 is_stmt 1 view .LVU189
 466:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 580              		.loc 1 466 1 is_stmt 0 view .LVU190
 581 001a 7047     		bx	lr
 582              	.L45:
 583              		.align	2
 584              	.L44:
 585 001c 00040240 		.word	1073873920
 586 0020 00000240 		.word	1073872896
 587              		.cfi_endproc
 588              	.LFE36:
 590              		.section	.text.DMA_ClearFlag,"ax",%progbits
 591              		.align	1
 592              		.global	DMA_ClearFlag
 593              		.syntax unified
ARM GAS  /tmp/ccxNUSPs.s 			page 20


 594              		.thumb
 595              		.thumb_func
 597              	DMA_ClearFlag:
 598              	.LVL21:
 599              	.LFB37:
 467:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 468:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 469:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Clears the DMAy Channelx's pending flags.
 470:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_FLAG: specifies the flag to clear.
 471:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be any combination (for the same DMA) of the following values:
 472:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 473:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 474:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 475:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
 476:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 477:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 478:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 479:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
 480:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 481:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 482:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 483:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
 484:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 485:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 486:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 487:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
 488:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 489:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 490:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 491:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
 492:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag.
 493:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
 494:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
 495:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag.
 496:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag.
 497:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
 498:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
 499:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag.
 500:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag.
 501:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
 502:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
 503:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag.
 504:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag.
 505:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
 506:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
 507:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag.
 508:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag.
 509:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
 510:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
 511:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag.
 512:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag.
 513:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
 514:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
 515:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag.
 516:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag.
 517:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
 518:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
ARM GAS  /tmp/ccxNUSPs.s 			page 21


 519:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
 520:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
 521:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 522:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_ClearFlag(uint32_t DMAy_FLAG)
 523:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 600              		.loc 1 523 1 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 604              		@ link register save eliminated.
 524:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 525:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));
 605              		.loc 1 525 3 view .LVU192
 526:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 527:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Calculate the used DMAy */
 528:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 606              		.loc 1 528 3 view .LVU193
 607              		.loc 1 528 6 is_stmt 0 view .LVU194
 608 0000 10F0805F 		tst	r0, #268435456
 609 0004 02D0     		beq	.L47
 529:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 530:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Clear the selected DMAy flags */
 531:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA2->IFCR = DMAy_FLAG;
 610              		.loc 1 531 5 is_stmt 1 view .LVU195
 611              		.loc 1 531 16 is_stmt 0 view .LVU196
 612 0006 034B     		ldr	r3, .L49
 613 0008 5860     		str	r0, [r3, #4]
 614 000a 7047     		bx	lr
 615              	.L47:
 532:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 533:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 534:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 535:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Clear the selected DMAy flags */
 536:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR = DMAy_FLAG;
 616              		.loc 1 536 5 is_stmt 1 view .LVU197
 617              		.loc 1 536 16 is_stmt 0 view .LVU198
 618 000c 024B     		ldr	r3, .L49+4
 619 000e 5860     		str	r0, [r3, #4]
 537:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 538:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 620              		.loc 1 538 1 view .LVU199
 621 0010 7047     		bx	lr
 622              	.L50:
 623 0012 00BF     		.align	2
 624              	.L49:
 625 0014 00040240 		.word	1073873920
 626 0018 00000240 		.word	1073872896
 627              		.cfi_endproc
 628              	.LFE37:
 630              		.section	.text.DMA_GetITStatus,"ax",%progbits
 631              		.align	1
 632              		.global	DMA_GetITStatus
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	DMA_GetITStatus:
 638              	.LVL22:
ARM GAS  /tmp/ccxNUSPs.s 			page 22


 639              	.LFB38:
 539:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 540:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 541:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Checks whether the specified DMAy Channelx interrupt has occurred or not.
 542:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_IT: specifies the DMAy interrupt source to check. 
 543:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be one of the following values:
 544:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
 545:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
 546:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
 547:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
 548:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
 549:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
 550:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
 551:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
 552:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
 553:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
 554:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
 555:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
 556:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
 557:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
 558:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
 559:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
 560:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
 561:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
 562:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
 563:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
 564:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt.
 565:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt.
 566:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt.
 567:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt.
 568:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt.
 569:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt.
 570:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt.
 571:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt.
 572:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt.
 573:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt.
 574:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt.
 575:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt.
 576:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt.
 577:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt.
 578:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt.
 579:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt.
 580:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt.
 581:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt.
 582:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt.
 583:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt.
 584:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt.
 585:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt.
 586:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt.
 587:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt.
 588:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt.
 589:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt.
 590:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
 591:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
 592:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval The new state of DMAy_IT (SET or RESET).
 593:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 594:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
ARM GAS  /tmp/ccxNUSPs.s 			page 23


 595:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 640              		.loc 1 595 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 596:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   ITStatus bitstatus = RESET;
 645              		.loc 1 596 3 view .LVU201
 597:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   uint32_t tmpreg = 0;
 646              		.loc 1 597 3 view .LVU202
 598:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 599:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 600:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_GET_IT(DMAy_IT));
 647              		.loc 1 600 3 view .LVU203
 601:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 602:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Calculate the used DMA */
 603:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 648              		.loc 1 603 3 view .LVU204
 649              		.loc 1 603 6 is_stmt 0 view .LVU205
 650 0000 10F0805F 		tst	r0, #268435456
 651 0004 05D0     		beq	.L52
 604:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 605:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Get DMA2 ISR register value */
 606:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     tmpreg = DMA2->ISR;
 652              		.loc 1 606 5 is_stmt 1 view .LVU206
 653              		.loc 1 606 12 is_stmt 0 view .LVU207
 654 0006 054B     		ldr	r3, .L56
 655 0008 1B68     		ldr	r3, [r3]
 656              	.LVL23:
 657              	.L53:
 607:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 608:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 609:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 610:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Get DMA1 ISR register value */
 611:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     tmpreg = DMA1->ISR;
 612:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 613:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 614:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the status of the specified DMAy interrupt */
 615:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 658              		.loc 1 615 3 is_stmt 1 view .LVU208
 659              		.loc 1 615 6 is_stmt 0 view .LVU209
 660 000a 0342     		tst	r3, r0
 661 000c 04D0     		beq	.L55
 616:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 617:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* DMAy_IT is set */
 618:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     bitstatus = SET;
 662              		.loc 1 618 15 view .LVU210
 663 000e 0120     		movs	r0, #1
 664              	.LVL24:
 665              		.loc 1 618 15 view .LVU211
 666 0010 7047     		bx	lr
 667              	.LVL25:
 668              	.L52:
 611:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 669              		.loc 1 611 5 is_stmt 1 view .LVU212
 611:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 670              		.loc 1 611 12 is_stmt 0 view .LVU213
ARM GAS  /tmp/ccxNUSPs.s 			page 24


 671 0012 034B     		ldr	r3, .L56+4
 672 0014 1B68     		ldr	r3, [r3]
 673              	.LVL26:
 611:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 674              		.loc 1 611 12 view .LVU214
 675 0016 F8E7     		b	.L53
 676              	.LVL27:
 677              	.L55:
 619:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 620:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 621:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 622:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* DMAy_IT is reset */
 623:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     bitstatus = RESET;
 678              		.loc 1 623 15 view .LVU215
 679 0018 0020     		movs	r0, #0
 680              	.LVL28:
 624:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 625:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Return the DMA_IT status */
 626:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   return  bitstatus;
 681              		.loc 1 626 3 is_stmt 1 view .LVU216
 627:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 682              		.loc 1 627 1 is_stmt 0 view .LVU217
 683 001a 7047     		bx	lr
 684              	.L57:
 685              		.align	2
 686              	.L56:
 687 001c 00040240 		.word	1073873920
 688 0020 00000240 		.word	1073872896
 689              		.cfi_endproc
 690              	.LFE38:
 692              		.section	.text.DMA_ClearITPendingBit,"ax",%progbits
 693              		.align	1
 694              		.global	DMA_ClearITPendingBit
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 699              	DMA_ClearITPendingBit:
 700              	.LVL29:
 701              	.LFB39:
 628:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 629:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** /**
 630:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @brief  Clears the DMAy Channelx's interrupt pending bits.
 631:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @param  DMAy_IT: specifies the DMAy interrupt pending bit to clear.
 632:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *   This parameter can be any combination (for the same DMA) of the following values:
 633:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
 634:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
 635:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
 636:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
 637:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
 638:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
 639:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
 640:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
 641:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
 642:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
 643:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
 644:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
 645:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
ARM GAS  /tmp/ccxNUSPs.s 			page 25


 646:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
 647:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
 648:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
 649:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
 650:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
 651:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
 652:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
 653:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt.
 654:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt.
 655:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt.
 656:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt.
 657:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt.
 658:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt.
 659:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt.
 660:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt.
 661:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt.
 662:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt.
 663:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt.
 664:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt.
 665:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt.
 666:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt.
 667:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt.
 668:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt.
 669:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt.
 670:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt.
 671:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt.
 672:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt.
 673:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt.
 674:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt.
 675:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt.
 676:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt.
 677:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt.
 678:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt.
 679:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
 680:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
 681:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   * @retval None
 682:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   */
 683:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** void DMA_ClearITPendingBit(uint32_t DMAy_IT)
 684:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** {
 702              		.loc 1 684 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 685:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Check the parameters */
 686:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   assert_param(IS_DMA_CLEAR_IT(DMAy_IT));
 707              		.loc 1 686 3 view .LVU219
 687:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** 
 688:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   /* Calculate the used DMAy */
 689:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 708              		.loc 1 689 3 view .LVU220
 709              		.loc 1 689 6 is_stmt 0 view .LVU221
 710 0000 10F0805F 		tst	r0, #268435456
 711 0004 02D0     		beq	.L59
 690:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 691:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 692:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA2->IFCR = DMAy_IT;
ARM GAS  /tmp/ccxNUSPs.s 			page 26


 712              		.loc 1 692 5 is_stmt 1 view .LVU222
 713              		.loc 1 692 16 is_stmt 0 view .LVU223
 714 0006 034B     		ldr	r3, .L61
 715 0008 5860     		str	r0, [r3, #4]
 716 000a 7047     		bx	lr
 717              	.L59:
 693:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 694:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   else
 695:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   {
 696:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 697:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****     DMA1->IFCR = DMAy_IT;
 718              		.loc 1 697 5 is_stmt 1 view .LVU224
 719              		.loc 1 697 16 is_stmt 0 view .LVU225
 720 000c 024B     		ldr	r3, .L61+4
 721 000e 5860     		str	r0, [r3, #4]
 698:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c ****   }
 699:./.ccls-cache/@home@carver@Documents@stm32_with_linux@recorde/Drivers@src@stm32f10x_dma.c **** }
 722              		.loc 1 699 1 view .LVU226
 723 0010 7047     		bx	lr
 724              	.L62:
 725 0012 00BF     		.align	2
 726              	.L61:
 727 0014 00040240 		.word	1073873920
 728 0018 00000240 		.word	1073872896
 729              		.cfi_endproc
 730              	.LFE39:
 732              		.text
 733              	.Letext0:
 734              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 735              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 736              		.file 4 "cmsis/stm32f10x.h"
 737              		.file 5 "Drivers/inc/stm32f10x_dma.h"
ARM GAS  /tmp/ccxNUSPs.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 Drivers@src@stm32f10x_dma.c
     /tmp/ccxNUSPs.s:19     .text.DMA_DeInit:00000000 $t
     /tmp/ccxNUSPs.s:25     .text.DMA_DeInit:00000000 DMA_DeInit
     /tmp/ccxNUSPs.s:230    .text.DMA_DeInit:000000f0 $d
     /tmp/ccxNUSPs.s:248    .text.DMA_Init:00000000 $t
     /tmp/ccxNUSPs.s:254    .text.DMA_Init:00000000 DMA_Init
     /tmp/ccxNUSPs.s:344    .text.DMA_StructInit:00000000 $t
     /tmp/ccxNUSPs.s:350    .text.DMA_StructInit:00000000 DMA_StructInit
     /tmp/ccxNUSPs.s:398    .text.DMA_Cmd:00000000 $t
     /tmp/ccxNUSPs.s:404    .text.DMA_Cmd:00000000 DMA_Cmd
     /tmp/ccxNUSPs.s:439    .text.DMA_ITConfig:00000000 $t
     /tmp/ccxNUSPs.s:445    .text.DMA_ITConfig:00000000 DMA_ITConfig
     /tmp/ccxNUSPs.s:479    .text.DMA_SetCurrDataCounter:00000000 $t
     /tmp/ccxNUSPs.s:485    .text.DMA_SetCurrDataCounter:00000000 DMA_SetCurrDataCounter
     /tmp/ccxNUSPs.s:503    .text.DMA_GetCurrDataCounter:00000000 $t
     /tmp/ccxNUSPs.s:509    .text.DMA_GetCurrDataCounter:00000000 DMA_GetCurrDataCounter
     /tmp/ccxNUSPs.s:529    .text.DMA_GetFlagStatus:00000000 $t
     /tmp/ccxNUSPs.s:535    .text.DMA_GetFlagStatus:00000000 DMA_GetFlagStatus
     /tmp/ccxNUSPs.s:585    .text.DMA_GetFlagStatus:0000001c $d
     /tmp/ccxNUSPs.s:591    .text.DMA_ClearFlag:00000000 $t
     /tmp/ccxNUSPs.s:597    .text.DMA_ClearFlag:00000000 DMA_ClearFlag
     /tmp/ccxNUSPs.s:625    .text.DMA_ClearFlag:00000014 $d
     /tmp/ccxNUSPs.s:631    .text.DMA_GetITStatus:00000000 $t
     /tmp/ccxNUSPs.s:637    .text.DMA_GetITStatus:00000000 DMA_GetITStatus
     /tmp/ccxNUSPs.s:687    .text.DMA_GetITStatus:0000001c $d
     /tmp/ccxNUSPs.s:693    .text.DMA_ClearITPendingBit:00000000 $t
     /tmp/ccxNUSPs.s:699    .text.DMA_ClearITPendingBit:00000000 DMA_ClearITPendingBit
     /tmp/ccxNUSPs.s:727    .text.DMA_ClearITPendingBit:00000014 $d

NO UNDEFINED SYMBOLS
