// Seed: 1266097180
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  parameter id_3 = -1'd0;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_1 ();
  assign id_1 = id_1;
  wire id_2;
  wor id_3, id_4, id_5 = 1;
  tri0 id_6, id_7 = id_3, id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  always $display(1'b0);
  always_latch if (-1);
  wor id_6;
  wire id_7, id_8;
  final if (1'd0) id_6 = -1;
endmodule
