{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3119, "design__instance__area": 61915.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 4, "power__internal__total": 0.08029460906982422, "power__switching__total": 0.06891389936208725, "power__leakage__total": 6.623221224799636e-07, "power__total": 0.1492091715335846, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.3225021452285, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3225021452285, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6377359931761251, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.4414388979304221, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 4, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.5773460761775109, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.5773460761775109, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.49081873288244215, "timing__setup__ws__corner:nom_ss_125C_4v50": -7.147643568216934, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -887.9757411821366, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -7.147643568216934, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 191, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -7.147644, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 190, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.20872559826867376, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.20872559826867376, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2994218291391142, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.451447669802788, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": 0.5895335497750188, "clock__skew__worst_setup": 0.20489038823279024, "timing__hold__ws": 0.2943567695129196, "timing__setup__ws": -7.683156550665751, "timing__hold__tns": 0, "timing__setup__tns": -967.1922771996044, "timing__hold__wns": 0, "timing__setup__wns": -7.683156550665751, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 570, "timing__setup_r2r__ws": -7.683156, "timing__setup_r2r_vio__count": 567, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3119, "design__instance__area__stdcell": 61915.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.594065, "design__instance__utilization__stdcell": 0.594065, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 22428870, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 93528.6, "design__violations": 0, "design__instance__count__setup_buffer": 32, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2296, "route__net__special": 2, "route__drc_errors__iter:1": 1003, "route__wirelength__iter:1": 104473, "route__drc_errors__iter:2": 240, "route__wirelength__iter:2": 103398, "route__drc_errors__iter:3": 177, "route__wirelength__iter:3": 102953, "route__drc_errors__iter:4": 9, "route__wirelength__iter:4": 102778, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 102762, "route__drc_errors": 0, "route__wirelength": 102762, "route__vias": 15880, "route__vias__singlecut": 15880, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 518.71, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 48, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 48, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 48, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 4, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.31670084118270286, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.31670084118270286, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6300454780670439, "timing__setup__ws__corner:min_tt_025C_5v00": 0.6956053707706469, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 48, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 4, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.5671993035792814, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.5671993035792814, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5291718324420278, "timing__setup__ws__corner:min_ss_125C_4v50": -6.70584318165947, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -822.7726999259148, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -6.70584318165947, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 188, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -6.705843, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 187, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 48, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 4, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.20489038823279024, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.20489038823279024, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2943567695129196, "timing__setup__ws__corner:min_ff_n40C_5v50": 3.573896391097832, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 48, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 4, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.3294779542452654, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3294779542452654, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6468070706553725, "timing__setup__ws__corner:max_tt_025C_5v00": 0.13322587854448426, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 48, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 4, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.5895335497750188, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.5895335497750188, "timing__hold__ws__corner:max_ss_125C_4v50": 0.44500360211870527, "timing__setup__ws__corner:max_ss_125C_4v50": -7.683156550665751, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -967.1922771996044, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -7.683156550665751, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 191, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -7.683156, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 190, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 48, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 4, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.21334362658136008, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.21334362658136008, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3023784641596128, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.3030041858739883, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 48, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 48, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99765, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99904, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00235366, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00625413, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00160948, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00625413, "ir__voltage__worst": 5, "ir__drop__avg": 0.000961, "ir__drop__worst": 0.00235, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}