strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3efdedee10>",
		fillcolor=turquoise,
		label="20:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3efdbe0fd0>]",
		style=filled,
		typ=Block];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"20:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3efdf81650>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "20:BL"	[cond="['in']",
		label="!((in[0] == 1))",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3efdb66390>",
		fillcolor=turquoise,
		label="16:BL
pos = 2'd0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3f01cc5d50>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['in']",
		label="(in[0] == 1)",
		lineno=15];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3efdb71090>",
		fillcolor=turquoise,
		label="12:BL
pos = 2'd1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3efdb66690>]",
		style=filled,
		typ=Block];
	"12:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3efdb63d50>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'in', 'in', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3efdb63410>",
		fillcolor=turquoise,
		label="6:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "6:BL"	[cond="[]",
		lineno=None];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3efdb7dd50>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "15:IF"	[cond="['in']",
		label="!((in[1] == 1))",
		lineno=11];
	"11:IF" -> "12:BL"	[cond="['in']",
		label="(in[1] == 1)",
		lineno=11];
	"7:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3efdb0e510>",
		fillcolor=springgreen,
		label="7:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"7:IF" -> "11:IF"	[cond="['in']",
		label="!((in[2] == 1))",
		lineno=7];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3efdb63250>",
		fillcolor=turquoise,
		label="8:BL
pos = 2'd2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f3efdb0ed10>]",
		style=filled,
		typ=Block];
	"7:IF" -> "8:BL"	[cond="['in']",
		label="(in[2] == 1)",
		lineno=7];
	"6:BL" -> "7:IF"	[cond="[]",
		lineno=None];
	"8:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
