// Seed: 3032824842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
endmodule
module module_0 (
    input  tri0  id_0,
    output tri1  id_1
    , id_6,
    input  wire  module_1,
    output tri0  id_3
    , id_7,
    input  uwire id_4
);
  wire id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_6,
      id_7,
      id_8,
      id_8,
      id_7,
      id_6
  );
  assign id_3 = id_6 !=? id_0 ? -1'h0 : id_9 * -1 ? 1 : 1;
endmodule
