[allenwalker@localhost exp0]$ dc

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version H-2013.03 for RHEL64 -- Feb 25, 2013
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> source compile.tcl
Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp0/v_src/timer_display.v
Presto compilation completed successfully.
Loading db file '/home/allenwalker/project/lib/fde_dc.db'
Loading db file '/eda/synopsys/dc2013/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/dc2013/libraries/syn/standard.sldb'
  Loading link library 'fde_dc'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'timer_display'.
Information: Building the design 'seconds_counter' instantiated from design 'timer_display' with
	the parameters "CLOCK_FREQ=10000". (HDL-193)
Warning:  /home/allenwalker/project/exp0/v_src/seconds_counter.v:18: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/allenwalker/project/exp0/v_src/seconds_counter.v:26: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine seconds_counter_CLOCK_FREQ10000 line 15 in file
		'/home/allenwalker/project/exp0/v_src/seconds_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_div_reg     | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine seconds_counter_CLOCK_FREQ10000 line 27 in file
		'/home/allenwalker/project/exp0/v_src/seconds_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sec_digit_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seven_seg'. (HDL-193)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp0/v_src/seconds_counter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Warning:  /home/allenwalker/project/exp0/v_src/seconds_counter.v:18: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/allenwalker/project/exp0/v_src/seconds_counter.v:26: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine seconds_counter line 15 in file
		'/home/allenwalker/project/exp0/v_src/seconds_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_div_reg     | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine seconds_counter line 27 in file
		'/home/allenwalker/project/exp0/v_src/seconds_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sec_digit_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'seconds_counter'.
Running PRESTO HDLC
Compiling source file /home/allenwalker/project/exp0/v_src/seven_seg.v
Presto compilation completed successfully.
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/home/allenwalker/project/exp0/seven_seg.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'seven_seg'.
Current design is 'timer_display'.
Current design is 'timer_display'.

  Linking design 'timer_display'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/allenwalker/project/exp0/timer_display.db, etc
  fde_dc (library)            /home/allenwalker/project/lib/fde_dc.db

Information: Updating graph... (UID-83)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'timer_display'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'timer_display' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_add_width14'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'timer_display'
  Mapping 'timer_display'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     213.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
Loading db file '/home/allenwalker/project/lib/fde_dc.db'

  Optimization Complete
  ---------------------
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
Alib files are up-to-date.
Loading db file '/eda/synopsys/dc2013/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.0 |     *     |
| Licensed DW Building Blocks        | H-2013.03-DWBB_201303.0 |     *     |
============================================================================


Loaded alib file './alib-52/fde_dc.db.alib'

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'timer_display' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     201.0      0.00       0.0       0.0                          
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
    0:00:00     201.0      0.00       0.0       0.0                          
Loading db file '/home/allenwalker/project/lib/fde_dc.db'

  Optimization Complete
  ---------------------
Writing verilog file '/home/allenwalker/project/exp0/result/timer_display_gate.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell> 
