// Seed: 4129423135
`resetall
`define pp_0 0
`timescale 1 ps / 1 ps
module module_0;
  type_5(
      (id_0) << 1, {id_0, id_0}, id_0
  ); type_6(
      1'b0, 1, 1
  ); type_7(
      1'b0, id_1, 1
  );
  logic id_2;
  assign id_2 = 1;
  defparam id_3.id_4 = id_1 * 1 - id_1;
endmodule
