Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 29 05:08:47 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file urllc_fifo_receiver_wrapper_timing_summary_routed.rpt -pb urllc_fifo_receiver_wrapper_timing_summary_routed.pb -rpx urllc_fifo_receiver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : urllc_fifo_receiver_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      273         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin        1           
LUTAR-1    Warning           LUT drives async reset alert                     36          
PDRC-190   Warning           Suboptimally placed synchronized register chain  13          
TIMING-20  Warning           Non-clocked latch                                16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (410)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 272 register/latch pins with no clock driven by root clock pin: clk_pl_50M (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: receiver_ad_sel1[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (410)
--------------------------------------------------
 There are 410 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.361        0.000                      0                41939        0.016        0.000                      0                41923        5.333        0.000                       0                 16710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1                        {0.000 10.000}     20.000          50.000          
  clk_out1_urllc_fifo_core_inst_1_clk_static_0                                              {0.000 8.333}      16.667          60.000          
    clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0                                    {0.000 8.333}      16.667          60.000          
    clkfbout_urllc_fifo_core_inst_1_clk_dynamic_0                                           {0.000 8.333}      16.667          60.000          
  clkfbout_urllc_fifo_core_inst_1_clk_static_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.390        0.000                      0                  943        0.016        0.000                      0                  943       15.370        0.000                       0                   495  
urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1                                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                    8.361        0.000                      0                40375        0.030        0.000                      0                40375        5.333        0.000                       0                 16075  
    clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0                                          9.325        0.000                      0                  318        0.121        0.000                      0                  318        7.479        0.000                       0                   133  
    clkfbout_urllc_fifo_core_inst_1_clk_dynamic_0                                                                                                                                                                                            15.074        0.000                       0                     3  
  clkfbout_urllc_fifo_core_inst_1_clk_static_0                                                                                                                                                                                               18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       15.640        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                     31.923        0.000                      0                    8                                                                        
clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0                                        clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                     10.186        0.000                      0                    4        0.306        0.000                      0                    4  
clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0                                              8.959        0.000                      0                  177        0.190        0.000                      0                  177  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                     10.838        0.000                      0                  187        0.185        0.000                      0                  187  
**async_default**                                                                           clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0                                        clk_out1_urllc_fifo_core_inst_1_clk_static_0                                                     13.049        0.000                      0                    2        0.572        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.781        0.000                      0                  100        0.370        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.852ns (28.145%)  route 4.728ns (71.855%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.515     9.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.274    10.038 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.281    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.402    36.433    
                         clock uncertainty           -0.035    36.398    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.030    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.428    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                 26.390    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.852ns (28.663%)  route 4.609ns (71.337%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.396     9.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.274     9.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.280    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.402    36.432    
                         clock uncertainty           -0.035    36.397    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.030    36.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.427    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 1.852ns (28.663%)  route 4.609ns (71.337%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.396     9.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.274     9.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.280    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.402    36.432    
                         clock uncertainty           -0.035    36.397    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.429    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 26.510    

Slack (MET) :             26.519ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 1.852ns (28.696%)  route 4.602ns (71.304%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.389     9.637    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.274     9.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.281    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.402    36.433    
                         clock uncertainty           -0.035    36.398    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)        0.032    36.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.430    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 26.519    

Slack (MET) :             26.524ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 1.852ns (28.730%)  route 4.594ns (71.270%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.381     9.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.274     9.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.281    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.402    36.433    
                         clock uncertainty           -0.035    36.398    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)        0.030    36.428    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.428    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                 26.524    

Slack (MET) :             26.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.669ns (25.870%)  route 4.782ns (74.130%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.288     9.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.253 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.551     9.804    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.105     9.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.909    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.280    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.427    36.457    
                         clock uncertainty           -0.035    36.422    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.076    36.498    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.498    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 26.589    

Slack (MET) :             26.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.852ns (29.133%)  route 4.505ns (70.867%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.032 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.292     9.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y82         LUT3 (Prop_lut3_I1_O)        0.274     9.815 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.281    36.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.402    36.433    
                         clock uncertainty           -0.035    36.398    
    SLICE_X60Y82         FDRE (Setup_fdre_C_D)        0.032    36.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.430    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                 26.615    

Slack (MET) :             26.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.852ns (29.725%)  route 4.378ns (70.275%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.269     9.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I1_O)        0.119     9.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.165     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.274     9.688 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.280    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.402    36.432    
                         clock uncertainty           -0.035    36.397    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.032    36.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.429    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 26.741    

Slack (MET) :             27.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.669ns (27.746%)  route 4.346ns (72.254%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.031 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          2.076     5.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X54Y81         LUT4 (Prop_lut4_I1_O)        0.242     6.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21/O
                         net (fo=2, routed)           0.867     7.041    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[11]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.264     7.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.860 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.277     9.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.105     9.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.125     9.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.105     9.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.280    36.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.427    36.457    
                         clock uncertainty           -0.035    36.422    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.072    36.494    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.494    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                 27.021    

Slack (MET) :             27.993ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.633ns (14.597%)  route 3.704ns (85.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 35.969 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.987     5.843    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X56Y80         LUT5 (Prop_lut5_I3_O)        0.235     6.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.716     7.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.218    35.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]/C
                         clock pessimism              0.368    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X52Y80         FDRE (Setup_fdre_C_R)       -0.514    35.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]
  -------------------------------------------------------------------
                         required time                         35.787    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 27.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.567%)  route 0.167ns (50.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.584     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X62Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.167     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X63Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.851     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X63Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.137     1.883    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.047     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.831%)  route 0.148ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X67Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=8, routed)           0.148     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.853     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.137     1.885    
    SLICE_X69Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.831%)  route 0.148ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X67Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=8, routed)           0.148     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.853     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.137     1.885    
    SLICE_X69Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.831%)  route 0.148ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X67Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=8, routed)           0.148     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.853     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                         clock pessimism             -0.137     1.885    
    SLICE_X69Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.831%)  route 0.148ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X67Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=8, routed)           0.148     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.853     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                         clock pessimism             -0.137     1.885    
    SLICE_X69Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.831%)  route 0.148ns (51.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.582     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X67Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=8, routed)           0.148     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.853     2.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X69Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C
                         clock pessimism             -0.137     1.885    
    SLICE_X69Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.586     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X81Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y51         FDCE (Prop_fdce_C_Q)         0.141     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.125     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X82Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.855     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.371     1.653    
    SLICE_X82Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.466%)  route 0.071ns (35.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.586     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDCE (Prop_fdce_C_Q)         0.128     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.071     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X82Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.855     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y51         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.393     1.631    
    SLICE_X82Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDCE (Prop_fdce_C_Q)         0.141     1.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.117     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X82Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.855     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.390     1.634    
    SLICE_X82Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.504%)  route 0.128ns (47.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.586     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDCE (Prop_fdce_C_Q)         0.141     1.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.128     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X82Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.855     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y50         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.390     1.634    
    SLICE_X82Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y83   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X82Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
  To Clock:  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack        8.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.223ns (54.281%)  route 3.557ns (45.719%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.418     9.380    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388    18.057    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]/C
                         clock pessimism              0.111    18.168    
                         clock uncertainty           -0.097    18.071    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.741    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.223ns (54.281%)  route 3.557ns (45.719%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.418     9.380    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388    18.057    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]/C
                         clock pessimism              0.111    18.168    
                         clock uncertainty           -0.097    18.071    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.741    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.223ns (54.281%)  route 3.557ns (45.719%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.418     9.380    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388    18.057    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]/C
                         clock pessimism              0.111    18.168    
                         clock uncertainty           -0.097    18.071    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.741    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.223ns (54.281%)  route 3.557ns (45.719%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.418     9.380    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388    18.057    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]/C
                         clock pessimism              0.111    18.168    
                         clock uncertainty           -0.097    18.071    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.741    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.361ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.780ns  (logic 4.223ns (54.281%)  route 3.557ns (45.719%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 18.057 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.418     9.380    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388    18.057    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X39Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]/C
                         clock pessimism              0.111    18.168    
                         clock uncertainty           -0.097    18.071    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.741    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.741    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  8.361    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.223ns (54.492%)  route 3.527ns (45.508%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.388     9.350    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X40Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.387    18.056    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X40Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]/C
                         clock pessimism              0.111    18.167    
                         clock uncertainty           -0.097    18.070    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.740    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.740    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.223ns (54.492%)  route 3.527ns (45.508%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.388     9.350    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X40Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.387    18.056    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X40Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]/C
                         clock pessimism              0.111    18.167    
                         clock uncertainty           -0.097    18.070    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.740    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.740    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.223ns (54.492%)  route 3.527ns (45.508%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT3=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.598     1.600    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.104 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.169    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.545 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.106     5.651    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[0]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.756 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.390     6.146    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0
    SLICE_X34Y112        LDCE (SetClr_ldce_CLR_Q)     0.741     6.887 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC/Q
                         net (fo=1, routed)           0.474     7.361    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_n_0
    SLICE_X34Y111        LUT3 (Prop_lut3_I1_O)        0.125     7.486 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_out[0]_INST_0/O
                         net (fo=3, routed)           0.531     8.017    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_in_data
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.264     8.281 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4/O
                         net (fo=3, routed)           0.573     8.854    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_4_n_0
    SLICE_X40Y111        LUT3 (Prop_lut3_I2_O)        0.108     8.962 r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_2/O
                         net (fo=8, routed)           0.388     9.350    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt
    SLICE_X40Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.387    18.056    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/io_clock
    SLICE_X40Y114        FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]/C
                         clock pessimism              0.111    18.167    
                         clock uncertainty           -0.097    18.070    
    SLICE_X40Y114        FDRE (Setup_fdre_C_CE)      -0.330    17.740    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.740    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.084ns (15.097%)  route 6.096ns (84.903%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 18.007 - 16.667 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.447     1.449    <hidden>
    SLICE_X87Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.348     1.797 r  <hidden>
                         net (fo=169, routed)         2.818     4.615    <hidden>
    SLICE_X102Y76        LUT2 (Prop_lut2_I0_O)        0.262     4.877 f  <hidden>
                         net (fo=14, routed)          0.837     5.714    <hidden>
    SLICE_X96Y72         LUT6 (Prop_lut6_I1_O)        0.264     5.978 f  <hidden>
                         net (fo=5, routed)           1.068     7.046    <hidden>
    SLICE_X97Y88         LUT5 (Prop_lut5_I3_O)        0.105     7.151 r  <hidden>
                         net (fo=19, routed)          0.682     7.833    <hidden>
    SLICE_X98Y88         LUT5 (Prop_lut5_I0_O)        0.105     7.938 r  <hidden>
                         net (fo=15, routed)          0.691     8.629    <hidden>
    SLICE_X99Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.338    18.007    <hidden>
    SLICE_X99Y78         FDRE                                         r  <hidden>
                         clock pessimism              0.096    18.103    
                         clock uncertainty           -0.097    18.006    
    SLICE_X99Y78         FDRE (Setup_fdre_C_CE)      -0.168    17.838    <hidden>
  -------------------------------------------------------------------
                         required time                         17.838    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  9.209    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 1.084ns (15.097%)  route 6.096ns (84.903%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns = ( 18.007 - 16.667 ) 
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.447     1.449    <hidden>
    SLICE_X87Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.348     1.797 r  <hidden>
                         net (fo=169, routed)         2.818     4.615    <hidden>
    SLICE_X102Y76        LUT2 (Prop_lut2_I0_O)        0.262     4.877 f  <hidden>
                         net (fo=14, routed)          0.837     5.714    <hidden>
    SLICE_X96Y72         LUT6 (Prop_lut6_I1_O)        0.264     5.978 f  <hidden>
                         net (fo=5, routed)           1.068     7.046    <hidden>
    SLICE_X97Y88         LUT5 (Prop_lut5_I3_O)        0.105     7.151 r  <hidden>
                         net (fo=19, routed)          0.682     7.833    <hidden>
    SLICE_X98Y88         LUT5 (Prop_lut5_I0_O)        0.105     7.938 r  <hidden>
                         net (fo=15, routed)          0.691     8.629    <hidden>
    SLICE_X99Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.338    18.007    <hidden>
    SLICE_X99Y78         FDRE                                         r  <hidden>
                         clock pessimism              0.096    18.103    
                         clock uncertainty           -0.097    18.006    
    SLICE_X99Y78         FDRE (Setup_fdre_C_CE)      -0.168    17.838    <hidden>
  -------------------------------------------------------------------
                         required time                         17.838    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  9.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.587     0.589    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X9Y18          FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1073]/Q
                         net (fo=1, routed)           0.242     0.971    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X0Y2          RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.897     0.899    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.253     0.645    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     0.941    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.560     0.562    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y46         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.055     0.758    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X46Y46         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.827     0.829    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X46Y46         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X46Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.722    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.560     0.562    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y45         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.055     0.758    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X46Y45         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.827     0.829    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X46Y45         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X46Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.722    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y52         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.055     0.753    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X50Y52         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.823     0.825    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X50Y52         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.255     0.570    
    SLICE_X50Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.717    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.557     0.559    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y47         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.055     0.755    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X50Y47         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.824     0.826    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X50Y47         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X50Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.719    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.560     0.562    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y54         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.055     0.758    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X32Y54         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.827     0.829    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X32Y54         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X32Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.722    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.579     0.581    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y52         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.055     0.777    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X30Y52         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.847     0.849    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X30Y52         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X30Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.741    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.593     0.595    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/aclk
    SLICE_X21Y45         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.055     0.791    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X20Y45         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.862     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X20Y45         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.256     0.608    
    SLICE_X20Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.755    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.558     0.560    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y55         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.055     0.756    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X46Y55         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.826     0.828    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X46Y55         RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X46Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.720    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.624     0.626    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X5Y47          FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     0.767 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.055     0.822    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X4Y47          RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.893     0.895    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X4Y47          RAMD32                                       r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.256     0.639    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.786    urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_urllc_fifo_core_inst_1_clk_static_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X4Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.761         16.667      13.906     RAMB36_X5Y4      <hidden>
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X66Y45     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        9.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.325ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 3.230ns (44.703%)  route 3.995ns (55.297%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 17.901 - 16.667 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.385     1.387    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.348     1.735 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[6]/Q
                         net (fo=2, routed)           0.800     2.535    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3[6]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.258     2.793 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_1/O
                         net (fo=2, routed)           0.517     3.311    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT4 (Prop_lut4_I3_O)        0.268     3.579 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.579    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_i_5_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.911 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.911    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__0_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.092 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__1/O[0]
                         net (fo=2, routed)           0.434     4.526    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__0_carry__1_n_7
    SLICE_X47Y86         LUT3 (Prop_lut3_I0_O)        0.252     4.778 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_3/O
                         net (fo=2, routed)           0.698     5.475    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_3_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I3_O)        0.267     5.742 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_7/O
                         net (fo=1, routed)           0.000     5.742    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_i_7_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.199 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.199    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.380 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__2/O[0]
                         net (fo=2, routed)           0.827     7.207    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/ave__46_carry__2_n_7
    SLICE_X48Y86         LUT2 (Prop_lut2_I0_O)        0.249     7.456 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.456    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0_i_6_n_0
    SLICE_X48Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     7.788 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1_carry__0/CO[3]
                         net (fo=1, routed)           0.719     8.507    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/_T_1
    SLICE_X49Y86         LUT5 (Prop_lut5_I3_O)        0.105     8.612 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_1/O
                         net (fo=1, routed)           0.000     8.612    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_1_n_0
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.232    17.901    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                         clock pessimism              0.096    17.997    
                         clock uncertainty           -0.091    17.906    
    SLICE_X49Y86         FDRE (Setup_fdre_C_D)        0.032    17.938    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  9.325    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 2.388ns (36.749%)  route 4.110ns (63.251%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.153 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.734     7.887    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.125    18.027    
                         clock uncertainty           -0.091    17.936    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.233    17.703    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 2.451ns (37.759%)  route 4.040ns (62.241%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.216 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.664     7.880    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X49Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.125    18.027    
                         clock uncertainty           -0.091    17.936    
    SLICE_X49Y87         FDRE (Setup_fdre_C_D)       -0.192    17.744    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.744    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.865ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.449ns (37.951%)  route 4.004ns (62.049%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     7.214 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.628     7.842    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.125    18.027    
                         clock uncertainty           -0.091    17.936    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.229    17.707    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.707    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  9.865    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.365ns (37.060%)  route 4.016ns (62.940%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.130 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.640     7.770    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.125    18.027    
                         clock uncertainty           -0.091    17.936    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.207    17.729    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.987ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 2.451ns (38.634%)  route 3.893ns (61.366%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.216 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.517     7.733    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.096    17.998    
                         clock uncertainty           -0.091    17.907    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.187    17.720    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         17.720    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  9.987    

Slack (MET) :             9.987ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 2.365ns (37.254%)  route 3.983ns (62.746%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.130 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.607     7.737    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.125    18.027    
                         clock uncertainty           -0.091    17.936    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)       -0.211    17.725    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  9.987    

Slack (MET) :             10.015ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.449ns (38.755%)  route 3.870ns (61.245%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     7.214 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.494     7.708    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.125    18.027    
                         clock uncertainty           -0.091    17.936    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)       -0.212    17.724    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.724    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 10.015    

Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 2.451ns (38.804%)  route 3.865ns (61.196%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.216 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.489     7.705    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X46Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.096    17.998    
                         clock uncertainty           -0.091    17.907    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)       -0.165    17.742    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.742    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.070ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.365ns (37.896%)  route 3.876ns (62.104%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.387     1.389    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y90         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.379     1.768 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/Q
                         net (fo=60, routed)          0.894     2.662    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg_n_0_[1]
    SLICE_X42Y85         LUT3 (Prop_lut3_I0_O)        0.125     2.787 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.410    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     3.674 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.383    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.488 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.488    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.945 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.945    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.210 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     5.885    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.135 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     6.610    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     6.939 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.939    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.130 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.500     7.630    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.096    17.998    
                         clock uncertainty           -0.091    17.907    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.207    17.700    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                         17.700    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                 10.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.551     0.553    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y82         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.749    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X49Y82         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.818     0.820    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y82         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.553    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.075     0.628    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.551    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064     0.756    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.816     0.818    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.551    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.075     0.626    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.548     0.550    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X49Y79         FDSE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDSE (Prop_fdse_C_Q)         0.141     0.691 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.092     0.783    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/Pr_out
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.828 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     0.828    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ_n_4
    SLICE_X48Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.815     0.817    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/slowest_sync_clk
    SLICE_X48Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.254     0.563    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.091     0.654    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.540%)  route 0.116ns (38.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.551    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X47Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.116     0.808    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.853 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.853    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/p_3_out[2]
    SLICE_X48Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.815     0.817    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X48Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.092     0.675    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.551    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.126     0.818    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/p_3_in1_in
    SLICE_X49Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.816     0.818    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.075     0.639    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.670%)  route 0.083ns (28.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.551    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X46Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.083     0.797    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/seq_cnt[3]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.842 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.842    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/p_3_out[0]
    SLICE_X47Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.815     0.817    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/slowest_sync_clk
    SLICE_X47Y79         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X47Y79         FDRE (Hold_fdre_C_D)         0.092     0.656    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.550     0.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y81         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065     0.744    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X49Y81         LUT5 (Prop_lut5_I2_O)        0.099     0.843 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.843    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X49Y81         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.817     0.819    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y81         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.267     0.552    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.091     0.643    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.551    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065     0.743    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X49Y80         LUT5 (Prop_lut5_I2_O)        0.099     0.842 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.842    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X49Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.816     0.818    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.267     0.551    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.091     0.642    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.549     0.551    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116     0.795    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.816     0.818    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X48Y80         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.267     0.551    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.017     0.568    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.551     0.553    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y82         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.116     0.797    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X49Y82         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.818     0.820    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y82         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.267     0.553    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.017     0.570    urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y1    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y86     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X47Y89     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X47Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X47Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y80     urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y80     urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y86     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y86     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y89     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y89     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y80     urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         8.333       7.479      SLICE_X50Y80     urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y86     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y86     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X49Y90     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y89     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X47Y89     urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_inst_1_clk_dynamic_0
  To Clock:  clkfbout_urllc_fifo_core_inst_1_clk_dynamic_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_inst_1_clk_dynamic_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.074     BUFGCTRL_X0Y3    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_urllc_fifo_core_inst_1_clk_static_0
  To Clock:  clkfbout_urllc_fifo_core_inst_1_clk_static_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_urllc_fifo_core_inst_1_clk_static_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.615%)  route 0.469ns (57.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.469     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.694%)  route 0.382ns (52.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.382     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                 15.727    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.859ns  (logic 0.379ns (44.138%)  route 0.480ns (55.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.480     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X88Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X88Y52         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.252%)  route 0.373ns (51.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X87Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X87Y51         FDCE (Setup_fdce_C_D)       -0.210    16.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.457    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.246%)  route 0.375ns (49.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.375     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y46         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 15.838    

Slack (MET) :             15.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.733ns  (logic 0.379ns (51.721%)  route 0.354ns (48.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.354     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X64Y44         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                 15.859    

Slack (MET) :             15.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X89Y51         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.334     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X89Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X89Y52         FDCE (Setup_fdce_C_D)       -0.075    16.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 15.879    

Slack (MET) :             15.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.712ns  (logic 0.379ns (53.199%)  route 0.333ns (46.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X89Y51         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.333     0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X87Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X87Y51         FDCE (Setup_fdce_C_D)       -0.073    16.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 15.882    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       31.923ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.867ns  (logic 0.348ns (40.154%)  route 0.519ns (59.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X87Y51         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.519     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y51         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             31.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.844ns  (logic 0.348ns (41.215%)  route 0.496ns (58.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.496     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)       -0.209    32.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 31.947    

Slack (MET) :             31.969ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.956ns  (logic 0.379ns (39.633%)  route 0.577ns (60.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.577     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y45         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 31.969    

Slack (MET) :             31.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.810ns  (logic 0.348ns (42.984%)  route 0.462ns (57.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y45         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.462     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X70Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X70Y45         FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                 31.982    

Slack (MET) :             32.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.737ns  (logic 0.348ns (47.246%)  route 0.389ns (52.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X87Y51         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.389     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X88Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y50         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                 32.053    

Slack (MET) :             32.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.566%)  route 0.371ns (49.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y44         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.371     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                 32.177    

Slack (MET) :             32.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.651%)  route 0.355ns (48.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X87Y51         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.355     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X88Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y51         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                 32.191    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.665%)  route 0.341ns (47.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X87Y51         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.341     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X88Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X88Y50         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 32.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.186ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 1.616ns (29.776%)  route 3.811ns (70.224%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 17.945 - 16.667 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.384     1.386    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.379     1.765 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.863     2.628    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.126     2.754 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.533     3.287    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.275     3.562 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.411     3.973    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X41Y82         LDCE (SetClr_ldce_CLR_Q)     0.731     4.704 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.399     5.103    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X41Y82         LUT3 (Prop_lut3_I1_O)        0.105     5.208 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           1.605     6.813    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y10         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.277    17.945    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y10         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    17.945    
                         clock uncertainty           -0.306    17.640    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.999    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 10.186    

Slack (MET) :             10.464ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.616ns (31.392%)  route 3.532ns (68.608%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 17.944 - 16.667 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.384     1.386    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.379     1.765 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.863     2.628    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.126     2.754 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.533     3.287    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.275     3.562 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.411     3.973    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X41Y82         LDCE (SetClr_ldce_CLR_Q)     0.731     4.704 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.399     5.103    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X41Y82         LUT3 (Prop_lut3_I1_O)        0.105     5.208 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           1.325     6.534    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y11         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.276    17.944    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y11         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    17.944    
                         clock uncertainty           -0.306    17.639    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.641    16.998    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.998    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 10.464    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.780ns (27.965%)  route 2.009ns (72.035%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 17.899 - 16.667 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.384     1.386    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.379     1.765 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.863     2.628    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.126     2.754 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           1.146     3.900    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.275     4.175 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1/O
                         net (fo=1, routed)           0.000     4.175    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1_n_0
    SLICE_X42Y82         FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.230    17.899    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X42Y82         FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000    17.899    
                         clock uncertainty           -0.306    17.593    
    SLICE_X42Y82         FDCE (Setup_fdce_C_D)        0.072    17.665    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         17.665    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.940ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.505ns (24.637%)  route 1.545ns (75.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 17.899 - 16.667 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.384     1.386    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.379     1.765 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.863     2.628    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.126     2.754 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.682     3.436    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X40Y82         FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.230    17.899    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X40Y82         FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000    17.899    
                         clock uncertainty           -0.306    17.593    
    SLICE_X40Y82         FDPE (Setup_fdpe_C_D)       -0.217    17.376    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                 13.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.143%)  route 0.694ns (78.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.555    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.393     1.089    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.134 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.301     1.434    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X40Y82         FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.818     0.820    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X40Y82         FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.306     1.126    
    SLICE_X40Y82         FDPE (Hold_fdpe_C_D)         0.003     1.129    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.298ns (24.891%)  route 0.899ns (75.109%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.555    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.393     1.089    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.134 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.506     1.640    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.112     1.752 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.752    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[0]_C_i_1_n_0
    SLICE_X42Y82         FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.818     0.820    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X42Y82         FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.306     1.126    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.120     1.246    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.570ns (25.853%)  route 1.635ns (74.147%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.555    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.393     1.089    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.348    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.112     1.460 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.179     1.639    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X41Y82         LDCE (SetClr_ldce_CLR_Q)     0.227     1.866 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.157     2.023    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X41Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.068 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.691     2.759    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y11         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.865     0.867    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y11         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.306     1.172    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.468    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_urllc_fifo_core_inst_1_clk_static_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.570ns (24.347%)  route 1.771ns (75.653%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.555    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.393     1.089    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.348    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.112     1.460 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.179     1.639    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X41Y82         LDCE (SetClr_ldce_CLR_Q)     0.227     1.866 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC/Q
                         net (fo=1, routed)           0.157     2.023    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_n_0
    SLICE_X41Y82         LUT3 (Prop_lut3_I1_O)        0.045     2.068 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_out[0]_INST_0/O
                         net (fo=2, routed)           0.828     2.896    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X2Y10         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.866     0.868    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y10         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.306     1.173    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.469    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.427    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0
  To Clock:  clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0

Setup :            0  Failing Endpoints,  Worst Slack        8.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.959ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 2.388ns (34.013%)  route 4.633ns (65.987%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     7.677 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[2]
                         net (fo=5, routed)           0.734     8.411    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[14]
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.233    17.370    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[14]
  -------------------------------------------------------------------
                         required time                         17.370    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  8.959    

Slack (MET) :             9.008ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        7.014ns  (logic 2.451ns (34.946%)  route 4.563ns (65.054%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.740 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.664     8.404    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X49Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X49Y87         FDRE (Setup_fdre_C_D)       -0.192    17.411    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  9.008    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 2.449ns (35.108%)  route 4.527ns (64.892%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     7.738 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.628     8.366    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.229    17.374    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[15]
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.102ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 2.365ns (34.255%)  route 4.539ns (65.745%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.654 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.640     8.294    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.207    17.396    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  9.102    

Slack (MET) :             9.131ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.365ns (34.421%)  route 4.506ns (65.579%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.654 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.607     8.261    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)       -0.211    17.392    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[12]
  -------------------------------------------------------------------
                         required time                         17.392    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  9.131    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 2.449ns (35.795%)  route 4.393ns (64.205%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     7.738 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.494     8.232    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X48Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)       -0.212    17.391    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[15]
  -------------------------------------------------------------------
                         required time                         17.391    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.451ns (35.694%)  route 4.416ns (64.306%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.740 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.517     8.257    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.187    17.416    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[13]
  -------------------------------------------------------------------
                         required time                         17.416    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 2.451ns (35.839%)  route 4.388ns (64.161%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.740 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[1]
                         net (fo=5, routed)           0.489     8.229    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[13]
    SLICE_X46Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X46Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)       -0.165    17.438    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_reg[13]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  9.209    

Slack (MET) :             9.243ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 2.365ns (34.968%)  route 4.398ns (65.032%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     7.654 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[0]
                         net (fo=5, routed)           0.500     8.153    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[12]
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X47Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.207    17.396    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_reg[12]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  9.243    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 2.449ns (36.259%)  route 4.305ns (63.741%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 17.902 - 16.667 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.388     1.390    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.379     1.769 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          1.417     3.186    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.125     3.311 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2/O
                         net (fo=18, routed)          0.622     3.934    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_i_2_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.264     4.198 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3/O
                         net (fo=2, routed)           0.709     4.907    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.105     5.012 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.012    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_i_7_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.469 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.469    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.734 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1/O[1]
                         net (fo=3, routed)           0.675     6.409    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_n_6
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.250     6.659 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2/O
                         net (fo=1, routed)           0.475     7.134    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_2_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275     7.738 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__1/O[3]
                         net (fo=5, routed)           0.406     8.144    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[15]
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.348    18.016    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    15.165 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.233    17.902    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.000    17.902    
                         clock uncertainty           -0.299    17.603    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)       -0.211    17.392    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                         17.392    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  9.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.251ns (29.288%)  route 0.606ns (70.712%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.606     1.304    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.349 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.349    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_6_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.414 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[1]
                         net (fo=5, routed)           0.000     1.414    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[1]
    SLICE_X45Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.821     0.823    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.299     1.122    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.102     1.224    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.231%)  route 0.690ns (78.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.690     1.388    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.433 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1[3]_i_1/O
                         net (fo=5, routed)           0.000     1.433    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[3]
    SLICE_X42Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.821     0.823    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X42Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.299     1.122    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.120     1.242    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.256ns (28.304%)  route 0.648ns (71.696%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.648     1.346    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.391 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.391    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_7_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.461 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[0]
                         net (fo=5, routed)           0.000     1.461    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[0]
    SLICE_X45Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.821     0.823    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.299     1.122    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.102     1.224    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.300ns (33.112%)  route 0.606ns (66.888%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.606     1.304    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.349    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry_i_3_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     1.463 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry/O[2]
                         net (fo=5, routed)           0.000     1.463    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[2]
    SLICE_X45Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.821     0.823    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X45Y85         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.299     1.122    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.102     1.224    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.430ns (46.354%)  route 0.498ns (53.646%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.331     1.029    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X46Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.074 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5/O
                         net (fo=1, routed)           0.000     1.074    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_i_5_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.140 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry/O[1]
                         net (fo=3, routed)           0.166     1.306    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__27_carry_n_6
    SLICE_X43Y86         LUT5 (Prop_lut5_I3_O)        0.108     1.414 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_8/O
                         net (fo=1, routed)           0.000     1.414    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry_i_8_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.484 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry/O[0]
                         net (fo=5, routed)           0.000     1.484    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[4]
    SLICE_X43Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.821     0.823    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.299     1.122    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.102     1.224    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.184ns (25.115%)  route 0.549ns (74.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.358     1.055    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y88         LUT4 (Prop_lut4_I2_O)        0.043     1.098 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.191     1.289    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824     0.826    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.299     1.125    
    SLICE_X44Y88         FDRE (Hold_fdre_C_CE)       -0.106     1.019    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.184ns (25.115%)  route 0.549ns (74.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.358     1.055    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y88         LUT4 (Prop_lut4_I2_O)        0.043     1.098 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.191     1.289    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824     0.826    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.299     1.125    
    SLICE_X44Y88         FDRE (Hold_fdre_C_CE)       -0.106     1.019    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.184ns (25.115%)  route 0.549ns (74.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.358     1.055    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X45Y88         LUT4 (Prop_lut4_I2_O)        0.043     1.098 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4[15]_i_1/O
                         net (fo=16, routed)          0.191     1.289    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_1
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.824     0.826    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X44Y88         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[9]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.299     1.125    
    SLICE_X44Y88         FDRE (Hold_fdre_C_CE)       -0.106     1.019    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.424ns (44.305%)  route 0.533ns (55.695%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.300     0.997    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.042 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.042    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0_i_7_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.112 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0/O[0]
                         net (fo=3, routed)           0.233     1.346    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry__0_n_7
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.105     1.451 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.451    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.514 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[3]
                         net (fo=5, routed)           0.000     1.514    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[11]
    SLICE_X43Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822     0.824    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.299     1.123    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.102     1.225    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.471ns (49.073%)  route 0.489ns (50.927%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.555     0.557    urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=40, routed)          0.143     0.840    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_in_sync
    SLICE_X41Y87         LUT3 (Prop_lut3_I2_O)        0.045     0.885 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_6/O
                         net (fo=4, routed)           0.127     1.013    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__0_carry__1_i_6_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry_i_4/O
                         net (fo=1, routed)           0.000     1.058    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry_i_4_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.122 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry/O[3]
                         net (fo=3, routed)           0.219     1.340    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__55_carry_n_4
    SLICE_X43Y87         LUT6 (Prop_lut6_I5_O)        0.111     1.451 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.451    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0_i_7_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.516 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul__81_carry__0/O[1]
                         net (fo=5, routed)           0.000     1.516    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/mul[9]
    SLICE_X43Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.844     0.846    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.822     0.824    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X43Y87         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.299     1.123    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.102     1.225    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0
  To Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       10.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.838ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 3.007ns (59.925%)  route 2.011ns (40.075%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.639     1.641    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.145 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.210    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.586 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.546     6.132    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[1]
    SLICE_X43Y108        LUT2 (Prop_lut2_I0_O)        0.127     6.259 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.400     6.659    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2_n_0
    SLICE_X39Y108        FDCE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.392    18.061    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X39Y108        FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.097    17.991    
    SLICE_X39Y108        FDCE (Recov_fdce_C_CLR)     -0.494    17.497    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_C
  -------------------------------------------------------------------
                         required time                         17.497    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                 10.838    

Slack (MET) :             10.886ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 2.985ns (57.722%)  route 2.186ns (42.278%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 18.060 - 16.667 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.639     1.641    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y26         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.145 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.210    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.586 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.673     6.259    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[1]
    SLICE_X40Y108        LUT2 (Prop_lut2_I0_O)        0.105     6.364 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.448     6.812    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1_n_0
    SLICE_X40Y108        FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.391    18.060    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X40Y108        FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P/C
                         clock pessimism              0.027    18.087    
                         clock uncertainty           -0.097    17.990    
    SLICE_X40Y108        FDPE (Recov_fdpe_C_PRE)     -0.292    17.698    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_P
  -------------------------------------------------------------------
                         required time                         17.698    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 10.886    

Slack (MET) :             10.986ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 2.985ns (59.323%)  route 2.047ns (40.677%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.635     1.637    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.141 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.206    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.582 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.345     5.927    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[5]
    SLICE_X48Y112        LUT2 (Prop_lut2_I0_O)        0.105     6.032 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.637     6.668    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2_n_0
    SLICE_X48Y113        FDCE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.387    18.056    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X48Y113        FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C/C
                         clock pessimism              0.027    18.083    
                         clock uncertainty           -0.097    17.986    
    SLICE_X48Y113        FDCE (Recov_fdce_C_CLR)     -0.331    17.655    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_C
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 10.986    

Slack (MET) :             11.077ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 3.006ns (62.389%)  route 1.812ns (37.611%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 18.056 - 16.667 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.635     1.637    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.141 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.206    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.582 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.345     5.927    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[5]
    SLICE_X48Y112        LUT2 (Prop_lut2_I0_O)        0.126     6.053 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.402     6.455    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1_n_0
    SLICE_X47Y113        FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.387    18.056    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X47Y113        FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P/C
                         clock pessimism              0.027    18.083    
                         clock uncertainty           -0.097    17.986    
    SLICE_X47Y113        FDPE (Recov_fdpe_C_PRE)     -0.454    17.532    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_P
  -------------------------------------------------------------------
                         required time                         17.532    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                 11.077    

Slack (MET) :             11.105ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.995ns (62.680%)  route 1.783ns (37.320%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.650     1.652    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y20         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.156 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.221    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.597 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.320     5.917    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[2]
    SLICE_X49Y110        LUT2 (Prop_lut2_I0_O)        0.115     6.032 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.398     6.430    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1_n_0
    SLICE_X48Y109        FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.390    18.059    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X48Y109        FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P/C
                         clock pessimism              0.027    18.086    
                         clock uncertainty           -0.097    17.989    
    SLICE_X48Y109        FDPE (Recov_fdpe_C_PRE)     -0.454    17.535    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_P
  -------------------------------------------------------------------
                         required time                         17.535    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                 11.105    

Slack (MET) :             11.174ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 3.006ns (63.965%)  route 1.693ns (36.035%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 18.061 - 16.667 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.646     1.648    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y22         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.152 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.217    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.593 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.207     5.800    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[3]
    SLICE_X42Y107        LUT2 (Prop_lut2_I0_O)        0.126     5.926 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.421     6.347    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1_n_0
    SLICE_X43Y107        FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.392    18.061    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X43Y107        FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P/C
                         clock pessimism              0.027    18.088    
                         clock uncertainty           -0.097    17.991    
    SLICE_X43Y107        FDPE (Recov_fdpe_C_PRE)     -0.470    17.521    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_P
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 11.174    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 3.004ns (62.094%)  route 1.834ns (37.906%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 18.060 - 16.667 ) 
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.478     1.480    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     3.984 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.049    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.425 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.374     5.799    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[6]
    SLICE_X47Y108        LUT2 (Prop_lut2_I0_O)        0.124     5.923 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.395     6.318    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1_n_0
    SLICE_X46Y107        FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.391    18.060    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X46Y107        FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P/C
                         clock pessimism              0.012    18.072    
                         clock uncertainty           -0.097    17.975    
    SLICE_X46Y107        FDPE (Recov_fdpe_C_PRE)     -0.454    17.521    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_P
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                 11.203    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 2.985ns (62.417%)  route 1.797ns (37.583%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 18.058 - 16.667 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.650     1.652    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y20         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.156 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.221    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.597 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.320     5.917    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[2]
    SLICE_X49Y110        LUT2 (Prop_lut2_I0_O)        0.105     6.022 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.412     6.434    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2_n_0
    SLICE_X48Y110        FDCE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.389    18.058    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X48Y110        FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C/C
                         clock pessimism              0.027    18.085    
                         clock uncertainty           -0.097    17.988    
    SLICE_X48Y110        FDCE (Recov_fdce_C_CLR)     -0.331    17.657    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_C
  -------------------------------------------------------------------
                         required time                         17.657    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.271ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 3.005ns (63.099%)  route 1.757ns (36.901%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 18.059 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.587     1.589    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 f  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.246     5.780    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[7]
    SLICE_X36Y111        LUT2 (Prop_lut2_I0_O)        0.125     5.905 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.446     6.351    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1_n_0
    SLICE_X37Y111        FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.390    18.059    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X37Y111        FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P/C
                         clock pessimism              0.111    18.170    
                         clock uncertainty           -0.097    18.073    
    SLICE_X37Y111        FDPE (Recov_fdpe_C_PRE)     -0.451    17.622    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_P
  -------------------------------------------------------------------
                         required time                         17.622    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                 11.271    

Slack (MET) :             11.280ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 2.985ns (60.335%)  route 1.962ns (39.665%))
  Logic Levels:           2  (LUT2=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 18.060 - 16.667 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.587     1.589    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y24         RAMB36E1                                     r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504     4.093 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.158    urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376     4.534 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=4, routed)           1.246     5.780    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_in[7]
    SLICE_X36Y111        LUT2 (Prop_lut2_I0_O)        0.105     5.885 f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.651     6.536    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2_n_0
    SLICE_X36Y110        FDCE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.391    18.060    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/clk
    SLICE_X36Y110        FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C/C
                         clock pessimism              0.111    18.171    
                         clock uncertainty           -0.097    18.074    
    SLICE_X36Y110        FDCE (Recov_fdce_C_CLR)     -0.258    17.816    urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_C
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 11.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.702%)  route 0.179ns (58.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.609     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDPE (Prop_fdpe_C_Q)         0.128     0.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.179     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X91Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.880     0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.000     0.882    
    SLICE_X91Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.168%)  route 0.328ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.611     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X90Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.231     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X90Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.879     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.000     0.881    
    SLICE_X90Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.168%)  route 0.328ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.611     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X90Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.231     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X90Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.879     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.000     0.881    
    SLICE_X90Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.168%)  route 0.328ns (63.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.611     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.097     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X90Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.895 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.231     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X90Y50         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.879     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.000     0.881    
    SLICE_X90Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.142     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X58Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.851     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.233     0.620    
    SLICE_X58Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.909%)  route 0.142ns (50.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.584     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X61Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     0.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.142     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X58Y47         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.851     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y47         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.233     0.620    
    SLICE_X58Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.587     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X76Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.129     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X77Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.856     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X77Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.256     0.602    
    SLICE_X77Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.581     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164     0.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         0.187     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.851     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X66Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.581     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164     0.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         0.187     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.851     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X66Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.670%)  route 0.187ns (53.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.581     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X66Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y53         FDRE (Prop_fdre_C_Q)         0.164     0.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=193, routed)         0.187     0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X66Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.851     0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X66Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X66Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
  To Clock:  clk_out1_urllc_fifo_core_inst_1_clk_static_0

Setup :            0  Failing Endpoints,  Worst Slack       13.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.049ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.799ns (29.548%)  route 1.905ns (70.452%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 17.899 - 16.667 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.384     1.386    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.379     1.765 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.863     2.628    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.126     2.754 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.533     3.287    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.294     3.581 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.509     4.090    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0
    SLICE_X40Y82         FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.230    17.899    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X40Y82         FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000    17.899    
                         clock uncertainty           -0.306    17.593    
    SLICE_X40Y82         FDPE (Recov_fdpe_C_PRE)     -0.454    17.139    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                 13.049    

Slack (MET) :             13.360ns  (required time - arrival time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@16.667ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.780ns (30.130%)  route 1.809ns (69.870%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 17.899 - 16.667 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.552     1.552    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.513     1.515    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         1.384     1.386    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.379     1.765 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.863     2.628    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.126     2.754 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.533     3.287    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.275     3.562 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.413     3.975    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X42Y82         FDCE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.386    18.052    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.137 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.592    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.669 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       1.230    17.899    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X42Y82         FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000    17.899    
                         clock uncertainty           -0.306    17.593    
    SLICE_X42Y82         FDCE (Recov_fdce_C_CLR)     -0.258    17.335    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         17.335    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                 13.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.298ns (27.700%)  route 0.778ns (72.300%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.555    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.393     1.089    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.134 r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.348    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.112     1.460 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.171     1.631    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0
    SLICE_X42Y82         FDCE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.818     0.820    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X42Y82         FDCE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.306     1.126    
    SLICE_X42Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.059    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_urllc_fifo_core_inst_1_clk_static_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise@0.000ns - clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.295ns (25.718%)  route 0.852ns (74.282%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.597     0.597    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.578     0.580    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic_urllc_fifo_core_inst_1_clk_dynamic_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clkout1_buf/O
                         net (fo=132, routed)         0.553     0.555    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/io_clock
    SLICE_X49Y86         FDRE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/out_reg/Q
                         net (fo=2, routed)           0.393     1.089    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/sel2[0]
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.134 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in/inst/data_out[0]_INST_0/O
                         net (fo=4, routed)           0.214     1.348    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_in[0]
    SLICE_X41Y82         LUT2 (Prop_lut2_I0_O)        0.109     1.457 f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.245     1.702    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0
    SLICE_X40Y82         FDPE                                         f  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_urllc_fifo_core_inst_1_clk_static_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_pl_50M_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.864     0.864    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1_urllc_fifo_core_inst_1_clk_static_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clkout1_buf/O
                         net (fo=16077, routed)       0.818     0.820    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/clk
    SLICE_X40Y82         FDPE                                         r  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.306     1.126    
    SLICE_X40Y82         FDPE (Remov_fdpe_C_PRE)     -0.157     0.969    urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.733    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.917ns (24.102%)  route 2.888ns (75.898%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.917ns (24.102%)  route 2.888ns (75.898%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.917ns (24.102%)  route 2.888ns (75.898%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.917ns (24.102%)  route 2.888ns (75.898%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.509     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X64Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X64Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.917ns (24.126%)  route 2.884ns (75.874%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.917ns (24.126%)  route 2.884ns (75.874%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.917ns (24.126%)  route 2.884ns (75.874%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.917ns (24.126%)  route 2.884ns (75.874%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.917ns (24.126%)  route 2.884ns (75.874%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 28.785    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.917ns (24.126%)  route 2.884ns (75.874%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.042 - 33.000 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.937     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.022 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.435     3.457    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.398     3.855 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.176     5.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.255     5.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.203     6.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.264     6.753 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.505     7.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X65Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.673    34.673    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.291    36.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X65Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.368    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X65Y57         FDCE (Recov_fdce_C_CLR)     -0.331    36.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                 28.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.200%)  route 0.178ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.583     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X62Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.851     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.389     1.631    
    SLICE_X62Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.200%)  route 0.178ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.583     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X62Y46         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.851     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X62Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.389     1.631    
    SLICE_X62Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.200%)  route 0.178ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.583     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X62Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.851     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.389     1.631    
    SLICE_X62Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.200%)  route 0.178ns (55.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.583     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.756 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.178     1.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X62Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.851     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X62Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.389     1.631    
    SLICE_X62Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.632%)  route 0.142ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.854     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.393     1.630    
    SLICE_X83Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.632%)  route 0.142ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.854     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.393     1.630    
    SLICE_X83Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.632%)  route 0.142ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.854     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.393     1.630    
    SLICE_X83Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.632%)  route 0.142ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.854     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.393     1.630    
    SLICE_X83Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.632%)  route 0.142ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.854     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.393     1.630    
    SLICE_X83Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.632%)  route 0.142ns (46.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.006     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.585     1.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.142     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.140     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.854     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.393     1.630    
    SLICE_X83Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.385    





