TimeQuest Timing Analyzer report for trabalhofinal
Thu Dec 07 08:43:17 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 13. Slow 1200mV 85C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 30. Slow 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 46. Fast 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; trabalhofinal                                      ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
;     Processors 13-16       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; clk_50MHz                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                  ; { clk_50MHz }                                      ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk_50MHz ; p7|altpll_component|auto_generated|pll1|inclk[0] ; { p7|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 126.73 MHz ; 126.73 MHz      ; p7|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; -0.045 ; -0.045        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 75.442 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.307 ; 0.000         ;
; clk_50MHz                                      ; 1.628 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.688  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 41.403 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                                   ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; -0.045 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 5.320      ;
; 0.176  ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 5.099      ;
; 0.227  ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 5.048      ;
; 0.259  ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 5.016      ;
; 0.338  ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 4.937      ;
; 0.399  ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 4.876      ;
; 0.429  ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 2.025      ; 4.846      ;
+--------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 75.442 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.509      ;
; 75.499 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.452      ;
; 75.500 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.450      ;
; 75.548 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.403      ;
; 75.558 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.393      ;
; 75.589 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.362      ;
; 75.658 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.292      ;
; 75.664 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.287      ;
; 75.664 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.286      ;
; 75.683 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 7.243      ;
; 75.689 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 7.237      ;
; 75.698 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.253      ;
; 75.704 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.247      ;
; 75.767 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 7.179      ;
; 75.780 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.171      ;
; 75.783 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.168      ;
; 75.786 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.164      ;
; 75.789 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.162      ;
; 75.792 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.158      ;
; 75.814 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.137      ;
; 75.820 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.131      ;
; 75.844 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 7.082      ;
; 75.883 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 7.063      ;
; 75.889 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 7.057      ;
; 75.901 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.050      ;
; 75.903 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.047      ;
; 75.907 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 7.044      ;
; 75.909 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 7.041      ;
; 75.960 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 6.966      ;
; 75.966 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 6.960      ;
; 75.999 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 6.947      ;
; 76.005 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 6.941      ;
; 76.036 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.915      ;
; 76.062 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.889      ;
; 76.076 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 6.850      ;
; 76.082 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 6.844      ;
; 76.095 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.842      ;
; 76.136 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.801      ;
; 76.178 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.773      ;
; 76.184 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.767      ;
; 76.187 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 6.763      ;
; 76.201 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 6.745      ;
; 76.207 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 6.739      ;
; 76.211 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.726      ;
; 76.216 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.735      ;
; 76.232 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 6.694      ;
; 76.285 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.652      ;
; 76.295 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.656      ;
; 76.301 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.650      ;
; 76.327 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.610      ;
; 76.340 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.611      ;
; 76.365 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 6.581      ;
; 76.401 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.536      ;
; 76.469 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.468      ;
; 76.491 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.460      ;
; 76.517 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.420      ;
; 76.612 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 6.314      ;
; 76.614 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 6.336      ;
; 76.720 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.231      ;
; 76.774 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 6.172      ;
; 76.830 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.121      ;
; 76.924 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 6.027      ;
; 76.932 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 6.005      ;
; 77.132 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.402     ; 5.794      ;
; 77.134 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 5.816      ;
; 77.294 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.382     ; 5.652      ;
; 77.350 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 5.601      ;
; 77.394 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 5.557      ;
; 77.444 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.377     ; 5.507      ;
; 77.452 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.391     ; 5.485      ;
; 77.499 ; top:u04|servo:SERVO|counter[1]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.743      ;
; 77.507 ; top:u04|servo:SERVO|counter[5]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.735      ;
; 77.540 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.711      ;
; 77.586 ; top:u04|servo:SERVO|duty_cycle[2]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.656      ;
; 77.601 ; top:u04|servo:SERVO|counter[3]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.641      ;
; 77.607 ; top:u04|servo:SERVO|counter[7]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.635      ;
; 77.624 ; top:u04|servo:SERVO|duty_cycle[1]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.618      ;
; 77.637 ; top:u04|servo:SERVO|counter[2]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.605      ;
; 77.688 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.563      ;
; 77.742 ; top:u04|servo:SERVO|counter[4]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.500      ;
; 77.787 ; top:u04|servo:SERVO|duty_cycle[6]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.085     ; 5.456      ;
; 77.829 ; top:u04|servo:SERVO|counter[6]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.413      ;
; 77.831 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.420      ;
; 77.848 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.403      ;
; 77.863 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.388      ;
; 77.872 ; top:u06|servo:SERVO|duty_cycle[2]                                                                             ; top:u06|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.089     ; 5.367      ;
; 77.875 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.378     ; 5.075      ;
; 77.884 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.366      ;
; 77.886 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.365      ;
; 77.888 ; top:u04|servo:SERVO|duty_cycle[4]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.085     ; 5.355      ;
; 77.906 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.345      ;
; 77.937 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.314      ;
; 77.940 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.311      ;
; 77.945 ; top:u04|servo:SERVO|counter[9]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 5.307      ;
; 77.968 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.283      ;
; 77.971 ; top:u04|servo:SERVO|counter[8]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.271      ;
; 77.972 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.279      ;
; 77.973 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.278      ;
; 77.983 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.077     ; 5.268      ;
; 78.002 ; top:u04|servo:SERVO|duty_cycle[3]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.086     ; 5.240      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.307 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.871      ;
; 0.310 ; top:u06|counter:COUNTER|counter_i[19] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.874      ;
; 0.312 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.876      ;
; 0.312 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.876      ;
; 0.313 ; top:u06|counter:COUNTER|counter_i[23] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.877      ;
; 0.313 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.877      ;
; 0.313 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.877      ;
; 0.316 ; top:u04|counter:COUNTER|counter_i[23] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.883      ;
; 0.316 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.316 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.317 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.318 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.882      ;
; 0.322 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.886      ;
; 0.323 ; top:u06|counter:COUNTER|counter_i[22] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.323 ; top:u05|counter:COUNTER|counter_i[23] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.890      ;
; 0.323 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.323 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.887      ;
; 0.324 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.324 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.325 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.892      ;
; 0.326 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.890      ;
; 0.331 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.895      ;
; 0.336 ; top:u05|counter:COUNTER|counter_i[17] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.903      ;
; 0.336 ; top:u04|counter:COUNTER|counter_i[17] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.903      ;
; 0.343 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.904      ;
; 0.345 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.912      ;
; 0.346 ; top:u05|counter:COUNTER|counter_i[22] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.913      ;
; 0.347 ; top:u04|counter:COUNTER|counter_i[18] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.914      ;
; 0.348 ; top:u06|counter:COUNTER|counter_i[21] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.912      ;
; 0.348 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.912      ;
; 0.350 ; top:u06|counter:COUNTER|counter_i[18] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.914      ;
; 0.350 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.914      ;
; 0.351 ; top:u07|counter:COUNTER|counter_i[23] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.912      ;
; 0.352 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; top:u07|counter:COUNTER|counter_i[18] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.914      ;
; 0.354 ; top:u07|counter:COUNTER|counter_i[21] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.915      ;
; 0.365 ; top:u06|counter:COUNTER|counter_i[17] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.929      ;
; 0.365 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.929      ;
; 0.366 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.930      ;
; 0.372 ; top:u06|counter:COUNTER|counter_i[20] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.936      ;
; 0.372 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.936      ;
; 0.374 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.938      ;
; 0.376 ; top:u07|counter:COUNTER|counter_i[22] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.937      ;
; 0.380 ; top:u06|reset:RESET|sreg[0]           ; top:u06|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; top:u05|reset:RESET|sreg[0]           ; top:u05|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; top:u07|reset:RESET|sreg[1]           ; top:u07|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; top:u04|reset:RESET|sreg[1]           ; top:u04|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.386 ; top:u04|servo:SERVO|counter[17]       ; top:u04|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u07|servo:SERVO|counter[17]       ; top:u07|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u06|servo:SERVO|counter[17]       ; top:u06|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u05|servo:SERVO|counter[17]       ; top:u05|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; top:u07|counter:COUNTER|counter_i[20] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.948      ;
; 0.390 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.391 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.394 ; top:u07|reset:RESET|sreg[0]           ; top:u07|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; top:u06|reset:RESET|sreg[1]           ; top:u06|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; top:u05|reset:RESET|sreg[1]           ; top:u05|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; top:u04|reset:RESET|sreg[0]           ; top:u04|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.399 ; top:u07|counter:COUNTER|counter_i[17] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.960      ;
; 0.404 ; top:u07|counter:COUNTER|counter_i[19] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 0.965      ;
; 0.524 ; top:u04|reset:RESET|sreg[2]           ; top:u04|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.742      ;
; 0.525 ; top:u07|reset:RESET|sreg[2]           ; top:u07|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; top:u05|reset:RESET|sreg[2]           ; top:u05|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; top:u06|reset:RESET|sreg[2]           ; top:u06|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.527 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.745      ;
; 0.533 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.097      ;
; 0.548 ; top:u04|counter:COUNTER|counter_i[11] ; top:u04|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u04|counter:COUNTER|counter_i[9]  ; top:u04|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; top:u07|counter:COUNTER|counter_i[11] ; top:u07|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u07|counter:COUNTER|counter_i[9]  ; top:u07|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u06|counter:COUNTER|counter_i[11] ; top:u06|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u06|counter:COUNTER|counter_i[9]  ; top:u06|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u05|counter:COUNTER|counter_i[15] ; top:u05|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u05|counter:COUNTER|counter_i[11] ; top:u05|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u05|counter:COUNTER|counter_i[9]  ; top:u05|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; top:u04|counter:COUNTER|counter_i[15] ; top:u04|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u04|counter:COUNTER|counter_i[7]  ; top:u04|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u04|counter:COUNTER|counter_i[1]  ; top:u04|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                   ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.628 ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.363      ;
; 1.767 ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.502      ;
; 1.770 ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.505      ;
; 1.797 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.532      ;
; 1.846 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.581      ;
; 1.852 ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.587      ;
; 1.983 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.506      ; 4.718      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50MHz'                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[0]|clk                                  ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[1]|clk                                  ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[0]|clk                                  ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[1]|clk                                  ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.403 ; 41.633       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.404 ; 41.634       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[0]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[1]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[2]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[3]                                                                                   ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[0]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[1]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[2]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[3]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[4]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[5]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[6]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[7]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[8]                                                                                ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[12]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[13]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[14]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[15]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[16]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[17]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[18]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[19]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[20]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[21]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[22]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[23]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|counter:COUNTER|counter_i[24]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[0]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[10]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[11]                                                                         ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[1]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[2]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[3]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[4]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[5]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[6]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[7]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[8]                                                                          ;
; 41.420 ; 41.636       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|counter:COUNTER|counter_i[9]                                                                          ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.421 ; 41.637       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; 6.344 ; 7.115 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 6.761 ; 7.595 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 6.457 ; 7.243 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 6.871 ; 7.699 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 6.478 ; 7.254 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 7.436 ; 8.163 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 7.281 ; 8.014 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 7.317 ; 8.011 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 7.828 ; 8.568 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.778 ; 5.257 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.074 ; 4.492 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 4.118 ; 4.526 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; -1.661 ; -2.105 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -2.174 ; -2.671 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -1.882 ; -2.334 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -2.280 ; -2.770 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -1.902 ; -2.344 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -2.825 ; -3.243 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -2.676 ; -3.101 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -2.711 ; -3.098 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -3.204 ; -3.634 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -3.444 ; -3.849 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -3.386 ; -3.782 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -3.441 ; -3.837 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 6.877 ; 6.894 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 6.369 ; 6.376 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 6.341 ; 6.374 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 7.023 ; 7.147 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 7.023 ; 7.036 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 6.805 ; 6.818 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 6.364 ; 6.331 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 6.844 ; 6.893 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.799 ; 6.839 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.354 ; 6.368 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 7.103 ; 7.187 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.855 ; 6.869 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.797 ; 6.814 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.693 ; 6.753 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 6.458 ; 6.456 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 6.218 ; 6.222 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 6.192 ; 6.221 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 6.692 ; 6.790 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 6.598 ; 6.593 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 6.389 ; 6.383 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 6.211 ; 6.182 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 6.675 ; 6.719 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.631 ; 6.667 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.204 ; 6.215 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.923 ; 7.002 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.686 ; 6.698 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.631 ; 6.645 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.530 ; 6.586 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 142.21 MHz ; 142.21 MHz      ; p7|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 0.209  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 76.301 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.299 ; 0.000         ;
; clk_50MHz                                      ; 1.607 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.683  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 41.407 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                   ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.209 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.766      ; 4.807      ;
; 0.418 ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.767      ; 4.599      ;
; 0.464 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.766      ; 4.552      ;
; 0.496 ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.767      ; 4.521      ;
; 0.569 ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.767      ; 4.448      ;
; 0.633 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.766      ; 4.383      ;
; 0.677 ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.767      ; 4.340      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 76.301 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.690      ;
; 76.313 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.678      ;
; 76.375 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.616      ;
; 76.380 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.610      ;
; 76.382 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.609      ;
; 76.401 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.590      ;
; 76.444 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.523      ;
; 76.462 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.505      ;
; 76.482 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.509      ;
; 76.499 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.491      ;
; 76.513 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.477      ;
; 76.522 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.469      ;
; 76.540 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.451      ;
; 76.586 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.405      ;
; 76.590 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.401      ;
; 76.599 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.391      ;
; 76.604 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.387      ;
; 76.618 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.368      ;
; 76.622 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.369      ;
; 76.625 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.342      ;
; 76.626 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.364      ;
; 76.640 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.351      ;
; 76.687 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.304      ;
; 76.705 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.286      ;
; 76.718 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.268      ;
; 76.725 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.242      ;
; 76.726 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.264      ;
; 76.728 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.262      ;
; 76.730 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.237      ;
; 76.736 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.250      ;
; 76.774 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.217      ;
; 76.818 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.168      ;
; 76.825 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.142      ;
; 76.830 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.137      ;
; 76.836 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.150      ;
; 76.845 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.146      ;
; 76.882 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.096      ;
; 76.896 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 6.094      ;
; 76.898 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 6.080      ;
; 76.908 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.083      ;
; 76.927 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.064      ;
; 76.930 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 6.037      ;
; 76.945 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 6.046      ;
; 76.982 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.996      ;
; 76.983 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.003      ;
; 76.984 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 6.002      ;
; 77.008 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.983      ;
; 77.027 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.951      ;
; 77.045 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.946      ;
; 77.062 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.929      ;
; 77.082 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.896      ;
; 77.086 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.900      ;
; 77.127 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.851      ;
; 77.161 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.830      ;
; 77.207 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.771      ;
; 77.227 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.751      ;
; 77.315 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 5.675      ;
; 77.343 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 5.624      ;
; 77.377 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.614      ;
; 77.479 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.507      ;
; 77.517 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.474      ;
; 77.615 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.376      ;
; 77.615 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 5.363      ;
; 77.772 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 5.218      ;
; 77.800 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.361     ; 5.167      ;
; 77.918 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.342     ; 5.068      ;
; 77.974 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 5.017      ;
; 78.037 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.954      ;
; 78.064 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 5.195      ;
; 78.064 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.337     ; 4.927      ;
; 78.068 ; top:u04|servo:SERVO|counter[5]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.182      ;
; 78.068 ; top:u04|servo:SERVO|counter[1]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.182      ;
; 78.070 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.350     ; 4.908      ;
; 78.152 ; top:u04|servo:SERVO|counter[7]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.098      ;
; 78.154 ; top:u04|servo:SERVO|counter[3]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.096      ;
; 78.157 ; top:u04|servo:SERVO|duty_cycle[1]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.093      ;
; 78.238 ; top:u04|servo:SERVO|duty_cycle[2]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.012      ;
; 78.249 ; top:u04|servo:SERVO|counter[2]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 5.001      ;
; 78.268 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.991      ;
; 78.347 ; top:u04|servo:SERVO|counter[4]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.903      ;
; 78.368 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.891      ;
; 78.383 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.875      ;
; 78.391 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.868      ;
; 78.397 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.861      ;
; 78.405 ; top:u04|servo:SERVO|duty_cycle[6]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.847      ;
; 78.407 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.852      ;
; 78.420 ; top:u04|servo:SERVO|counter[6]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.830      ;
; 78.427 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[4]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.338     ; 4.563      ;
; 78.442 ; top:u04|servo:SERVO|counter[9]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.067     ; 4.819      ;
; 78.453 ; top:u01|servo:SERVO|counter[11]                                                                               ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.806      ;
; 78.456 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.802      ;
; 78.477 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.781      ;
; 78.478 ; top:u06|servo:SERVO|duty_cycle[2]                                                                             ; top:u06|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.079     ; 4.771      ;
; 78.492 ; top:u01|servo:SERVO|counter[3]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.766      ;
; 78.495 ; top:u04|servo:SERVO|duty_cycle[3]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.078     ; 4.755      ;
; 78.501 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.070     ; 4.757      ;
; 78.507 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.752      ;
; 78.507 ; top:u04|servo:SERVO|duty_cycle[4]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.076     ; 4.745      ;
; 78.516 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.069     ; 4.743      ;
; 78.517 ; top:u04|servo:SERVO|counter[11]                                                                               ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.067     ; 4.744      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.299 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.806      ;
; 0.302 ; top:u06|counter:COUNTER|counter_i[19] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.808      ;
; 0.302 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.809      ;
; 0.303 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.809      ;
; 0.304 ; top:u06|counter:COUNTER|counter_i[23] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.810      ;
; 0.309 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.815      ;
; 0.309 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.816      ;
; 0.310 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.817      ;
; 0.312 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.818      ;
; 0.313 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.820      ;
; 0.313 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.820      ;
; 0.314 ; top:u06|counter:COUNTER|counter_i[22] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.820      ;
; 0.314 ; top:u04|counter:COUNTER|counter_i[23] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.823      ;
; 0.315 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.821      ;
; 0.319 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.825      ;
; 0.320 ; top:u05|counter:COUNTER|counter_i[23] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.828      ;
; 0.321 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.830      ;
; 0.330 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.834      ;
; 0.330 ; top:u04|counter:COUNTER|counter_i[17] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.839      ;
; 0.331 ; top:u05|counter:COUNTER|counter_i[17] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.839      ;
; 0.337 ; top:u07|counter:COUNTER|counter_i[23] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.841      ;
; 0.337 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.843      ;
; 0.338 ; top:u06|counter:COUNTER|counter_i[21] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.844      ;
; 0.339 ; top:u07|counter:COUNTER|counter_i[18] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.843      ;
; 0.339 ; top:u06|counter:COUNTER|counter_i[18] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.845      ;
; 0.339 ; top:u05|counter:COUNTER|counter_i[22] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.847      ;
; 0.339 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.845      ;
; 0.340 ; top:u07|counter:COUNTER|counter_i[21] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.844      ;
; 0.340 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.847      ;
; 0.341 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.849      ;
; 0.342 ; top:u04|counter:COUNTER|counter_i[18] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.851      ;
; 0.342 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; top:u04|servo:SERVO|counter[17]       ; top:u04|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.343 ; top:u05|servo:SERVO|counter[17]       ; top:u05|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.344 ; top:u07|servo:SERVO|counter[17]       ; top:u07|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.344 ; top:u06|servo:SERVO|counter[17]       ; top:u06|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.345 ; top:u06|reset:RESET|sreg[0]           ; top:u06|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; top:u05|reset:RESET|sreg[0]           ; top:u05|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; top:u04|reset:RESET|sreg[1]           ; top:u04|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.544      ;
; 0.347 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u07|reset:RESET|sreg[1]           ; top:u07|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.348 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.546      ;
; 0.352 ; top:u06|counter:COUNTER|counter_i[17] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.858      ;
; 0.352 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.858      ;
; 0.355 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.862      ;
; 0.357 ; top:u04|reset:RESET|sreg[0]           ; top:u04|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; top:u07|reset:RESET|sreg[0]           ; top:u07|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; top:u06|reset:RESET|sreg[1]           ; top:u06|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; top:u05|reset:RESET|sreg[1]           ; top:u05|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.865      ;
; 0.358 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.360 ; top:u07|counter:COUNTER|counter_i[22] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.864      ;
; 0.360 ; top:u06|counter:COUNTER|counter_i[20] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.866      ;
; 0.361 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.867      ;
; 0.372 ; top:u07|counter:COUNTER|counter_i[20] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.876      ;
; 0.382 ; top:u07|counter:COUNTER|counter_i[17] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.886      ;
; 0.388 ; top:u07|counter:COUNTER|counter_i[19] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 0.892      ;
; 0.472 ; top:u04|reset:RESET|sreg[2]           ; top:u04|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; top:u07|reset:RESET|sreg[2]           ; top:u07|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.672      ;
; 0.474 ; top:u05|reset:RESET|sreg[2]           ; top:u05|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.474 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.672      ;
; 0.474 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; top:u06|reset:RESET|sreg[2]           ; top:u06|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.476 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.674      ;
; 0.492 ; top:u07|counter:COUNTER|counter_i[11] ; top:u07|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u07|counter:COUNTER|counter_i[9]  ; top:u07|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u06|counter:COUNTER|counter_i[11] ; top:u06|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u06|counter:COUNTER|counter_i[9]  ; top:u06|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u05|counter:COUNTER|counter_i[11] ; top:u05|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u05|counter:COUNTER|counter_i[9]  ; top:u05|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u04|counter:COUNTER|counter_i[11] ; top:u04|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u04|counter:COUNTER|counter_i[9]  ; top:u04|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[11] ; top:u01|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; top:u01|counter:COUNTER|counter_i[9]  ; top:u01|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; top:u07|counter:COUNTER|counter_i[15] ; top:u07|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u07|counter:COUNTER|counter_i[7]  ; top:u07|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u06|counter:COUNTER|counter_i[15] ; top:u06|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; top:u06|counter:COUNTER|counter_i[7]  ; top:u06|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                    ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.607 ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.192      ; 4.015      ;
; 1.727 ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.192      ; 4.135      ;
; 1.731 ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.192      ; 4.139      ;
; 1.769 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.193      ; 4.178      ;
; 1.796 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.193      ; 4.205      ;
; 1.805 ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.192      ; 4.213      ;
; 1.935 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 2.193      ; 4.344      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.683  ; 9.867        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.685  ; 9.869        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[0]|clk                                  ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[1]|clk                                  ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.845  ; 9.845        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[0]|clk                                  ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[1]|clk                                  ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.407 ; 41.637       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.407 ; 41.637       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.409 ; 41.639       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.410 ; 41.640       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[0]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[1]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[2]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[3]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[4]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[5]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[6]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[7]                                                                                ;
; 41.414 ; 41.630       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[23]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[24]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[0]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[10]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[11]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[1]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[2]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[3]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[4]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[5]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[6]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[7]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[8]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|counter:COUNTER|counter_i[9]                                                                          ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[12]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[13]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[14]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[15]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[16]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[17]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[18]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[19]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[20]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[21]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[22]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[23]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|counter:COUNTER|counter_i[24]                                                                         ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[0]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[1]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[2]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|reset:RESET|sreg[3]                                                                                   ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[0]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[1]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[2]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[3]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[4]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[5]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[6]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[7]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|counter[8]                                                                                ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.415 ; 41.631       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|servo:SERVO|duty_cycle[3]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; 5.712 ; 6.279 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 6.095 ; 6.738 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 5.812 ; 6.414 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 6.196 ; 6.832 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 5.831 ; 6.419 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 6.738 ; 7.240 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 6.599 ; 7.124 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 6.636 ; 7.092 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 7.104 ; 7.618 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.173 ; 4.548 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 3.529 ; 3.860 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 3.566 ; 3.902 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; -1.417 ; -1.768 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -1.884 ; -2.292 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -1.613 ; -1.982 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.981 ; -2.384 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -1.631 ; -1.986 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -2.501 ; -2.801 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -2.369 ; -2.691 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -2.404 ; -2.662 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -2.855 ; -3.167 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -2.972 ; -3.295 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -2.921 ; -3.237 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -2.968 ; -3.295 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 6.483 ; 6.443 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 6.028 ; 5.964 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 6.008 ; 5.970 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 6.626 ; 6.691 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 6.621 ; 6.567 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 6.422 ; 6.374 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 5.960 ; 5.998 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 6.485 ; 6.463 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.430 ; 6.376 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.034 ; 5.961 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.707 ; 6.683 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.486 ; 6.428 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.434 ; 6.364 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.340 ; 6.326 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 6.113 ; 6.058 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 5.892 ; 5.829 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 5.873 ; 5.835 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 6.328 ; 6.378 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 6.246 ; 6.178 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 6.054 ; 5.992 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 5.825 ; 5.863 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 6.331 ; 6.309 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.278 ; 6.224 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 5.898 ; 5.826 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 6.544 ; 6.519 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.333 ; 6.275 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.283 ; 6.213 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.192 ; 6.177 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 1.050  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 79.005 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
; clk_50MHz                                      ; 0.855 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_50MHz                                      ; 9.444  ; 0.000         ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; 41.413 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                   ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 1.050 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.396      ;
; 1.223 ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.223      ;
; 1.288 ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.158      ;
; 1.307 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.139      ;
; 1.358 ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 3.088      ;
; 1.454 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 2.992      ;
; 1.458 ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 3.335        ; 1.204      ; 2.988      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 79.005 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 4.098      ;
; 79.067 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 4.036      ;
; 79.073 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 4.030      ;
; 79.097 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 4.005      ;
; 79.118 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.984      ;
; 79.150 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.953      ;
; 79.154 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.949      ;
; 79.174 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.928      ;
; 79.186 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.916      ;
; 79.189 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.913      ;
; 79.193 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.909      ;
; 79.213 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.872      ;
; 79.218 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.885      ;
; 79.222 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.881      ;
; 79.236 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.867      ;
; 79.246 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.852      ;
; 79.251 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.851      ;
; 79.255 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.847      ;
; 79.262 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.840      ;
; 79.264 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.821      ;
; 79.266 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.836      ;
; 79.290 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.795      ;
; 79.310 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.788      ;
; 79.314 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.784      ;
; 79.321 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.781      ;
; 79.325 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.777      ;
; 79.330 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.772      ;
; 79.334 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.768      ;
; 79.355 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.730      ;
; 79.359 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.726      ;
; 79.378 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.720      ;
; 79.382 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.716      ;
; 79.402 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.701      ;
; 79.406 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.697      ;
; 79.423 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.662      ;
; 79.427 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.658      ;
; 79.446 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[14] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.646      ;
; 79.470 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.633      ;
; 79.474 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.629      ;
; 79.498 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.600      ;
; 79.502 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.596      ;
; 79.510 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[13] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.582      ;
; 79.514 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[12] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.578      ;
; 79.515 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.588      ;
; 79.538 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.565      ;
; 79.542 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.561      ;
; 79.546 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.556      ;
; 79.555 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.547      ;
; 79.579 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[11] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.513      ;
; 79.583 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[10] ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.509      ;
; 79.626 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.459      ;
; 79.663 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.435      ;
; 79.663 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[9]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.429      ;
; 79.667 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[8]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.425      ;
; 79.725 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.360      ;
; 79.728 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.374      ;
; 79.747 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.345      ;
; 79.804 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.298      ;
; 79.815 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[7]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.288      ;
; 79.819 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.284      ;
; 79.831 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 3.267      ;
; 79.834 ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.440      ;
; 79.915 ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.359      ;
; 79.915 ; top:u04|servo:SERVO|duty_cycle[2]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.350      ;
; 79.916 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 3.187      ;
; 79.943 ; top:u04|servo:SERVO|duty_cycle[1]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.322      ;
; 79.957 ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u03|servo:SERVO|duty_cycle[6]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.228     ; 3.135      ;
; 79.969 ; top:u04|servo:SERVO|counter[2]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.296      ;
; 79.980 ; top:u04|servo:SERVO|counter[1]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.285      ;
; 79.998 ; top:u04|servo:SERVO|counter[5]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.267      ;
; 79.999 ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.275      ;
; 80.010 ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u01|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.235     ; 3.075      ;
; 80.013 ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u02|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 3.089      ;
; 80.015 ; top:u04|servo:SERVO|duty_cycle[6]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.251      ;
; 80.030 ; top:u06|servo:SERVO|duty_cycle[2]                                                                             ; top:u06|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.057     ; 3.233      ;
; 80.030 ; top:u04|servo:SERVO|counter[4]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.235      ;
; 80.033 ; top:u04|servo:SERVO|counter[3]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.232      ;
; 80.039 ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.235      ;
; 80.045 ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.228      ;
; 80.047 ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.226      ;
; 80.051 ; top:u04|servo:SERVO|counter[7]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.214      ;
; 80.075 ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.199      ;
; 80.079 ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.195      ;
; 80.085 ; top:u04|servo:SERVO|counter[6]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.180      ;
; 80.092 ; top:u04|servo:SERVO|duty_cycle[4]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.054     ; 3.174      ;
; 80.105 ; top:u01|servo:SERVO|counter[2]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.168      ;
; 80.115 ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u04|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.222     ; 2.983      ;
; 80.130 ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u07|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.973      ;
; 80.136 ; top:u01|servo:SERVO|counter[6]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.137      ;
; 80.140 ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.134      ;
; 80.146 ; top:u01|servo:SERVO|counter[1]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.127      ;
; 80.154 ; top:u04|servo:SERVO|duty_cycle[3]                                                                             ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.111      ;
; 80.156 ; top:u01|servo:SERVO|counter[9]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.118      ;
; 80.163 ; top:u04|servo:SERVO|counter[8]                                                                                ; top:u04|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.055     ; 3.102      ;
; 80.165 ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.046     ; 3.109      ;
; 80.171 ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.102      ;
; 80.180 ; top:u01|servo:SERVO|counter[4]                                                                                ; top:u01|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.047     ; 3.093      ;
; 80.180 ; top:u06|servo:SERVO|duty_cycle[4]                                                                             ; top:u06|servo:SERVO|pwm            ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.058     ; 3.082      ;
; 80.181 ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u06|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.218     ; 2.921      ;
; 80.201 ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; top:u05|servo:SERVO|duty_cycle[5]  ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 83.333       ; -0.217     ; 2.902      ;
+--------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.154 ; top:u06|counter:COUNTER|counter_i[19] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.476      ;
; 0.155 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; top:u01|counter:COUNTER|counter_i[18] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; top:u01|counter:COUNTER|counter_i[19] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; top:u01|counter:COUNTER|counter_i[20] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.157 ; top:u04|counter:COUNTER|counter_i[23] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; top:u02|counter:COUNTER|counter_i[18] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; top:u02|counter:COUNTER|counter_i[19] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.158 ; top:u03|counter:COUNTER|counter_i[22] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; top:u05|counter:COUNTER|counter_i[17] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; top:u04|counter:COUNTER|counter_i[17] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; top:u03|counter:COUNTER|counter_i[19] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; top:u02|counter:COUNTER|counter_i[22] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; top:u01|counter:COUNTER|counter_i[21] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.160 ; top:u06|counter:COUNTER|counter_i[23] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; top:u05|counter:COUNTER|counter_i[23] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; top:u01|counter:COUNTER|counter_i[22] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.161 ; top:u06|counter:COUNTER|counter_i[22] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.162 ; top:u03|counter:COUNTER|counter_i[20] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; top:u02|counter:COUNTER|counter_i[21] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; top:u02|counter:COUNTER|counter_i[17] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.165 ; top:u02|counter:COUNTER|counter_i[23] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.168 ; top:u05|counter:COUNTER|counter_i[22] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.170 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.494      ;
; 0.170 ; top:u04|counter:COUNTER|counter_i[18] ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; top:u06|counter:COUNTER|counter_i[21] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; top:u03|counter:COUNTER|counter_i[18] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; top:u06|counter:COUNTER|counter_i[18] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.174 ; top:u02|counter:COUNTER|counter_i[20] ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.174 ; top:u01|counter:COUNTER|counter_i[17] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.179 ; top:u03|counter:COUNTER|counter_i[17] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.500      ;
; 0.180 ; top:u06|counter:COUNTER|counter_i[17] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.180 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.186 ; top:u07|counter:COUNTER|counter_i[18] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.506      ;
; 0.186 ; top:u07|counter:COUNTER|counter_i[23] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.506      ;
; 0.188 ; top:u07|counter:COUNTER|counter_i[21] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.508      ;
; 0.188 ; top:u01|counter:COUNTER|counter_i[23] ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.189 ; top:u06|counter:COUNTER|counter_i[20] ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.511      ;
; 0.189 ; top:u03|counter:COUNTER|counter_i[21] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.512      ;
; 0.197 ; top:u07|counter:COUNTER|counter_i[22] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.517      ;
; 0.198 ; top:u06|reset:RESET|sreg[0]           ; top:u06|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; top:u05|reset:RESET|sreg[0]           ; top:u05|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; top:u02|reset:RESET|sreg[0]           ; top:u02|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; top:u01|reset:RESET|sreg[0]           ; top:u01|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; top:u07|reset:RESET|sreg[1]           ; top:u07|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; top:u03|reset:RESET|sreg[1]           ; top:u03|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; top:u04|reset:RESET|sreg[1]           ; top:u04|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.202 ; top:u07|counter:COUNTER|counter_i[20] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.522      ;
; 0.202 ; top:u07|servo:SERVO|counter[17]       ; top:u07|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; top:u06|servo:SERVO|counter[17]       ; top:u06|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; top:u05|servo:SERVO|counter[17]       ; top:u05|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; top:u04|servo:SERVO|counter[17]       ; top:u04|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; top:u01|servo:SERVO|counter[17]       ; top:u01|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; top:u03|servo:SERVO|counter[17]       ; top:u03|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.203 ; top:u02|servo:SERVO|counter[17]       ; top:u02|servo:SERVO|counter[17]                                                                               ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; top:u04|counter:COUNTER|counter_i[24] ; top:u04|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u03|counter:COUNTER|counter_i[24] ; top:u03|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; top:u01|counter:COUNTER|counter_i[24] ; top:u01|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; top:u07|counter:COUNTER|counter_i[24] ; top:u07|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u07|reset:RESET|sreg[0]           ; top:u07|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u03|reset:RESET|sreg[0]           ; top:u03|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u06|counter:COUNTER|counter_i[24] ; top:u06|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u05|counter:COUNTER|counter_i[24] ; top:u05|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u04|reset:RESET|sreg[0]           ; top:u04|reset:RESET|sreg[1]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; top:u02|counter:COUNTER|counter_i[24] ; top:u02|counter:COUNTER|counter_i[24]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; top:u06|reset:RESET|sreg[1]           ; top:u06|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; top:u05|reset:RESET|sreg[1]           ; top:u05|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; top:u02|reset:RESET|sreg[1]           ; top:u02|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; top:u01|reset:RESET|sreg[1]           ; top:u01|reset:RESET|sreg[2]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; top:u07|counter:COUNTER|counter_i[17] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.528      ;
; 0.212 ; top:u07|counter:COUNTER|counter_i[19] ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.532      ;
; 0.258 ; top:u03|counter:COUNTER|counter_i[23] ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.581      ;
; 0.273 ; top:u04|reset:RESET|sreg[2]           ; top:u04|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; top:u07|reset:RESET|sreg[2]           ; top:u07|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; top:u02|reset:RESET|sreg[2]           ; top:u02|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; top:u05|reset:RESET|sreg[2]           ; top:u05|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; top:u01|reset:RESET|sreg[2]           ; top:u01|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.276 ; top:u03|reset:RESET|sreg[2]           ; top:u03|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.276 ; top:u06|reset:RESET|sreg[2]           ; top:u06|reset:RESET|sreg[3]                                                                                   ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.292 ; top:u06|counter:COUNTER|counter_i[11] ; top:u06|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; top:u06|counter:COUNTER|counter_i[9]  ; top:u06|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; top:u02|counter:COUNTER|counter_i[11] ; top:u02|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; top:u02|counter:COUNTER|counter_i[9]  ; top:u02|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; top:u07|counter:COUNTER|counter_i[11] ; top:u07|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u07|counter:COUNTER|counter_i[9]  ; top:u07|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u06|counter:COUNTER|counter_i[7]  ; top:u06|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u06|counter:COUNTER|counter_i[1]  ; top:u06|counter:COUNTER|counter_i[1]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u05|counter:COUNTER|counter_i[11] ; top:u05|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u05|counter:COUNTER|counter_i[9]  ; top:u05|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u04|counter:COUNTER|counter_i[15] ; top:u04|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u04|counter:COUNTER|counter_i[11] ; top:u04|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u04|counter:COUNTER|counter_i[9]  ; top:u04|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[15] ; top:u03|counter:COUNTER|counter_i[15]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[11] ; top:u03|counter:COUNTER|counter_i[11]                                                                         ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u03|counter:COUNTER|counter_i[9]  ; top:u03|counter:COUNTER|counter_i[9]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; top:u02|counter:COUNTER|counter_i[7]  ; top:u02|counter:COUNTER|counter_i[7]                                                                          ; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                    ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node         ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.855 ; top:u05|servo:SERVO|pwm ; led2~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.504      ;
; 0.917 ; top:u02|servo:SERVO|pwm ; pwm_casca2~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.566      ;
; 0.929 ; top:u04|servo:SERVO|pwm ; led1~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.578      ;
; 0.954 ; top:u03|servo:SERVO|pwm ; pwm_casca3~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.603      ;
; 1.018 ; top:u07|servo:SERVO|pwm ; led4~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.667      ;
; 1.047 ; top:u06|servo:SERVO|pwm ; led3~reg0       ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.696      ;
; 1.181 ; top:u01|servo:SERVO|pwm ; pwm_casca1~reg0 ; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz   ; 0.002        ; 1.493      ; 2.830      ;
+-------+-------------------------+-----------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50MHz'                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[0]|clk                                  ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; internal_data_in[1]|clk                                  ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50MHz ; Rise       ; clk_50MHz~input|i                                        ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|inclk[0]                          ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~inputclkctrl|outclk                            ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[0]|clk                                  ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; internal_data_in[1]|clk                                  ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led1~reg0|clk                                            ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led2~reg0|clk                                            ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led3~reg0|clk                                            ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; led4~reg0|clk                                            ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca1~reg0|clk                                      ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca2~reg0|clk                                      ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; pwm_casca3~reg0|clk                                      ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; clk_50MHz~input|o                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_50MHz ; Rise       ; p7|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50MHz ; Rise       ; clk_50MHz                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; internal_data_in[0]                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; internal_data_in[1]                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led1~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led2~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led3~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; led4~reg0                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca1~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca2~reg0                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_50MHz ; Rise       ; pwm_casca3~reg0                                          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p7|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 41.413 ; 41.643       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.413 ; 41.643       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.415 ; 41.645       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.416 ; 41.646       ; 0.230          ; Low Pulse Width  ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ram_block1a0~porta_address_reg0 ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[0]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[1]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[2]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|reset:RESET|sreg[3]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[1]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[2]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[3]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[4]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[5]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[6]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[7]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[8]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|duty_cycle[9]                                                                             ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u01|servo:SERVO|pwm                                                                                       ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[0]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[10]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[11]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[12]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[13]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[14]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[15]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[16]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[17]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[18]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[19]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[1]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[20]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[21]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[22]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[23]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[24]                                                                         ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[2]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[3]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[4]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[5]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[6]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[7]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[8]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|counter:COUNTER|counter_i[9]                                                                          ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[0]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[1]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[2]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|reset:RESET|sreg[3]                                                                                   ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[0]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[10]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[11]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[12]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[13]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[14]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[15]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[16]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[17]                                                                               ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[1]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[2]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[3]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[4]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[5]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[6]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[7]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[8]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|counter[9]                                                                                ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[10]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[11]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[12]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[13]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[14]                                                                            ;
; 41.451 ; 41.667       ; 0.216          ; High Pulse Width ; p7|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; top:u02|servo:SERVO|duty_cycle[1]                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; 3.731 ; 4.728 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 3.967 ; 4.997 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 3.767 ; 4.765 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 4.041 ; 5.096 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 3.768 ; 4.752 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 4.324 ; 5.377 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 4.251 ; 5.304 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 4.252 ; 5.298 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 4.573 ; 5.663 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 2.769 ; 3.443 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 2.354 ; 2.955 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 2.378 ; 2.950 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; -0.922 ; -1.539 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -1.209 ; -1.866 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -1.018 ; -1.644 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.280 ; -1.962 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -1.019 ; -1.632 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -1.556 ; -2.242 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -1.486 ; -2.172 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -1.487 ; -2.167 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -1.798 ; -2.518 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -1.998 ; -2.590 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -1.952 ; -2.539 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -1.981 ; -2.546 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 4.049 ; 4.149 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 3.735 ; 3.852 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 3.736 ; 3.860 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 4.161 ; 4.354 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 4.117 ; 4.231 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 4.008 ; 4.106 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 3.850 ; 3.726 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 4.035 ; 4.205 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 4.033 ; 4.172 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.722 ; 3.838 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 4.234 ; 4.411 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 4.040 ; 4.185 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 4.012 ; 4.147 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 3.955 ; 4.116 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 3.799 ; 3.892 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 3.649 ; 3.761 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 3.650 ; 3.769 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 3.974 ; 4.144 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 3.864 ; 3.971 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 3.759 ; 3.851 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 3.759 ; 3.640 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 3.937 ; 4.100 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 3.935 ; 4.069 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.636 ; 3.748 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 4.129 ; 4.298 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 3.944 ; 4.083 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.916 ; 4.045 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 3.862 ; 4.016 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -0.045 ; 0.154 ; N/A      ; N/A     ; 9.444               ;
;  clk_50MHz                                      ; -0.045 ; 0.855 ; N/A      ; N/A     ; 9.444               ;
;  p7|altpll_component|auto_generated|pll1|clk[0] ; 75.442 ; 0.154 ; N/A      ; N/A     ; 41.403              ;
; Design-wide TNS                                 ; -0.045 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHz                                      ; -0.045 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p7|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+------------+------------+-------+-------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; 6.344 ; 7.115 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; 6.761 ; 7.595 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; 6.457 ; 7.243 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; 6.871 ; 7.699 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; 6.478 ; 7.254 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; 7.436 ; 8.163 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; 7.281 ; 8.014 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; 7.317 ; 8.011 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; 7.828 ; 8.568 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; 4.778 ; 5.257 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; 4.074 ; 4.492 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; 4.118 ; 4.526 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+------------+------------+--------+--------+------------+------------------------------------------------+
; SW1        ; clk_50MHz  ; -0.922 ; -1.539 ; Rise       ; clk_50MHz                                      ;
; SW2        ; clk_50MHz  ; -1.209 ; -1.866 ; Rise       ; clk_50MHz                                      ;
; SW3        ; clk_50MHz  ; -1.018 ; -1.644 ; Rise       ; clk_50MHz                                      ;
; SW4        ; clk_50MHz  ; -1.280 ; -1.962 ; Rise       ; clk_50MHz                                      ;
; SW5        ; clk_50MHz  ; -1.019 ; -1.632 ; Rise       ; clk_50MHz                                      ;
; SW6        ; clk_50MHz  ; -1.556 ; -2.242 ; Rise       ; clk_50MHz                                      ;
; SW7        ; clk_50MHz  ; -1.486 ; -2.172 ; Rise       ; clk_50MHz                                      ;
; SW8        ; clk_50MHz  ; -1.487 ; -2.167 ; Rise       ; clk_50MHz                                      ;
; SW9        ; clk_50MHz  ; -1.798 ; -2.518 ; Rise       ; clk_50MHz                                      ;
; rst_casca1 ; clk_50MHz  ; -1.998 ; -2.590 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca2 ; clk_50MHz  ; -1.952 ; -2.539 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
; rst_casca3 ; clk_50MHz  ; -1.981 ; -2.546 ; Rise       ; p7|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 6.877 ; 6.894 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 6.369 ; 6.376 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 6.341 ; 6.374 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 7.023 ; 7.147 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 7.023 ; 7.036 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 6.805 ; 6.818 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 6.364 ; 6.331 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 6.844 ; 6.893 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 6.799 ; 6.839 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 6.354 ; 6.368 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 7.103 ; 7.187 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 6.855 ; 6.869 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 6.797 ; 6.814 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 6.693 ; 6.753 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; a          ; clk_50MHz  ; 3.799 ; 3.892 ; Rise       ; clk_50MHz       ;
; b          ; clk_50MHz  ; 3.649 ; 3.761 ; Rise       ; clk_50MHz       ;
; c          ; clk_50MHz  ; 3.650 ; 3.769 ; Rise       ; clk_50MHz       ;
; d          ; clk_50MHz  ; 3.974 ; 4.144 ; Rise       ; clk_50MHz       ;
; e          ; clk_50MHz  ; 3.864 ; 3.971 ; Rise       ; clk_50MHz       ;
; f          ; clk_50MHz  ; 3.759 ; 3.851 ; Rise       ; clk_50MHz       ;
; g          ; clk_50MHz  ; 3.759 ; 3.640 ; Rise       ; clk_50MHz       ;
; led1       ; clk_50MHz  ; 3.937 ; 4.100 ; Rise       ; clk_50MHz       ;
; led2       ; clk_50MHz  ; 3.935 ; 4.069 ; Rise       ; clk_50MHz       ;
; led3       ; clk_50MHz  ; 3.636 ; 3.748 ; Rise       ; clk_50MHz       ;
; led4       ; clk_50MHz  ; 4.129 ; 4.298 ; Rise       ; clk_50MHz       ;
; pwm_casca1 ; clk_50MHz  ; 3.944 ; 4.083 ; Rise       ; clk_50MHz       ;
; pwm_casca2 ; clk_50MHz  ; 3.916 ; 4.045 ; Rise       ; clk_50MHz       ;
; pwm_casca3 ; clk_50MHz  ; 3.862 ; 4.016 ; Rise       ; clk_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_casca1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_casca3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led3           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led4           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_respiracao ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_In[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_In[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_In[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Data_In[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW9                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW8                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca1              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca2              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_casca3              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; a              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; c              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; d              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; e              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; f              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; g              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; h              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; led_respiracao ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_casca1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; pwm_casca3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; a              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; b              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; c              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; d              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; e              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; f              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; g              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; h              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; led_respiracao ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                      ; 7        ; 0        ; 0        ; 0        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 17983    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; p7|altpll_component|auto_generated|pll1|clk[0] ; clk_50MHz                                      ; 7        ; 0        ; 0        ; 0        ;
; p7|altpll_component|auto_generated|pll1|clk[0] ; p7|altpll_component|auto_generated|pll1|clk[0] ; 17983    ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 07 08:43:15 2023
Info: Command: quartus_sta trabalhofinal -c trabalhofinal
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'trabalhofinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {p7|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {p7|altpll_component|auto_generated|pll1|clk[0]} {p7|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.045              -0.045 clk_50MHz 
    Info (332119):    75.442               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.628               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.688               0.000 clk_50MHz 
    Info (332119):    41.403               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.209               0.000 clk_50MHz 
    Info (332119):    76.301               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.607               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.683               0.000 clk_50MHz 
    Info (332119):    41.407               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.050               0.000 clk_50MHz 
    Info (332119):    79.005               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.855               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.444
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.444               0.000 clk_50MHz 
    Info (332119):    41.413               0.000 p7|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Thu Dec 07 08:43:17 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


