
my12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00027390  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001c1e0  08027590  08027590  00037590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08043770  08043770  000606bc  2**0
                  CONTENTS
  4 .ARM          00000008  08043770  08043770  00053770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08043778  08043778  000606bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08043778  08043778  00053778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0804377c  0804377c  0005377c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006bc  20000000  08043780  00060000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002f718  200006c0  08043e3c  000606c0  2**3
                  ALLOC
 10 ._user_heap_stack 0001c800  2002fdd8  08043e3c  0006fdd8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000606bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000b2993  00000000  00000000  000606ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0001418d  00000000  00000000  0011307d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0004b242  00000000  00000000  0012720a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003570  00000000  00000000  00172450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00007b48  00000000  00000000  001759c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000474b0  00000000  00000000  0017d508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00088fbd  00000000  00000000  001c49b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00139745  00000000  00000000  0024d975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  003870ba  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d074  00000000  00000000  00387110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200006c0 	.word	0x200006c0
 800021c:	00000000 	.word	0x00000000
 8000220:	08027578 	.word	0x08027578

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200006c4 	.word	0x200006c4
 800023c:	08027578 	.word	0x08027578

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9b9 	b.w	80006a4 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b96e 	b.w	80006a4 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	468c      	mov	ip, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8083 	bne.w	80004f6 <__udivmoddi4+0x116>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d947      	bls.n	8000486 <__udivmoddi4+0xa6>
 80003f6:	fab2 f282 	clz	r2, r2
 80003fa:	b142      	cbz	r2, 800040e <__udivmoddi4+0x2e>
 80003fc:	f1c2 0020 	rsb	r0, r2, #32
 8000400:	fa24 f000 	lsr.w	r0, r4, r0
 8000404:	4091      	lsls	r1, r2
 8000406:	4097      	lsls	r7, r2
 8000408:	ea40 0c01 	orr.w	ip, r0, r1
 800040c:	4094      	lsls	r4, r2
 800040e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fbbc f6f8 	udiv	r6, ip, r8
 8000418:	fa1f fe87 	uxth.w	lr, r7
 800041c:	fb08 c116 	mls	r1, r8, r6, ip
 8000420:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000424:	fb06 f10e 	mul.w	r1, r6, lr
 8000428:	4299      	cmp	r1, r3
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x60>
 800042c:	18fb      	adds	r3, r7, r3
 800042e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000432:	f080 8119 	bcs.w	8000668 <__udivmoddi4+0x288>
 8000436:	4299      	cmp	r1, r3
 8000438:	f240 8116 	bls.w	8000668 <__udivmoddi4+0x288>
 800043c:	3e02      	subs	r6, #2
 800043e:	443b      	add	r3, r7
 8000440:	1a5b      	subs	r3, r3, r1
 8000442:	b2a4      	uxth	r4, r4
 8000444:	fbb3 f0f8 	udiv	r0, r3, r8
 8000448:	fb08 3310 	mls	r3, r8, r0, r3
 800044c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000450:	fb00 fe0e 	mul.w	lr, r0, lr
 8000454:	45a6      	cmp	lr, r4
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x8c>
 8000458:	193c      	adds	r4, r7, r4
 800045a:	f100 33ff 	add.w	r3, r0, #4294967295
 800045e:	f080 8105 	bcs.w	800066c <__udivmoddi4+0x28c>
 8000462:	45a6      	cmp	lr, r4
 8000464:	f240 8102 	bls.w	800066c <__udivmoddi4+0x28c>
 8000468:	3802      	subs	r0, #2
 800046a:	443c      	add	r4, r7
 800046c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	2600      	movs	r6, #0
 8000476:	b11d      	cbz	r5, 8000480 <__udivmoddi4+0xa0>
 8000478:	40d4      	lsrs	r4, r2
 800047a:	2300      	movs	r3, #0
 800047c:	e9c5 4300 	strd	r4, r3, [r5]
 8000480:	4631      	mov	r1, r6
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	b902      	cbnz	r2, 800048a <__udivmoddi4+0xaa>
 8000488:	deff      	udf	#255	; 0xff
 800048a:	fab2 f282 	clz	r2, r2
 800048e:	2a00      	cmp	r2, #0
 8000490:	d150      	bne.n	8000534 <__udivmoddi4+0x154>
 8000492:	1bcb      	subs	r3, r1, r7
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	fa1f f887 	uxth.w	r8, r7
 800049c:	2601      	movs	r6, #1
 800049e:	fbb3 fcfe 	udiv	ip, r3, lr
 80004a2:	0c21      	lsrs	r1, r4, #16
 80004a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80004a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ac:	fb08 f30c 	mul.w	r3, r8, ip
 80004b0:	428b      	cmp	r3, r1
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0xe4>
 80004b4:	1879      	adds	r1, r7, r1
 80004b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0xe2>
 80004bc:	428b      	cmp	r3, r1
 80004be:	f200 80e9 	bhi.w	8000694 <__udivmoddi4+0x2b4>
 80004c2:	4684      	mov	ip, r0
 80004c4:	1ac9      	subs	r1, r1, r3
 80004c6:	b2a3      	uxth	r3, r4
 80004c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80004d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004d4:	fb08 f800 	mul.w	r8, r8, r0
 80004d8:	45a0      	cmp	r8, r4
 80004da:	d907      	bls.n	80004ec <__udivmoddi4+0x10c>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x10a>
 80004e4:	45a0      	cmp	r8, r4
 80004e6:	f200 80d9 	bhi.w	800069c <__udivmoddi4+0x2bc>
 80004ea:	4618      	mov	r0, r3
 80004ec:	eba4 0408 	sub.w	r4, r4, r8
 80004f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004f4:	e7bf      	b.n	8000476 <__udivmoddi4+0x96>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d909      	bls.n	800050e <__udivmoddi4+0x12e>
 80004fa:	2d00      	cmp	r5, #0
 80004fc:	f000 80b1 	beq.w	8000662 <__udivmoddi4+0x282>
 8000500:	2600      	movs	r6, #0
 8000502:	e9c5 0100 	strd	r0, r1, [r5]
 8000506:	4630      	mov	r0, r6
 8000508:	4631      	mov	r1, r6
 800050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050e:	fab3 f683 	clz	r6, r3
 8000512:	2e00      	cmp	r6, #0
 8000514:	d14a      	bne.n	80005ac <__udivmoddi4+0x1cc>
 8000516:	428b      	cmp	r3, r1
 8000518:	d302      	bcc.n	8000520 <__udivmoddi4+0x140>
 800051a:	4282      	cmp	r2, r0
 800051c:	f200 80b8 	bhi.w	8000690 <__udivmoddi4+0x2b0>
 8000520:	1a84      	subs	r4, r0, r2
 8000522:	eb61 0103 	sbc.w	r1, r1, r3
 8000526:	2001      	movs	r0, #1
 8000528:	468c      	mov	ip, r1
 800052a:	2d00      	cmp	r5, #0
 800052c:	d0a8      	beq.n	8000480 <__udivmoddi4+0xa0>
 800052e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000532:	e7a5      	b.n	8000480 <__udivmoddi4+0xa0>
 8000534:	f1c2 0320 	rsb	r3, r2, #32
 8000538:	fa20 f603 	lsr.w	r6, r0, r3
 800053c:	4097      	lsls	r7, r2
 800053e:	fa01 f002 	lsl.w	r0, r1, r2
 8000542:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000546:	40d9      	lsrs	r1, r3
 8000548:	4330      	orrs	r0, r6
 800054a:	0c03      	lsrs	r3, r0, #16
 800054c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000550:	fa1f f887 	uxth.w	r8, r7
 8000554:	fb0e 1116 	mls	r1, lr, r6, r1
 8000558:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800055c:	fb06 f108 	mul.w	r1, r6, r8
 8000560:	4299      	cmp	r1, r3
 8000562:	fa04 f402 	lsl.w	r4, r4, r2
 8000566:	d909      	bls.n	800057c <__udivmoddi4+0x19c>
 8000568:	18fb      	adds	r3, r7, r3
 800056a:	f106 3cff 	add.w	ip, r6, #4294967295
 800056e:	f080 808d 	bcs.w	800068c <__udivmoddi4+0x2ac>
 8000572:	4299      	cmp	r1, r3
 8000574:	f240 808a 	bls.w	800068c <__udivmoddi4+0x2ac>
 8000578:	3e02      	subs	r6, #2
 800057a:	443b      	add	r3, r7
 800057c:	1a5b      	subs	r3, r3, r1
 800057e:	b281      	uxth	r1, r0
 8000580:	fbb3 f0fe 	udiv	r0, r3, lr
 8000584:	fb0e 3310 	mls	r3, lr, r0, r3
 8000588:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058c:	fb00 f308 	mul.w	r3, r0, r8
 8000590:	428b      	cmp	r3, r1
 8000592:	d907      	bls.n	80005a4 <__udivmoddi4+0x1c4>
 8000594:	1879      	adds	r1, r7, r1
 8000596:	f100 3cff 	add.w	ip, r0, #4294967295
 800059a:	d273      	bcs.n	8000684 <__udivmoddi4+0x2a4>
 800059c:	428b      	cmp	r3, r1
 800059e:	d971      	bls.n	8000684 <__udivmoddi4+0x2a4>
 80005a0:	3802      	subs	r0, #2
 80005a2:	4439      	add	r1, r7
 80005a4:	1acb      	subs	r3, r1, r3
 80005a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80005aa:	e778      	b.n	800049e <__udivmoddi4+0xbe>
 80005ac:	f1c6 0c20 	rsb	ip, r6, #32
 80005b0:	fa03 f406 	lsl.w	r4, r3, r6
 80005b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80005b8:	431c      	orrs	r4, r3
 80005ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80005be:	fa01 f306 	lsl.w	r3, r1, r6
 80005c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005ca:	431f      	orrs	r7, r3
 80005cc:	0c3b      	lsrs	r3, r7, #16
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fa1f f884 	uxth.w	r8, r4
 80005d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005de:	fb09 fa08 	mul.w	sl, r9, r8
 80005e2:	458a      	cmp	sl, r1
 80005e4:	fa02 f206 	lsl.w	r2, r2, r6
 80005e8:	fa00 f306 	lsl.w	r3, r0, r6
 80005ec:	d908      	bls.n	8000600 <__udivmoddi4+0x220>
 80005ee:	1861      	adds	r1, r4, r1
 80005f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005f4:	d248      	bcs.n	8000688 <__udivmoddi4+0x2a8>
 80005f6:	458a      	cmp	sl, r1
 80005f8:	d946      	bls.n	8000688 <__udivmoddi4+0x2a8>
 80005fa:	f1a9 0902 	sub.w	r9, r9, #2
 80005fe:	4421      	add	r1, r4
 8000600:	eba1 010a 	sub.w	r1, r1, sl
 8000604:	b2bf      	uxth	r7, r7
 8000606:	fbb1 f0fe 	udiv	r0, r1, lr
 800060a:	fb0e 1110 	mls	r1, lr, r0, r1
 800060e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000612:	fb00 f808 	mul.w	r8, r0, r8
 8000616:	45b8      	cmp	r8, r7
 8000618:	d907      	bls.n	800062a <__udivmoddi4+0x24a>
 800061a:	19e7      	adds	r7, r4, r7
 800061c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000620:	d22e      	bcs.n	8000680 <__udivmoddi4+0x2a0>
 8000622:	45b8      	cmp	r8, r7
 8000624:	d92c      	bls.n	8000680 <__udivmoddi4+0x2a0>
 8000626:	3802      	subs	r0, #2
 8000628:	4427      	add	r7, r4
 800062a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800062e:	eba7 0708 	sub.w	r7, r7, r8
 8000632:	fba0 8902 	umull	r8, r9, r0, r2
 8000636:	454f      	cmp	r7, r9
 8000638:	46c6      	mov	lr, r8
 800063a:	4649      	mov	r1, r9
 800063c:	d31a      	bcc.n	8000674 <__udivmoddi4+0x294>
 800063e:	d017      	beq.n	8000670 <__udivmoddi4+0x290>
 8000640:	b15d      	cbz	r5, 800065a <__udivmoddi4+0x27a>
 8000642:	ebb3 020e 	subs.w	r2, r3, lr
 8000646:	eb67 0701 	sbc.w	r7, r7, r1
 800064a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800064e:	40f2      	lsrs	r2, r6
 8000650:	ea4c 0202 	orr.w	r2, ip, r2
 8000654:	40f7      	lsrs	r7, r6
 8000656:	e9c5 2700 	strd	r2, r7, [r5]
 800065a:	2600      	movs	r6, #0
 800065c:	4631      	mov	r1, r6
 800065e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000662:	462e      	mov	r6, r5
 8000664:	4628      	mov	r0, r5
 8000666:	e70b      	b.n	8000480 <__udivmoddi4+0xa0>
 8000668:	4606      	mov	r6, r0
 800066a:	e6e9      	b.n	8000440 <__udivmoddi4+0x60>
 800066c:	4618      	mov	r0, r3
 800066e:	e6fd      	b.n	800046c <__udivmoddi4+0x8c>
 8000670:	4543      	cmp	r3, r8
 8000672:	d2e5      	bcs.n	8000640 <__udivmoddi4+0x260>
 8000674:	ebb8 0e02 	subs.w	lr, r8, r2
 8000678:	eb69 0104 	sbc.w	r1, r9, r4
 800067c:	3801      	subs	r0, #1
 800067e:	e7df      	b.n	8000640 <__udivmoddi4+0x260>
 8000680:	4608      	mov	r0, r1
 8000682:	e7d2      	b.n	800062a <__udivmoddi4+0x24a>
 8000684:	4660      	mov	r0, ip
 8000686:	e78d      	b.n	80005a4 <__udivmoddi4+0x1c4>
 8000688:	4681      	mov	r9, r0
 800068a:	e7b9      	b.n	8000600 <__udivmoddi4+0x220>
 800068c:	4666      	mov	r6, ip
 800068e:	e775      	b.n	800057c <__udivmoddi4+0x19c>
 8000690:	4630      	mov	r0, r6
 8000692:	e74a      	b.n	800052a <__udivmoddi4+0x14a>
 8000694:	f1ac 0c02 	sub.w	ip, ip, #2
 8000698:	4439      	add	r1, r7
 800069a:	e713      	b.n	80004c4 <__udivmoddi4+0xe4>
 800069c:	3802      	subs	r0, #2
 800069e:	443c      	add	r4, r7
 80006a0:	e724      	b.n	80004ec <__udivmoddi4+0x10c>
 80006a2:	bf00      	nop

080006a4 <__aeabi_idiv0>:
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop

080006a8 <ADC_MultiModeDMAConvM0Cplt>:
// handle the highest priority interrupt to capture the true DMA conversion complete time (below RTOSOS level)
extern TIM_HandleTypeDef htim5;
void ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)	// adc conversion done (DMA complete)
{

	timestamp = TIM2->CNT;			// real time
 80006a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
//	HAL_TIM_Base_Start_IT(&htim5);
}

// these two are the real DMA Conversion complete interrupts
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
	dmabufno = 0;
 80006ac:	4a07      	ldr	r2, [pc, #28]	; (80006cc <ADC_MultiModeDMAConvM0Cplt+0x24>)
 80006ae:	2100      	movs	r1, #0
	timestamp = TIM2->CNT;			// real time
 80006b0:	4807      	ldr	r0, [pc, #28]	; (80006d0 <ADC_MultiModeDMAConvM0Cplt+0x28>)
void ADC_MultiModeDMAConvM0Cplt(ADC_HandleTypeDef *hadc) {
 80006b2:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006b4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 0;
 80006b6:	6011      	str	r1, [r2, #0]
	TIM5->DIER = 0x01;
 80006b8:	2101      	movs	r1, #1
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006ba:	2219      	movs	r2, #25
	timestamp = TIM2->CNT;			// real time
 80006bc:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006be:	f8c3 1c0c 	str.w	r1, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006c2:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006c6:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
}
 80006ca:	4770      	bx	lr
 80006cc:	200006e8 	.word	0x200006e8
 80006d0:	2001ae5c 	.word	0x2001ae5c

080006d4 <ADC_MultiModeDMAConvM1Cplt>:
	timestamp = TIM2->CNT;			// real time
 80006d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {

	dmabufno = 1;
 80006d8:	4907      	ldr	r1, [pc, #28]	; (80006f8 <ADC_MultiModeDMAConvM1Cplt+0x24>)
 80006da:	2201      	movs	r2, #1
	timestamp = TIM2->CNT;			// real time
 80006dc:	4807      	ldr	r0, [pc, #28]	; (80006fc <ADC_MultiModeDMAConvM1Cplt+0x28>)
void ADC_MultiModeDMAConvM1Cplt(ADC_HandleTypeDef *hadc) {
 80006de:	b410      	push	{r4}
	timestamp = TIM2->CNT;			// real time
 80006e0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	dmabufno = 1;
 80006e2:	600a      	str	r2, [r1, #0]
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006e4:	2119      	movs	r1, #25
	timestamp = TIM2->CNT;			// real time
 80006e6:	6004      	str	r4, [r0, #0]
	TIM5->DIER = 0x01;
 80006e8:	f8c3 2c0c 	str.w	r2, [r3, #3084]	; 0xc0c
	ADC_ConvCpltCallback(hadc);
}
 80006ec:	f85d 4b04 	ldr.w	r4, [sp], #4
	TIM5->CR1 = 0x19;// restart timer to generate a follow-on interrupt for the *real* dma conversion complete processing at IRQ level 5
 80006f0:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	200006e8 	.word	0x200006e8
 80006fc:	2001ae5c 	.word	0x2001ae5c

08000700 <ADC_MultiModeDMAError>:
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000700:	4602      	mov	r2, r0
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8000702:	2340      	movs	r3, #64	; 0x40
	printf("Multi-mode DMA Error\n");
 8000704:	4807      	ldr	r0, [pc, #28]	; (8000724 <ADC_MultiModeDMAError+0x24>)
void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma) {
 8000706:	b510      	push	{r4, lr}
	ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
 8000708:	6b94      	ldr	r4, [r2, #56]	; 0x38
	hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800070a:	6423      	str	r3, [r4, #64]	; 0x40
	hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800070c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800070e:	f043 0304 	orr.w	r3, r3, #4
 8000712:	6463      	str	r3, [r4, #68]	; 0x44
	printf("Multi-mode DMA Error\n");
 8000714:	f022 ff1a 	bl	802354c <puts>
	HAL_ADC_ErrorCallback(hadc);
 8000718:	4620      	mov	r0, r4
}
 800071a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_ADC_ErrorCallback(hadc);
 800071e:	f006 bdbf 	b.w	80072a0 <HAL_ADC_ErrorCallback>
 8000722:	bf00      	nop
 8000724:	0802777c 	.word	0x0802777c

08000728 <HAL_ADCEx_MultiModeStart_DBDMA>:
		uint32_t Length) {
 8000728:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800072c:	4605      	mov	r5, r0
 800072e:	4690      	mov	r8, r2
 8000730:	b085      	sub	sp, #20
	__IO uint32_t counter = 0;
 8000732:	2000      	movs	r0, #0
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000734:	69aa      	ldr	r2, [r5, #24]
		uint32_t Length) {
 8000736:	460f      	mov	r7, r1
 8000738:	4699      	mov	r9, r3
	__IO uint32_t counter = 0;
 800073a:	9003      	str	r0, [sp, #12]
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800073c:	2a01      	cmp	r2, #1
 800073e:	d903      	bls.n	8000748 <HAL_ADCEx_MultiModeStart_DBDMA+0x20>
 8000740:	2199      	movs	r1, #153	; 0x99
 8000742:	4845      	ldr	r0, [pc, #276]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 8000744:	f003 fb68 	bl	8003e18 <assert_failed>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000748:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800074a:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 800074e:	d17a      	bne.n	8000846 <HAL_ADCEx_MultiModeStart_DBDMA+0x11e>
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000750:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000754:	2b01      	cmp	r3, #1
 8000756:	d903      	bls.n	8000760 <HAL_ADCEx_MultiModeStart_DBDMA+0x38>
 8000758:	219b      	movs	r1, #155	; 0x9b
 800075a:	483f      	ldr	r0, [pc, #252]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800075c:	f003 fb5c 	bl	8003e18 <assert_failed>
	__HAL_LOCK(hadc);
 8000760:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8000764:	2b01      	cmp	r3, #1
 8000766:	d073      	beq.n	8000850 <HAL_ADCEx_MultiModeStart_DBDMA+0x128>
 8000768:	2301      	movs	r3, #1
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 800076a:	682e      	ldr	r6, [r5, #0]
	__HAL_LOCK(hadc);
 800076c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
	if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8000770:	68b3      	ldr	r3, [r6, #8]
 8000772:	07d9      	lsls	r1, r3, #31
 8000774:	d414      	bmi.n	80007a0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000776:	4b39      	ldr	r3, [pc, #228]	; (800085c <HAL_ADCEx_MultiModeStart_DBDMA+0x134>)
 8000778:	4939      	ldr	r1, [pc, #228]	; (8000860 <HAL_ADCEx_MultiModeStart_DBDMA+0x138>)
 800077a:	681b      	ldr	r3, [r3, #0]
		__HAL_ADC_ENABLE(hadc);
 800077c:	68b2      	ldr	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800077e:	fba1 1303 	umull	r1, r3, r1, r3
		__HAL_ADC_ENABLE(hadc);
 8000782:	f042 0201 	orr.w	r2, r2, #1
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000786:	0c9b      	lsrs	r3, r3, #18
		__HAL_ADC_ENABLE(hadc);
 8000788:	60b2      	str	r2, [r6, #8]
		counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800078a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800078e:	9303      	str	r3, [sp, #12]
		while (counter != 0) {
 8000790:	9b03      	ldr	r3, [sp, #12]
 8000792:	b12b      	cbz	r3, 80007a0 <HAL_ADCEx_MultiModeStart_DBDMA+0x78>
			counter--;
 8000794:	9c03      	ldr	r4, [sp, #12]
 8000796:	3c01      	subs	r4, #1
 8000798:	9403      	str	r4, [sp, #12]
		while (counter != 0) {
 800079a:	9803      	ldr	r0, [sp, #12]
 800079c:	2800      	cmp	r0, #0
 800079e:	d1f9      	bne.n	8000794 <HAL_ADCEx_MultiModeStart_DBDMA+0x6c>
	if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 80007a0:	68b3      	ldr	r3, [r6, #8]
 80007a2:	07da      	lsls	r2, r3, #31
 80007a4:	d544      	bpl.n	8000830 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
		ADC_STATE_CLR_SET(hadc->State,
 80007a6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80007a8:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <HAL_ADCEx_MultiModeStart_DBDMA+0x13c>)
 80007aa:	4013      	ands	r3, r2
 80007ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007b0:	642b      	str	r3, [r5, #64]	; 0x40
		if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 80007b2:	6873      	ldr	r3, [r6, #4]
 80007b4:	055b      	lsls	r3, r3, #21
 80007b6:	d505      	bpl.n	80007c4 <HAL_ADCEx_MultiModeStart_DBDMA+0x9c>
			ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007b8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80007c2:	642b      	str	r3, [r5, #64]	; 0x40
		if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80007c4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80007c6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80007ca:	d03a      	beq.n	8000842 <HAL_ADCEx_MultiModeStart_DBDMA+0x11a>
			CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007cc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80007ce:	f023 0306 	bic.w	r3, r3, #6
 80007d2:	646b      	str	r3, [r5, #68]	; 0x44
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d4:	6ba8      	ldr	r0, [r5, #56]	; 0x38
		__HAL_UNLOCK(hadc);
 80007d6:	2300      	movs	r3, #0
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007d8:	4923      	ldr	r1, [pc, #140]	; (8000868 <HAL_ADCEx_MultiModeStart_DBDMA+0x140>)
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007da:	f06f 0202 	mvn.w	r2, #2
		__HAL_UNLOCK(hadc);
 80007de:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
		hadc->DMA_Handle->XferM1HalfCpltCallback = NULL;
 80007e2:	6483      	str	r3, [r0, #72]	; 0x48
		hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvM0Cplt;
 80007e4:	e9c0 130f 	strd	r1, r3, [r0, #60]	; 0x3c
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007e8:	4b20      	ldr	r3, [pc, #128]	; (800086c <HAL_ADCEx_MultiModeStart_DBDMA+0x144>)
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ea:	4921      	ldr	r1, [pc, #132]	; (8000870 <HAL_ADCEx_MultiModeStart_DBDMA+0x148>)
		hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError;
 80007ec:	64c3      	str	r3, [r0, #76]	; 0x4c
		hadc->DMA_Handle->XferM1CpltCallback = ADC_MultiModeDMAConvM1Cplt;
 80007ee:	6441      	str	r1, [r0, #68]	; 0x44
		__HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80007f0:	6032      	str	r2, [r6, #0]
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007f2:	6873      	ldr	r3, [r6, #4]
			ADC->CCR |= ADC_CCR_DDS;
 80007f4:	4a1f      	ldr	r2, [pc, #124]	; (8000874 <HAL_ADCEx_MultiModeStart_DBDMA+0x14c>)
		__HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80007f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80007fa:	6073      	str	r3, [r6, #4]
		if (hadc->Init.DMAContinuousRequests != DISABLE) {
 80007fc:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8000800:	b1d3      	cbz	r3, 8000838 <HAL_ADCEx_MultiModeStart_DBDMA+0x110>
			ADC->CCR |= ADC_CCR_DDS;
 8000802:	6853      	ldr	r3, [r2, #4]
 8000804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000808:	6053      	str	r3, [r2, #4]
		HAL_DMAEx_MultiBufferStart_IT(hadc->DMA_Handle, (uint32_t) &ADC->CDR, (uint32_t) pData, (uint32_t) pData2,
 800080a:	4643      	mov	r3, r8
 800080c:	463a      	mov	r2, r7
 800080e:	491a      	ldr	r1, [pc, #104]	; (8000878 <HAL_ADCEx_MultiModeStart_DBDMA+0x150>)
 8000810:	f8cd 9000 	str.w	r9, [sp]
 8000814:	f007 fe92 	bl	800853c <HAL_DMAEx_MultiBufferStart_IT>
		if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 8000818:	682b      	ldr	r3, [r5, #0]
 800081a:	6898      	ldr	r0, [r3, #8]
 800081c:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8000820:	d106      	bne.n	8000830 <HAL_ADCEx_MultiModeStart_DBDMA+0x108>
			hadc->Instance->CR2 |= (uint32_t) ADC_CR2_SWSTART;
 8000822:	689a      	ldr	r2, [r3, #8]
 8000824:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000828:	609a      	str	r2, [r3, #8]
}
 800082a:	b005      	add	sp, #20
 800082c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return HAL_OK;
 8000830:	2000      	movs	r0, #0
}
 8000832:	b005      	add	sp, #20
 8000834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			ADC->CCR &= ~ADC_CCR_DDS;
 8000838:	6853      	ldr	r3, [r2, #4]
 800083a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800083e:	6053      	str	r3, [r2, #4]
 8000840:	e7e3      	b.n	800080a <HAL_ADCEx_MultiModeStart_DBDMA+0xe2>
			ADC_CLEAR_ERRORCODE(hadc);
 8000842:	646b      	str	r3, [r5, #68]	; 0x44
 8000844:	e7c6      	b.n	80007d4 <HAL_ADCEx_MultiModeStart_DBDMA+0xac>
	assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000846:	219a      	movs	r1, #154	; 0x9a
 8000848:	4803      	ldr	r0, [pc, #12]	; (8000858 <HAL_ADCEx_MultiModeStart_DBDMA+0x130>)
 800084a:	f003 fae5 	bl	8003e18 <assert_failed>
 800084e:	e77f      	b.n	8000750 <HAL_ADCEx_MultiModeStart_DBDMA+0x28>
	__HAL_LOCK(hadc);
 8000850:	2002      	movs	r0, #2
}
 8000852:	b005      	add	sp, #20
 8000854:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000858:	08027794 	.word	0x08027794
 800085c:	2000027c 	.word	0x2000027c
 8000860:	431bde83 	.word	0x431bde83
 8000864:	fffff8fe 	.word	0xfffff8fe
 8000868:	080006a9 	.word	0x080006a9
 800086c:	08000701 	.word	0x08000701
 8000870:	080006d5 	.word	0x080006d5
 8000874:	40012300 	.word	0x40012300
 8000878:	40012308 	.word	0x40012308

0800087c <ADC_Conv_complete>:
	if (dmabufno == 1) {		// second buffer is ready
 800087c:	4b75      	ldr	r3, [pc, #468]	; (8000a54 <ADC_Conv_complete+0x1d8>)
	(*buf)[3] = timestamp;		// this may not get set until now
 800087e:	4a76      	ldr	r2, [pc, #472]	; (8000a58 <ADC_Conv_complete+0x1dc>)
	if (dmabufno == 1) {		// second buffer is ready
 8000880:	681b      	ldr	r3, [r3, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000882:	4876      	ldr	r0, [pc, #472]	; (8000a5c <ADC_Conv_complete+0x1e0>)
	if (dmabufno == 1) {		// second buffer is ready
 8000884:	2b01      	cmp	r3, #1
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000886:	4b76      	ldr	r3, [pc, #472]	; (8000a60 <ADC_Conv_complete+0x1e4>)
ADC_Conv_complete() {
 8000888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 800088c:	681f      	ldr	r7, [r3, #0]
ADC_Conv_complete() {
 800088e:	b087      	sub	sp, #28
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 8000890:	4b74      	ldr	r3, [pc, #464]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 8000892:	4d75      	ldr	r5, [pc, #468]	; (8000a68 <ADC_Conv_complete+0x1ec>)
		buf = &((*pktbuf)[(UDPBUFSIZE / 4)]);
 8000894:	bf08      	it	eq
 8000896:	f507 67b8 	addeq.w	r7, r7, #1472	; 0x5c0
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089a:	781b      	ldrb	r3, [r3, #0]
	(*buf)[3] = timestamp;		// this may not get set until now
 800089c:	6814      	ldr	r4, [r2, #0]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 800089e:	9305      	str	r3, [sp, #20]
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	f8b5 105c 	ldrh.w	r1, [r5, #92]	; 0x5c
 80008a6:	4a71      	ldr	r2, [pc, #452]	; (8000a6c <ADC_Conv_complete+0x1f0>)
 80008a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
	if (sigsend) {		// oops overrun
 80008ac:	f8df a208 	ldr.w	sl, [pc, #520]	; 8000ab8 <ADC_Conv_complete+0x23c>
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008b0:	7811      	ldrb	r1, [r2, #0]
 80008b2:	7802      	ldrb	r2, [r0, #0]
 80008b4:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
	(*buf)[3] = timestamp;		// this may not get set until now
 80008b8:	60fc      	str	r4, [r7, #12]
	(*buf)[1] = (statuspkt.uid << 16) | (adcbatchid << 8) | (rtseconds << 2) | (adcbufnum++ & 3);// ADC completed packet counter (24 bits)
 80008ba:	f002 0103 	and.w	r1, r2, #3
 80008be:	3201      	adds	r2, #1
 80008c0:	430b      	orrs	r3, r1
 80008c2:	7002      	strb	r2, [r0, #0]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008c4:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
	if (sigsend) {		// oops overrun
 80008c8:	f8da 2000 	ldr.w	r2, [sl]
	(*buf)[2] = statuspkt.epochsecs; // statuspkt.NavPvt.iTOW;
 80008cc:	e9c7 3101 	strd	r3, r1, [r7, #4]
	if (sigsend) {		// oops overrun
 80008d0:	b12a      	cbz	r2, 80008de <ADC_Conv_complete+0x62>
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d2:	6fab      	ldr	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008d4:	2200      	movs	r2, #0
		statuspkt.adcudpover++;		// debug adc overruning the udp railgun
 80008d6:	3301      	adds	r3, #1
 80008d8:	67ab      	str	r3, [r5, #120]	; 0x78
		sigsend = 0;		// cancel previous signal
 80008da:	f8ca 2000 	str.w	r2, [sl]
 80008de:	4a64      	ldr	r2, [pc, #400]	; (8000a70 <ADC_Conv_complete+0x1f4>)
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 80008e0:	2500      	movs	r5, #0
 80008e2:	4b64      	ldr	r3, [pc, #400]	; (8000a74 <ADC_Conv_complete+0x1f8>)
 80008e4:	370e      	adds	r7, #14
 80008e6:	f8d2 c000 	ldr.w	ip, [r2]
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	4a62      	ldr	r2, [pc, #392]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 80008ee:	4c63      	ldr	r4, [pc, #396]	; (8000a7c <ADC_Conv_complete+0x200>)
 80008f0:	6810      	ldr	r0, [r2, #0]
 80008f2:	4963      	ldr	r1, [pc, #396]	; (8000a80 <ADC_Conv_complete+0x204>)
 80008f4:	4a63      	ldr	r2, [pc, #396]	; (8000a84 <ADC_Conv_complete+0x208>)
 80008f6:	9303      	str	r3, [sp, #12]
 80008f8:	4b63      	ldr	r3, [pc, #396]	; (8000a88 <ADC_Conv_complete+0x20c>)
 80008fa:	8824      	ldrh	r4, [r4, #0]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	6812      	ldr	r2, [r2, #0]
 8000900:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000904:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8000abc <ADC_Conv_complete+0x240>
 8000908:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 8000ac0 <ADC_Conv_complete+0x244>
 800090c:	9504      	str	r5, [sp, #16]
 800090e:	9402      	str	r4, [sp, #8]
 8000910:	9301      	str	r3, [sp, #4]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000912:	f005 041f 	and.w	r4, r5, #31
		thissamp = (*adcbuf16)[i];
 8000916:	f837 3f02 	ldrh.w	r3, [r7, #2]!
		lastmeanwindiff = abs(meanwindiff);
 800091a:	2900      	cmp	r1, #0
 800091c:	f105 0501 	add.w	r5, r5, #1
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 8000920:	f839 b014 	ldrh.w	fp, [r9, r4, lsl #1]
 8000924:	4418      	add	r0, r3
		lastmeanwindiff = abs(meanwindiff);
 8000926:	bfb8      	it	lt
 8000928:	4249      	neglt	r1, r1
		lastsamp[j] = thissamp;			// save last samples
 800092a:	f829 3014 	strh.w	r3, [r9, r4, lsl #1]
		wmeanacc = wmeanacc + thissamp - lastsamp[j];		// window mean acc
 800092e:	eba0 000b 	sub.w	r0, r0, fp
		adcbgbaseacc += thissamp; // accumulator used to find avg level of signal over long time (for base)
 8000932:	449c      	add	ip, r3
		lastmeanwindiff = abs(meanwindiff);
 8000934:	fa1f fe81 	uxth.w	lr, r1
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000938:	9903      	ldr	r1, [sp, #12]
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 800093a:	f858 6024 	ldr.w	r6, [r8, r4, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800093e:	eb0e 0b01 	add.w	fp, lr, r1
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 8000942:	f340 114f 	sbfx	r1, r0, #5, #16
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000946:	1b92      	subs	r2, r2, r6
		if (sigsend)
 8000948:	f8da 6000 	ldr.w	r6, [sl]
		thiswindiff = abs(thissamp - winmean);			// find difference from window mean
 800094c:	1a5b      	subs	r3, r3, r1
 800094e:	2b00      	cmp	r3, #0
 8000950:	bfb8      	it	lt
 8000952:	425b      	neglt	r3, r3
		wdacc = wdacc - windiff[j] + thiswindiff; // difference accumulator for WINSIZE samples
 8000954:	441a      	add	r2, r3
		meanwindiff = wdacc >> (WINSHIFT); // sliding mean of window differences
 8000956:	f342 114f 	sbfx	r1, r2, #5, #16
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 800095a:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
		windiff[j] = meanwindiff;	// store latest window mean of differences
 800095e:	f848 1024 	str.w	r1, [r8, r4, lsl #2]
		if ((abs(meanwindiff) + pretrigthresh) > (lastmeanwindiff + trigthresh)) {
 8000962:	9c02      	ldr	r4, [sp, #8]
 8000964:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
 8000968:	b29b      	uxth	r3, r3
 800096a:	191c      	adds	r4, r3, r4
 800096c:	455c      	cmp	r4, fp
 800096e:	dd04      	ble.n	800097a <ADC_Conv_complete+0xfe>
			pretrigcnt++;
 8000970:	9c01      	ldr	r4, [sp, #4]
 8000972:	3401      	adds	r4, #1
 8000974:	9401      	str	r4, [sp, #4]
 8000976:	2401      	movs	r4, #1
 8000978:	9404      	str	r4, [sp, #16]
		if (abs(meanwindiff) > (lastmeanwindiff + trigthresh)) { // if new mean diff > last mean diff +1
 800097a:	b926      	cbnz	r6, 8000986 <ADC_Conv_complete+0x10a>
 800097c:	455b      	cmp	r3, fp
 800097e:	dd02      	ble.n	8000986 <ADC_Conv_complete+0x10a>
			sigsend = 1; // the real trigger
 8000980:	2301      	movs	r3, #1
 8000982:	f8ca 3000 	str.w	r3, [sl]
	for (i = 0; i < (ADCBUFSIZE >> 1); i++) {	// 2 // scan the buffer content
 8000986:	f5b5 7f36 	cmp.w	r5, #728	; 0x2d8
 800098a:	d1c2      	bne.n	8000912 <ADC_Conv_complete+0x96>
 800098c:	4c38      	ldr	r4, [pc, #224]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 800098e:	4b3f      	ldr	r3, [pc, #252]	; (8000a8c <ADC_Conv_complete+0x210>)
 8000990:	f8c4 c000 	str.w	ip, [r4]
 8000994:	4c38      	ldr	r4, [pc, #224]	; (8000a78 <ADC_Conv_complete+0x1fc>)
 8000996:	f8a3 e000 	strh.w	lr, [r3]
 800099a:	6020      	str	r0, [r4, #0]
 800099c:	4839      	ldr	r0, [pc, #228]	; (8000a84 <ADC_Conv_complete+0x208>)
 800099e:	9b04      	ldr	r3, [sp, #16]
 80009a0:	6002      	str	r2, [r0, #0]
 80009a2:	4a37      	ldr	r2, [pc, #220]	; (8000a80 <ADC_Conv_complete+0x204>)
 80009a4:	8011      	strh	r1, [r2, #0]
 80009a6:	b113      	cbz	r3, 80009ae <ADC_Conv_complete+0x132>
 80009a8:	4b37      	ldr	r3, [pc, #220]	; (8000a88 <ADC_Conv_complete+0x20c>)
 80009aa:	9a01      	ldr	r2, [sp, #4]
 80009ac:	601a      	str	r2, [r3, #0]
	if (sigsend) {
 80009ae:	f8da 3000 	ldr.w	r3, [sl]
 80009b2:	b343      	cbz	r3, 8000a06 <ADC_Conv_complete+0x18a>
		if (sigprev == 0) {		// no trigger last time, so this is a new event
 80009b4:	4b36      	ldr	r3, [pc, #216]	; (8000a90 <ADC_Conv_complete+0x214>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	2a00      	cmp	r2, #0
 80009ba:	d02d      	beq.n	8000a18 <ADC_Conv_complete+0x19c>
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009bc:	4c2a      	ldr	r4, [pc, #168]	; (8000a68 <ADC_Conv_complete+0x1ec>)
		sigprev = 1;	// remember this trigger for next packet
 80009be:	2001      	movs	r0, #1
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c0:	4934      	ldr	r1, [pc, #208]	; (8000a94 <ADC_Conv_complete+0x218>)
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c2:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
		sigprev = 1;	// remember this trigger for next packet
 80009c4:	6018      	str	r0, [r3, #0]
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009c6:	230f      	movs	r3, #15
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009c8:	4402      	add	r2, r0
		ledhang = 15;		// 15 x 10ms in Idle proc
 80009ca:	600b      	str	r3, [r1, #0]
		statuspkt.trigcount++;	//  no of triggered packets detected
 80009cc:	67e2      	str	r2, [r4, #124]	; 0x7c
	if (++samplecnt == 2048) {		// 2k adc bufffers sampled approx 0.5 sec
 80009ce:	4a32      	ldr	r2, [pc, #200]	; (8000a98 <ADC_Conv_complete+0x21c>)
 80009d0:	6813      	ldr	r3, [r2, #0]
 80009d2:	3301      	adds	r3, #1
 80009d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80009d8:	6013      	str	r3, [r2, #0]
 80009da:	d10b      	bne.n	80009f4 <ADC_Conv_complete+0x178>
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009dc:	492f      	ldr	r1, [pc, #188]	; (8000a9c <ADC_Conv_complete+0x220>)
 80009de:	ea4f 03dc 	mov.w	r3, ip, lsr #3
 80009e2:	482f      	ldr	r0, [pc, #188]	; (8000aa0 <ADC_Conv_complete+0x224>)
 80009e4:	fba1 1303 	umull	r1, r3, r1, r3
		adcbgbaseacc = 0;
 80009e8:	4c21      	ldr	r4, [pc, #132]	; (8000a70 <ADC_Conv_complete+0x1f4>)
 80009ea:	2100      	movs	r1, #0
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009ec:	0b9b      	lsrs	r3, r3, #14
		adcbgbaseacc = 0;
 80009ee:	6021      	str	r1, [r4, #0]
		samplecnt = 0;
 80009f0:	6011      	str	r1, [r2, #0]
		globaladcavg = (adcbgbaseacc / (ADCBUFSIZE / 2)) >> 11;
 80009f2:	6003      	str	r3, [r0, #0]
	if (xTaskToNotify == NULL) {
 80009f4:	4b2b      	ldr	r3, [pc, #172]	; (8000aa4 <ADC_Conv_complete+0x228>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	b332      	cbz	r2, 8000a48 <ADC_Conv_complete+0x1cc>
	} else if (sigsend) {
 80009fa:	f8da 2000 	ldr.w	r2, [sl]
 80009fe:	b982      	cbnz	r2, 8000a22 <ADC_Conv_complete+0x1a6>
}
 8000a00:	b007      	add	sp, #28
 8000a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sigprev) {		// but there was a trigger the last packet
 8000a06:	4b22      	ldr	r3, [pc, #136]	; (8000a90 <ADC_Conv_complete+0x214>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	b112      	cbz	r2, 8000a12 <ADC_Conv_complete+0x196>
			sendendstatus = 1;		// so tell udpstream to send the end of sequence status packet
 8000a0c:	4a26      	ldr	r2, [pc, #152]	; (8000aa8 <ADC_Conv_complete+0x22c>)
 8000a0e:	2101      	movs	r1, #1
 8000a10:	7011      	strb	r1, [r2, #0]
		sigprev = 0;
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
 8000a16:	e7da      	b.n	80009ce <ADC_Conv_complete+0x152>
			++adcbatchid; // start a new adc batch number
 8000a18:	9a05      	ldr	r2, [sp, #20]
 8000a1a:	4912      	ldr	r1, [pc, #72]	; (8000a64 <ADC_Conv_complete+0x1e8>)
 8000a1c:	3201      	adds	r2, #1
 8000a1e:	700a      	strb	r2, [r1, #0]
 8000a20:	e7cc      	b.n	80009bc <ADC_Conv_complete+0x140>
		vTaskNotifyGiveFromISR(xTaskToNotify, &xHigherPriorityTaskWoken);
 8000a22:	4c22      	ldr	r4, [pc, #136]	; (8000aac <ADC_Conv_complete+0x230>)
 8000a24:	6818      	ldr	r0, [r3, #0]
 8000a26:	4621      	mov	r1, r4
 8000a28:	f014 fd12 	bl	8015450 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a2c:	6823      	ldr	r3, [r4, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d0e6      	beq.n	8000a00 <ADC_Conv_complete+0x184>
 8000a32:	4b1f      	ldr	r3, [pc, #124]	; (8000ab0 <ADC_Conv_complete+0x234>)
 8000a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	f3bf 8f4f 	dsb	sy
 8000a3e:	f3bf 8f6f 	isb	sy
}
 8000a42:	b007      	add	sp, #28
 8000a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Notify task null\n");
 8000a48:	481a      	ldr	r0, [pc, #104]	; (8000ab4 <ADC_Conv_complete+0x238>)
}
 8000a4a:	b007      	add	sp, #28
 8000a4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("Notify task null\n");
 8000a50:	f022 bd7c 	b.w	802354c <puts>
 8000a54:	200006e8 	.word	0x200006e8
 8000a58:	2001ae5c 	.word	0x2001ae5c
 8000a5c:	200006e4 	.word	0x200006e4
 8000a60:	2001ae70 	.word	0x2001ae70
 8000a64:	200006dc 	.word	0x200006dc
 8000a68:	2001adc0 	.word	0x2001adc0
 8000a6c:	20000748 	.word	0x20000748
 8000a70:	200006e0 	.word	0x200006e0
 8000a74:	20000002 	.word	0x20000002
 8000a78:	200007e0 	.word	0x200007e0
 8000a7c:	20000000 	.word	0x20000000
 8000a80:	20000740 	.word	0x20000740
 8000a84:	2000075c 	.word	0x2000075c
 8000a88:	20000744 	.word	0x20000744
 8000a8c:	200006f8 	.word	0x200006f8
 8000a90:	20000754 	.word	0x20000754
 8000a94:	2000073c 	.word	0x2000073c
 8000a98:	2000074c 	.word	0x2000074c
 8000a9c:	16816817 	.word	0x16816817
 8000aa0:	200006ec 	.word	0x200006ec
 8000aa4:	200007e8 	.word	0x200007e8
 8000aa8:	20000750 	.word	0x20000750
 8000aac:	200007e4 	.word	0x200007e4
 8000ab0:	e000ed04 	.word	0xe000ed04
 8000ab4:	080277ac 	.word	0x080277ac
 8000ab8:	20000758 	.word	0x20000758
 8000abc:	200006fc 	.word	0x200006fc
 8000ac0:	20000760 	.word	0x20000760

08000ac4 <startadc>:
	int i, lastbuf = 0;
//	uint16_t *adcbufdum1, *adcbufdum2;		// debug
//	adcbufdum1 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer
//	adcbufdum2 = pvPortMalloc(UDPBUFSIZE);	//  dummy buffer

	statuspkt.clktrim = 108000000;
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <startadc+0xb8>)
	statuspkt.adcpktssent = 0;
 8000ac6:	2200      	movs	r2, #0
	statuspkt.clktrim = 108000000;
 8000ac8:	492d      	ldr	r1, [pc, #180]	; (8000b80 <startadc+0xbc>)

	printf("Starting ADC DMA\n");
 8000aca:	482e      	ldr	r0, [pc, #184]	; (8000b84 <startadc+0xc0>)
void startadc() {
 8000acc:	b510      	push	{r4, lr}
	statuspkt.clktrim = 108000000;
 8000ace:	6599      	str	r1, [r3, #88]	; 0x58
	osDelay(100);
// get some heap for the ADC stream DMA buffer 1
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000ad0:	4c2d      	ldr	r4, [pc, #180]	; (8000b88 <startadc+0xc4>)
	statuspkt.adcpktssent = 0;
 8000ad2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	printf("Starting ADC DMA\n");
 8000ad6:	f022 fd39 	bl	802354c <puts>
	osDelay(100);
 8000ada:	2064      	movs	r0, #100	; 0x64
 8000adc:	f012 ff34 	bl	8013948 <osDelay>
	pktbuf = pvPortMalloc(UDPBUFSIZE * 2);	// two buffers concatenated
 8000ae0:	f44f 6038 	mov.w	r0, #2944	; 0xb80
 8000ae4:	f015 f994 	bl	8015e10 <pvPortMalloc>
 8000ae8:	6020      	str	r0, [r4, #0]
	if (pktbuf == NULL) {
 8000aea:	2800      	cmp	r0, #0
 8000aec:	d041      	beq.n	8000b72 <startadc+0xae>
		printf("pvPortMalloc returned nil for pktbuf\n");
		for (;;)
			;
	}
	if (((uint32_t) pktbuf & 3) > 0) {
 8000aee:	0783      	lsls	r3, r0, #30
 8000af0:	d12d      	bne.n	8000b4e <startadc+0x8a>
 8000af2:	1f03      	subs	r3, r0, #4
 8000af4:	f200 51bc 	addw	r1, r0, #1468	; 0x5bc

//	printf("(&(*pktbuf)[0])=0x%x ", &((*pktbuf)[0]));
//	printf("(&(*pktbuf)[UDPBUFSIZE / 4])=0x%x\n", &((*pktbuf)[UDPBUFSIZE / 4]));

	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0x55555555;
 8000af8:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
 8000afc:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = 0; i < UDPBUFSIZE / 4; i++) {	// fill buffers, 4 bytes at a time
 8000b00:	428b      	cmp	r3, r1
 8000b02:	d1fb      	bne.n	8000afc <startadc+0x38>
 8000b04:	f600 317c 	addw	r1, r0, #2940	; 0xb7c
	}
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
		(*pktbuf)[i] = 0xaaaaaaaa;
 8000b08:	f04f 32aa 	mov.w	r2, #2863311530	; 0xaaaaaaaa
 8000b0c:	f843 2f04 	str.w	r2, [r3, #4]!
	for (i = UDPBUFSIZE / 4; i < UDPBUFSIZE / 2; i++) {	// fill buffers, 4 bytes at a time
 8000b10:	428b      	cmp	r3, r1
 8000b12:	d1fb      	bne.n	8000b0c <startadc+0x48>
	}

	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b14:	f500 62ba 	add.w	r2, r0, #1488	; 0x5d0
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b18:	f100 0110 	add.w	r1, r0, #16
 8000b1c:	481b      	ldr	r0, [pc, #108]	; (8000b8c <startadc+0xc8>)

	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b1e:	f44f 7336 	mov.w	r3, #728	; 0x2d8
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b22:	4c1b      	ldr	r4, [pc, #108]	; (8000b90 <startadc+0xcc>)
	adcbuf1 = &(*pktbuf)[ADCBUFHEAD / 4];	// leave room in start of first buffer
 8000b24:	6001      	str	r1, [r0, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b26:	481b      	ldr	r0, [pc, #108]	; (8000b94 <startadc+0xd0>)
	adcbuf2 = &(*pktbuf)[(ADCBUFHEAD / 4) + (ADCBUFSIZE / 4) + (ADCBUFHEAD / 4)];	// leave room in start of 2nd buffer
 8000b28:	6022      	str	r2, [r4, #0]
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b2a:	f7ff fdfd 	bl	8000728 <HAL_ADCEx_MultiModeStart_DBDMA>
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <startadc+0xd4>)
 8000b30:	4602      	mov	r2, r0

//	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbufdum1, adcbufdum2, (ADCBUFSIZE / 4));		// DEBUG
//		printf("ADC_MM_Start returned %u\r\n", adcstat);

	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b32:	481a      	ldr	r0, [pc, #104]	; (8000b9c <startadc+0xd8>)
	adcstat = HAL_ADCEx_MultiModeStart_DBDMA(&hadc1, adcbuf1, adcbuf2, (ADCBUFSIZE / 2));	// len in 16bit words
 8000b34:	701a      	strb	r2, [r3, #0]
	if (HAL_ADC_Start(&hadc3) != HAL_OK)
 8000b36:	f006 fb05 	bl	8007144 <HAL_ADC_Start>
 8000b3a:	b9b0      	cbnz	r0, 8000b6a <startadc+0xa6>
		printf("ADC3 failed start\r\n");
	if (HAL_ADC_Start(&hadc2) != HAL_OK)
 8000b3c:	4818      	ldr	r0, [pc, #96]	; (8000ba0 <startadc+0xdc>)
 8000b3e:	f006 fb01 	bl	8007144 <HAL_ADC_Start>
 8000b42:	b970      	cbnz	r0, 8000b62 <startadc+0x9e>
		printf("ADC2 failed start\r\n");
	if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8000b44:	4813      	ldr	r0, [pc, #76]	; (8000b94 <startadc+0xd0>)
 8000b46:	f006 fafd 	bl	8007144 <HAL_ADC_Start>
 8000b4a:	b928      	cbnz	r0, 8000b58 <startadc+0x94>
//			HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);		// red led on

			//	myhexDump ("INITBUFF1---------------------------------------", *adcbuf1, ADCBUFLEN*2);
		}
#endif
}
 8000b4c:	bd10      	pop	{r4, pc}
		printf("******** pvPortMalloc not on word boundary *********\n");
 8000b4e:	4815      	ldr	r0, [pc, #84]	; (8000ba4 <startadc+0xe0>)
 8000b50:	f022 fcfc 	bl	802354c <puts>
 8000b54:	6820      	ldr	r0, [r4, #0]
 8000b56:	e7cc      	b.n	8000af2 <startadc+0x2e>
		printf("ADC1 failed start\r\n");
 8000b58:	4813      	ldr	r0, [pc, #76]	; (8000ba8 <startadc+0xe4>)
}
 8000b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		printf("ADC1 failed start\r\n");
 8000b5e:	f022 bcf5 	b.w	802354c <puts>
		printf("ADC2 failed start\r\n");
 8000b62:	4812      	ldr	r0, [pc, #72]	; (8000bac <startadc+0xe8>)
 8000b64:	f022 fcf2 	bl	802354c <puts>
 8000b68:	e7ec      	b.n	8000b44 <startadc+0x80>
		printf("ADC3 failed start\r\n");
 8000b6a:	4811      	ldr	r0, [pc, #68]	; (8000bb0 <startadc+0xec>)
 8000b6c:	f022 fcee 	bl	802354c <puts>
 8000b70:	e7e4      	b.n	8000b3c <startadc+0x78>
		printf("pvPortMalloc returned nil for pktbuf\n");
 8000b72:	4810      	ldr	r0, [pc, #64]	; (8000bb4 <startadc+0xf0>)
 8000b74:	f022 fcea 	bl	802354c <puts>
		for (;;)
 8000b78:	e7fe      	b.n	8000b78 <startadc+0xb4>
 8000b7a:	bf00      	nop
 8000b7c:	2001adc0 	.word	0x2001adc0
 8000b80:	066ff300 	.word	0x066ff300
 8000b84:	080277c0 	.word	0x080277c0
 8000b88:	2001ae70 	.word	0x2001ae70
 8000b8c:	2001ae74 	.word	0x2001ae74
 8000b90:	2001ae68 	.word	0x2001ae68
 8000b94:	2001b504 	.word	0x2001b504
 8000b98:	2001ae78 	.word	0x2001ae78
 8000b9c:	2001b54c 	.word	0x2001b54c
 8000ba0:	2001b144 	.word	0x2001b144
 8000ba4:	080277fc 	.word	0x080277fc
 8000ba8:	0802785c 	.word	0x0802785c
 8000bac:	08027848 	.word	0x08027848
 8000bb0:	08027834 	.word	0x08027834
 8000bb4:	080277d4 	.word	0x080277d4

08000bb8 <vApplicationIdleHook>:
	 specified, or call vTaskDelay()). If the application makes use of the
	 vTaskDelete() API function (as this demo application does) then it is also
	 important that vApplicationIdleHook() is permitted to return to its calling
	 function, because it is the responsibility of the idle task to clean up
	 memory allocated by the kernel to any task that has since been deleted. */
}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <vApplicationStackOverflowHook>:
/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName) {
	/* Run time stack overflow checking is performed if
	 configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
	 called if a stack overflow is detected. */
}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <vApplicationMallocFailedHook>:
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop

08000bc4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bc4:	b430      	push	{r4, r5}
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bc6:	f44f 7380 	mov.w	r3, #256	; 0x100
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bca:	4d03      	ldr	r5, [pc, #12]	; (8000bd8 <vApplicationGetIdleTaskMemory+0x14>)
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bcc:	4c03      	ldr	r4, [pc, #12]	; (8000bdc <vApplicationGetIdleTaskMemory+0x18>)
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000bce:	6005      	str	r5, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bd0:	600c      	str	r4, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bd2:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bd4:	bc30      	pop	{r4, r5}
 8000bd6:	4770      	bx	lr
 8000bd8:	20000bec 	.word	0x20000bec
 8000bdc:	200007ec 	.word	0x200007ec

08000be0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000be0:	b430      	push	{r4, r5}
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000be2:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000be6:	4d03      	ldr	r5, [pc, #12]	; (8000bf4 <vApplicationGetTimerTaskMemory+0x14>)
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000be8:	4c03      	ldr	r4, [pc, #12]	; (8000bf8 <vApplicationGetTimerTaskMemory+0x18>)
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000bea:	6005      	str	r5, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000bec:	600c      	str	r4, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000bee:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 8000bf0:	bc30      	pop	{r4, r5}
 8000bf2:	4770      	bx	lr
 8000bf4:	20001440 	.word	0x20001440
 8000bf8:	20000c40 	.word	0x20000c40

08000bfc <hc_sent>:
// lwip calls this function when the remote host has successfully received data (ack)
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
	struct hc_state *state = arg;

	// Reset connection timeout
	state->ConnectionTimeout = 0;
 8000bfc:	2200      	movs	r2, #0
static err_t hc_sent(void *arg, struct tcp_pcb *pcb, u16_t len) {
 8000bfe:	4603      	mov	r3, r0

	return (ERR_OK);
}
 8000c00:	4610      	mov	r0, r2
	state->ConnectionTimeout = 0;
 8000c02:	749a      	strb	r2, [r3, #18]
}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <hc_recv>:
	if ((err == ERR_OK) && (p != NULL)) {
 8000c08:	fab3 f383 	clz	r3, r3
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if ((err == ERR_OK) && (p != NULL)) {
 8000c10:	095b      	lsrs	r3, r3, #5
err_t hc_recv(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err) {
 8000c12:	b082      	sub	sp, #8
 8000c14:	4605      	mov	r5, r0
 8000c16:	460f      	mov	r7, r1
	if ((err == ERR_OK) && (p != NULL)) {
 8000c18:	4616      	mov	r6, r2
 8000c1a:	b10a      	cbz	r2, 8000c20 <hc_recv+0x18>
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d159      	bne.n	8000cd4 <hc_recv+0xcc>
	else if ((err == ERR_OK) && (p == NULL)) {
 8000c20:	bb4e      	cbnz	r6, 8000c76 <hc_recv+0x6e>
 8000c22:	b343      	cbz	r3, 8000c76 <hc_recv+0x6e>
		for (i = 0; i < state->Len; i++) {
 8000c24:	8a2b      	ldrh	r3, [r5, #16]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f000 8098 	beq.w	8000d5c <hc_recv+0x154>
 8000c2c:	2200      	movs	r2, #0
	hc_errormsg errormsg = GEN_ERROR;
 8000c2e:	2604      	movs	r6, #4
 8000c30:	68e8      	ldr	r0, [r5, #12]
 8000c32:	e002      	b.n	8000c3a <hc_recv+0x32>
		for (i = 0; i < state->Len; i++) {
 8000c34:	3201      	adds	r2, #1
 8000c36:	4293      	cmp	r3, r2
 8000c38:	dd0c      	ble.n	8000c54 <hc_recv+0x4c>
			if (errormsg == GEN_ERROR) {
 8000c3a:	2e04      	cmp	r6, #4
 8000c3c:	d01f      	beq.n	8000c7e <hc_recv+0x76>
				if ((*(state->RecvData + i) == '\r') && (*(state->RecvData + ++i) == '\n')
 8000c3e:	5c84      	ldrb	r4, [r0, r2]
 8000c40:	2c0d      	cmp	r4, #13
 8000c42:	d1f7      	bne.n	8000c34 <hc_recv+0x2c>
 8000c44:	1c51      	adds	r1, r2, #1
 8000c46:	5c44      	ldrb	r4, [r0, r1]
 8000c48:	2c0a      	cmp	r4, #10
 8000c4a:	d027      	beq.n	8000c9c <hc_recv+0x94>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000c4c:	460a      	mov	r2, r1
		for (i = 0; i < state->Len; i++) {
 8000c4e:	3201      	adds	r2, #1
 8000c50:	4293      	cmp	r3, r2
 8000c52:	dcf2      	bgt.n	8000c3a <hc_recv+0x32>
	char *page = NULL;
 8000c54:	2400      	movs	r4, #0
		if (errormsg == OK) {
 8000c56:	b9d6      	cbnz	r6, 8000c8e <hc_recv+0x86>
			(*state->ReturnPage)(state->Num, OK, page, state->Len);
 8000c58:	4622      	mov	r2, r4
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	696c      	ldr	r4, [r5, #20]
 8000c5e:	7828      	ldrb	r0, [r5, #0]
 8000c60:	47a0      	blx	r4
	if (pcb != NULL) {
 8000c62:	b117      	cbz	r7, 8000c6a <hc_recv+0x62>
		tcp_close(pcb);
 8000c64:	4638      	mov	r0, r7
 8000c66:	f019 ff87 	bl	801ab78 <tcp_close>
		free(state->RecvData);
 8000c6a:	68e8      	ldr	r0, [r5, #12]
 8000c6c:	f021 fc22 	bl	80224b4 <free>
		free(state);
 8000c70:	4628      	mov	r0, r5
 8000c72:	f021 fc1f 	bl	80224b4 <free>
}
 8000c76:	2000      	movs	r0, #0
 8000c78:	b002      	add	sp, #8
 8000c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000c7e:	5c81      	ldrb	r1, [r0, r2]
 8000c80:	2932      	cmp	r1, #50	; 0x32
 8000c82:	d05c      	beq.n	8000d3e <hc_recv+0x136>
				if (*(state->RecvData + i) == '\n')
 8000c84:	290a      	cmp	r1, #10
 8000c86:	d055      	beq.n	8000d34 <hc_recv+0x12c>
		for (i = 0; i < state->Len; i++) {
 8000c88:	3201      	adds	r2, #1
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	dcf7      	bgt.n	8000c7e <hc_recv+0x76>
			(*state->ReturnPage)(state->Num, errormsg, NULL, 0);
 8000c8e:	2300      	movs	r3, #0
 8000c90:	4631      	mov	r1, r6
 8000c92:	696c      	ldr	r4, [r5, #20]
 8000c94:	461a      	mov	r2, r3
 8000c96:	7828      	ldrb	r0, [r5, #0]
 8000c98:	47a0      	blx	r4
 8000c9a:	e7e2      	b.n	8000c62 <hc_recv+0x5a>
						&& (*(state->RecvData + ++i) == '\r') && (*(state->RecvData + ++i) == '\n')) {
 8000c9c:	1c91      	adds	r1, r2, #2
 8000c9e:	5c44      	ldrb	r4, [r0, r1]
 8000ca0:	2c0d      	cmp	r4, #13
 8000ca2:	d1d3      	bne.n	8000c4c <hc_recv+0x44>
 8000ca4:	1cd1      	adds	r1, r2, #3
 8000ca6:	5c44      	ldrb	r4, [r0, r1]
 8000ca8:	2c0a      	cmp	r4, #10
 8000caa:	d1cf      	bne.n	8000c4c <hc_recv+0x44>
					i++;
 8000cac:	3204      	adds	r2, #4
 8000cae:	9301      	str	r3, [sp, #4]
					page = malloc(strlen(state->RecvData + i));
 8000cb0:	1881      	adds	r1, r0, r2
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	9100      	str	r1, [sp, #0]
 8000cb6:	f7ff facd 	bl	8000254 <strlen>
 8000cba:	4680      	mov	r8, r0
 8000cbc:	f021 fbf2 	bl	80224a4 <malloc>
					strcpy(page, state->RecvData + i);
 8000cc0:	9900      	ldr	r1, [sp, #0]
 8000cc2:	f108 0201 	add.w	r2, r8, #1
					page = malloc(strlen(state->RecvData + i));
 8000cc6:	4604      	mov	r4, r0
					strcpy(page, state->RecvData + i);
 8000cc8:	f021 fc0a 	bl	80224e0 <memcpy>
					break;
 8000ccc:	9b01      	ldr	r3, [sp, #4]
		if (errormsg == OK) {
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d0c2      	beq.n	8000c58 <hc_recv+0x50>
 8000cd2:	e7dc      	b.n	8000c8e <hc_recv+0x86>
		tcp_recved(pcb, p->tot_len);
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	8911      	ldrh	r1, [r2, #8]
 8000cd8:	f019 f872 	bl	8019dc0 <tcp_recved>
 8000cdc:	4634      	mov	r4, r6
 8000cde:	8a29      	ldrh	r1, [r5, #16]
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000ce0:	2700      	movs	r7, #0
			state->RecvData = realloc(state->RecvData, temp_p->len + state->Len + 1);
 8000ce2:	8963      	ldrh	r3, [r4, #10]
 8000ce4:	68e8      	ldr	r0, [r5, #12]
 8000ce6:	4419      	add	r1, r3
 8000ce8:	3101      	adds	r1, #1
 8000cea:	f022 fc77 	bl	80235dc <realloc>
 8000cee:	60e8      	str	r0, [r5, #12]
			if (state->RecvData == NULL) {
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d037      	beq.n	8000d64 <hc_recv+0x15c>
			strncpy(state->RecvData + state->Len, temp_p->payload, temp_p->len);
 8000cf4:	8a2b      	ldrh	r3, [r5, #16]
 8000cf6:	8962      	ldrh	r2, [r4, #10]
 8000cf8:	6861      	ldr	r1, [r4, #4]
 8000cfa:	4418      	add	r0, r3
 8000cfc:	f023 fb20 	bl	8024340 <strncpy>
			state->RecvData[temp_p->len + state->Len] = '\0';
 8000d00:	8961      	ldrh	r1, [r4, #10]
 8000d02:	68eb      	ldr	r3, [r5, #12]
 8000d04:	8a2a      	ldrh	r2, [r5, #16]
 8000d06:	440b      	add	r3, r1
 8000d08:	549f      	strb	r7, [r3, r2]
			state->Len += temp_p->len;
 8000d0a:	8963      	ldrh	r3, [r4, #10]
 8000d0c:	8a29      	ldrh	r1, [r5, #16]
			temp_p = temp_p->next;
 8000d0e:	6824      	ldr	r4, [r4, #0]
			state->Len += temp_p->len;
 8000d10:	4419      	add	r1, r3
 8000d12:	b289      	uxth	r1, r1
 8000d14:	8229      	strh	r1, [r5, #16]
		while (temp_p != NULL) {
 8000d16:	2c00      	cmp	r4, #0
 8000d18:	d1e3      	bne.n	8000ce2 <hc_recv+0xda>
			temp_p = p->next;
 8000d1a:	4630      	mov	r0, r6
 8000d1c:	6836      	ldr	r6, [r6, #0]
			pbuf_free_callback(p);
 8000d1e:	f015 fa95 	bl	801624c <pbuf_free_callback>
		while (p != NULL) {
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d0a7      	beq.n	8000c76 <hc_recv+0x6e>
			temp_p = p->next;
 8000d26:	4630      	mov	r0, r6
 8000d28:	6836      	ldr	r6, [r6, #0]
			pbuf_free_callback(p);
 8000d2a:	f015 fa8f 	bl	801624c <pbuf_free_callback>
		while (p != NULL) {
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d1f3      	bne.n	8000d1a <hc_recv+0x112>
 8000d32:	e7a0      	b.n	8000c76 <hc_recv+0x6e>
		for (i = 0; i < state->Len; i++) {
 8000d34:	3201      	adds	r2, #1
					errormsg = NOT_FOUND;
 8000d36:	2603      	movs	r6, #3
		for (i = 0; i < state->Len; i++) {
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	dc80      	bgt.n	8000c3e <hc_recv+0x36>
 8000d3c:	e7a7      	b.n	8000c8e <hc_recv+0x86>
				if ((*(state->RecvData + i) == '2') && (*(state->RecvData + ++i) == '0')
 8000d3e:	1c54      	adds	r4, r2, #1
 8000d40:	5d01      	ldrb	r1, [r0, r4]
 8000d42:	2930      	cmp	r1, #48	; 0x30
 8000d44:	d001      	beq.n	8000d4a <hc_recv+0x142>
 8000d46:	4622      	mov	r2, r4
 8000d48:	e79c      	b.n	8000c84 <hc_recv+0x7c>
						&& (*(state->RecvData + ++i) == '0'))
 8000d4a:	1c94      	adds	r4, r2, #2
 8000d4c:	5d01      	ldrb	r1, [r0, r4]
 8000d4e:	2930      	cmp	r1, #48	; 0x30
 8000d50:	d1f9      	bne.n	8000d46 <hc_recv+0x13e>
		for (i = 0; i < state->Len; i++) {
 8000d52:	3203      	adds	r2, #3
 8000d54:	4293      	cmp	r3, r2
 8000d56:	dd03      	ble.n	8000d60 <hc_recv+0x158>
					errormsg = OK;
 8000d58:	2600      	movs	r6, #0
 8000d5a:	e770      	b.n	8000c3e <hc_recv+0x36>
	hc_errormsg errormsg = GEN_ERROR;
 8000d5c:	2604      	movs	r6, #4
 8000d5e:	e796      	b.n	8000c8e <hc_recv+0x86>
	char *page = NULL;
 8000d60:	2400      	movs	r4, #0
 8000d62:	e779      	b.n	8000c58 <hc_recv+0x50>
				(*state->ReturnPage)(state->Num, OUT_MEM, NULL, 0);
 8000d64:	4603      	mov	r3, r0
 8000d66:	696c      	ldr	r4, [r5, #20]
 8000d68:	7828      	ldrb	r0, [r5, #0]
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	47a0      	blx	r4
				return (ERR_OK);
 8000d70:	e781      	b.n	8000c76 <hc_recv+0x6e>
 8000d72:	bf00      	nop

08000d74 <hc_error>:
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d74:	2300      	movs	r3, #0
static void hc_error(void *arg, err_t err) {
 8000d76:	b570      	push	{r4, r5, r6, lr}
 8000d78:	4604      	mov	r4, r0
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7a:	461a      	mov	r2, r3
static void hc_error(void *arg, err_t err) {
 8000d7c:	460d      	mov	r5, r1
	(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000d7e:	6946      	ldr	r6, [r0, #20]
 8000d80:	2104      	movs	r1, #4
 8000d82:	7800      	ldrb	r0, [r0, #0]
 8000d84:	47b0      	blx	r6
	free(state->RecvData);
 8000d86:	68e0      	ldr	r0, [r4, #12]
 8000d88:	f021 fb94 	bl	80224b4 <free>
	free(state->PostVars);
 8000d8c:	68a0      	ldr	r0, [r4, #8]
 8000d8e:	f021 fb91 	bl	80224b4 <free>
	free(state->Page);
 8000d92:	6860      	ldr	r0, [r4, #4]
 8000d94:	f021 fb8e 	bl	80224b4 <free>
	free(state);
 8000d98:	4620      	mov	r0, r4
 8000d9a:	f021 fb8b 	bl	80224b4 <free>
	printf("hc_error: err=%d\n", err);
 8000d9e:	4629      	mov	r1, r5
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <hc_error+0x38>)
}
 8000da2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printf("hc_error: err=%d\n", err);
 8000da6:	f022 bb35 	b.w	8023414 <iprintf>
 8000daa:	bf00      	nop
 8000dac:	08027870 	.word	0x08027870

08000db0 <hc_poll>:
static err_t hc_poll(void *arg, struct tcp_pcb *pcb) {
 8000db0:	b538      	push	{r3, r4, r5, lr}
	state->ConnectionTimeout++;
 8000db2:	7c83      	ldrb	r3, [r0, #18]
 8000db4:	3301      	adds	r3, #1
 8000db6:	b2db      	uxtb	r3, r3
	if (state->ConnectionTimeout > 20) {
 8000db8:	2b14      	cmp	r3, #20
	state->ConnectionTimeout++;
 8000dba:	7483      	strb	r3, [r0, #18]
	if (state->ConnectionTimeout > 20) {
 8000dbc:	d801      	bhi.n	8000dc2 <hc_poll+0x12>
}
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	bd38      	pop	{r3, r4, r5, pc}
 8000dc2:	4604      	mov	r4, r0
		tcp_abort(pcb);
 8000dc4:	4608      	mov	r0, r1
 8000dc6:	f019 fcd1 	bl	801a76c <tcp_abort>
		(*state->ReturnPage)(state->Num, TIMEOUT, NULL, 0);
 8000dca:	2300      	movs	r3, #0
 8000dcc:	7820      	ldrb	r0, [r4, #0]
 8000dce:	2102      	movs	r1, #2
 8000dd0:	6965      	ldr	r5, [r4, #20]
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	47a8      	blx	r5
}
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	bd38      	pop	{r3, r4, r5, pc}
 8000dda:	bf00      	nop

08000ddc <hc_connected>:

// lwip calls this function when the connection is established
static err_t hc_connected(void *arg, struct tcp_pcb *pcb, err_t err) {
 8000ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dde:	4605      	mov	r5, r0
 8000de0:	b085      	sub	sp, #20
 8000de2:	460c      	mov	r4, r1
	struct hc_state *state = arg;
	char *headers;

	// error?
	if (err != ERR_OK) {
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	d13f      	bne.n	8000e68 <hc_connected+0x8c>

		return (ERR_OK);
	}

	// Define Headers
	if (state->PostVars == NULL) {
 8000de8:	6887      	ldr	r7, [r0, #8]
 8000dea:	2f00      	cmp	r7, #0
 8000dec:	d04f      	beq.n	8000e8e <hc_connected+0xb2>
		headers = malloc(19 + strlen(state->Page));
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
	} else {
		// POST headers (without PostVars or Page)(+ \0) = 91
		// Content-length: %d <== 						   ??? (max 10)
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000dee:	4638      	mov	r0, r7
 8000df0:	f7ff fa30 	bl	8000254 <strlen>
 8000df4:	686a      	ldr	r2, [r5, #4]
 8000df6:	4606      	mov	r6, r0
 8000df8:	4610      	mov	r0, r2
 8000dfa:	9203      	str	r2, [sp, #12]
 8000dfc:	f7ff fa2a 	bl	8000254 <strlen>
 8000e00:	4430      	add	r0, r6
 8000e02:	3065      	adds	r0, #101	; 0x65
 8000e04:	f021 fb4e 	bl	80224a4 <malloc>
		sprintf(headers,
 8000e08:	4633      	mov	r3, r6
 8000e0a:	9a03      	ldr	r2, [sp, #12]
		headers = malloc(91 + strlen(state->PostVars) + strlen(state->Page) + 10);
 8000e0c:	4606      	mov	r6, r0
		sprintf(headers,
 8000e0e:	4927      	ldr	r1, [pc, #156]	; (8000eac <hc_connected+0xd0>)
 8000e10:	9700      	str	r7, [sp, #0]
 8000e12:	f022 fc77 	bl	8023704 <siprintf>

		return (ERR_OK);
	}

	// Setup the TCP receive function
	tcp_recv(pcb, hc_recv);
 8000e16:	4926      	ldr	r1, [pc, #152]	; (8000eb0 <hc_connected+0xd4>)
 8000e18:	4620      	mov	r0, r4
 8000e1a:	f019 f85f 	bl	8019edc <tcp_recv>

	// Setup the TCP error function
	tcp_err(pcb, hc_error);
 8000e1e:	4925      	ldr	r1, [pc, #148]	; (8000eb4 <hc_connected+0xd8>)
 8000e20:	4620      	mov	r0, r4
 8000e22:	f019 f893 	bl	8019f4c <tcp_err>

	// Setup the TCP polling function/interval	 //TCP_POLL IS NOT CORRECT DEFINED @ DOC!!!
	tcp_poll(pcb, hc_poll, 10);
 8000e26:	220a      	movs	r2, #10
 8000e28:	4923      	ldr	r1, [pc, #140]	; (8000eb8 <hc_connected+0xdc>)
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	f019 f8b0 	bl	8019f90 <tcp_poll>

	// Setup the TCP sent callback function
	tcp_sent(pcb, hc_sent);
 8000e30:	4922      	ldr	r1, [pc, #136]	; (8000ebc <hc_connected+0xe0>)
 8000e32:	4620      	mov	r0, r4
 8000e34:	f019 f86e 	bl	8019f14 <tcp_sent>

	// Send data
	tcp_write(pcb, headers, strlen(headers), 1);
 8000e38:	4630      	mov	r0, r6
 8000e3a:	f7ff fa0b 	bl	8000254 <strlen>
 8000e3e:	2301      	movs	r3, #1
 8000e40:	4602      	mov	r2, r0
 8000e42:	4631      	mov	r1, r6
 8000e44:	4620      	mov	r0, r4
 8000e46:	f01b feef 	bl	801cc28 <tcp_write>
	tcp_output(pcb);
 8000e4a:	4620      	mov	r0, r4
 8000e4c:	f01c fd52 	bl	801d8f4 <tcp_output>

	// remove headers
	free(headers);
 8000e50:	4630      	mov	r0, r6
 8000e52:	f021 fb2f 	bl	80224b4 <free>
	free(state->PostVars);			// postvars are send, so we don't need them anymore
 8000e56:	68a8      	ldr	r0, [r5, #8]
 8000e58:	f021 fb2c 	bl	80224b4 <free>
	free(state->Page);		    	        // page is requested, so we don't need it anymore
 8000e5c:	6868      	ldr	r0, [r5, #4]
 8000e5e:	f021 fb29 	bl	80224b4 <free>

	return (ERR_OK);
}
 8000e62:	2000      	movs	r0, #0
 8000e64:	b005      	add	sp, #20
 8000e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (pcb != NULL) {
 8000e68:	b111      	cbz	r1, 8000e70 <hc_connected+0x94>
		tcp_close(pcb);
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	f019 fe84 	bl	801ab78 <tcp_close>
		(*state->ReturnPage)(state->Num, GEN_ERROR, NULL, 0);
 8000e70:	2300      	movs	r3, #0
 8000e72:	2104      	movs	r1, #4
 8000e74:	7828      	ldrb	r0, [r5, #0]
 8000e76:	461a      	mov	r2, r3
 8000e78:	696c      	ldr	r4, [r5, #20]
 8000e7a:	47a0      	blx	r4
		free(state->RecvData);
 8000e7c:	68e8      	ldr	r0, [r5, #12]
 8000e7e:	f021 fb19 	bl	80224b4 <free>
		free(state);
 8000e82:	4628      	mov	r0, r5
 8000e84:	f021 fb16 	bl	80224b4 <free>
}
 8000e88:	2000      	movs	r0, #0
 8000e8a:	b005      	add	sp, #20
 8000e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		headers = malloc(19 + strlen(state->Page));
 8000e8e:	6842      	ldr	r2, [r0, #4]
 8000e90:	4610      	mov	r0, r2
 8000e92:	9203      	str	r2, [sp, #12]
 8000e94:	f7ff f9de 	bl	8000254 <strlen>
 8000e98:	3013      	adds	r0, #19
 8000e9a:	f021 fb03 	bl	80224a4 <malloc>
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000e9e:	9a03      	ldr	r2, [sp, #12]
 8000ea0:	4907      	ldr	r1, [pc, #28]	; (8000ec0 <hc_connected+0xe4>)
		headers = malloc(19 + strlen(state->Page));
 8000ea2:	4606      	mov	r6, r0
		sprintf(headers, "GET /%s HTTP/1.0\r\n\r\n", state->Page);
 8000ea4:	f022 fc2e 	bl	8023704 <siprintf>
 8000ea8:	e7b5      	b.n	8000e16 <hc_connected+0x3a>
 8000eaa:	bf00      	nop
 8000eac:	0802789c 	.word	0x0802789c
 8000eb0:	08000c09 	.word	0x08000c09
 8000eb4:	08000d75 	.word	0x08000d75
 8000eb8:	08000db1 	.word	0x08000db1
 8000ebc:	08000bfd 	.word	0x08000bfd
 8000ec0:	08027884 	.word	0x08027884

08000ec4 <hc_open>:

// Public function for request a webpage (REMOTEIP, ...
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ec8:	b086      	sub	sp, #24
 8000eca:	4616      	mov	r6, r2
 8000ecc:	4698      	mov	r8, r3
 8000ece:	9003      	str	r0, [sp, #12]
	// local port
	u16_t port = 8080;
	volatile err_t err;

	// Get a place for a new webclient state in the memory
	state = malloc(sizeof(struct hc_state));
 8000ed0:	2018      	movs	r0, #24
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000ed2:	9101      	str	r1, [sp, #4]
	state = malloc(sizeof(struct hc_state));
 8000ed4:	f021 fae6 	bl	80224a4 <malloc>
 8000ed8:	4604      	mov	r4, r0

	// Create a new PCB (PROTOCOL CONTROL BLOCK)
	pcb = tcp_new();
 8000eda:	f019 fd83 	bl	801a9e4 <tcp_new>
	if (pcb == NULL || state == NULL) {
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	d06f      	beq.n	8000fc2 <hc_open+0xfe>
 8000ee2:	4605      	mov	r5, r0
 8000ee4:	fab4 f084 	clz	r0, r4
 8000ee8:	9901      	ldr	r1, [sp, #4]
 8000eea:	0940      	lsrs	r0, r0, #5
 8000eec:	2c00      	cmp	r4, #0
 8000eee:	d068      	beq.n	8000fc2 <hc_open+0xfe>
			;
		return 0;
	}

	// Define webclient state vars
	num++;
 8000ef0:	4f39      	ldr	r7, [pc, #228]	; (8000fd8 <hc_open+0x114>)
	state->Num = num;
	state->RecvData = NULL;
 8000ef2:	60e0      	str	r0, [r4, #12]
	num++;
 8000ef4:	783a      	ldrb	r2, [r7, #0]
	state->ConnectionTimeout = 0;
 8000ef6:	74a0      	strb	r0, [r4, #18]
	num++;
 8000ef8:	3201      	adds	r2, #1
	state->Len = 0;
 8000efa:	8220      	strh	r0, [r4, #16]
	state->ReturnPage = returnpage;
 8000efc:	f8c4 8014 	str.w	r8, [r4, #20]
	num++;
 8000f00:	b2d3      	uxtb	r3, r2
 8000f02:	703b      	strb	r3, [r7, #0]
	state->Num = num;
 8000f04:	7023      	strb	r3, [r4, #0]

	// Make place for PostVars & Page
	if (PostVars != NULL)
 8000f06:	b146      	cbz	r6, 8000f1a <hc_open+0x56>
		state->PostVars = malloc(strlen(PostVars) + 1);
 8000f08:	4630      	mov	r0, r6
 8000f0a:	9101      	str	r1, [sp, #4]
 8000f0c:	f7ff f9a2 	bl	8000254 <strlen>
 8000f10:	3001      	adds	r0, #1
 8000f12:	f021 fac7 	bl	80224a4 <malloc>
 8000f16:	9901      	ldr	r1, [sp, #4]
 8000f18:	60a0      	str	r0, [r4, #8]
	state->Page = malloc(strlen(Page) + 1);
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	9102      	str	r1, [sp, #8]
 8000f1e:	f7ff f999 	bl	8000254 <strlen>
 8000f22:	1c42      	adds	r2, r0, #1
 8000f24:	4610      	mov	r0, r2
 8000f26:	9201      	str	r2, [sp, #4]
 8000f28:	f021 fabc 	bl	80224a4 <malloc>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	6060      	str	r0, [r4, #4]

	// Check for "out of memory"
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f30:	b390      	cbz	r0, 8000f98 <hc_open+0xd4>
 8000f32:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8000f36:	e9dd 2101 	ldrd	r2, r1, [sp, #4]
 8000f3a:	f1b8 0f00 	cmp.w	r8, #0
 8000f3e:	d02a      	beq.n	8000f96 <hc_open+0xd2>
		printf("httpclient: no pcb memory\n");
#endif
		return 0;
	}
	// Place allocated copy data
	strcpy(state->Page, Page);
 8000f40:	f021 face 	bl	80224e0 <memcpy>
	if (PostVars != NULL)
 8000f44:	2e00      	cmp	r6, #0
 8000f46:	d039      	beq.n	8000fbc <hc_open+0xf8>
		strcpy(state->PostVars, PostVars);
 8000f48:	4631      	mov	r1, r6
 8000f4a:	4640      	mov	r0, r8
 8000f4c:	f022 fc81 	bl	8023852 <strcpy>
int hc_open(ip_addr_t remoteIP, char *Page, char *PostVars, void (*returnpage)(u8_t, hc_errormsg, char*, u16_t)) {
 8000f50:	f641 7690 	movw	r6, #8080	; 0x1f90
	else
		state->PostVars = NULL;

	// Bind to local IP & local port
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f54:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8000fe8 <hc_open+0x124>
 8000f58:	e000      	b.n	8000f5c <hc_open+0x98>
		// Local port in use, use port+1
		port++;
 8000f5a:	b2b6      	uxth	r6, r6
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f5c:	4632      	mov	r2, r6
 8000f5e:	4641      	mov	r1, r8
 8000f60:	4628      	mov	r0, r5
		port++;
 8000f62:	3601      	adds	r6, #1
	while (tcp_bind(pcb, IP_ADDR_ANY, port) != ERR_OK) {
 8000f64:	f018 fe20 	bl	8019ba8 <tcp_bind>
 8000f68:	2800      	cmp	r0, #0
 8000f6a:	d1f6      	bne.n	8000f5a <hc_open+0x96>
	}

	// Use conn -> argument(s)
	tcp_arg(pcb, state);
 8000f6c:	4621      	mov	r1, r4
 8000f6e:	4628      	mov	r0, r5
 8000f70:	f018 ffb0 	bl	8019ed4 <tcp_arg>

	// Open connect (SEND SYN)
	err = tcp_connect(pcb, &remoteIP, 8080, hc_connected);
 8000f74:	4b19      	ldr	r3, [pc, #100]	; (8000fdc <hc_open+0x118>)
 8000f76:	4628      	mov	r0, r5
 8000f78:	f641 7290 	movw	r2, #8080	; 0x1f90
 8000f7c:	a903      	add	r1, sp, #12
 8000f7e:	f019 ff19 	bl	801adb4 <tcp_connect>
 8000f82:	b243      	sxtb	r3, r0
 8000f84:	f88d 3017 	strb.w	r3, [sp, #23]

	if (err != ERR_OK) {
 8000f88:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8000f8c:	b9eb      	cbnz	r3, 8000fca <hc_open+0x106>
		printf("hc_open failed with %d\n", err);
	}
	return num;
 8000f8e:	7838      	ldrb	r0, [r7, #0]
}
 8000f90:	b006      	add	sp, #24
 8000f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (state->Page == NULL || (state->PostVars == NULL && PostVars != NULL)) {
 8000f96:	b17e      	cbz	r6, 8000fb8 <hc_open+0xf4>
		free(state->Page);
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f021 fa8b 	bl	80224b4 <free>
		free(state->PostVars);
 8000f9e:	68a0      	ldr	r0, [r4, #8]
 8000fa0:	f021 fa88 	bl	80224b4 <free>
		free(state);
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f021 fa85 	bl	80224b4 <free>
		tcp_close(pcb);
 8000faa:	4628      	mov	r0, r5
 8000fac:	f019 fde4 	bl	801ab78 <tcp_close>
		return 0;
 8000fb0:	2000      	movs	r0, #0
}
 8000fb2:	b006      	add	sp, #24
 8000fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	strcpy(state->Page, Page);
 8000fb8:	f021 fa92 	bl	80224e0 <memcpy>
		state->PostVars = NULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60a3      	str	r3, [r4, #8]
 8000fc0:	e7c6      	b.n	8000f50 <hc_open+0x8c>
		printf("hc_open: Not enough memory for pcb or state\n");
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <hc_open+0x11c>)
 8000fc4:	f022 fac2 	bl	802354c <puts>
		for (;;)
 8000fc8:	e7fe      	b.n	8000fc8 <hc_open+0x104>
		printf("hc_open failed with %d\n", err);
 8000fca:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8000fce:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <hc_open+0x120>)
 8000fd0:	b249      	sxtb	r1, r1
 8000fd2:	f022 fa1f 	bl	8023414 <iprintf>
 8000fd6:	e7da      	b.n	8000f8e <hc_open+0xca>
 8000fd8:	20001494 	.word	0x20001494
 8000fdc:	08000ddd 	.word	0x08000ddd
 8000fe0:	08027900 	.word	0x08027900
 8000fe4:	0802792c 	.word	0x0802792c
 8000fe8:	08042c1c 	.word	0x08042c1c

08000fec <wait_armtx>:
// then re-arm the wait flag
// returns -1 on timeout, 0 on okay
int wait_armtx(void) {
	volatile int timeoutcnt;

	timeoutcnt = 0;
 8000fec:	2300      	movs	r3, #0
int wait_armtx(void) {
 8000fee:	b510      	push	{r4, lr}
 8000ff0:	b082      	sub	sp, #8
	timeoutcnt = 0;
 8000ff2:	9301      	str	r3, [sp, #4]
	while (timeoutcnt < 150) {
 8000ff4:	9b01      	ldr	r3, [sp, #4]
 8000ff6:	2b95      	cmp	r3, #149	; 0x95
 8000ff8:	dc0d      	bgt.n	8001016 <wait_armtx+0x2a>
 8000ffa:	4c0e      	ldr	r4, [pc, #56]	; (8001034 <wait_armtx+0x48>)
 8000ffc:	e007      	b.n	800100e <wait_armtx+0x22>
		if (txdmadone == 1)		// its ready
			break;
//		printf("UART5 Wait Tx %d\n", timeoutcnt);
		timeoutcnt++;
 8000ffe:	9b01      	ldr	r3, [sp, #4]
 8001000:	4403      	add	r3, r0
 8001002:	9301      	str	r3, [sp, #4]
			volatile int busywait;
			for (busywait = 0; busywait < 100000; busywait++)
				;
		}
#endif
		osDelay(1);		// wait 1ms +
 8001004:	f012 fca0 	bl	8013948 <osDelay>
	while (timeoutcnt < 150) {
 8001008:	9b01      	ldr	r3, [sp, #4]
 800100a:	2b95      	cmp	r3, #149	; 0x95
 800100c:	dc03      	bgt.n	8001016 <wait_armtx+0x2a>
		osDelay(1);		// wait 1ms +
 800100e:	2001      	movs	r0, #1
		if (txdmadone == 1)		// its ready
 8001010:	6823      	ldr	r3, [r4, #0]
 8001012:	4283      	cmp	r3, r0
 8001014:	d1f3      	bne.n	8000ffe <wait_armtx+0x12>
	}

	if (timeoutcnt >= 250) {
 8001016:	9b01      	ldr	r3, [sp, #4]
 8001018:	2bf9      	cmp	r3, #249	; 0xf9
 800101a:	dc02      	bgt.n	8001022 <wait_armtx+0x36>
		txdmadone = 1;	// re-arm the flag even though we have a problem
		return (-1);
	}
//	printf("UART5 Tx ARMED\n");

	return (0);
 800101c:	2000      	movs	r0, #0
}
 800101e:	b002      	add	sp, #8
 8001020:	bd10      	pop	{r4, pc}
		printf("UART5 Tx timeout\n");
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <wait_armtx+0x4c>)
 8001024:	f022 fa92 	bl	802354c <puts>
		txdmadone = 1;	// re-arm the flag even though we have a problem
 8001028:	4b02      	ldr	r3, [pc, #8]	; (8001034 <wait_armtx+0x48>)
 800102a:	2201      	movs	r2, #1
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	601a      	str	r2, [r3, #0]
		return (-1);
 8001032:	e7f4      	b.n	800101e <wait_armtx+0x32>
 8001034:	20001c00 	.word	0x20001c00
 8001038:	08027944 	.word	0x08027944

0800103c <uart5_rxdone>:

// UART 5 Rx DMA complete
void uart5_rxdone() {

//	printf("UART5 Rx Complete\n");
}
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <HAL_UART_TxCpltCallback>:

// Transmit completed callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	volatile uint32_t reg;

	if (huart->Instance == UART5) {
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <HAL_UART_TxCpltCallback+0x14>)
 8001042:	6802      	ldr	r2, [r0, #0]
 8001044:	429a      	cmp	r2, r3
 8001046:	d000      	beq.n	800104a <HAL_UART_TxCpltCallback+0xa>
		}

#endif
		txdmadone = 1;		// its finished transmission
	}
}
 8001048:	4770      	bx	lr
		txdmadone = 1;		// its finished transmission
 800104a:	4b03      	ldr	r3, [pc, #12]	; (8001058 <HAL_UART_TxCpltCallback+0x18>)
 800104c:	2201      	movs	r2, #1
 800104e:	601a      	str	r2, [r3, #0]
}
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40005000 	.word	0x40005000
 8001058:	20001c00 	.word	0x20001c00

0800105c <lcd_uart_init>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

void lcd_uart_init(int baud) {
 800105c:	b570      	push	{r4, r5, r6, lr}
 800105e:	4606      	mov	r6, r0
#if 0
	HAL_UART_DMAStop(&huart5);
	HAL_UARTEx_DisableStopMode(&huart5);
#endif
#if 1
	HAL_UART_Abort(&huart5);
 8001060:	4c1b      	ldr	r4, [pc, #108]	; (80010d0 <lcd_uart_init+0x74>)
void lcd_uart_init(int baud) {
 8001062:	b082      	sub	sp, #8
	printf("lcd_uart_init: LCD %d ***\n", baud);
 8001064:	481b      	ldr	r0, [pc, #108]	; (80010d4 <lcd_uart_init+0x78>)
 8001066:	4631      	mov	r1, r6
	lcdrxoutidx = 0;		// buffer consumer index
 8001068:	2500      	movs	r5, #0
	printf("lcd_uart_init: LCD %d ***\n", baud);
 800106a:	f022 f9d3 	bl	8023414 <iprintf>
	lcdrxoutidx = 0;		// buffer consumer index
 800106e:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <lcd_uart_init+0x7c>)
	HAL_UART_Abort(&huart5);
 8001070:	4620      	mov	r0, r4
	lcdrxoutidx = 0;		// buffer consumer index
 8001072:	601d      	str	r5, [r3, #0]
	HAL_UART_Abort(&huart5);
 8001074:	f00f fa3e 	bl	80104f4 <HAL_UART_Abort>
	HAL_UART_DeInit(&huart5);
 8001078:	4620      	mov	r0, r4
 800107a:	f00f f987 	bl	801038c <HAL_UART_DeInit>
#endif
	huart5.Instance = UART5;
 800107e:	4a17      	ldr	r2, [pc, #92]	; (80010dc <lcd_uart_init+0x80>)
	huart5.Init.BaudRate = baud;
#if 1
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
	huart5.Init.StopBits = UART_STOPBITS_1;
	huart5.Init.Parity = UART_PARITY_NONE;
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001080:	230c      	movs	r3, #12
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
	huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
#endif
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001082:	4620      	mov	r0, r4
	huart5.Instance = UART5;
 8001084:	6022      	str	r2, [r4, #0]
	huart5.Init.Mode = UART_MODE_TX_RX;
 8001086:	6163      	str	r3, [r4, #20]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001088:	e9c4 6501 	strd	r6, r5, [r4, #4]
	huart5.Init.Parity = UART_PARITY_NONE;
 800108c:	e9c4 5503 	strd	r5, r5, [r4, #12]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	e9c4 5506 	strd	r5, r5, [r4, #24]
	huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001094:	e9c4 5508 	strd	r5, r5, [r4, #32]
	if (HAL_UART_Init(&huart5) != HAL_OK) {
 8001098:	f010 fa02 	bl	80114a0 <HAL_UART_Init>
 800109c:	b958      	cbnz	r0, 80010b6 <lcd_uart_init+0x5a>
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
	}

#if 1
	stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// start Rx cyclic DMA
 800109e:	2280      	movs	r2, #128	; 0x80
 80010a0:	490f      	ldr	r1, [pc, #60]	; (80010e0 <lcd_uart_init+0x84>)
 80010a2:	480b      	ldr	r0, [pc, #44]	; (80010d0 <lcd_uart_init+0x74>)
 80010a4:	f010 fbec 	bl	8011880 <HAL_UART_Receive_DMA>
 80010a8:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 80010ac:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80010b0:	b933      	cbnz	r3, 80010c0 <lcd_uart_init+0x64>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
	}
#endif
}
 80010b2:	b002      	add	sp, #8
 80010b4:	bd70      	pop	{r4, r5, r6, pc}
		printf("lcd_init: Failed to change UART5 baud to %d\n", baud);
 80010b6:	4631      	mov	r1, r6
 80010b8:	480a      	ldr	r0, [pc, #40]	; (80010e4 <lcd_uart_init+0x88>)
 80010ba:	f022 f9ab 	bl	8023414 <iprintf>
 80010be:	e7ee      	b.n	800109e <lcd_uart_init+0x42>
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80010c0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80010c4:	4808      	ldr	r0, [pc, #32]	; (80010e8 <lcd_uart_init+0x8c>)
}
 80010c6:	b002      	add	sp, #8
 80010c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("lcd_init: 1 Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80010cc:	f022 b9a2 	b.w	8023414 <iprintf>
 80010d0:	2001b420 	.word	0x2001b420
 80010d4:	08027958 	.word	0x08027958
 80010d8:	20001638 	.word	0x20001638
 80010dc:	40005000 	.word	0x40005000
 80010e0:	200014f8 	.word	0x200014f8
 80010e4:	08027974 	.word	0x08027974
 80010e8:	080279a4 	.word	0x080279a4

080010ec <lcd_init>:

// lcd_init:  sends LCD reset command and them two set hi-speed commands
void lcd_init(int baud) {
 80010ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	volatile HAL_StatusTypeDef stat;
	int i;

	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80010f0:	4a3a      	ldr	r2, [pc, #232]	; (80011dc <lcd_init+0xf0>)
void lcd_init(int baud) {
 80010f2:	b08c      	sub	sp, #48	; 0x30
 80010f4:	4606      	mov	r6, r0
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 80010f6:	4b3a      	ldr	r3, [pc, #232]	; (80011e0 <lcd_init+0xf4>)
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 80010f8:	f10d 0808 	add.w	r8, sp, #8
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 80010fc:	ac08      	add	r4, sp, #32
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 80010fe:	4f39      	ldr	r7, [pc, #228]	; (80011e4 <lcd_init+0xf8>)
 8001100:	ad04      	add	r5, sp, #16
	const unsigned char lcd_reset[] = { "rest\xff\xff\xff" };
 8001102:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001106:	e888 0003 	stmia.w	r8, {r0, r1}
	const unsigned char lcd_fast[] = { "baud=230400\xff\xff\xff" };
 800110a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800110c:	c407      	stmia	r4!, {r0, r1, r2}
 800110e:	0c1a      	lsrs	r2, r3, #16
 8001110:	f824 3b02 	strh.w	r3, [r4], #2
 8001114:	7022      	strb	r2, [r4, #0]
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001116:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 800111a:	c507      	stmia	r5!, {r0, r1, r2}
	int siz, page;
	volatile char *cmd;

	printf("lcd_init: baud=%d\n", baud);
 800111c:	4631      	mov	r1, r6
 800111e:	4832      	ldr	r0, [pc, #200]	; (80011e8 <lcd_init+0xfc>)
	const unsigned char lcd_slow[] = { "baud=9600\xff\xff\xff" };
 8001120:	702b      	strb	r3, [r5, #0]
	printf("lcd_init: baud=%d\n", baud);
 8001122:	f022 f977 	bl	8023414 <iprintf>
	if (!((baud == 9600) || (baud == 230400))) {
 8001126:	f5b6 5f16 	cmp.w	r6, #9600	; 0x2580
 800112a:	d009      	beq.n	8001140 <lcd_init+0x54>
 800112c:	f5b6 3f61 	cmp.w	r6, #230400	; 0x38400
 8001130:	d006      	beq.n	8001140 <lcd_init+0x54>
		printf("lcd_init: ***** bad baud rate requested %d **** \n", baud);
 8001132:	4631      	mov	r1, r6
 8001134:	482d      	ldr	r0, [pc, #180]	; (80011ec <lcd_init+0x100>)
 8001136:	f022 f96d 	bl	8023414 <iprintf>
//		printf("lcd_init: waiting1 for txdmadone\n");
		osDelay(1);		// wait for comms to complete
	}
	txdmadone = 0;	// TX is NOT free
	osDelay(120);
}
 800113a:	b00c      	add	sp, #48	; 0x30
 800113c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	txdmadone = 0;	// TX is NOT free
 8001140:	2300      	movs	r3, #0
 8001142:	4c2b      	ldr	r4, [pc, #172]	; (80011f0 <lcd_init+0x104>)
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 8001144:	4641      	mov	r1, r8
 8001146:	2207      	movs	r2, #7
 8001148:	482a      	ldr	r0, [pc, #168]	; (80011f4 <lcd_init+0x108>)
	txdmadone = 0;	// TX is NOT free
 800114a:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, lcd_reset, sizeof(lcd_reset) - 1);  // current baud
 800114c:	f00f f97c 	bl	8010448 <HAL_UART_Transmit_DMA>
 8001150:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {
 8001154:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001158:	b14b      	cbz	r3, 800116e <lcd_init+0x82>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 800115a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800115e:	4826      	ldr	r0, [pc, #152]	; (80011f8 <lcd_init+0x10c>)
 8001160:	f022 f958 	bl	8023414 <iprintf>
	while (!(txdmadone)) {
 8001164:	6823      	ldr	r3, [r4, #0]
 8001166:	b92b      	cbnz	r3, 8001174 <lcd_init+0x88>
		osDelay(1);		// wait for comms to complete
 8001168:	2001      	movs	r0, #1
 800116a:	f012 fbed 	bl	8013948 <osDelay>
	while (!(txdmadone)) {
 800116e:	6823      	ldr	r3, [r4, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0f9      	beq.n	8001168 <lcd_init+0x7c>
	txdmadone = 0;	// TX is NOT free
 8001174:	2300      	movs	r3, #0
	osDelay(800);
 8001176:	f44f 7048 	mov.w	r0, #800	; 0x320
	txdmadone = 0;	// TX is NOT free
 800117a:	6023      	str	r3, [r4, #0]
	osDelay(800);
 800117c:	f012 fbe4 	bl	8013948 <osDelay>
	if (baud == 9600)
 8001180:	f5b6 5f16 	cmp.w	r6, #9600	; 0x2580
 8001184:	d018      	beq.n	80011b8 <lcd_init+0xcc>
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_fast, sizeof(lcd_fast) - 1);		// if leading nulls on tx line
 8001186:	a908      	add	r1, sp, #32
 8001188:	220e      	movs	r2, #14
 800118a:	481a      	ldr	r0, [pc, #104]	; (80011f4 <lcd_init+0x108>)
 800118c:	f00f f95c 	bl	8010448 <HAL_UART_Transmit_DMA>
 8001190:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 8001194:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001198:	b11b      	cbz	r3, 80011a2 <lcd_init+0xb6>
 800119a:	e018      	b.n	80011ce <lcd_init+0xe2>
		osDelay(1);		// wait for comms to complete
 800119c:	2001      	movs	r0, #1
 800119e:	f012 fbd3 	bl	8013948 <osDelay>
	while (!(txdmadone)) {
 80011a2:	6823      	ldr	r3, [r4, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f9      	beq.n	800119c <lcd_init+0xb0>
	txdmadone = 0;	// TX is NOT free
 80011a8:	2300      	movs	r3, #0
	osDelay(120);
 80011aa:	2078      	movs	r0, #120	; 0x78
	txdmadone = 0;	// TX is NOT free
 80011ac:	6023      	str	r3, [r4, #0]
	osDelay(120);
 80011ae:	f012 fbcb 	bl	8013948 <osDelay>
}
 80011b2:	b00c      	add	sp, #48	; 0x30
 80011b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		stat = HAL_UART_Transmit_DMA(&huart5, lcd_slow, sizeof(lcd_slow) - 1);		// if leading nulls on tx line
 80011b8:	a904      	add	r1, sp, #16
 80011ba:	220c      	movs	r2, #12
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <lcd_init+0x108>)
 80011be:	f00f f943 	bl	8010448 <HAL_UART_Transmit_DMA>
 80011c2:	f88d 0007 	strb.w	r0, [sp, #7]
	if (stat != HAL_OK) {														// this cmd will be rejected
 80011c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0e9      	beq.n	80011a2 <lcd_init+0xb6>
		printf("lcd_init: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 80011ce:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80011d2:	4809      	ldr	r0, [pc, #36]	; (80011f8 <lcd_init+0x10c>)
 80011d4:	f022 f91e 	bl	8023414 <iprintf>
 80011d8:	e7e3      	b.n	80011a2 <lcd_init+0xb6>
 80011da:	bf00      	nop
 80011dc:	08027a4c 	.word	0x08027a4c
 80011e0:	08027a54 	.word	0x08027a54
 80011e4:	08027a64 	.word	0x08027a64
 80011e8:	080279d4 	.word	0x080279d4
 80011ec:	080279e8 	.word	0x080279e8
 80011f0:	20001c00 	.word	0x20001c00
 80011f4:	2001b420 	.word	0x2001b420
 80011f8:	08027a1c 	.word	0x08027a1c

080011fc <lcd_puts>:
	}
	return (stat);
}

// put a null terminated string
int lcd_puts(char *str) {
 80011fc:	b530      	push	{r4, r5, lr}
 80011fe:	b083      	sub	sp, #12
 8001200:	4604      	mov	r4, r0
	HAL_StatusTypeDef stat;
	volatile int i;
	static char buffer[96];
	uint32_t reg;

	if (wait_armtx() == -1)
 8001202:	f7ff fef3 	bl	8000fec <wait_armtx>
 8001206:	4605      	mov	r5, r0
 8001208:	3001      	adds	r0, #1
 800120a:	d01d      	beq.n	8001248 <lcd_puts+0x4c>
		return (-1);

	i = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	4813      	ldr	r0, [pc, #76]	; (800125c <lcd_puts+0x60>)
 8001210:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8001212:	9b01      	ldr	r3, [sp, #4]
 8001214:	5ce3      	ldrb	r3, [r4, r3]
 8001216:	b153      	cbz	r3, 800122e <lcd_puts+0x32>
		buffer[i] = str[i];
 8001218:	9901      	ldr	r1, [sp, #4]
 800121a:	9a01      	ldr	r2, [sp, #4]
		i++;
 800121c:	9b01      	ldr	r3, [sp, #4]
		buffer[i] = str[i];
 800121e:	5c61      	ldrb	r1, [r4, r1]
		i++;
 8001220:	3301      	adds	r3, #1
		buffer[i] = str[i];
 8001222:	5481      	strb	r1, [r0, r2]
		i++;
 8001224:	9301      	str	r3, [sp, #4]
	while (str[i] != '\0') {
 8001226:	9b01      	ldr	r3, [sp, #4]
 8001228:	5ce3      	ldrb	r3, [r4, r3]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f4      	bne.n	8001218 <lcd_puts+0x1c>
	}
	buffer[i] = '\0';
 800122e:	9d01      	ldr	r5, [sp, #4]
 8001230:	2300      	movs	r3, #0
//	printf("lcd_puts: %s\n",buffer);

	txdmadone = 0;	// TX in progress
//	printf("lcd_puts: len=%d, [%s]\n", i, str);

	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8001232:	9a01      	ldr	r2, [sp, #4]
	txdmadone = 0;	// TX in progress
 8001234:	4c0a      	ldr	r4, [pc, #40]	; (8001260 <lcd_puts+0x64>)
	buffer[i] = '\0';
 8001236:	5543      	strb	r3, [r0, r5]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8001238:	b292      	uxth	r2, r2
 800123a:	4908      	ldr	r1, [pc, #32]	; (800125c <lcd_puts+0x60>)
 800123c:	4809      	ldr	r0, [pc, #36]	; (8001264 <lcd_puts+0x68>)
	txdmadone = 0;	// TX in progress
 800123e:	6023      	str	r3, [r4, #0]
	stat = HAL_UART_Transmit_DMA(&huart5, buffer, i);
 8001240:	f00f f902 	bl	8010448 <HAL_UART_Transmit_DMA>
	if (stat != HAL_OK) {
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 8001244:	4605      	mov	r5, r0
	if (stat != HAL_OK) {
 8001246:	b910      	cbnz	r0, 800124e <lcd_puts+0x52>
	}
	return (stat);
}
 8001248:	4628      	mov	r0, r5
 800124a:	b003      	add	sp, #12
 800124c:	bd30      	pop	{r4, r5, pc}
		printf("lcd_puts: Err %d HAL_UART_Transmit_DMA uart5\n", stat);
 800124e:	4629      	mov	r1, r5
 8001250:	4805      	ldr	r0, [pc, #20]	; (8001268 <lcd_puts+0x6c>)
 8001252:	f022 f8df 	bl	8023414 <iprintf>
}
 8001256:	4628      	mov	r0, r5
 8001258:	b003      	add	sp, #12
 800125a:	bd30      	pop	{r4, r5, pc}
 800125c:	20001498 	.word	0x20001498
 8001260:	20001c00 	.word	0x20001c00
 8001264:	2001b420 	.word	0x2001b420
 8001268:	08027a74 	.word	0x08027a74

0800126c <lcd_rxdma>:

/////////////////////////////////////////////////////////////////////////////////////////////////////////

// get Rx chars if available - non blocking using DMA
// copies all dma rx'd chars into the lcd rx buffer
int lcd_rxdma() {
 800126c:	b530      	push	{r4, r5, lr}
	HAL_StatusTypeDef stat;
	volatile int count = 0;
 800126e:	2300      	movs	r3, #0
int lcd_rxdma() {
 8001270:	b083      	sub	sp, #12
	volatile int dmaindex = 0;

	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001272:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <lcd_rxdma+0x64>)
	volatile int count = 0;
 8001274:	9300      	str	r3, [sp, #0]
	volatile int dmaindex = 0;
 8001276:	9301      	str	r3, [sp, #4]
	dmaindex = DMARXBUFSIZE - DMA1_Stream0->NDTR;  // next index position the DMA will fill
 8001278:	6853      	ldr	r3, [r2, #4]
 800127a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800127e:	9301      	str	r3, [sp, #4]
	if (dmaindex == 128) {
 8001280:	9a01      	ldr	r2, [sp, #4]
 8001282:	2a80      	cmp	r2, #128	; 0x80
 8001284:	d016      	beq.n	80012b4 <lcd_rxdma+0x48>
		}
#endif
		dmaindex = 0;	// DMA count-to-go had zero
	}

	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 8001286:	4d13      	ldr	r5, [pc, #76]	; (80012d4 <lcd_rxdma+0x68>)
 8001288:	9a01      	ldr	r2, [sp, #4]
 800128a:	682b      	ldr	r3, [r5, #0]
 800128c:	4293      	cmp	r3, r2
 800128e:	d00e      	beq.n	80012ae <lcd_rxdma+0x42>
 8001290:	4c11      	ldr	r4, [pc, #68]	; (80012d8 <lcd_rxdma+0x6c>)
 8001292:	4812      	ldr	r0, [pc, #72]	; (80012dc <lcd_rxdma+0x70>)
#if 0
		osDelay(10);
		printf("0x%02x ", dmarxbuffer[lcdrxoutidx]);
#endif
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001294:	5cc1      	ldrb	r1, [r0, r3]
		count++;
 8001296:	9a00      	ldr	r2, [sp, #0]
		lcdrxbuffer[lcdrxoutidx] = dmarxbuffer[lcdrxoutidx];	// copy the next char to lcd rx buffer
 8001298:	54e1      	strb	r1, [r4, r3]
	if (++index >= limit)
 800129a:	3301      	adds	r3, #1
		count++;
 800129c:	3201      	adds	r2, #1
		return (0);
 800129e:	2b80      	cmp	r3, #128	; 0x80
		count++;
 80012a0:	9200      	str	r2, [sp, #0]
		return (0);
 80012a2:	bfa8      	it	ge
 80012a4:	2300      	movge	r3, #0
	while (dmaindex != lcdrxoutidx) {		// dma in index has moved on from lcd rx out index
 80012a6:	9a01      	ldr	r2, [sp, #4]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d1f3      	bne.n	8001294 <lcd_rxdma+0x28>
 80012ac:	602b      	str	r3, [r5, #0]
	}
#if 0
	if (count > 0)
		printf("\n");
#endif
	return (count);
 80012ae:	9800      	ldr	r0, [sp, #0]
}
 80012b0:	b003      	add	sp, #12
 80012b2:	bd30      	pop	{r4, r5, pc}
		stat = HAL_UART_Receive_DMA(&huart5, dmarxbuffer, DMARXBUFSIZE);	// restart Rx cyclic DMA
 80012b4:	4909      	ldr	r1, [pc, #36]	; (80012dc <lcd_rxdma+0x70>)
 80012b6:	480a      	ldr	r0, [pc, #40]	; (80012e0 <lcd_rxdma+0x74>)
 80012b8:	f010 fae2 	bl	8011880 <HAL_UART_Receive_DMA>
		if (stat != HAL_OK) {
 80012bc:	b910      	cbnz	r0, 80012c4 <lcd_rxdma+0x58>
		dmaindex = 0;	// DMA count-to-go had zero
 80012be:	2300      	movs	r3, #0
 80012c0:	9301      	str	r3, [sp, #4]
 80012c2:	e7e0      	b.n	8001286 <lcd_rxdma+0x1a>
			printf("lcd_rxdma: Err HAL_UART_Receive_DMA uart5 %d\n", stat);
 80012c4:	4601      	mov	r1, r0
 80012c6:	4807      	ldr	r0, [pc, #28]	; (80012e4 <lcd_rxdma+0x78>)
 80012c8:	f022 f8a4 	bl	8023414 <iprintf>
 80012cc:	e7f7      	b.n	80012be <lcd_rxdma+0x52>
 80012ce:	bf00      	nop
 80012d0:	40026010 	.word	0x40026010
 80012d4:	20001638 	.word	0x20001638
 80012d8:	200015b8 	.word	0x200015b8
 80012dc:	200014f8 	.word	0x200014f8
 80012e0:	2001b420 	.word	0x2001b420
 80012e4:	08027aa4 	.word	0x08027aa4

080012e8 <intwritelcdcmd>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////

// internal send a var string to the LCD (len max 255) - cant be blcoked
// terminate with three 0xff's
// returns 0 if sent
int intwritelcdcmd(char *str) {
 80012e8:	b500      	push	{lr}
 80012ea:	b099      	sub	sp, #100	; 0x64
 80012ec:	4601      	mov	r1, r0
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 80012ee:	4668      	mov	r0, sp
 80012f0:	f022 fa99 	bl	8023826 <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 80012f4:	4a04      	ldr	r2, [pc, #16]	; (8001308 <intwritelcdcmd+0x20>)
	strcpy(pkt, str);
 80012f6:	4603      	mov	r3, r0
	strcat(pkt, "\xff\xff\xff");
 80012f8:	6810      	ldr	r0, [r2, #0]
 80012fa:	6018      	str	r0, [r3, #0]
	return (lcd_puts(pkt));
 80012fc:	4668      	mov	r0, sp
 80012fe:	f7ff ff7d 	bl	80011fc <lcd_puts>
}
 8001302:	b019      	add	sp, #100	; 0x64
 8001304:	f85d fb04 	ldr.w	pc, [sp], #4
 8001308:	08027a50 	.word	0x08027a50

0800130c <writelcdcmd>:

// send a var string to the LCD (len max 255) - can be blocked
// terminate with three 0xff's
// returns 0 if sent
int writelcdcmd(char *str) {
 800130c:	b500      	push	{lr}
 800130e:	b099      	sub	sp, #100	; 0x64
 8001310:	4601      	mov	r1, r0
	char i = 0;
	char pkt[96];  //  __attribute__ ((aligned (16)));

	strcpy(pkt, str);
 8001312:	4668      	mov	r0, sp
 8001314:	f022 fa87 	bl	8023826 <stpcpy>
	strcat(pkt, "\xff\xff\xff");
 8001318:	4907      	ldr	r1, [pc, #28]	; (8001338 <writelcdcmd+0x2c>)
	if (!(lcd_txblocked))
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <writelcdcmd+0x30>)
	strcpy(pkt, str);
 800131c:	4602      	mov	r2, r0
	strcat(pkt, "\xff\xff\xff");
 800131e:	6808      	ldr	r0, [r1, #0]
	if (!(lcd_txblocked))
 8001320:	681b      	ldr	r3, [r3, #0]
	strcat(pkt, "\xff\xff\xff");
 8001322:	6010      	str	r0, [r2, #0]
	if (!(lcd_txblocked))
 8001324:	b92b      	cbnz	r3, 8001332 <writelcdcmd+0x26>
		return (lcd_puts(pkt));
 8001326:	4668      	mov	r0, sp
 8001328:	f7ff ff68 	bl	80011fc <lcd_puts>
	else
		return (-1);
}
 800132c:	b019      	add	sp, #100	; 0x64
 800132e:	f85d fb04 	ldr.w	pc, [sp], #4
		return (-1);
 8001332:	f04f 30ff 	mov.w	r0, #4294967295
 8001336:	e7f9      	b.n	800132c <writelcdcmd+0x20>
 8001338:	08027a50 	.word	0x08027a50
 800133c:	200015b4 	.word	0x200015b4

08001340 <setlcdtext>:

// send some text to a lcd text object
int setlcdtext(char id[], char string[]) {
 8001340:	b510      	push	{r4, lr}
 8001342:	b09a      	sub	sp, #104	; 0x68
	int i;
	char str[96];
	volatile int result = 0;
 8001344:	2400      	movs	r4, #0
int setlcdtext(char id[], char string[]) {
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1

	sprintf(str, "%s=\"%s\"", id, string);
 800134a:	a802      	add	r0, sp, #8
 800134c:	4905      	ldr	r1, [pc, #20]	; (8001364 <setlcdtext+0x24>)
	volatile int result = 0;
 800134e:	9401      	str	r4, [sp, #4]
	sprintf(str, "%s=\"%s\"", id, string);
 8001350:	f022 f9d8 	bl	8023704 <siprintf>
//	printf("setcdtext: %s\n",str);
	result = writelcdcmd(str);
 8001354:	a802      	add	r0, sp, #8
 8001356:	f7ff ffd9 	bl	800130c <writelcdcmd>
 800135a:	9001      	str	r0, [sp, #4]
	return (result);
 800135c:	9801      	ldr	r0, [sp, #4]
}
 800135e:	b01a      	add	sp, #104	; 0x68
 8001360:	bd10      	pop	{r4, pc}
 8001362:	bf00      	nop
 8001364:	08027ad4 	.word	0x08027ad4

08001368 <setlcdbin>:

// send some numbers to a lcd obj.val object, param is binary long number
int setlcdbin(char *id, unsigned long value) {
 8001368:	b500      	push	{lr}
 800136a:	b08b      	sub	sp, #44	; 0x2c
 800136c:	460b      	mov	r3, r1
 800136e:	4602      	mov	r2, r0
	char buffer[32];
	volatile int result;

	sprintf(buffer, "%s=%lu", id, value);
 8001370:	490a      	ldr	r1, [pc, #40]	; (800139c <setlcdbin+0x34>)
 8001372:	a802      	add	r0, sp, #8
 8001374:	f022 f9c6 	bl	8023704 <siprintf>
	result = writelcdcmd(buffer);
 8001378:	a802      	add	r0, sp, #8
 800137a:	f7ff ffc7 	bl	800130c <writelcdcmd>
 800137e:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// wait for response
 8001380:	9b01      	ldr	r3, [sp, #4]
 8001382:	3301      	adds	r3, #1
 8001384:	d003      	beq.n	800138e <setlcdbin+0x26>
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
	}
	return (result);
 8001386:	9801      	ldr	r0, [sp, #4]
}
 8001388:	b00b      	add	sp, #44	; 0x2c
 800138a:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("setlcdbin: Cmd failed\n\r");  // never happens always 0
 800138e:	4804      	ldr	r0, [pc, #16]	; (80013a0 <setlcdbin+0x38>)
 8001390:	f022 f840 	bl	8023414 <iprintf>
	return (result);
 8001394:	9801      	ldr	r0, [sp, #4]
}
 8001396:	b00b      	add	sp, #44	; 0x2c
 8001398:	f85d fb04 	ldr.w	pc, [sp], #4
 800139c:	08027adc 	.word	0x08027adc
 80013a0:	08027ae4 	.word	0x08027ae4

080013a4 <isnexpkt>:
}

// Check if this is an LCD packet
// try to get a single message packet from the LCD
// returns packet and end index (or 0 or -1)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (lastidx != lcdrxoutidx) {		// something there
 80013a6:	4b2e      	ldr	r3, [pc, #184]	; (8001460 <isnexpkt+0xbc>)
int isnexpkt(unsigned char buffer[], uint8_t size) {
 80013a8:	b083      	sub	sp, #12
	if (lastidx != lcdrxoutidx) {		// something there
 80013aa:	4d2e      	ldr	r5, [pc, #184]	; (8001464 <isnexpkt+0xc0>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	682a      	ldr	r2, [r5, #0]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d052      	beq.n	800145a <isnexpkt+0xb6>
	if (++index >= limit)
 80013b4:	1c53      	adds	r3, r2, #1
			printf("rawch=0x%02x %c\n", rawchar, rawchar);
		else
			printf("rawch=0x%02x\n", rawchar);
#endif
		ch = rawchar & 0xff;
		buffer[i++] = ch;
 80013b6:	4c2c      	ldr	r4, [pc, #176]	; (8001468 <isnexpkt+0xc4>)
		ch = lcdrxbuffer[lastidx];
 80013b8:	4f2c      	ldr	r7, [pc, #176]	; (800146c <isnexpkt+0xc8>)
		rxtimeout = 100;
 80013ba:	f04f 0c64 	mov.w	ip, #100	; 0x64
		return (0);
 80013be:	2b80      	cmp	r3, #128	; 0x80
		buffer[i++] = ch;
 80013c0:	7826      	ldrb	r6, [r4, #0]
		ch = lcdrxbuffer[lastidx];
 80013c2:	5cbf      	ldrb	r7, [r7, r2]
		return (0);
 80013c4:	bfa8      	it	ge
 80013c6:	2300      	movge	r3, #0
		buffer[i++] = ch;
 80013c8:	1c72      	adds	r2, r6, #1
		ch = rawchar & 0xff;
 80013ca:	f88d 7007 	strb.w	r7, [sp, #7]
		lastidx = cycinc(lastidx, LCDRXBUFSIZE);
 80013ce:	602b      	str	r3, [r5, #0]
		buffer[i++] = ch;
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	f89d 7007 	ldrb.w	r7, [sp, #7]
		if (ch == 0xff) {
 80013d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
		rxtimeout = 100;
 80013da:	4d25      	ldr	r5, [pc, #148]	; (8001470 <isnexpkt+0xcc>)
		if (ch == 0xff) {
 80013dc:	2bff      	cmp	r3, #255	; 0xff
		buffer[i++] = ch;
 80013de:	7022      	strb	r2, [r4, #0]
		rxtimeout = 100;
 80013e0:	f8c5 c000 	str.w	ip, [r5]
		buffer[i++] = ch;
 80013e4:	5587      	strb	r7, [r0, r6]
		if (ch == 0xff) {
 80013e6:	d029      	beq.n	800143c <isnexpkt+0x98>
				i = 0;
				termcnt = 0;
				return (index);
			}
		} else {
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80013e8:	f89d c007 	ldrb.w	ip, [sp, #7]
			termcnt = 0;
 80013ec:	2300      	movs	r3, #0
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80013ee:	4f21      	ldr	r7, [pc, #132]	; (8001474 <isnexpkt+0xd0>)
			termcnt = 0;
 80013f0:	4e21      	ldr	r6, [pc, #132]	; (8001478 <isnexpkt+0xd4>)
			retcode = ch;	// remember ch prior to 0xff 0xff 0xff
 80013f2:	f887 c000 	strb.w	ip, [r7]
			termcnt = 0;
 80013f6:	7033      	strb	r3, [r6, #0]
		}

		if (i == size) { // overrun
 80013f8:	428a      	cmp	r2, r1
 80013fa:	d102      	bne.n	8001402 <isnexpkt+0x5e>
			i = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	7023      	strb	r3, [r4, #0]
			termcnt = 0;
 8001400:	7033      	strb	r3, [r6, #0]
		}
	}
	if (rxtimeout > 0)
 8001402:	682b      	ldr	r3, [r5, #0]
 8001404:	b133      	cbz	r3, 8001414 <isnexpkt+0x70>
		rxtimeout--;
 8001406:	3b01      	subs	r3, #1
 8001408:	602b      	str	r3, [r5, #0]
	if (rxtimeout == 0) {
 800140a:	b11b      	cbz	r3, 8001414 <isnexpkt+0x70>
		for (i = 0; i < size; buffer[i++] = 0)
			;
		i = 0;
		return (-1);
	}
	return (-2);  // no char available
 800140c:	f06f 0001 	mvn.w	r0, #1
}
 8001410:	b003      	add	sp, #12
 8001412:	bdf0      	pop	{r4, r5, r6, r7, pc}
		termcnt = 0;
 8001414:	2200      	movs	r2, #0
 8001416:	4b18      	ldr	r3, [pc, #96]	; (8001478 <isnexpkt+0xd4>)
		for (i = 0; i < size; buffer[i++] = 0)
 8001418:	4c13      	ldr	r4, [pc, #76]	; (8001468 <isnexpkt+0xc4>)
		termcnt = 0;
 800141a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < size; buffer[i++] = 0)
 800141c:	7022      	strb	r2, [r4, #0]
 800141e:	b139      	cbz	r1, 8001430 <isnexpkt+0x8c>
 8001420:	3901      	subs	r1, #1
 8001422:	1e43      	subs	r3, r0, #1
 8001424:	fa50 f081 	uxtab	r0, r0, r1
 8001428:	f803 2f01 	strb.w	r2, [r3, #1]!
 800142c:	4298      	cmp	r0, r3
 800142e:	d1fb      	bne.n	8001428 <isnexpkt+0x84>
		i = 0;
 8001430:	2300      	movs	r3, #0
		return (-1);
 8001432:	f04f 30ff 	mov.w	r0, #4294967295
		i = 0;
 8001436:	7023      	strb	r3, [r4, #0]
}
 8001438:	b003      	add	sp, #12
 800143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			termcnt++;
 800143c:	4e0e      	ldr	r6, [pc, #56]	; (8001478 <isnexpkt+0xd4>)
 800143e:	7833      	ldrb	r3, [r6, #0]
 8001440:	3301      	adds	r3, #1
 8001442:	b2db      	uxtb	r3, r3
			if (termcnt == 3) {
 8001444:	2b03      	cmp	r3, #3
			termcnt++;
 8001446:	7033      	strb	r3, [r6, #0]
			if (termcnt == 3) {
 8001448:	d1d6      	bne.n	80013f8 <isnexpkt+0x54>
				printf(" # ");		// found terminator
 800144a:	480c      	ldr	r0, [pc, #48]	; (800147c <isnexpkt+0xd8>)
 800144c:	f021 ffe2 	bl	8023414 <iprintf>
				i = 0;
 8001450:	2300      	movs	r3, #0
				index = i;
 8001452:	7820      	ldrb	r0, [r4, #0]
				termcnt = 0;
 8001454:	7033      	strb	r3, [r6, #0]
				i = 0;
 8001456:	7023      	strb	r3, [r4, #0]
				return (index);
 8001458:	e7da      	b.n	8001410 <isnexpkt+0x6c>
 800145a:	4d05      	ldr	r5, [pc, #20]	; (8001470 <isnexpkt+0xcc>)
 800145c:	e7d1      	b.n	8001402 <isnexpkt+0x5e>
 800145e:	bf00      	nop
 8001460:	20001638 	.word	0x20001638
 8001464:	200015a4 	.word	0x200015a4
 8001468:	20001598 	.word	0x20001598
 800146c:	200015b8 	.word	0x200015b8
 8001470:	20001a10 	.word	0x20001a10
 8001474:	20001a0c 	.word	0x20001a0c
 8001478:	20001a14 	.word	0x20001a14
 800147c:	08027b00 	.word	0x08027b00

08001480 <lcd_time>:
//Application specific display stuff
//
//////////////////////////////////////////////////////////////

// send the time to t0.txt
void lcd_time() {
 8001480:	b530      	push	{r4, r5, lr}
	unsigned char str[16];

	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 8001482:	4c1c      	ldr	r4, [pc, #112]	; (80014f4 <lcd_time+0x74>)
 8001484:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 8001488:	2500      	movs	r5, #0
 800148a:	481b      	ldr	r0, [pc, #108]	; (80014f8 <lcd_time+0x78>)
void lcd_time() {
 800148c:	b085      	sub	sp, #20
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 800148e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8001492:	185b      	adds	r3, r3, r1
 8001494:	eb45 0202 	adc.w	r2, r5, r2
	timeinfo = *localtime(&localepochtime);
 8001498:	4d18      	ldr	r5, [pc, #96]	; (80014fc <lcd_time+0x7c>)
	localepochtime = epochtime + (time_t) (10 * 60 * 60);		// add ten hours
 800149a:	e9c0 3200 	strd	r3, r2, [r0]
	timeinfo = *localtime(&localepochtime);
 800149e:	f020 feed 	bl	802227c <localtime>
 80014a2:	4604      	mov	r4, r0
 80014a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014ac:	462b      	mov	r3, r5
 80014ae:	6820      	ldr	r0, [r4, #0]
	strftime(buffer, sizeof(buffer), "%H:%M:%S", &timeinfo);
 80014b0:	4a13      	ldr	r2, [pc, #76]	; (8001500 <lcd_time+0x80>)
 80014b2:	2128      	movs	r1, #40	; 0x28
	timeinfo = *localtime(&localepochtime);
 80014b4:	f843 0920 	str.w	r0, [r3], #-32
	strftime(buffer, sizeof(buffer), "%H:%M:%S", &timeinfo);
 80014b8:	4812      	ldr	r0, [pc, #72]	; (8001504 <lcd_time+0x84>)
 80014ba:	f022 ff25 	bl	8024308 <strftime>
	setlcdtext("t0.txt", buffer);
 80014be:	4911      	ldr	r1, [pc, #68]	; (8001504 <lcd_time+0x84>)
 80014c0:	4811      	ldr	r0, [pc, #68]	; (8001508 <lcd_time+0x88>)
 80014c2:	f7ff ff3d 	bl	8001340 <setlcdtext>

	if (gpslocked) {
 80014c6:	4b11      	ldr	r3, [pc, #68]	; (800150c <lcd_time+0x8c>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b123      	cbz	r3, 80014d6 <lcd_time+0x56>
		writelcdcmd("vis t3,0");	// hide warning
 80014cc:	4810      	ldr	r0, [pc, #64]	; (8001510 <lcd_time+0x90>)
 80014ce:	f7ff ff1d 	bl	800130c <writelcdcmd>
	} else {
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
		setlcdtext("t3.txt", str);
		writelcdcmd("vis t3,1");
	}
}
 80014d2:	b005      	add	sp, #20
 80014d4:	bd30      	pop	{r4, r5, pc}
		sprintf(str, "AQUIRE GPS:%d", statuspkt.NavPvt.numSV);
 80014d6:	4b0f      	ldr	r3, [pc, #60]	; (8001514 <lcd_time+0x94>)
 80014d8:	4668      	mov	r0, sp
 80014da:	490f      	ldr	r1, [pc, #60]	; (8001518 <lcd_time+0x98>)
 80014dc:	7eda      	ldrb	r2, [r3, #27]
 80014de:	f022 f911 	bl	8023704 <siprintf>
		setlcdtext("t3.txt", str);
 80014e2:	4669      	mov	r1, sp
 80014e4:	480d      	ldr	r0, [pc, #52]	; (800151c <lcd_time+0x9c>)
 80014e6:	f7ff ff2b 	bl	8001340 <setlcdtext>
		writelcdcmd("vis t3,1");
 80014ea:	480d      	ldr	r0, [pc, #52]	; (8001520 <lcd_time+0xa0>)
 80014ec:	f7ff ff0e 	bl	800130c <writelcdcmd>
}
 80014f0:	b005      	add	sp, #20
 80014f2:	bd30      	pop	{r4, r5, pc}
 80014f4:	2001bcd0 	.word	0x2001bcd0
 80014f8:	2001aed0 	.word	0x2001aed0
 80014fc:	2001ae80 	.word	0x2001ae80
 8001500:	08027b04 	.word	0x08027b04
 8001504:	2001aea4 	.word	0x2001aea4
 8001508:	08027b10 	.word	0x08027b10
 800150c:	20001cd9 	.word	0x20001cd9
 8001510:	08027b18 	.word	0x08027b18
 8001514:	2001adc0 	.word	0x2001adc0
 8001518:	08027b24 	.word	0x08027b24
 800151c:	08027b34 	.word	0x08027b34
 8001520:	08027b3c 	.word	0x08027b3c

08001524 <lcd_date>:

// send the date to t1.txt (assumes timeinfo is current)
void lcd_date() {

	lastday = timeinfo.tm_yday;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <lcd_date+0x24>)
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8001526:	2128      	movs	r1, #40	; 0x28
 8001528:	4a08      	ldr	r2, [pc, #32]	; (800154c <lcd_date+0x28>)
void lcd_date() {
 800152a:	b570      	push	{r4, r5, r6, lr}
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 800152c:	4c08      	ldr	r4, [pc, #32]	; (8001550 <lcd_date+0x2c>)
	lastday = timeinfo.tm_yday;
 800152e:	69de      	ldr	r6, [r3, #28]
 8001530:	4d08      	ldr	r5, [pc, #32]	; (8001554 <lcd_date+0x30>)
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8001532:	4620      	mov	r0, r4
	lastday = timeinfo.tm_yday;
 8001534:	602e      	str	r6, [r5, #0]
	strftime(buffer, sizeof(buffer), "%a %e %h %Y ", &timeinfo);
 8001536:	f022 fee7 	bl	8024308 <strftime>
	setlcdtext("t1.txt", buffer);
 800153a:	4621      	mov	r1, r4
 800153c:	4806      	ldr	r0, [pc, #24]	; (8001558 <lcd_date+0x34>)
}
 800153e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	setlcdtext("t1.txt", buffer);
 8001542:	f7ff befd 	b.w	8001340 <setlcdtext>
 8001546:	bf00      	nop
 8001548:	2001ae80 	.word	0x2001ae80
 800154c:	08027b48 	.word	0x08027b48
 8001550:	2001aea4 	.word	0x2001aea4
 8001554:	200015a0 	.word	0x200015a0
 8001558:	08027b58 	.word	0x08027b58

0800155c <lcd_showvars>:

// populate the page2 vars
lcd_showvars() {
 800155c:	b570      	push	{r4, r5, r6, lr}
	unsigned char str[96];
	unsigned long board;
	static uint16_t toggle = 0;

	switch (toggle) {
 800155e:	4c61      	ldr	r4, [pc, #388]	; (80016e4 <lcd_showvars+0x188>)
lcd_showvars() {
 8001560:	b09e      	sub	sp, #120	; 0x78
 8001562:	8823      	ldrh	r3, [r4, #0]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d81e      	bhi.n	80015a6 <lcd_showvars+0x4a>
 8001568:	e8df f003 	tbb	[pc, r3]
 800156c:	02a57c1f 	.word	0x02a57c1f
		setlcdtext("t5.txt", str);
		toggle = 3;
		break;

	case 3:
		sprintf(str, "Ver %d.%d Build:%d PCB=%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, pcb,
 8001570:	4b5d      	ldr	r3, [pc, #372]	; (80016e8 <lcd_showvars+0x18c>)
 8001572:	f242 7129 	movw	r1, #10025	; 0x2729
 8001576:	4a5d      	ldr	r2, [pc, #372]	; (80016ec <lcd_showvars+0x190>)
 8001578:	a806      	add	r0, sp, #24
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4d5c      	ldr	r5, [pc, #368]	; (80016f0 <lcd_showvars+0x194>)
 800157e:	9304      	str	r3, [sp, #16]
 8001580:	230e      	movs	r3, #14
 8001582:	6816      	ldr	r6, [r2, #0]
 8001584:	4a5b      	ldr	r2, [pc, #364]	; (80016f4 <lcd_showvars+0x198>)
 8001586:	9603      	str	r6, [sp, #12]
 8001588:	6812      	ldr	r2, [r2, #0]
 800158a:	682d      	ldr	r5, [r5, #0]
 800158c:	9201      	str	r2, [sp, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	9100      	str	r1, [sp, #0]
 8001592:	9502      	str	r5, [sp, #8]
 8001594:	4958      	ldr	r1, [pc, #352]	; (80016f8 <lcd_showvars+0x19c>)
 8001596:	f022 f8b5 	bl	8023704 <siprintf>
		STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
//		sprintf(str, "Ver %d.%d, Build:%d\\rUID=%lx %lx %lx", MAJORVERSION, MINORVERSION, BUILD, STM32_UUID[0],
//				STM32_UUID[1], STM32_UUID[2]);
		setlcdtext("t26.txt", str);
 800159a:	a906      	add	r1, sp, #24
 800159c:	4857      	ldr	r0, [pc, #348]	; (80016fc <lcd_showvars+0x1a0>)
 800159e:	f7ff fecf 	bl	8001340 <setlcdtext>
		toggle = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	8023      	strh	r3, [r4, #0]
		break;
	}
}
 80015a6:	b01e      	add	sp, #120	; 0x78
 80015a8:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80015aa:	4b55      	ldr	r3, [pc, #340]	; (8001700 <lcd_showvars+0x1a4>)
 80015ac:	a806      	add	r0, sp, #24
		sprintf(str, "%d", statuspkt.uid);
 80015ae:	4d55      	ldr	r5, [pc, #340]	; (8001704 <lcd_showvars+0x1a8>)
		sprintf(str, "%d.%d.%d.%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4955      	ldr	r1, [pc, #340]	; (8001708 <lcd_showvars+0x1ac>)
 80015b4:	0e16      	lsrs	r6, r2, #24
 80015b6:	f3c2 4307 	ubfx	r3, r2, #16, #8
 80015ba:	e9cd 3600 	strd	r3, r6, [sp]
 80015be:	f3c2 2307 	ubfx	r3, r2, #8, #8
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	f022 f89e 	bl	8023704 <siprintf>
		setlcdtext("t11.txt", str);
 80015c8:	a906      	add	r1, sp, #24
 80015ca:	4850      	ldr	r0, [pc, #320]	; (800170c <lcd_showvars+0x1b0>)
 80015cc:	f7ff feb8 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.uid);
 80015d0:	f8b5 205c 	ldrh.w	r2, [r5, #92]	; 0x5c
 80015d4:	a806      	add	r0, sp, #24
 80015d6:	494e      	ldr	r1, [pc, #312]	; (8001710 <lcd_showvars+0x1b4>)
 80015d8:	b292      	uxth	r2, r2
 80015da:	f022 f893 	bl	8023704 <siprintf>
		setlcdtext("t10.txt", str);
 80015de:	a906      	add	r1, sp, #24
 80015e0:	484c      	ldr	r0, [pc, #304]	; (8001714 <lcd_showvars+0x1b8>)
 80015e2:	f7ff fead 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.adcpktssent);
 80015e6:	f8b5 205e 	ldrh.w	r2, [r5, #94]	; 0x5e
 80015ea:	a806      	add	r0, sp, #24
 80015ec:	4948      	ldr	r1, [pc, #288]	; (8001710 <lcd_showvars+0x1b4>)
 80015ee:	b292      	uxth	r2, r2
 80015f0:	f022 f888 	bl	8023704 <siprintf>
		setlcdtext("t9.txt", str);
 80015f4:	a906      	add	r1, sp, #24
 80015f6:	4848      	ldr	r0, [pc, #288]	; (8001718 <lcd_showvars+0x1bc>)
 80015f8:	f7ff fea2 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", (globaladcavg & 0xfff));  // base
 80015fc:	4b47      	ldr	r3, [pc, #284]	; (800171c <lcd_showvars+0x1c0>)
 80015fe:	a806      	add	r0, sp, #24
 8001600:	4943      	ldr	r1, [pc, #268]	; (8001710 <lcd_showvars+0x1b4>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001608:	f022 f87c 	bl	8023704 <siprintf>
		setlcdtext("t8.txt", str);
 800160c:	a906      	add	r1, sp, #24
 800160e:	4844      	ldr	r0, [pc, #272]	; (8001720 <lcd_showvars+0x1c4>)
 8001610:	f7ff fe96 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8001614:	4b43      	ldr	r3, [pc, #268]	; (8001724 <lcd_showvars+0x1c8>)
 8001616:	a806      	add	r0, sp, #24
 8001618:	493d      	ldr	r1, [pc, #244]	; (8001710 <lcd_showvars+0x1b4>)
 800161a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800161e:	2a00      	cmp	r2, #0
 8001620:	bfb8      	it	lt
 8001622:	4252      	neglt	r2, r2
 8001624:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001628:	f022 f86c 	bl	8023704 <siprintf>
		setlcdtext("t7.txt", str);
 800162c:	a906      	add	r1, sp, #24
 800162e:	483e      	ldr	r0, [pc, #248]	; (8001728 <lcd_showvars+0x1cc>)
 8001630:	f7ff fe86 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", pgagain);	// gain
 8001634:	4b3d      	ldr	r3, [pc, #244]	; (800172c <lcd_showvars+0x1d0>)
 8001636:	a806      	add	r0, sp, #24
 8001638:	4935      	ldr	r1, [pc, #212]	; (8001710 <lcd_showvars+0x1b4>)
 800163a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800163e:	f022 f861 	bl	8023704 <siprintf>
		setlcdtext("t6.txt", str);
 8001642:	a906      	add	r1, sp, #24
 8001644:	483a      	ldr	r0, [pc, #232]	; (8001730 <lcd_showvars+0x1d4>)
 8001646:	f7ff fe7b 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.adcudpover);	// overuns
 800164a:	6faa      	ldr	r2, [r5, #120]	; 0x78
 800164c:	a806      	add	r0, sp, #24
 800164e:	4930      	ldr	r1, [pc, #192]	; (8001710 <lcd_showvars+0x1b4>)
 8001650:	f022 f858 	bl	8023704 <siprintf>
		setlcdtext("t24.txt", str);
 8001654:	a906      	add	r1, sp, #24
 8001656:	4837      	ldr	r0, [pc, #220]	; (8001734 <lcd_showvars+0x1d8>)
 8001658:	f7ff fe72 	bl	8001340 <setlcdtext>
		toggle = 1;
 800165c:	2301      	movs	r3, #1
 800165e:	8023      	strh	r3, [r4, #0]
}
 8001660:	b01e      	add	sp, #120	; 0x78
 8001662:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.NavPvt.numSV);	// satellites
 8001664:	4d27      	ldr	r5, [pc, #156]	; (8001704 <lcd_showvars+0x1a8>)
 8001666:	a806      	add	r0, sp, #24
 8001668:	4929      	ldr	r1, [pc, #164]	; (8001710 <lcd_showvars+0x1b4>)
 800166a:	7eea      	ldrb	r2, [r5, #27]
 800166c:	f022 f84a 	bl	8023704 <siprintf>
		setlcdtext("t0.txt", str);
 8001670:	a906      	add	r1, sp, #24
 8001672:	4831      	ldr	r0, [pc, #196]	; (8001738 <lcd_showvars+0x1dc>)
 8001674:	f7ff fe64 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.lat);	// latitude
 8001678:	6a2a      	ldr	r2, [r5, #32]
 800167a:	a806      	add	r0, sp, #24
 800167c:	4924      	ldr	r1, [pc, #144]	; (8001710 <lcd_showvars+0x1b4>)
 800167e:	f022 f841 	bl	8023704 <siprintf>
		setlcdtext("t1.txt", str);
 8001682:	a906      	add	r1, sp, #24
 8001684:	482d      	ldr	r0, [pc, #180]	; (800173c <lcd_showvars+0x1e0>)
 8001686:	f7ff fe5b 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.lon);	// longtitude
 800168a:	69ea      	ldr	r2, [r5, #28]
 800168c:	a806      	add	r0, sp, #24
 800168e:	4920      	ldr	r1, [pc, #128]	; (8001710 <lcd_showvars+0x1b4>)
 8001690:	f022 f838 	bl	8023704 <siprintf>
		setlcdtext("t2.txt", str);
 8001694:	a906      	add	r1, sp, #24
 8001696:	482a      	ldr	r0, [pc, #168]	; (8001740 <lcd_showvars+0x1e4>)
 8001698:	f7ff fe52 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.NavPvt.height);	// height
 800169c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800169e:	a806      	add	r0, sp, #24
 80016a0:	491b      	ldr	r1, [pc, #108]	; (8001710 <lcd_showvars+0x1b4>)
 80016a2:	f022 f82f 	bl	8023704 <siprintf>
		setlcdtext("t3.txt", str);
 80016a6:	a906      	add	r1, sp, #24
 80016a8:	4826      	ldr	r0, [pc, #152]	; (8001744 <lcd_showvars+0x1e8>)
 80016aa:	f7ff fe49 	bl	8001340 <setlcdtext>
		toggle = 2;
 80016ae:	2302      	movs	r3, #2
 80016b0:	8023      	strh	r3, [r4, #0]
}
 80016b2:	b01e      	add	sp, #120	; 0x78
 80016b4:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 80016b6:	4d13      	ldr	r5, [pc, #76]	; (8001704 <lcd_showvars+0x1a8>)
 80016b8:	a806      	add	r0, sp, #24
 80016ba:	4915      	ldr	r1, [pc, #84]	; (8001710 <lcd_showvars+0x1b4>)
 80016bc:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 80016be:	f022 f821 	bl	8023704 <siprintf>
		setlcdtext("t4.txt", str);
 80016c2:	a906      	add	r1, sp, #24
 80016c4:	4820      	ldr	r0, [pc, #128]	; (8001748 <lcd_showvars+0x1ec>)
 80016c6:	f7ff fe3b 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", statuspkt.sysuptime);	// system up time
 80016ca:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80016cc:	a806      	add	r0, sp, #24
 80016ce:	4910      	ldr	r1, [pc, #64]	; (8001710 <lcd_showvars+0x1b4>)
 80016d0:	f022 f818 	bl	8023704 <siprintf>
		setlcdtext("t5.txt", str);
 80016d4:	a906      	add	r1, sp, #24
 80016d6:	481d      	ldr	r0, [pc, #116]	; (800174c <lcd_showvars+0x1f0>)
 80016d8:	f7ff fe32 	bl	8001340 <setlcdtext>
		toggle = 3;
 80016dc:	2303      	movs	r3, #3
 80016de:	8023      	strh	r3, [r4, #0]
}
 80016e0:	b01e      	add	sp, #120	; 0x78
 80016e2:	bd70      	pop	{r4, r5, r6, pc}
 80016e4:	20001a16 	.word	0x20001a16
 80016e8:	1ff0f428 	.word	0x1ff0f428
 80016ec:	1ff0f424 	.word	0x1ff0f424
 80016f0:	1ff0f420 	.word	0x1ff0f420
 80016f4:	2001ae7c 	.word	0x2001ae7c
 80016f8:	08027bc0 	.word	0x08027bc0
 80016fc:	08027bec 	.word	0x08027bec
 8001700:	2001b260 	.word	0x2001b260
 8001704:	2001adc0 	.word	0x2001adc0
 8001708:	08027b60 	.word	0x08027b60
 800170c:	08027b70 	.word	0x08027b70
 8001710:	08027c24 	.word	0x08027c24
 8001714:	08027b78 	.word	0x08027b78
 8001718:	08027b80 	.word	0x08027b80
 800171c:	200006ec 	.word	0x200006ec
 8001720:	08027b88 	.word	0x08027b88
 8001724:	20000740 	.word	0x20000740
 8001728:	08027b90 	.word	0x08027b90
 800172c:	20001cc4 	.word	0x20001cc4
 8001730:	08027b98 	.word	0x08027b98
 8001734:	08027ba0 	.word	0x08027ba0
 8001738:	08027b10 	.word	0x08027b10
 800173c:	08027b58 	.word	0x08027b58
 8001740:	08027ba8 	.word	0x08027ba8
 8001744:	08027b34 	.word	0x08027b34
 8001748:	08027bb0 	.word	0x08027bb0
 800174c:	08027bb8 	.word	0x08027bb8

08001750 <lcd_trigcharts>:

// display / refresh  the entire trigger and noise chart
lcd_trigcharts() {
 8001750:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	trigvec[i] = i % 120;
}
#endif

// refresh the labels as pior page queued commands can clobber them
	setlcdtext("t3.txt", "Triggers");
 8001754:	4931      	ldr	r1, [pc, #196]	; (800181c <lcd_trigcharts+0xcc>)
lcd_trigcharts() {
 8001756:	b089      	sub	sp, #36	; 0x24
	setlcdtext("t3.txt", "Triggers");
 8001758:	4831      	ldr	r0, [pc, #196]	; (8001820 <lcd_trigcharts+0xd0>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
	setlcdtext("t2.txt", str);

//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
	buffi = trigindex;
 800175a:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	setlcdtext("t3.txt", "Triggers");
 800175e:	f7ff fdef 	bl	8001340 <setlcdtext>
	setlcdtext("t18.txt", "Triggers");
 8001762:	492e      	ldr	r1, [pc, #184]	; (800181c <lcd_trigcharts+0xcc>)
 8001764:	482f      	ldr	r0, [pc, #188]	; (8001824 <lcd_trigcharts+0xd4>)
 8001766:	f7ff fdeb 	bl	8001340 <setlcdtext>
	setlcdtext("t4.txt", "Noise");
 800176a:	492f      	ldr	r1, [pc, #188]	; (8001828 <lcd_trigcharts+0xd8>)
 800176c:	482f      	ldr	r0, [pc, #188]	; (800182c <lcd_trigcharts+0xdc>)
 800176e:	f7ff fde7 	bl	8001340 <setlcdtext>
	setlcdtext("t1.txt", "Noise");
 8001772:	492d      	ldr	r1, [pc, #180]	; (8001828 <lcd_trigcharts+0xd8>)
 8001774:	482e      	ldr	r0, [pc, #184]	; (8001830 <lcd_trigcharts+0xe0>)
 8001776:	f7ff fde3 	bl	8001340 <setlcdtext>
	sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 800177a:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <lcd_trigcharts+0xe4>)
 800177c:	492e      	ldr	r1, [pc, #184]	; (8001838 <lcd_trigcharts+0xe8>)
 800177e:	4668      	mov	r0, sp
 8001780:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8001782:	f021 ffbf 	bl	8023704 <siprintf>
	setlcdtext("t0.txt", str);
 8001786:	4669      	mov	r1, sp
 8001788:	482c      	ldr	r0, [pc, #176]	; (800183c <lcd_trigcharts+0xec>)
 800178a:	f7ff fdd9 	bl	8001340 <setlcdtext>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 800178e:	4b2c      	ldr	r3, [pc, #176]	; (8001840 <lcd_trigcharts+0xf0>)
 8001790:	4929      	ldr	r1, [pc, #164]	; (8001838 <lcd_trigcharts+0xe8>)
 8001792:	4668      	mov	r0, sp
 8001794:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001798:	4f2a      	ldr	r7, [pc, #168]	; (8001844 <lcd_trigcharts+0xf4>)
 800179a:	2a00      	cmp	r2, #0
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 2)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 800179c:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8001860 <lcd_trigcharts+0x110>
 80017a0:	4e29      	ldr	r6, [pc, #164]	; (8001848 <lcd_trigcharts+0xf8>)
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 80017a2:	bfb8      	it	lt
 80017a4:	4252      	neglt	r2, r2
		writelcdcmd(str);
		osDelay(15);

		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 80017a6:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8001864 <lcd_trigcharts+0x114>
	sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 80017aa:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80017ae:	f021 ffa9 	bl	8023704 <siprintf>
	setlcdtext("t2.txt", str);
 80017b2:	4669      	mov	r1, sp
 80017b4:	4825      	ldr	r0, [pc, #148]	; (800184c <lcd_trigcharts+0xfc>)
 80017b6:	f7ff fdc3 	bl	8001340 <setlcdtext>
	writelcdcmd("b2.bco=123" /*23275*/);		// dark grey
 80017ba:	4825      	ldr	r0, [pc, #148]	; (8001850 <lcd_trigcharts+0x100>)
 80017bc:	f7ff fda6 	bl	800130c <writelcdcmd>
	buffi = trigindex;
 80017c0:	4b24      	ldr	r3, [pc, #144]	; (8001854 <lcd_trigcharts+0x104>)
 80017c2:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
 80017c4:	e01c      	b.n	8001800 <lcd_trigcharts+0xb0>
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 80017c6:	f819 2004 	ldrb.w	r2, [r9, r4]
 80017ca:	f021 ff9b 	bl	8023704 <siprintf>
		writelcdcmd(str);
 80017ce:	4668      	mov	r0, sp
 80017d0:	f7ff fd9c 	bl	800130c <writelcdcmd>
		osDelay(15);
 80017d4:	200f      	movs	r0, #15
 80017d6:	f012 f8b7 	bl	8013948 <osDelay>
		sprintf(str, "add 5,0,%d", noisevec[buffi]);
 80017da:	f818 2004 	ldrb.w	r2, [r8, r4]
 80017de:	491e      	ldr	r1, [pc, #120]	; (8001858 <lcd_trigcharts+0x108>)
 80017e0:	4668      	mov	r0, sp
 80017e2:	f021 ff8f 	bl	8023704 <siprintf>
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 80017e6:	3401      	adds	r4, #1
		writelcdcmd(str);
 80017e8:	4668      	mov	r0, sp
 80017ea:	f7ff fd8f 	bl	800130c <writelcdcmd>
		osDelay(15);
 80017ee:	200f      	movs	r0, #15
 80017f0:	f012 f8aa 	bl	8013948 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 80017f4:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 80017f8:	bfc8      	it	gt
 80017fa:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 80017fc:	3d01      	subs	r5, #1
 80017fe:	d007      	beq.n	8001810 <lcd_trigcharts+0xc0>
		if (our_currentpage != 2)		// impatient user
 8001800:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", trigvec[buffi]);
 8001802:	4631      	mov	r1, r6
 8001804:	4668      	mov	r0, sp
		if (our_currentpage != 2)		// impatient user
 8001806:	2b02      	cmp	r3, #2
 8001808:	d0dd      	beq.n	80017c6 <lcd_trigcharts+0x76>
	}
//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 800180a:	b009      	add	sp, #36	; 0x24
 800180c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8001810:	4812      	ldr	r0, [pc, #72]	; (800185c <lcd_trigcharts+0x10c>)
 8001812:	f7ff fd7b 	bl	800130c <writelcdcmd>
}
 8001816:	b009      	add	sp, #36	; 0x24
 8001818:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800181c:	08027bf4 	.word	0x08027bf4
 8001820:	08027b34 	.word	0x08027b34
 8001824:	08027c00 	.word	0x08027c00
 8001828:	08027c08 	.word	0x08027c08
 800182c:	08027bb0 	.word	0x08027bb0
 8001830:	08027b58 	.word	0x08027b58
 8001834:	2001adc0 	.word	0x2001adc0
 8001838:	08027c24 	.word	0x08027c24
 800183c:	08027b10 	.word	0x08027b10
 8001840:	20000740 	.word	0x20000740
 8001844:	20001824 	.word	0x20001824
 8001848:	08027c1c 	.word	0x08027c1c
 800184c:	08027ba8 	.word	0x08027ba8
 8001850:	08027c10 	.word	0x08027c10
 8001854:	20001a18 	.word	0x20001a18
 8001858:	08027c28 	.word	0x08027c28
 800185c:	08027c34 	.word	0x08027c34
 8001860:	20001a1c 	.word	0x20001a1c
 8001864:	20001644 	.word	0x20001644

08001868 <lcd_trigplot>:

// called at regular intervals to add a point to the display
// update lcd trigger and noise plot memory,
// the page display may not be showing  ( 120 pix height)
lcd_trigplot() {
 8001868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int val;
	static uint32_t lasttrig;
	unsigned char str[32];

// process the triggers
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 800186c:	493c      	ldr	r1, [pc, #240]	; (8001960 <lcd_trigplot+0xf8>)
lcd_trigplot() {
 800186e:	b088      	sub	sp, #32
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8001870:	4d3c      	ldr	r5, [pc, #240]	; (8001964 <lcd_trigplot+0xfc>)
	if (val >= 120)
		val = 119;		// max Y
	trigvec[trigindex] = val;

// process the noise
	val = abs(meanwindiff) & 0xfff;
 8001872:	4e3d      	ldr	r6, [pc, #244]	; (8001968 <lcd_trigplot+0x100>)
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 8001874:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001876:	6808      	ldr	r0, [r1, #0]
	val = abs(meanwindiff) & 0xfff;
 8001878:	f9b6 3000 	ldrsh.w	r3, [r6]
	val = statuspkt.trigcount - lasttrig;	// difference in trigs since last time
 800187c:	1a12      	subs	r2, r2, r0

	if (val >= 120)
		val = 119;		// max Y
	noisevec[trigindex] = val;

	if (our_currentpage == 2) {		// if currently displaying on LCD
 800187e:	f8df c128 	ldr.w	ip, [pc, #296]	; 80019a8 <lcd_trigplot+0x140>
	val = abs(meanwindiff) & 0xfff;
 8001882:	2b00      	cmp	r3, #0
	lasttrig = statuspkt.trigcount;
 8001884:	f8d5 e07c 	ldr.w	lr, [r5, #124]	; 0x7c
	val = val * 32;		// scale up: n pixels per trigger
 8001888:	ea4f 1242 	mov.w	r2, r2, lsl #5
	trigvec[trigindex] = val;
 800188c:	4c37      	ldr	r4, [pc, #220]	; (800196c <lcd_trigplot+0x104>)
	val = abs(meanwindiff) & 0xfff;
 800188e:	bfb8      	it	lt
 8001890:	425b      	neglt	r3, r3
	if (our_currentpage == 2) {		// if currently displaying on LCD
 8001892:	f89c c000 	ldrb.w	ip, [ip]
	trigvec[trigindex] = val;
 8001896:	2a77      	cmp	r2, #119	; 0x77
 8001898:	6820      	ldr	r0, [r4, #0]
	val = abs(meanwindiff) & 0xfff;
 800189a:	f3c3 030b 	ubfx	r3, r3, #0, #12
	trigvec[trigindex] = val;
 800189e:	f8df 810c 	ldr.w	r8, [pc, #268]	; 80019ac <lcd_trigplot+0x144>
 80018a2:	bfa8      	it	ge
 80018a4:	2277      	movge	r2, #119	; 0x77
	noisevec[trigindex] = val;
 80018a6:	4f32      	ldr	r7, [pc, #200]	; (8001970 <lcd_trigplot+0x108>)
 80018a8:	2b77      	cmp	r3, #119	; 0x77
	lasttrig = statuspkt.trigcount;
 80018aa:	f8c1 e000 	str.w	lr, [r1]
	trigvec[trigindex] = val;
 80018ae:	f808 2000 	strb.w	r2, [r8, r0]
	noisevec[trigindex] = val;
 80018b2:	bfa8      	it	ge
 80018b4:	2377      	movge	r3, #119	; 0x77
	if (our_currentpage == 2) {		// if currently displaying on LCD
 80018b6:	f1bc 0f02 	cmp.w	ip, #2
	noisevec[trigindex] = val;
 80018ba:	543b      	strb	r3, [r7, r0]
	if (our_currentpage == 2) {		// if currently displaying on LCD
 80018bc:	d00c      	beq.n	80018d8 <lcd_trigplot+0x70>
		// bring chart labels to the front
		writelcdcmd("vis t3,1");
		writelcdcmd("vis t4,1");
	}

	trigindex++;
 80018be:	3001      	adds	r0, #1
	if (trigindex >= LCDXPIXELS)
 80018c0:	f5b0 7ff0 	cmp.w	r0, #480	; 0x1e0
 80018c4:	da03      	bge.n	80018ce <lcd_trigplot+0x66>
	trigindex++;
 80018c6:	6020      	str	r0, [r4, #0]
		trigindex = 0;
}
 80018c8:	b008      	add	sp, #32
 80018ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		trigindex = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	6023      	str	r3, [r4, #0]
}
 80018d2:	b008      	add	sp, #32
 80018d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		setlcdtext("t3.txt", "Triggers");
 80018d8:	4926      	ldr	r1, [pc, #152]	; (8001974 <lcd_trigplot+0x10c>)
 80018da:	4827      	ldr	r0, [pc, #156]	; (8001978 <lcd_trigplot+0x110>)
 80018dc:	f7ff fd30 	bl	8001340 <setlcdtext>
		setlcdtext("t18.txt", "Triggers");
 80018e0:	4924      	ldr	r1, [pc, #144]	; (8001974 <lcd_trigplot+0x10c>)
 80018e2:	4826      	ldr	r0, [pc, #152]	; (800197c <lcd_trigplot+0x114>)
 80018e4:	f7ff fd2c 	bl	8001340 <setlcdtext>
		setlcdtext("t4.txt", "Noise");
 80018e8:	4925      	ldr	r1, [pc, #148]	; (8001980 <lcd_trigplot+0x118>)
 80018ea:	4826      	ldr	r0, [pc, #152]	; (8001984 <lcd_trigplot+0x11c>)
 80018ec:	f7ff fd28 	bl	8001340 <setlcdtext>
		setlcdtext("t1.txt", "Noise");
 80018f0:	4923      	ldr	r1, [pc, #140]	; (8001980 <lcd_trigplot+0x118>)
 80018f2:	4825      	ldr	r0, [pc, #148]	; (8001988 <lcd_trigplot+0x120>)
 80018f4:	f7ff fd24 	bl	8001340 <setlcdtext>
		sprintf(str, "add 2,0,%d", trigvec[trigindex]);
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	4924      	ldr	r1, [pc, #144]	; (800198c <lcd_trigplot+0x124>)
 80018fc:	4668      	mov	r0, sp
 80018fe:	f818 2003 	ldrb.w	r2, [r8, r3]
 8001902:	f021 feff 	bl	8023704 <siprintf>
		writelcdcmd(str);
 8001906:	4668      	mov	r0, sp
 8001908:	f7ff fd00 	bl	800130c <writelcdcmd>
		sprintf(str, "add 5,0,%d", noisevec[trigindex]);
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	4920      	ldr	r1, [pc, #128]	; (8001990 <lcd_trigplot+0x128>)
 8001910:	4668      	mov	r0, sp
 8001912:	5cfa      	ldrb	r2, [r7, r3]
 8001914:	f021 fef6 	bl	8023704 <siprintf>
		writelcdcmd(str);
 8001918:	4668      	mov	r0, sp
 800191a:	f7ff fcf7 	bl	800130c <writelcdcmd>
		sprintf(str, "%d", statuspkt.trigcount);	// trigger count
 800191e:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001920:	491c      	ldr	r1, [pc, #112]	; (8001994 <lcd_trigplot+0x12c>)
 8001922:	4668      	mov	r0, sp
 8001924:	f021 feee 	bl	8023704 <siprintf>
		setlcdtext("t0.txt", str);
 8001928:	4669      	mov	r1, sp
 800192a:	481b      	ldr	r0, [pc, #108]	; (8001998 <lcd_trigplot+0x130>)
 800192c:	f7ff fd08 	bl	8001340 <setlcdtext>
		sprintf(str, "%d", abs(meanwindiff) & 0xfff);  // noise
 8001930:	f9b6 2000 	ldrsh.w	r2, [r6]
 8001934:	4917      	ldr	r1, [pc, #92]	; (8001994 <lcd_trigplot+0x12c>)
 8001936:	4668      	mov	r0, sp
 8001938:	2a00      	cmp	r2, #0
 800193a:	bfb8      	it	lt
 800193c:	4252      	neglt	r2, r2
 800193e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001942:	f021 fedf 	bl	8023704 <siprintf>
		setlcdtext("t2.txt", str);
 8001946:	4669      	mov	r1, sp
 8001948:	4814      	ldr	r0, [pc, #80]	; (800199c <lcd_trigplot+0x134>)
 800194a:	f7ff fcf9 	bl	8001340 <setlcdtext>
		writelcdcmd("vis t3,1");
 800194e:	4814      	ldr	r0, [pc, #80]	; (80019a0 <lcd_trigplot+0x138>)
 8001950:	f7ff fcdc 	bl	800130c <writelcdcmd>
		writelcdcmd("vis t4,1");
 8001954:	4813      	ldr	r0, [pc, #76]	; (80019a4 <lcd_trigplot+0x13c>)
 8001956:	f7ff fcd9 	bl	800130c <writelcdcmd>
 800195a:	6820      	ldr	r0, [r4, #0]
 800195c:	e7af      	b.n	80018be <lcd_trigplot+0x56>
 800195e:	bf00      	nop
 8001960:	200015a8 	.word	0x200015a8
 8001964:	2001adc0 	.word	0x2001adc0
 8001968:	20000740 	.word	0x20000740
 800196c:	20001a18 	.word	0x20001a18
 8001970:	20001644 	.word	0x20001644
 8001974:	08027bf4 	.word	0x08027bf4
 8001978:	08027b34 	.word	0x08027b34
 800197c:	08027c00 	.word	0x08027c00
 8001980:	08027c08 	.word	0x08027c08
 8001984:	08027bb0 	.word	0x08027bb0
 8001988:	08027b58 	.word	0x08027b58
 800198c:	08027c1c 	.word	0x08027c1c
 8001990:	08027c28 	.word	0x08027c28
 8001994:	08027c24 	.word	0x08027c24
 8001998:	08027b10 	.word	0x08027b10
 800199c:	08027ba8 	.word	0x08027ba8
 80019a0:	08027b3c 	.word	0x08027b3c
 80019a4:	08027c44 	.word	0x08027c44
 80019a8:	20001824 	.word	0x20001824
 80019ac:	20001a1c 	.word	0x20001a1c

080019b0 <lcd_presscharts>:

/// PRESSURE //////////////
// display / refresh  the entire pressure chart
lcd_presscharts() {
 80019b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i, buffi;
	unsigned char str[32];

// refresh the labels as pior page queued commands can clobber them
	setlcdtext("t3.txt", "Pressure");
 80019b4:	4920      	ldr	r1, [pc, #128]	; (8001a38 <lcd_presscharts+0x88>)
lcd_presscharts() {
 80019b6:	b088      	sub	sp, #32
	setlcdtext("t3.txt", "Pressure");
 80019b8:	4820      	ldr	r0, [pc, #128]	; (8001a3c <lcd_presscharts+0x8c>)
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
	setlcdtext("t0.txt", str);

//	writelcdcmd("tsw b2,1");	// enable touch controls
	writelcdcmd("b2.bco=123");		// normal grey
	buffi = pressindex;
 80019ba:	f44f 75f0 	mov.w	r5, #480	; 0x1e0
	setlcdtext("t3.txt", "Pressure");
 80019be:	f7ff fcbf 	bl	8001340 <setlcdtext>
	setlcdtext("t18.txt", "Pressure");
 80019c2:	491d      	ldr	r1, [pc, #116]	; (8001a38 <lcd_presscharts+0x88>)
 80019c4:	481e      	ldr	r0, [pc, #120]	; (8001a40 <lcd_presscharts+0x90>)
 80019c6:	f7ff fcbb 	bl	8001340 <setlcdtext>
	sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 80019ca:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <lcd_presscharts+0x94>)
 80019cc:	4a1e      	ldr	r2, [pc, #120]	; (8001a48 <lcd_presscharts+0x98>)
 80019ce:	4668      	mov	r0, sp
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6812      	ldr	r2, [r2, #0]
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	491d      	ldr	r1, [pc, #116]	; (8001a4c <lcd_presscharts+0x9c>)
 80019d8:	f021 fe94 	bl	8023704 <siprintf>
	setlcdtext("t0.txt", str);
 80019dc:	4669      	mov	r1, sp
 80019de:	481c      	ldr	r0, [pc, #112]	; (8001a50 <lcd_presscharts+0xa0>)
 80019e0:	f7ff fcae 	bl	8001340 <setlcdtext>
	writelcdcmd("b2.bco=123");		// normal grey
 80019e4:	481b      	ldr	r0, [pc, #108]	; (8001a54 <lcd_presscharts+0xa4>)
 80019e6:	f7ff fc91 	bl	800130c <writelcdcmd>
	buffi = pressindex;
 80019ea:	4b1b      	ldr	r3, [pc, #108]	; (8001a58 <lcd_presscharts+0xa8>)
 80019ec:	4f1b      	ldr	r7, [pc, #108]	; (8001a5c <lcd_presscharts+0xac>)
 80019ee:	681c      	ldr	r4, [r3, #0]
	for (i = 0; i < LCDXPIXELS; i++) {
		if (our_currentpage != 3)		// impatient user
			return;
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 80019f0:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8001a68 <lcd_presscharts+0xb8>
 80019f4:	4e1a      	ldr	r6, [pc, #104]	; (8001a60 <lcd_presscharts+0xb0>)
 80019f6:	e010      	b.n	8001a1a <lcd_presscharts+0x6a>
 80019f8:	f818 2004 	ldrb.w	r2, [r8, r4]
		writelcdcmd(str);
		osDelay(15);

		buffi++;
 80019fc:	3401      	adds	r4, #1
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 80019fe:	f021 fe81 	bl	8023704 <siprintf>
		writelcdcmd(str);
 8001a02:	4668      	mov	r0, sp
 8001a04:	f7ff fc82 	bl	800130c <writelcdcmd>
		osDelay(15);
 8001a08:	200f      	movs	r0, #15
 8001a0a:	f011 ff9d 	bl	8013948 <osDelay>
		if (buffi > LCDXPIXELS)
			buffi = 0;
 8001a0e:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
 8001a12:	bfc8      	it	gt
 8001a14:	2400      	movgt	r4, #0
	for (i = 0; i < LCDXPIXELS; i++) {
 8001a16:	3d01      	subs	r5, #1
 8001a18:	d007      	beq.n	8001a2a <lcd_presscharts+0x7a>
		if (our_currentpage != 3)		// impatient user
 8001a1a:	783b      	ldrb	r3, [r7, #0]
		sprintf(str, "add 2,0,%d", pressvec[buffi]);
 8001a1c:	4631      	mov	r1, r6
 8001a1e:	4668      	mov	r0, sp
		if (our_currentpage != 3)		// impatient user
 8001a20:	2b03      	cmp	r3, #3
 8001a22:	d0e9      	beq.n	80019f8 <lcd_presscharts+0x48>
	}
//	writelcdcmd("tsw b2,0");	// disable touch controls
	writelcdcmd("b2.bco=63422");		// normal grey
}
 8001a24:	b008      	add	sp, #32
 8001a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	writelcdcmd("b2.bco=63422");		// normal grey
 8001a2a:	480e      	ldr	r0, [pc, #56]	; (8001a64 <lcd_presscharts+0xb4>)
 8001a2c:	f7ff fc6e 	bl	800130c <writelcdcmd>
}
 8001a30:	b008      	add	sp, #32
 8001a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a36:	bf00      	nop
 8001a38:	08027c50 	.word	0x08027c50
 8001a3c:	08027b34 	.word	0x08027b34
 8001a40:	08027c00 	.word	0x08027c00
 8001a44:	2001bd6c 	.word	0x2001bd6c
 8001a48:	2001bd68 	.word	0x2001bd68
 8001a4c:	08027c5c 	.word	0x08027c5c
 8001a50:	08027b10 	.word	0x08027b10
 8001a54:	08027c10 	.word	0x08027c10
 8001a58:	20001828 	.word	0x20001828
 8001a5c:	20001824 	.word	0x20001824
 8001a60:	08027c1c 	.word	0x08027c1c
 8001a64:	08027c34 	.word	0x08027c34
 8001a68:	2000182c 	.word	0x2000182c

08001a6c <lcd_pressplot>:

// called at regular intervals to add a point to the display
// update lcd pressure memory,
// the page display may not be showing  (240 pix height)
lcd_pressplot() {
 8001a6c:	b570      	push	{r4, r5, r6, lr}
	volatile int p, pf, val;
	unsigned char str[32];

	p = pressure;
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a6e:	4d2c      	ldr	r5, [pc, #176]	; (8001b20 <lcd_pressplot+0xb4>)
lcd_pressplot() {
 8001a70:	b08c      	sub	sp, #48	; 0x30
	p = pressure;
 8001a72:	4c2c      	ldr	r4, [pc, #176]	; (8001b24 <lcd_pressplot+0xb8>)

	p = pressure * 1000 + pf;
 8001a74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a78:	682a      	ldr	r2, [r5, #0]
	p = pressure;
 8001a7a:	6823      	ldr	r3, [r4, #0]
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a7c:	0892      	lsrs	r2, r2, #2
	if (p < 93000)
 8001a7e:	492a      	ldr	r1, [pc, #168]	; (8001b28 <lcd_pressplot+0xbc>)
	p = pressure;
 8001a80:	9301      	str	r3, [sp, #4]
	pf = pressfrac >> 2;		// frac base was in quarters
 8001a82:	9202      	str	r2, [sp, #8]
	p = pressure * 1000 + pf;
 8001a84:	9a02      	ldr	r2, [sp, #8]
 8001a86:	fb00 2303 	mla	r3, r0, r3, r2
 8001a8a:	9301      	str	r3, [sp, #4]
	if (p < 93000)
 8001a8c:	9b01      	ldr	r3, [sp, #4]
 8001a8e:	428b      	cmp	r3, r1
 8001a90:	dc01      	bgt.n	8001a96 <lcd_pressplot+0x2a>
		p = 93000;		// 93 HPa
 8001a92:	4b26      	ldr	r3, [pc, #152]	; (8001b2c <lcd_pressplot+0xc0>)
 8001a94:	9301      	str	r3, [sp, #4]
	if (p > 103000)
 8001a96:	9a01      	ldr	r2, [sp, #4]
 8001a98:	4b25      	ldr	r3, [pc, #148]	; (8001b30 <lcd_pressplot+0xc4>)
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	dd00      	ble.n	8001aa0 <lcd_pressplot+0x34>
		p - 103000;		// 103 HPa
 8001a9e:	9b01      	ldr	r3, [sp, #4]

	p = p - 93000;
 8001aa0:	9901      	ldr	r1, [sp, #4]
 8001aa2:	4b24      	ldr	r3, [pc, #144]	; (8001b34 <lcd_pressplot+0xc8>)
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8001aa4:	4a24      	ldr	r2, [pc, #144]	; (8001b38 <lcd_pressplot+0xcc>)
	p = p - 93000;
 8001aa6:	440b      	add	r3, r1
 8001aa8:	9301      	str	r3, [sp, #4]
	val = p / (10000 / 240);		// scale for 240 Y steps on chart
 8001aaa:	9b01      	ldr	r3, [sp, #4]
 8001aac:	fb82 1203 	smull	r1, r2, r2, r3
 8001ab0:	17db      	asrs	r3, r3, #31
 8001ab2:	ebc3 1322 	rsb	r3, r3, r2, asr #4
 8001ab6:	9303      	str	r3, [sp, #12]

//	printf("pressure for LCD %d", val);

//	val = rand() & 0xFF;  // 0 - 255

	if (val < 0)
 8001ab8:	9b03      	ldr	r3, [sp, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	da01      	bge.n	8001ac2 <lcd_pressplot+0x56>
		val = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	9303      	str	r3, [sp, #12]
	if (val >= 240)
 8001ac2:	9b03      	ldr	r3, [sp, #12]
 8001ac4:	2bef      	cmp	r3, #239	; 0xef
 8001ac6:	dd01      	ble.n	8001acc <lcd_pressplot+0x60>
		val = 239;		// max Y
 8001ac8:	23ef      	movs	r3, #239	; 0xef
 8001aca:	9303      	str	r3, [sp, #12]
	pressvec[pressindex] = val;

	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001acc:	491b      	ldr	r1, [pc, #108]	; (8001b3c <lcd_pressplot+0xd0>)
	pressvec[pressindex] = val;
 8001ace:	9a03      	ldr	r2, [sp, #12]
 8001ad0:	4e1b      	ldr	r6, [pc, #108]	; (8001b40 <lcd_pressplot+0xd4>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001ad2:	7809      	ldrb	r1, [r1, #0]
	pressvec[pressindex] = val;
 8001ad4:	6833      	ldr	r3, [r6, #0]
 8001ad6:	481b      	ldr	r0, [pc, #108]	; (8001b44 <lcd_pressplot+0xd8>)
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001ad8:	2903      	cmp	r1, #3
	pressvec[pressindex] = val;
 8001ada:	54c2      	strb	r2, [r0, r3]
	if (our_currentpage == 3) {		// if currently displaying on LCD
 8001adc:	d007      	beq.n	8001aee <lcd_pressplot+0x82>

		// bring chart labels to the front
		writelcdcmd("vis t3,1");
	}

	pressindex++;
 8001ade:	3301      	adds	r3, #1
	if (pressindex >= LCDXPIXELS)
 8001ae0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
		pressindex = 0;
 8001ae4:	bfa8      	it	ge
 8001ae6:	2300      	movge	r3, #0
 8001ae8:	6033      	str	r3, [r6, #0]
}
 8001aea:	b00c      	add	sp, #48	; 0x30
 8001aec:	bd70      	pop	{r4, r5, r6, pc}
		sprintf(str, "add 2,0,%d", pressvec[pressindex]);
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	4915      	ldr	r1, [pc, #84]	; (8001b48 <lcd_pressplot+0xdc>)
 8001af2:	a804      	add	r0, sp, #16
 8001af4:	f021 fe06 	bl	8023704 <siprintf>
		writelcdcmd(str);
 8001af8:	a804      	add	r0, sp, #16
 8001afa:	f7ff fc07 	bl	800130c <writelcdcmd>
		sprintf(str, "%d.%03d kPa", pressure, pressfrac >> 2);	// pressure
 8001afe:	682b      	ldr	r3, [r5, #0]
 8001b00:	6822      	ldr	r2, [r4, #0]
 8001b02:	a804      	add	r0, sp, #16
 8001b04:	089b      	lsrs	r3, r3, #2
 8001b06:	4911      	ldr	r1, [pc, #68]	; (8001b4c <lcd_pressplot+0xe0>)
 8001b08:	f021 fdfc 	bl	8023704 <siprintf>
		setlcdtext("t0.txt", str);
 8001b0c:	a904      	add	r1, sp, #16
 8001b0e:	4810      	ldr	r0, [pc, #64]	; (8001b50 <lcd_pressplot+0xe4>)
 8001b10:	f7ff fc16 	bl	8001340 <setlcdtext>
		writelcdcmd("vis t3,1");
 8001b14:	480f      	ldr	r0, [pc, #60]	; (8001b54 <lcd_pressplot+0xe8>)
 8001b16:	f7ff fbf9 	bl	800130c <writelcdcmd>
 8001b1a:	6833      	ldr	r3, [r6, #0]
 8001b1c:	e7df      	b.n	8001ade <lcd_pressplot+0x72>
 8001b1e:	bf00      	nop
 8001b20:	2001bd6c 	.word	0x2001bd6c
 8001b24:	2001bd68 	.word	0x2001bd68
 8001b28:	00016b47 	.word	0x00016b47
 8001b2c:	00016b48 	.word	0x00016b48
 8001b30:	00019258 	.word	0x00019258
 8001b34:	fffe94b8 	.word	0xfffe94b8
 8001b38:	63e7063f 	.word	0x63e7063f
 8001b3c:	20001824 	.word	0x20001824
 8001b40:	20001828 	.word	0x20001828
 8001b44:	2000182c 	.word	0x2000182c
 8001b48:	08027c1c 	.word	0x08027c1c
 8001b4c:	08027c5c 	.word	0x08027c5c
 8001b50:	08027b10 	.word	0x08027b10
 8001b54:	08027b3c 	.word	0x08027b3c

08001b58 <lcd_controls>:

// refresh the entire control page on the lcd
lcd_controls() {
 8001b58:	b500      	push	{lr}
	unsigned char str[48];

	osDelay(100);
 8001b5a:	2064      	movs	r0, #100	; 0x64
lcd_controls() {
 8001b5c:	b08d      	sub	sp, #52	; 0x34
	osDelay(100);
 8001b5e:	f011 fef3 	bl	8013948 <osDelay>
	if (our_currentpage == 4) {		// if currently displaying on LCD
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <lcd_controls+0x48>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b04      	cmp	r3, #4
 8001b68:	d002      	beq.n	8001b70 <lcd_controls+0x18>
//	sprintf(str,"%s Control Server IP: %lu.%lu.%lu.%lu", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
//			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
		sprintf(str, "Target UDP host: %s\n", udp_target);
		setlcdtext("t3.txt", str);
	}
}
 8001b6a:	b00d      	add	sp, #52	; 0x34
 8001b6c:	f85d fb04 	ldr.w	pc, [sp], #4
		setlcdtext("t0.txt", "Sound");
 8001b70:	490c      	ldr	r1, [pc, #48]	; (8001ba4 <lcd_controls+0x4c>)
 8001b72:	480d      	ldr	r0, [pc, #52]	; (8001ba8 <lcd_controls+0x50>)
 8001b74:	f7ff fbe4 	bl	8001340 <setlcdtext>
		setlcdtext("t1.txt", "LEDS");
 8001b78:	490c      	ldr	r1, [pc, #48]	; (8001bac <lcd_controls+0x54>)
 8001b7a:	480d      	ldr	r0, [pc, #52]	; (8001bb0 <lcd_controls+0x58>)
 8001b7c:	f7ff fbe0 	bl	8001340 <setlcdtext>
		setlcdtext("t2.txt", "LCD Brightness");
 8001b80:	490c      	ldr	r1, [pc, #48]	; (8001bb4 <lcd_controls+0x5c>)
 8001b82:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <lcd_controls+0x60>)
 8001b84:	f7ff fbdc 	bl	8001340 <setlcdtext>
		sprintf(str, "Target UDP host: %s\n", udp_target);
 8001b88:	4a0c      	ldr	r2, [pc, #48]	; (8001bbc <lcd_controls+0x64>)
 8001b8a:	4668      	mov	r0, sp
 8001b8c:	490c      	ldr	r1, [pc, #48]	; (8001bc0 <lcd_controls+0x68>)
 8001b8e:	f021 fdb9 	bl	8023704 <siprintf>
		setlcdtext("t3.txt", str);
 8001b92:	4669      	mov	r1, sp
 8001b94:	480b      	ldr	r0, [pc, #44]	; (8001bc4 <lcd_controls+0x6c>)
 8001b96:	f7ff fbd3 	bl	8001340 <setlcdtext>
}
 8001b9a:	b00d      	add	sp, #52	; 0x34
 8001b9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ba0:	20001824 	.word	0x20001824
 8001ba4:	08027c68 	.word	0x08027c68
 8001ba8:	08027b10 	.word	0x08027b10
 8001bac:	08027c70 	.word	0x08027c70
 8001bb0:	08027b58 	.word	0x08027b58
 8001bb4:	08027c78 	.word	0x08027c78
 8001bb8:	08027ba8 	.word	0x08027ba8
 8001bbc:	2001be38 	.word	0x2001be38
 8001bc0:	08027c88 	.word	0x08027c88
 8001bc4:	08027b34 	.word	0x08027b34

08001bc8 <lcd_pagechange>:
lcd_pagechange(uint8_t newpage) {
 8001bc8:	b510      	push	{r4, lr}
	if (newpage == our_currentpage)			// we are already on the page the LCD is on
 8001bca:	4c15      	ldr	r4, [pc, #84]	; (8001c20 <lcd_pagechange+0x58>)
 8001bcc:	7823      	ldrb	r3, [r4, #0]
 8001bce:	4283      	cmp	r3, r0
 8001bd0:	d00b      	beq.n	8001bea <lcd_pagechange+0x22>
	our_currentpage = newpage;
 8001bd2:	7020      	strb	r0, [r4, #0]
	switch (newpage) {
 8001bd4:	2805      	cmp	r0, #5
 8001bd6:	d81f      	bhi.n	8001c18 <lcd_pagechange+0x50>
 8001bd8:	e8df f000 	tbb	[pc, r0]
 8001bdc:	19140f03 	.word	0x19140f03
 8001be0:	070a      	.short	0x070a
		lcd_time();
 8001be2:	f7ff fc4d 	bl	8001480 <lcd_time>
		lcd_date();
 8001be6:	f7ff fc9d 	bl	8001524 <lcd_date>
	return (our_currentpage);
 8001bea:	7820      	ldrb	r0, [r4, #0]
 8001bec:	b2c0      	uxtb	r0, r0
}
 8001bee:	bd10      	pop	{r4, pc}
		lcd_controls();
 8001bf0:	f7ff ffb2 	bl	8001b58 <lcd_controls>
	return (our_currentpage);
 8001bf4:	7820      	ldrb	r0, [r4, #0]
 8001bf6:	b2c0      	uxtb	r0, r0
}
 8001bf8:	bd10      	pop	{r4, pc}
		lcd_showvars();		// display vars on the lcd
 8001bfa:	f7ff fcaf 	bl	800155c <lcd_showvars>
	return (our_currentpage);
 8001bfe:	7820      	ldrb	r0, [r4, #0]
 8001c00:	b2c0      	uxtb	r0, r0
}
 8001c02:	bd10      	pop	{r4, pc}
		lcd_trigcharts();		// display chart
 8001c04:	f7ff fda4 	bl	8001750 <lcd_trigcharts>
	return (our_currentpage);
 8001c08:	7820      	ldrb	r0, [r4, #0]
 8001c0a:	b2c0      	uxtb	r0, r0
}
 8001c0c:	bd10      	pop	{r4, pc}
		lcd_presscharts();			// display pressure chart
 8001c0e:	f7ff fecf 	bl	80019b0 <lcd_presscharts>
	return (our_currentpage);
 8001c12:	7820      	ldrb	r0, [r4, #0]
 8001c14:	b2c0      	uxtb	r0, r0
}
 8001c16:	bd10      	pop	{r4, pc}
		printf("Unknown page number\n");
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <lcd_pagechange+0x5c>)
 8001c1a:	f021 fc97 	bl	802354c <puts>
		break;
 8001c1e:	e7e4      	b.n	8001bea <lcd_pagechange+0x22>
 8001c20:	20001824 	.word	0x20001824
 8001c24:	08027ca0 	.word	0x08027ca0

08001c28 <lcd_event_process>:
int lcd_event_process(void) {
 8001c28:	b530      	push	{r4, r5, lr}
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8001c2a:	4c8f      	ldr	r4, [pc, #572]	; (8001e68 <lcd_event_process+0x240>)
int lcd_event_process(void) {
 8001c2c:	b083      	sub	sp, #12
	result = isnexpkt(eventbuffer, sizeof(eventbuffer));
 8001c2e:	2120      	movs	r1, #32
 8001c30:	4620      	mov	r0, r4
 8001c32:	f7ff fbb7 	bl	80013a4 <isnexpkt>
 8001c36:	9001      	str	r0, [sp, #4]
	if (result <= 0) {
 8001c38:	9b01      	ldr	r3, [sp, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	dd47      	ble.n	8001cce <lcd_event_process+0xa6>
		lcdstatus = eventbuffer[0];
 8001c3e:	7821      	ldrb	r1, [r4, #0]
 8001c40:	4b8a      	ldr	r3, [pc, #552]	; (8001e6c <lcd_event_process+0x244>)
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8001c42:	2923      	cmp	r1, #35	; 0x23
		lcdstatus = eventbuffer[0];
 8001c44:	7019      	strb	r1, [r3, #0]
		if ((eventbuffer[0] >= NEX_SINV) && (eventbuffer[0] <= NEX_SLEN)) {	// a status code packet - eg error
 8001c46:	d925      	bls.n	8001c94 <lcd_event_process+0x6c>
			switch (eventbuffer[0]) {
 8001c48:	2965      	cmp	r1, #101	; 0x65
 8001c4a:	d067      	beq.n	8001d1c <lcd_event_process+0xf4>
 8001c4c:	2966      	cmp	r1, #102	; 0x66
 8001c4e:	d046      	beq.n	8001cde <lcd_event_process+0xb6>
 8001c50:	2924      	cmp	r1, #36	; 0x24
 8001c52:	d03f      	beq.n	8001cd4 <lcd_event_process+0xac>
				printf("lcd_event_process: unknown response received 0x%x\n", eventbuffer[0]);
 8001c54:	4886      	ldr	r0, [pc, #536]	; (8001e70 <lcd_event_process+0x248>)
 8001c56:	f021 fbdd 	bl	8023414 <iprintf>
				i = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	9300      	str	r3, [sp, #0]
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001c5e:	9b00      	ldr	r3, [sp, #0]
 8001c60:	5ce3      	ldrb	r3, [r4, r3]
 8001c62:	2bff      	cmp	r3, #255	; 0xff
 8001c64:	d00f      	beq.n	8001c86 <lcd_event_process+0x5e>
					printf(" 0x%02x", eventbuffer[i++]);
 8001c66:	4d83      	ldr	r5, [pc, #524]	; (8001e74 <lcd_event_process+0x24c>)
 8001c68:	e009      	b.n	8001c7e <lcd_event_process+0x56>
 8001c6a:	9b00      	ldr	r3, [sp, #0]
 8001c6c:	1c5a      	adds	r2, r3, #1
 8001c6e:	5ce1      	ldrb	r1, [r4, r3]
 8001c70:	9200      	str	r2, [sp, #0]
 8001c72:	f021 fbcf 	bl	8023414 <iprintf>
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001c76:	9b00      	ldr	r3, [sp, #0]
 8001c78:	5ce3      	ldrb	r3, [r4, r3]
 8001c7a:	2bff      	cmp	r3, #255	; 0xff
 8001c7c:	d003      	beq.n	8001c86 <lcd_event_process+0x5e>
 8001c7e:	9b00      	ldr	r3, [sp, #0]
					printf(" 0x%02x", eventbuffer[i++]);
 8001c80:	4628      	mov	r0, r5
				while ((eventbuffer[i] != 0xff) && (i < sizeof(eventbuffer))) {
 8001c82:	2b1f      	cmp	r3, #31
 8001c84:	d9f1      	bls.n	8001c6a <lcd_event_process+0x42>
				printf("\n");
 8001c86:	200a      	movs	r0, #10
 8001c88:	f021 fbdc 	bl	8023444 <putchar>
				return (-1);
 8001c8c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001c90:	b003      	add	sp, #12
 8001c92:	bd30      	pop	{r4, r5, pc}
			if (eventbuffer[0] != NEX_SOK) {		// returned status from instruction was not OK
 8001c94:	2901      	cmp	r1, #1
 8001c96:	d0fb      	beq.n	8001c90 <lcd_event_process+0x68>
				printf("Nextion reported: ");
 8001c98:	4877      	ldr	r0, [pc, #476]	; (8001e78 <lcd_event_process+0x250>)
 8001c9a:	f021 fbbb 	bl	8023414 <iprintf>
				switch (eventbuffer[0]) {
 8001c9e:	7821      	ldrb	r1, [r4, #0]
 8001ca0:	2924      	cmp	r1, #36	; 0x24
 8001ca2:	d846      	bhi.n	8001d32 <lcd_event_process+0x10a>
 8001ca4:	e8df f001 	tbb	[pc, r1]
 8001ca8:	4582878c 	.word	0x4582878c
 8001cac:	45454545 	.word	0x45454545
 8001cb0:	45454545 	.word	0x45454545
 8001cb4:	45454545 	.word	0x45454545
 8001cb8:	457a4545 	.word	0x457a4545
 8001cbc:	45454545 	.word	0x45454545
 8001cc0:	45724545 	.word	0x45724545
 8001cc4:	4566456c 	.word	0x4566456c
 8001cc8:	5a454560 	.word	0x5a454560
 8001ccc:	54          	.byte	0x54
 8001ccd:	00          	.byte	0x00
		return (result);		// 0 = nothing found, -1 = timeout
 8001cce:	9801      	ldr	r0, [sp, #4]
}
 8001cd0:	b003      	add	sp, #12
 8001cd2:	bd30      	pop	{r4, r5, pc}
				printf("Serial Buffer Overflow!\n");
 8001cd4:	4869      	ldr	r0, [pc, #420]	; (8001e7c <lcd_event_process+0x254>)
 8001cd6:	f021 fc39 	bl	802354c <puts>
				return (1);
 8001cda:	2001      	movs	r0, #1
 8001cdc:	e7d8      	b.n	8001c90 <lcd_event_process+0x68>
				setlcddim(lcdbright);
 8001cde:	4968      	ldr	r1, [pc, #416]	; (8001e80 <lcd_event_process+0x258>)
	dimtimer = DIMTIME;
 8001ce0:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001ce4:	4b67      	ldr	r3, [pc, #412]	; (8001e84 <lcd_event_process+0x25c>)
				setlcddim(lcdbright);
 8001ce6:	6809      	ldr	r1, [r1, #0]
	setlcdbin("dim", level);
 8001ce8:	4867      	ldr	r0, [pc, #412]	; (8001e88 <lcd_event_process+0x260>)
 8001cea:	2963      	cmp	r1, #99	; 0x63
	dimtimer = DIMTIME;
 8001cec:	601a      	str	r2, [r3, #0]
	setlcdbin("dim", level);
 8001cee:	bf28      	it	cs
 8001cf0:	2163      	movcs	r1, #99	; 0x63
 8001cf2:	f7ff fb39 	bl	8001368 <setlcdbin>
				if (((lcd_pagechange(eventbuffer[1]) < 0) || (lcd_pagechange(eventbuffer[1]) > 5)))	// page number limits
 8001cf6:	7860      	ldrb	r0, [r4, #1]
 8001cf8:	f7ff ff66 	bl	8001bc8 <lcd_pagechange>
 8001cfc:	2800      	cmp	r0, #0
 8001cfe:	db04      	blt.n	8001d0a <lcd_event_process+0xe2>
 8001d00:	7860      	ldrb	r0, [r4, #1]
 8001d02:	f7ff ff61 	bl	8001bc8 <lcd_pagechange>
 8001d06:	2805      	cmp	r0, #5
 8001d08:	dd19      	ble.n	8001d3e <lcd_event_process+0x116>
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 8001d0a:	7860      	ldrb	r0, [r4, #1]
 8001d0c:	f7ff ff5c 	bl	8001bc8 <lcd_pagechange>
 8001d10:	4601      	mov	r1, r0
 8001d12:	485e      	ldr	r0, [pc, #376]	; (8001e8c <lcd_event_process+0x264>)
 8001d14:	f021 fb7e 	bl	8023414 <iprintf>
			return (0);
 8001d18:	2000      	movs	r0, #0
					printf("lcd_event_process: invalid page received %d\n", lcd_pagechange(eventbuffer[1]));
 8001d1a:	e7b9      	b.n	8001c90 <lcd_event_process+0x68>
				printf("lcd_event_process: Got Touch event %0x %0x %0x\n", eventbuffer[1], eventbuffer[2],
 8001d1c:	78e3      	ldrb	r3, [r4, #3]
 8001d1e:	78a2      	ldrb	r2, [r4, #2]
 8001d20:	7861      	ldrb	r1, [r4, #1]
 8001d22:	485b      	ldr	r0, [pc, #364]	; (8001e90 <lcd_event_process+0x268>)
 8001d24:	f021 fb76 	bl	8023414 <iprintf>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8001d28:	7863      	ldrb	r3, [r4, #1]
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d04e      	beq.n	8001dcc <lcd_event_process+0x1a4>
			return (0);
 8001d2e:	2000      	movs	r0, #0
 8001d30:	e7ae      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Error status 0x%02x\n\r", eventbuffer[0]);
 8001d32:	4858      	ldr	r0, [pc, #352]	; (8001e94 <lcd_event_process+0x26c>)
 8001d34:	f021 fb6e 	bl	8023414 <iprintf>
				return (-1);		// some kindof error
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d3c:	e7a8      	b.n	8001c90 <lcd_event_process+0x68>
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8001d3e:	7860      	ldrb	r0, [r4, #1]
 8001d40:	f7ff ff42 	bl	8001bc8 <lcd_pagechange>
 8001d44:	4603      	mov	r3, r0
 8001d46:	4a54      	ldr	r2, [pc, #336]	; (8001e98 <lcd_event_process+0x270>)
			return (0);
 8001d48:	2000      	movs	r0, #0
					lcd_currentpage = lcd_pagechange(eventbuffer[1]);
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	7013      	strb	r3, [r2, #0]
 8001d4e:	e79f      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Ser Buffer overflow\n");
 8001d50:	4852      	ldr	r0, [pc, #328]	; (8001e9c <lcd_event_process+0x274>)
 8001d52:	f021 fbfb 	bl	802354c <puts>
				return (-1);		// some kindof error
 8001d56:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d5a:	e799      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Variable name too long\n");
 8001d5c:	4850      	ldr	r0, [pc, #320]	; (8001ea0 <lcd_event_process+0x278>)
 8001d5e:	f021 fbf5 	bl	802354c <puts>
				return (-1);		// some kindof error
 8001d62:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d66:	e793      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Invalid escape char\n");
 8001d68:	484e      	ldr	r0, [pc, #312]	; (8001ea4 <lcd_event_process+0x27c>)
 8001d6a:	f021 fbef 	bl	802354c <puts>
				return (-1);		// some kindof error
 8001d6e:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d72:	e78d      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Invalid number of parameters\n");
 8001d74:	484c      	ldr	r0, [pc, #304]	; (8001ea8 <lcd_event_process+0x280>)
 8001d76:	f021 fbe9 	bl	802354c <puts>
				return (-1);		// some kindof error
 8001d7a:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d7e:	e787      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Attribute assignment failed\n");
 8001d80:	484a      	ldr	r0, [pc, #296]	; (8001eac <lcd_event_process+0x284>)
 8001d82:	f021 fbe3 	bl	802354c <puts>
				return (-1);		// some kindof error
 8001d86:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d8a:	e781      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Invalid variable\n");		// so we might be on the wrong LCD page?
 8001d8c:	4848      	ldr	r0, [pc, #288]	; (8001eb0 <lcd_event_process+0x288>)
 8001d8e:	f021 fbdd 	bl	802354c <puts>
					getlcdpage();						// no point in waiting for result to come in the rx queue
 8001d92:	f000 f96b 	bl	800206c <getlcdpage>
				return (-1);		// some kindof error
 8001d96:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001d9a:	e779      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Invalid waveform ID\n");
 8001d9c:	4845      	ldr	r0, [pc, #276]	; (8001eb4 <lcd_event_process+0x28c>)
 8001d9e:	f021 fbd5 	bl	802354c <puts>
					getlcdpage();						// no point in waiting for result to come in the rx queue
 8001da2:	f000 f963 	bl	800206c <getlcdpage>
				return (-1);		// some kindof error
 8001da6:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001daa:	e771      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Invalid Component ID\n");
 8001dac:	4842      	ldr	r0, [pc, #264]	; (8001eb8 <lcd_event_process+0x290>)
 8001dae:	f021 fbcd 	bl	802354c <puts>
					return (0);
 8001db2:	2000      	movs	r0, #0
 8001db4:	e76c      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Successful execution\n");
 8001db6:	4841      	ldr	r0, [pc, #260]	; (8001ebc <lcd_event_process+0x294>)
 8001db8:	f021 fbc8 	bl	802354c <puts>
					return (0);
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	e767      	b.n	8001c90 <lcd_event_process+0x68>
					printf("Invalid command\n");
 8001dc0:	483f      	ldr	r0, [pc, #252]	; (8001ec0 <lcd_event_process+0x298>)
 8001dc2:	f021 fbc3 	bl	802354c <puts>
				return (-1);		// some kindof error
 8001dc6:	f04f 30ff 	mov.w	r0, #4294967295
					break;
 8001dca:	e761      	b.n	8001c90 <lcd_event_process+0x68>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 6)) {		// p4 id 6 brightness slider
 8001dcc:	78a3      	ldrb	r3, [r4, #2]
 8001dce:	2b06      	cmp	r3, #6
 8001dd0:	d012      	beq.n	8001df8 <lcd_event_process+0x1d0>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d039      	beq.n	8001e4a <lcd_event_process+0x222>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d026      	beq.n	8001e28 <lcd_event_process+0x200>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8001dda:	2b03      	cmp	r3, #3
 8001ddc:	d1a7      	bne.n	8001d2e <lcd_event_process+0x106>
					if (eventbuffer[3] == 1) 		// sound on
 8001dde:	78e3      	ldrb	r3, [r4, #3]
 8001de0:	4a38      	ldr	r2, [pc, #224]	; (8001ec4 <lcd_event_process+0x29c>)
 8001de2:	f1a3 0301 	sub.w	r3, r3, #1
					printf("LEDS touch\n");
 8001de6:	4838      	ldr	r0, [pc, #224]	; (8001ec8 <lcd_event_process+0x2a0>)
					if (eventbuffer[3] == 1) 		// sound on
 8001de8:	fab3 f383 	clz	r3, r3
 8001dec:	095b      	lsrs	r3, r3, #5
 8001dee:	8013      	strh	r3, [r2, #0]
					printf("LEDS touch\n");
 8001df0:	f021 fbac 	bl	802354c <puts>
			return (0);
 8001df4:	2000      	movs	r0, #0
 8001df6:	e74b      	b.n	8001c90 <lcd_event_process+0x68>
					lcdbright = eventbuffer[3];
 8001df8:	78e2      	ldrb	r2, [r4, #3]
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <lcd_event_process+0x258>)
 8001dfc:	601a      	str	r2, [r3, #0]
					if (lcdbright < 14)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2a0d      	cmp	r2, #13
 8001e02:	dc01      	bgt.n	8001e08 <lcd_event_process+0x1e0>
						lcdbright = 14;		// prevent black
 8001e04:	220e      	movs	r2, #14
 8001e06:	601a      	str	r2, [r3, #0]
					setlcddim(lcdbright);
 8001e08:	6819      	ldr	r1, [r3, #0]
	dimtimer = DIMTIME;
 8001e0a:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001e0e:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <lcd_event_process+0x25c>)
	setlcdbin("dim", level);
 8001e10:	2963      	cmp	r1, #99	; 0x63
 8001e12:	481d      	ldr	r0, [pc, #116]	; (8001e88 <lcd_event_process+0x260>)
	dimtimer = DIMTIME;
 8001e14:	601a      	str	r2, [r3, #0]
	setlcdbin("dim", level);
 8001e16:	bf28      	it	cs
 8001e18:	2163      	movcs	r1, #99	; 0x63
 8001e1a:	f7ff faa5 	bl	8001368 <setlcdbin>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 8)) {		// p4 reset button
 8001e1e:	7863      	ldrb	r3, [r4, #1]
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d184      	bne.n	8001d2e <lcd_event_process+0x106>
 8001e24:	78a3      	ldrb	r3, [r4, #2]
 8001e26:	e7d4      	b.n	8001dd2 <lcd_event_process+0x1aa>
					if (eventbuffer[3] == 1) 		// sound on
 8001e28:	78e3      	ldrb	r3, [r4, #3]
 8001e2a:	4a28      	ldr	r2, [pc, #160]	; (8001ecc <lcd_event_process+0x2a4>)
 8001e2c:	f1a3 0301 	sub.w	r3, r3, #1
					printf("Sound touch\n");
 8001e30:	4827      	ldr	r0, [pc, #156]	; (8001ed0 <lcd_event_process+0x2a8>)
					if (eventbuffer[3] == 1) 		// sound on
 8001e32:	fab3 f383 	clz	r3, r3
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	8013      	strh	r3, [r2, #0]
					printf("Sound touch\n");
 8001e3a:	f021 fb87 	bl	802354c <puts>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 3)) {		// p4 LED radio button
 8001e3e:	7863      	ldrb	r3, [r4, #1]
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	f47f af74 	bne.w	8001d2e <lcd_event_process+0x106>
 8001e46:	78a3      	ldrb	r3, [r4, #2]
 8001e48:	e7c7      	b.n	8001dda <lcd_event_process+0x1b2>
					printf("Reboot touch\n");
 8001e4a:	4822      	ldr	r0, [pc, #136]	; (8001ed4 <lcd_event_process+0x2ac>)
 8001e4c:	f021 fb7e 	bl	802354c <puts>
					osDelay(100);
 8001e50:	2064      	movs	r0, #100	; 0x64
 8001e52:	f011 fd79 	bl	8013948 <osDelay>
					rebootme();
 8001e56:	f000 f9dd 	bl	8002214 <rebootme>
				if ((eventbuffer[1] == 4) && (eventbuffer[2] == 2)) {		// p4 sound radio button
 8001e5a:	7863      	ldrb	r3, [r4, #1]
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	f47f af66 	bne.w	8001d2e <lcd_event_process+0x106>
 8001e62:	78a3      	ldrb	r3, [r4, #2]
 8001e64:	e7b7      	b.n	8001dd6 <lcd_event_process+0x1ae>
 8001e66:	bf00      	nop
 8001e68:	20001578 	.word	0x20001578
 8001e6c:	2000163c 	.word	0x2000163c
 8001e70:	08027e64 	.word	0x08027e64
 8001e74:	08027e98 	.word	0x08027e98
 8001e78:	08027cb4 	.word	0x08027cb4
 8001e7c:	08027dc4 	.word	0x08027dc4
 8001e80:	2000000c 	.word	0x2000000c
 8001e84:	20000004 	.word	0x20000004
 8001e88:	08027afc 	.word	0x08027afc
 8001e8c:	08027e34 	.word	0x08027e34
 8001e90:	08027ddc 	.word	0x08027ddc
 8001e94:	08027dac 	.word	0x08027dac
 8001e98:	200015ac 	.word	0x200015ac
 8001e9c:	08027d04 	.word	0x08027d04
 8001ea0:	08027cec 	.word	0x08027cec
 8001ea4:	08027d38 	.word	0x08027d38
 8001ea8:	08027d18 	.word	0x08027d18
 8001eac:	08027d4c 	.word	0x08027d4c
 8001eb0:	08027cd8 	.word	0x08027cd8
 8001eb4:	08027d68 	.word	0x08027d68
 8001eb8:	08027d94 	.word	0x08027d94
 8001ebc:	08027d7c 	.word	0x08027d7c
 8001ec0:	08027cc8 	.word	0x08027cc8
 8001ec4:	20000270 	.word	0x20000270
 8001ec8:	08027e28 	.word	0x08027e28
 8001ecc:	20000276 	.word	0x20000276
 8001ed0:	08027e1c 	.word	0x08027e1c
 8001ed4:	08027e0c 	.word	0x08027e0c

08001ed8 <processnex>:
void processnex() {		// process Nextion - called at regular intervals
 8001ed8:	b570      	push	{r4, r5, r6, lr}
	switch (lcduart_error) {
 8001eda:	4d44      	ldr	r5, [pc, #272]	; (8001fec <processnex+0x114>)
void processnex() {		// process Nextion - called at regular intervals
 8001edc:	b082      	sub	sp, #8
	switch (lcduart_error) {
 8001ede:	682b      	ldr	r3, [r5, #0]
 8001ee0:	2b04      	cmp	r3, #4
 8001ee2:	d057      	beq.n	8001f94 <processnex+0xbc>
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d03c      	beq.n	8001f62 <processnex+0x8a>
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d036      	beq.n	8001f5a <processnex+0x82>
		break;
 8001eec:	4c40      	ldr	r4, [pc, #256]	; (8001ff0 <processnex+0x118>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8001eee:	2600      	movs	r6, #0
 8001ef0:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d03d      	beq.n	8001f74 <processnex+0x9c>
	if (lcd_initflag == 2) {	// wait after giving cmd for lcd to change LCD to fast
 8001ef8:	6823      	ldr	r3, [r4, #0]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d06e      	beq.n	8001fdc <processnex+0x104>
	if (lcd_initflag == 3) {	// uart only
 8001efe:	6823      	ldr	r3, [r4, #0]
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d058      	beq.n	8001fb6 <processnex+0xde>
	lcd_rxdma();		// get any new characters received
 8001f04:	f7ff f9b2 	bl	800126c <lcd_rxdma>
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8001f08:	f7ff fe8e 	bl	8001c28 <lcd_event_process>
	if (dimtimer > 50000) {
 8001f0c:	4a39      	ldr	r2, [pc, #228]	; (8001ff4 <processnex+0x11c>)
 8001f0e:	f24c 3150 	movw	r1, #50000	; 0xc350
	result = lcd_event_process();	// this can trigger the lcd_reinit flag
 8001f12:	9001      	str	r0, [sp, #4]
	if (dimtimer > 50000) {
 8001f14:	6813      	ldr	r3, [r2, #0]
 8001f16:	428b      	cmp	r3, r1
 8001f18:	d903      	bls.n	8001f22 <processnex+0x4a>
		dimtimer--;
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	6013      	str	r3, [r2, #0]
}
 8001f1e:	b002      	add	sp, #8
 8001f20:	bd70      	pop	{r4, r5, r6, pc}
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8001f22:	4835      	ldr	r0, [pc, #212]	; (8001ff8 <processnex+0x120>)
		dimtimer = 60000;
 8001f24:	f64e 2560 	movw	r5, #60000	; 0xea60
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8001f28:	6801      	ldr	r1, [r0, #0]
 8001f2a:	6804      	ldr	r4, [r0, #0]
 8001f2c:	6803      	ldr	r3, [r0, #0]
 8001f2e:	6800      	ldr	r0, [r0, #0]
 8001f30:	109b      	asrs	r3, r3, #2
		dimtimer = 60000;
 8001f32:	6015      	str	r5, [r2, #0]
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8001f34:	eb03 0364 	add.w	r3, r3, r4, asr #1
 8001f38:	eb03 1320 	add.w	r3, r3, r0, asr #4
 8001f3c:	1acb      	subs	r3, r1, r3
		if (i < 2)
 8001f3e:	2b01      	cmp	r3, #1
 8001f40:	dd2f      	ble.n	8001fa2 <processnex+0xca>
 8001f42:	2b63      	cmp	r3, #99	; 0x63
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8001f44:	4a2d      	ldr	r2, [pc, #180]	; (8001ffc <processnex+0x124>)
 8001f46:	4619      	mov	r1, r3
	setlcdbin("dim", level);
 8001f48:	482d      	ldr	r0, [pc, #180]	; (8002000 <processnex+0x128>)
 8001f4a:	bf28      	it	cs
 8001f4c:	2163      	movcs	r1, #99	; 0x63
		i = lcdbright - (((lcdbright >> 1) + (lcdbright >> 2) + (lcdbright >> 4)));		// - 87.5% dim
 8001f4e:	6013      	str	r3, [r2, #0]
}
 8001f50:	b002      	add	sp, #8
 8001f52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	setlcdbin("dim", level);
 8001f56:	f7ff ba07 	b.w	8001368 <setlcdbin>
		printf("LCD UART NOISE\n");
 8001f5a:	482a      	ldr	r0, [pc, #168]	; (8002004 <processnex+0x12c>)
 8001f5c:	f021 faf6 	bl	802354c <puts>
 8001f60:	e7c4      	b.n	8001eec <processnex+0x14>
		printf("LCD UART OVERRUN\n");
 8001f62:	4c23      	ldr	r4, [pc, #140]	; (8001ff0 <processnex+0x118>)
	lcduart_error = HAL_UART_ERROR_NONE;
 8001f64:	2600      	movs	r6, #0
		printf("LCD UART OVERRUN\n");
 8001f66:	4828      	ldr	r0, [pc, #160]	; (8002008 <processnex+0x130>)
 8001f68:	f021 faf0 	bl	802354c <puts>
	lcduart_error = HAL_UART_ERROR_NONE;
 8001f6c:	602e      	str	r6, [r5, #0]
	if (lcd_initflag == 1) {		// full init
 8001f6e:	6823      	ldr	r3, [r4, #0]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d1c1      	bne.n	8001ef8 <processnex+0x20>
		printf("processnex: calling lcd_uart_init(9600)\n");
 8001f74:	4825      	ldr	r0, [pc, #148]	; (800200c <processnex+0x134>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8001f76:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(9600)\n");
 8001f78:	f021 fae8 	bl	802354c <puts>
		lcd_uart_init(9600);	// switch us to 9600
 8001f7c:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001f80:	f7ff f86c 	bl	800105c <lcd_uart_init>
		lcd_init(9600);		// try to reset LCD
 8001f84:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001f88:	f7ff f8b0 	bl	80010ec <lcd_init>
		lcd_initflag = 2;		// request wait for lcd to process baud speedup command
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	6023      	str	r3, [r4, #0]
}
 8001f90:	b002      	add	sp, #8
 8001f92:	bd70      	pop	{r4, r5, r6, pc}
		printf("LCD UART FRAMING\n");
 8001f94:	481e      	ldr	r0, [pc, #120]	; (8002010 <processnex+0x138>)
 8001f96:	f021 fad9 	bl	802354c <puts>
		lcd_initflag = 1;		// assume display has dropped back to 9600
 8001f9a:	4c15      	ldr	r4, [pc, #84]	; (8001ff0 <processnex+0x118>)
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	6023      	str	r3, [r4, #0]
		break;
 8001fa0:	e7a5      	b.n	8001eee <processnex+0x16>
			i = 2;	// prevent black
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	4a15      	ldr	r2, [pc, #84]	; (8001ffc <processnex+0x124>)
	setlcdbin("dim", level);
 8001fa6:	4816      	ldr	r0, [pc, #88]	; (8002000 <processnex+0x128>)
			i = 2;	// prevent black
 8001fa8:	4619      	mov	r1, r3
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	b002      	add	sp, #8
 8001fae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	setlcdbin("dim", level);
 8001fb2:	f7ff b9d9 	b.w	8001368 <setlcdbin>
		printf("processnex: calling lcd_uart_init(230400)\n");
 8001fb6:	4817      	ldr	r0, [pc, #92]	; (8002014 <processnex+0x13c>)
		lcduart_error = HAL_UART_ERROR_NONE;
 8001fb8:	602e      	str	r6, [r5, #0]
		printf("processnex: calling lcd_uart_init(230400)\n");
 8001fba:	f021 fac7 	bl	802354c <puts>
		lcd_uart_init(230400);
 8001fbe:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8001fc2:	f7ff f84b 	bl	800105c <lcd_uart_init>
		lcd_init(230400);		// try to reset LCD
 8001fc6:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8001fca:	f7ff f88f 	bl	80010ec <lcd_init>
		osDelay(100);
 8001fce:	2064      	movs	r0, #100	; 0x64
		lcd_initflag = 0;		// done
 8001fd0:	6026      	str	r6, [r4, #0]
}
 8001fd2:	b002      	add	sp, #8
 8001fd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		osDelay(100);
 8001fd8:	f011 bcb6 	b.w	8013948 <osDelay>
		osDelay(500);
 8001fdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fe0:	f011 fcb2 	bl	8013948 <osDelay>
		lcd_initflag = 3;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	6023      	str	r3, [r4, #0]
}
 8001fe8:	b002      	add	sp, #8
 8001fea:	bd70      	pop	{r4, r5, r6, pc}
 8001fec:	20001640 	.word	0x20001640
 8001ff0:	200015b0 	.word	0x200015b0
 8001ff4:	20000004 	.word	0x20000004
 8001ff8:	2000000c 	.word	0x2000000c
 8001ffc:	2000159c 	.word	0x2000159c
 8002000:	08027afc 	.word	0x08027afc
 8002004:	08027ea0 	.word	0x08027ea0
 8002008:	08027ec4 	.word	0x08027ec4
 800200c:	08027ed8 	.word	0x08027ed8
 8002010:	08027eb0 	.word	0x08027eb0
 8002014:	08027f00 	.word	0x08027f00

08002018 <lcd_getlack>:
uint8_t lcd_getlack() {
 8002018:	b570      	push	{r4, r5, r6, lr}
	while (lcdstatus == 0xff) {
 800201a:	4d11      	ldr	r5, [pc, #68]	; (8002060 <lcd_getlack+0x48>)
	processnex();
 800201c:	f7ff ff5c 	bl	8001ed8 <processnex>
	while (lcdstatus == 0xff) {
 8002020:	782b      	ldrb	r3, [r5, #0]
 8002022:	2bff      	cmp	r3, #255	; 0xff
 8002024:	d118      	bne.n	8002058 <lcd_getlack+0x40>
 8002026:	b2de      	uxtb	r6, r3
 8002028:	4c0e      	ldr	r4, [pc, #56]	; (8002064 <lcd_getlack+0x4c>)
 800202a:	e007      	b.n	800203c <lcd_getlack+0x24>
		trys++;
 800202c:	6022      	str	r2, [r4, #0]
		osDelay(1);
 800202e:	f011 fc8b 	bl	8013948 <osDelay>
		processnex();
 8002032:	f7ff ff51 	bl	8001ed8 <processnex>
	while (lcdstatus == 0xff) {
 8002036:	782b      	ldrb	r3, [r5, #0]
 8002038:	2bff      	cmp	r3, #255	; 0xff
 800203a:	d10d      	bne.n	8002058 <lcd_getlack+0x40>
		if (trys > 1000) {
 800203c:	6823      	ldr	r3, [r4, #0]
		osDelay(1);
 800203e:	2001      	movs	r0, #1
		if (trys > 1000) {
 8002040:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
		trys++;
 8002044:	eb03 0200 	add.w	r2, r3, r0
		if (trys > 1000) {
 8002048:	d9f0      	bls.n	800202c <lcd_getlack+0x14>
			printf("getlcdack: Timeout waiting for LCD response\n\r");
 800204a:	4807      	ldr	r0, [pc, #28]	; (8002068 <lcd_getlack+0x50>)
 800204c:	f021 f9e2 	bl	8023414 <iprintf>
			trys = 0;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4630      	mov	r0, r6
			trys = 0;
 8002054:	6023      	str	r3, [r4, #0]
}
 8002056:	bd70      	pop	{r4, r5, r6, pc}
	return (lcdstatus);
 8002058:	782e      	ldrb	r6, [r5, #0]
 800205a:	b2f6      	uxtb	r6, r6
}
 800205c:	4630      	mov	r0, r6
 800205e:	bd70      	pop	{r4, r5, r6, pc}
 8002060:	2000163c 	.word	0x2000163c
 8002064:	20001bfc 	.word	0x20001bfc
 8002068:	08027f2c 	.word	0x08027f2c

0800206c <getlcdpage>:
int getlcdpage(void) {
 800206c:	b570      	push	{r4, r5, r6, lr}
	printf("getlcdpage:\n");
 800206e:	481e      	ldr	r0, [pc, #120]	; (80020e8 <getlcdpage+0x7c>)
int getlcdpage(void) {
 8002070:	b082      	sub	sp, #8
	printf("getlcdpage:\n");
 8002072:	f021 fa6b 	bl	802354c <puts>
	lcd_txblocked = 1;		// stop others sending to the LCD
 8002076:	4d1d      	ldr	r5, [pc, #116]	; (80020ec <getlcdpage+0x80>)
 8002078:	2301      	movs	r3, #1
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 800207a:	2096      	movs	r0, #150	; 0x96
	lcd_txblocked = 1;		// stop others sending to the LCD
 800207c:	602b      	str	r3, [r5, #0]
	osDelay(150);			// wait for Tx queue to clear and hopefully Rx queue
 800207e:	f011 fc63 	bl	8013948 <osDelay>
	lcdstatus = 0xff;
 8002082:	4b1b      	ldr	r3, [pc, #108]	; (80020f0 <getlcdpage+0x84>)
 8002084:	22ff      	movs	r2, #255	; 0xff
	result = intwritelcdcmd("sendme");
 8002086:	481b      	ldr	r0, [pc, #108]	; (80020f4 <getlcdpage+0x88>)
	lcdstatus = 0xff;
 8002088:	701a      	strb	r2, [r3, #0]
	result = intwritelcdcmd("sendme");
 800208a:	f7ff f92d 	bl	80012e8 <intwritelcdcmd>
 800208e:	9001      	str	r0, [sp, #4]
	if (result == -1) {		// send err
 8002090:	9b01      	ldr	r3, [sp, #4]
 8002092:	3301      	adds	r3, #1
 8002094:	d023      	beq.n	80020de <getlcdpage+0x72>
	result = lcd_getlack();		// wait for a response
 8002096:	f7ff ffbf 	bl	8002018 <lcd_getlack>
 800209a:	9001      	str	r0, [sp, #4]
	while (result == 0xff) {	// try again
 800209c:	9b01      	ldr	r3, [sp, #4]
 800209e:	2bff      	cmp	r3, #255	; 0xff
 80020a0:	d118      	bne.n	80020d4 <getlcdpage+0x68>
		result = intwritelcdcmd("sendme");
 80020a2:	4c14      	ldr	r4, [pc, #80]	; (80020f4 <getlcdpage+0x88>)
			printf("getlcdpage2: Cmd failed\n\r");
 80020a4:	4e14      	ldr	r6, [pc, #80]	; (80020f8 <getlcdpage+0x8c>)
 80020a6:	e005      	b.n	80020b4 <getlcdpage+0x48>
		result = lcd_getlack();		// wait for a response
 80020a8:	f7ff ffb6 	bl	8002018 <lcd_getlack>
 80020ac:	9001      	str	r0, [sp, #4]
	while (result == 0xff) {	// try again
 80020ae:	9b01      	ldr	r3, [sp, #4]
 80020b0:	2bff      	cmp	r3, #255	; 0xff
 80020b2:	d10f      	bne.n	80020d4 <getlcdpage+0x68>
		result = intwritelcdcmd("sendme");
 80020b4:	4620      	mov	r0, r4
 80020b6:	f7ff f917 	bl	80012e8 <intwritelcdcmd>
 80020ba:	9001      	str	r0, [sp, #4]
		if (result == -1) {		// send err
 80020bc:	9b01      	ldr	r3, [sp, #4]
 80020be:	3301      	adds	r3, #1
 80020c0:	d1f2      	bne.n	80020a8 <getlcdpage+0x3c>
			printf("getlcdpage2: Cmd failed\n\r");
 80020c2:	4630      	mov	r0, r6
 80020c4:	f021 f9a6 	bl	8023414 <iprintf>
		result = lcd_getlack();		// wait for a response
 80020c8:	f7ff ffa6 	bl	8002018 <lcd_getlack>
 80020cc:	9001      	str	r0, [sp, #4]
	while (result == 0xff) {	// try again
 80020ce:	9b01      	ldr	r3, [sp, #4]
 80020d0:	2bff      	cmp	r3, #255	; 0xff
 80020d2:	d0ef      	beq.n	80020b4 <getlcdpage+0x48>
	lcd_txblocked = 0;		// allow others sending to the LCD
 80020d4:	2300      	movs	r3, #0
 80020d6:	602b      	str	r3, [r5, #0]
	return (result);
 80020d8:	9801      	ldr	r0, [sp, #4]
}
 80020da:	b002      	add	sp, #8
 80020dc:	bd70      	pop	{r4, r5, r6, pc}
		printf("getlcdpage: Cmd failed\n\r");
 80020de:	4807      	ldr	r0, [pc, #28]	; (80020fc <getlcdpage+0x90>)
 80020e0:	f021 f998 	bl	8023414 <iprintf>
 80020e4:	e7d7      	b.n	8002096 <getlcdpage+0x2a>
 80020e6:	bf00      	nop
 80020e8:	08027f5c 	.word	0x08027f5c
 80020ec:	200015b4 	.word	0x200015b4
 80020f0:	2000163c 	.word	0x2000163c
 80020f4:	08027f68 	.word	0x08027f68
 80020f8:	08027f8c 	.word	0x08027f8c
 80020fc:	08027f70 	.word	0x08027f70

08002100 <netif_status_callbk_fn>:
	}
}

void netif_status_callbk_fn(struct netif *netif) {

	printf("netif_status changed\n");
 8002100:	4801      	ldr	r0, [pc, #4]	; (8002108 <netif_status_callbk_fn+0x8>)
 8002102:	f021 ba23 	b.w	802354c <puts>
 8002106:	bf00      	nop
 8002108:	08027fbc 	.word	0x08027fbc

0800210c <Callback01>:

/* Callback01 function */
void Callback01(void const * argument)
{
  /* USER CODE BEGIN Callback01 */
	printf("Callback01\n");
 800210c:	4801      	ldr	r0, [pc, #4]	; (8002114 <Callback01+0x8>)
 800210e:	f021 ba1d 	b.w	802354c <puts>
 8002112:	bf00      	nop
 8002114:	08027fd4 	.word	0x08027fd4

08002118 <_write>:
	if (file == 1) {
 8002118:	2801      	cmp	r0, #1
int _write(int file, char *ptr, int len) {
 800211a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800211c:	460c      	mov	r4, r1
 800211e:	4617      	mov	r7, r2
	if (file == 1) {
 8002120:	d00e      	beq.n	8002140 <_write+0x28>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002122:	2a00      	cmp	r2, #0
 8002124:	dd0a      	ble.n	800213c <_write+0x24>
 8002126:	188e      	adds	r6, r1, r2
			HAL_UART_Transmit(&huart5, (uint8_t*) *ptr++, 1, 10);
 8002128:	4d0b      	ldr	r5, [pc, #44]	; (8002158 <_write+0x40>)
 800212a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800212e:	230a      	movs	r3, #10
 8002130:	2201      	movs	r2, #1
 8002132:	4628      	mov	r0, r5
 8002134:	f00f f90c 	bl	8011350 <HAL_UART_Transmit>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002138:	42a6      	cmp	r6, r4
 800213a:	d1f6      	bne.n	800212a <_write+0x12>
}
 800213c:	4638      	mov	r0, r7
 800213e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002140:	2a00      	cmp	r2, #0
 8002142:	ddfb      	ble.n	800213c <_write+0x24>
 8002144:	188d      	adds	r5, r1, r2
			__io_putchar(*ptr++);
 8002146:	f814 0b01 	ldrb.w	r0, [r4], #1
 800214a:	f001 fe67 	bl	8003e1c <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800214e:	42ac      	cmp	r4, r5
 8002150:	d1f9      	bne.n	8002146 <_write+0x2e>
}
 8002152:	4638      	mov	r0, r7
 8002154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002156:	bf00      	nop
 8002158:	2001b420 	.word	0x2001b420

0800215c <err_leds>:
err_leds(int why) {
 800215c:	b500      	push	{lr}
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 800215e:	4e2b      	ldr	r6, [pc, #172]	; (800220c <err_leds+0xb0>)
err_leds(int why) {
 8002160:	b083      	sub	sp, #12
		for (i = 0; i < 3500000; i++)
 8002162:	4d2b      	ldr	r5, [pc, #172]	; (8002210 <err_leds+0xb4>)
 8002164:	1e44      	subs	r4, r0, #1
		switch (why) {
 8002166:	2c07      	cmp	r4, #7
 8002168:	d80f      	bhi.n	800218a <err_leds+0x2e>
 800216a:	e8df f004 	tbb	[pc, r4]
 800216e:	4c41      	.short	0x4c41
 8002170:	2530333e 	.word	0x2530333e
 8002174:	041a      	.short	0x041a
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 8002176:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800217a:	4630      	mov	r0, r6
 800217c:	f008 f84a 	bl	800a214 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8002180:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002184:	4630      	mov	r0, r6
 8002186:	f008 f845 	bl	800a214 <HAL_GPIO_TogglePin>
		for (i = 0; i < 3500000; i++)
 800218a:	2300      	movs	r3, #0
 800218c:	9301      	str	r3, [sp, #4]
 800218e:	9b01      	ldr	r3, [sp, #4]
 8002190:	42ab      	cmp	r3, r5
 8002192:	dae8      	bge.n	8002166 <err_leds+0xa>
 8002194:	9b01      	ldr	r3, [sp, #4]
 8002196:	3301      	adds	r3, #1
 8002198:	9301      	str	r3, [sp, #4]
 800219a:	9b01      	ldr	r3, [sp, #4]
 800219c:	42ab      	cmp	r3, r5
 800219e:	dbf9      	blt.n	8002194 <err_leds+0x38>
 80021a0:	e7e1      	b.n	8002166 <err_leds+0xa>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 80021a2:	4630      	mov	r0, r6
 80021a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021a8:	f008 f834 	bl	800a214 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D5_Pin);
 80021ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021b0:	4630      	mov	r0, r6
 80021b2:	f008 f82f 	bl	800a214 <HAL_GPIO_TogglePin>
			break;
 80021b6:	e7e8      	b.n	800218a <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80021b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021bc:	4630      	mov	r0, r6
 80021be:	f008 f829 	bl	800a214 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D4_Pin);
 80021c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021c6:	4630      	mov	r0, r6
 80021c8:	f008 f824 	bl	800a214 <HAL_GPIO_TogglePin>
			break;
 80021cc:	e7dd      	b.n	800218a <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80021ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021d2:	e7f3      	b.n	80021bc <err_leds+0x60>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80021d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021d8:	4630      	mov	r0, r6
 80021da:	f008 f81b 	bl	800a214 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 80021de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021e2:	4630      	mov	r0, r6
 80021e4:	f008 f816 	bl	800a214 <HAL_GPIO_TogglePin>
			break;
 80021e8:	e7cf      	b.n	800218a <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 80021ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021ee:	e7e5      	b.n	80021bc <err_leds+0x60>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 80021f0:	4630      	mov	r0, r6
 80021f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021f6:	f008 f80d 	bl	800a214 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80021fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021fe:	4630      	mov	r0, r6
 8002200:	f008 f808 	bl	800a214 <HAL_GPIO_TogglePin>
			break;
 8002204:	e7c1      	b.n	800218a <err_leds+0x2e>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8002206:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800220a:	e7e5      	b.n	80021d8 <err_leds+0x7c>
 800220c:	40020c00 	.word	0x40020c00
 8002210:	003567e0 	.word	0x003567e0

08002214 <rebootme>:
void rebootme(int why) {
 8002214:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002216:	b672      	cpsid	i
		err_leds(why);
 8002218:	f7ff ffa0 	bl	800215c <err_leds>

0800221c <netif_link_callbk_fn>:
	if (netif->flags & NETIF_FLAG_LINK_UP) {
 800221c:	f890 1035 	ldrb.w	r1, [r0, #53]	; 0x35
 8002220:	074a      	lsls	r2, r1, #29
 8002222:	d502      	bpl.n	800222a <netif_link_callbk_fn+0xe>
		printf("netif_link UP, flags=0x%02x\n", netif->flags);
 8002224:	4809      	ldr	r0, [pc, #36]	; (800224c <netif_link_callbk_fn+0x30>)
 8002226:	f021 b8f5 	b.w	8023414 <iprintf>
void netif_link_callbk_fn(struct netif *netif) {
 800222a:	b510      	push	{r4, lr}
 800222c:	4604      	mov	r4, r0
		printf("netif_link DOWN, flags=0x%02x\n", netif->flags);
 800222e:	4808      	ldr	r0, [pc, #32]	; (8002250 <netif_link_callbk_fn+0x34>)
 8002230:	f021 f8f0 	bl	8023414 <iprintf>
		if (!(netif_is_link_up(netif))) {
 8002234:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002238:	075b      	lsls	r3, r3, #29
 800223a:	d500      	bpl.n	800223e <netif_link_callbk_fn+0x22>
}
 800223c:	bd10      	pop	{r4, pc}
			printf("LAN interface appears disconnected, rebooting...\n");
 800223e:	4805      	ldr	r0, [pc, #20]	; (8002254 <netif_link_callbk_fn+0x38>)
 8002240:	f021 f984 	bl	802354c <puts>
			rebootme(1);
 8002244:	2001      	movs	r0, #1
 8002246:	f7ff ffe5 	bl	8002214 <rebootme>
 800224a:	bf00      	nop
 800224c:	08027fe0 	.word	0x08027fe0
 8002250:	08028000 	.word	0x08028000
 8002254:	08028020 	.word	0x08028020

08002258 <StarLPTask>:
	char str[82] = { "empty" };
 8002258:	4ba2      	ldr	r3, [pc, #648]	; (80024e4 <StarLPTask+0x28c>)
 800225a:	224c      	movs	r2, #76	; 0x4c
{
 800225c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	char str[82] = { "empty" };
 8002260:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8002264:	b09f      	sub	sp, #124	; 0x7c
 8002266:	2500      	movs	r5, #0
	consolerxq = xQueueCreate( 80, sizeof( unsigned char ) );		// set up a console rx buffer
 8002268:	4c9f      	ldr	r4, [pc, #636]	; (80024e8 <StarLPTask+0x290>)
	char str[82] = { "empty" };
 800226a:	9009      	str	r0, [sp, #36]	; 0x24
 800226c:	f10d 002a 	add.w	r0, sp, #42	; 0x2a
 8002270:	f8ad 1028 	strh.w	r1, [sp, #40]	; 0x28
 8002274:	4629      	mov	r1, r5
{
 8002276:	9506      	str	r5, [sp, #24]
	char str[82] = { "empty" };
 8002278:	f020 f95a 	bl	8022530 <memset>
	statuspkt.adcudpover = 0;		// debug use count overruns
 800227c:	4b9b      	ldr	r3, [pc, #620]	; (80024ec <StarLPTask+0x294>)
	consolerxq = xQueueCreate( 80, sizeof( unsigned char ) );		// set up a console rx buffer
 800227e:	462a      	mov	r2, r5
 8002280:	2101      	movs	r1, #1
 8002282:	2050      	movs	r0, #80	; 0x50
	statuspkt.adcudpover = 0;		// debug use count overruns
 8002284:	679d      	str	r5, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8002286:	67dd      	str	r5, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 8002288:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
	consolerxq = xQueueCreate( 80, sizeof( unsigned char ) );		// set up a console rx buffer
 800228c:	f011 fe68 	bl	8013f60 <xQueueGenericCreate>
 8002290:	6020      	str	r0, [r4, #0]
	if (consolerxq == NULL) {
 8002292:	2800      	cmp	r0, #0
 8002294:	f000 844f 	beq.w	8002b36 <StarLPTask+0x8de>
HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8002298:	2201      	movs	r2, #1
 800229a:	4995      	ldr	r1, [pc, #596]	; (80024f0 <StarLPTask+0x298>)
 800229c:	4895      	ldr	r0, [pc, #596]	; (80024f4 <StarLPTask+0x29c>)
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 800229e:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 80022a2:	f00f fa73 	bl	801178c <HAL_UART_Receive_IT>
	lcduart_error = HAL_UART_ERROR_NONE;
 80022a6:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 8002568 <StarLPTask+0x310>
 80022aa:	9d06      	ldr	r5, [sp, #24]
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 80022ac:	f44f 5016 	mov.w	r0, #9600	; 0x2580
	while (main_init_done == 0) { // wait from main to complete the init {
 80022b0:	4f91      	ldr	r7, [pc, #580]	; (80024f8 <StarLPTask+0x2a0>)
	lcduart_error = HAL_UART_ERROR_NONE;
 80022b2:	f8c9 5000 	str.w	r5, [r9]
	lcd_init(9600);  // reset LCD to 9600 from current (unknown) speed
 80022b6:	f7fe ff19 	bl	80010ec <lcd_init>
	lcd_uart_init(9600); // then change our baud to match
 80022ba:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80022be:	f7fe fecd 	bl	800105c <lcd_uart_init>
	lcd_init(9600);  // reset LCD (might be 2nd time or not)
 80022c2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80022c6:	f7fe ff11 	bl	80010ec <lcd_init>
	osDelay(600);
 80022ca:	f44f 7016 	mov.w	r0, #600	; 0x258
 80022ce:	f011 fb3b 	bl	8013948 <osDelay>
	lcd_init(230400);  //  LCD *should* return in 230400 baud
 80022d2:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 80022d6:	f7fe ff09 	bl	80010ec <lcd_init>
	osDelay(600);
 80022da:	f44f 7016 	mov.w	r0, #600	; 0x258
 80022de:	f011 fb33 	bl	8013948 <osDelay>
	lcd_uart_init(230400); // then change our baud to match
 80022e2:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 80022e6:	f7fe feb9 	bl	800105c <lcd_uart_init>
	osDelay(600);
 80022ea:	f44f 7016 	mov.w	r0, #600	; 0x258
 80022ee:	f011 fb2b 	bl	8013948 <osDelay>
	writelcdcmd("page 0");
 80022f2:	4882      	ldr	r0, [pc, #520]	; (80024fc <StarLPTask+0x2a4>)
	lcduart_error = HAL_UART_ERROR_NONE;
 80022f4:	f8c9 5000 	str.w	r5, [r9]
	writelcdcmd("page 0");
 80022f8:	f7ff f808 	bl	800130c <writelcdcmd>
	printf("LCD page 0\n");
 80022fc:	4880      	ldr	r0, [pc, #512]	; (8002500 <StarLPTask+0x2a8>)
 80022fe:	f021 f925 	bl	802354c <puts>
	osDelay(600);
 8002302:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002306:	f011 fb1f 	bl	8013948 <osDelay>
	writelcdcmd("cls BLACK");
 800230a:	487e      	ldr	r0, [pc, #504]	; (8002504 <StarLPTask+0x2ac>)
 800230c:	f7fe fffe 	bl	800130c <writelcdcmd>
	sprintf(str, "xstr 5,10,470,32,3,BLACK,WHITE,0,1,1,\"Ver %d.%d Build:%d\"", MAJORVERSION, MINORVERSION,
 8002310:	f242 7229 	movw	r2, #10025	; 0x2729
 8002314:	230e      	movs	r3, #14
 8002316:	497c      	ldr	r1, [pc, #496]	; (8002508 <StarLPTask+0x2b0>)
 8002318:	9200      	str	r2, [sp, #0]
 800231a:	4658      	mov	r0, fp
 800231c:	462a      	mov	r2, r5
 800231e:	f021 f9f1 	bl	8023704 <siprintf>
	writelcdcmd(str);
 8002322:	4658      	mov	r0, fp
	lcduart_error = HAL_UART_ERROR_NONE;
 8002324:	f8c9 5000 	str.w	r5, [r9]
	writelcdcmd(str);
 8002328:	f7fe fff0 	bl	800130c <writelcdcmd>
	while (main_init_done == 0) { // wait from main to complete the init {
 800232c:	683e      	ldr	r6, [r7, #0]
	lcduart_error = HAL_UART_ERROR_NONE;
 800232e:	f8c9 5000 	str.w	r5, [r9]
	while (main_init_done == 0) { // wait from main to complete the init {
 8002332:	2e00      	cmp	r6, #0
 8002334:	d148      	bne.n	80023c8 <StarLPTask+0x170>
 8002336:	f8df 8234 	ldr.w	r8, [pc, #564]	; 800256c <StarLPTask+0x314>
			writelcdcmd(strcat(str, "....\""));
 800233a:	f8df a234 	ldr.w	sl, [pc, #564]	; 8002570 <StarLPTask+0x318>
 800233e:	e017      	b.n	8002370 <StarLPTask+0x118>
		switch (i & 3) {
 8002340:	f1be 0f01 	cmp.w	lr, #1
 8002344:	f000 809f 	beq.w	8002486 <StarLPTask+0x22e>
			writelcdcmd(strcat(str, ".\""));
 8002348:	4b70      	ldr	r3, [pc, #448]	; (800250c <StarLPTask+0x2b4>)
 800234a:	4658      	mov	r0, fp
 800234c:	881a      	ldrh	r2, [r3, #0]
 800234e:	789b      	ldrb	r3, [r3, #2]
 8002350:	f8ad 2052 	strh.w	r2, [sp, #82]	; 0x52
 8002354:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8002358:	f7fe ffd8 	bl	800130c <writelcdcmd>
		osDelay(250);
 800235c:	20fa      	movs	r0, #250	; 0xfa
		i++;
 800235e:	3601      	adds	r6, #1
		osDelay(250);
 8002360:	f011 faf2 	bl	8013948 <osDelay>
		if (!(netif_is_link_up(&gnetif))) {
 8002364:	f898 3035 	ldrb.w	r3, [r8, #53]	; 0x35
 8002368:	075a      	lsls	r2, r3, #29
 800236a:	d527      	bpl.n	80023bc <StarLPTask+0x164>
	while (main_init_done == 0) { // wait from main to complete the init {
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	bb5b      	cbnz	r3, 80023c8 <StarLPTask+0x170>
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 8002370:	f8df c200 	ldr.w	ip, [pc, #512]	; 8002574 <StarLPTask+0x31c>
 8002374:	465d      	mov	r5, fp
		switch (i & 3) {
 8002376:	f006 0e03 	and.w	lr, r6, #3
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 800237a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800237e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002380:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002384:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002386:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
		switch (i & 3) {
 800238a:	f1be 0f02 	cmp.w	lr, #2
		strcpy(str, "xstr 5,44,470,32,3,BLACK,WHITE,0,1,1,\"Starting");
 800238e:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8002392:	c507      	stmia	r5!, {r0, r1, r2}
 8002394:	f825 3b02 	strh.w	r3, [r5], #2
 8002398:	f885 c000 	strb.w	ip, [r5]
		switch (i & 3) {
 800239c:	d07b      	beq.n	8002496 <StarLPTask+0x23e>
 800239e:	f1be 0f03 	cmp.w	lr, #3
 80023a2:	d1cd      	bne.n	8002340 <StarLPTask+0xe8>
			writelcdcmd(strcat(str, "....\""));
 80023a4:	f8da 0000 	ldr.w	r0, [sl]
 80023a8:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 80023ac:	f8cd 0052 	str.w	r0, [sp, #82]	; 0x52
 80023b0:	4658      	mov	r0, fp
 80023b2:	f8ad 3056 	strh.w	r3, [sp, #86]	; 0x56
 80023b6:	f7fe ffa9 	bl	800130c <writelcdcmd>
			break;
 80023ba:	e7cf      	b.n	800235c <StarLPTask+0x104>
			writelcdcmd("xstr 5,88,470,48,2,BLACK,RED,0,1,1,\"NETWORK UNPLUGGED??\"");
 80023bc:	4854      	ldr	r0, [pc, #336]	; (8002510 <StarLPTask+0x2b8>)
 80023be:	f7fe ffa5 	bl	800130c <writelcdcmd>
	while (main_init_done == 0) { // wait from main to complete the init {
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0d3      	beq.n	8002370 <StarLPTask+0x118>
	lcduart_error = HAL_UART_ERROR_NONE;
 80023c8:	2500      	movs	r5, #0
	writelcdcmd("ref 0");		// refresh screen
 80023ca:	4852      	ldr	r0, [pc, #328]	; (8002514 <StarLPTask+0x2bc>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80023cc:	4e52      	ldr	r6, [pc, #328]	; (8002518 <StarLPTask+0x2c0>)
	lcduart_error = HAL_UART_ERROR_NONE;
 80023ce:	f8c9 5000 	str.w	r5, [r9]
	writelcdcmd("ref 0");		// refresh screen
 80023d2:	f7fe ff9b 	bl	800130c <writelcdcmd>
	writelcdcmd("page 0");
 80023d6:	4849      	ldr	r0, [pc, #292]	; (80024fc <StarLPTask+0x2a4>)
	int last3min = 0;
 80023d8:	46a8      	mov	r8, r5
 80023da:	9507      	str	r5, [sp, #28]
	uint16_t onesectimer = 0;
 80023dc:	46aa      	mov	sl, r5
	lcduart_error = HAL_UART_ERROR_NONE;
 80023de:	f8c9 5000 	str.w	r5, [r9]
	writelcdcmd("page 0");
 80023e2:	f7fe ff93 	bl	800130c <writelcdcmd>
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 80023e6:	4841      	ldr	r0, [pc, #260]	; (80024ec <StarLPTask+0x294>)
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80023e8:	4b4c      	ldr	r3, [pc, #304]	; (800251c <StarLPTask+0x2c4>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 80023ea:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80023ee:	4a4c      	ldr	r2, [pc, #304]	; (8002520 <StarLPTask+0x2c8>)
	STM32_UUID[0], STM32_UUID[1], STM32_UUID[2], statuspkt.uid, statuspkt.majorversion, statuspkt.minorversion,
 80023f0:	f890 c070 	ldrb.w	ip, [r0, #112]	; 0x70
 80023f4:	b289      	uxth	r1, r1
 80023f6:	f890 7071 	ldrb.w	r7, [r0, #113]	; 0x71
	sprintf(snstr, "\"STM_UUID=%lx %lx %lx, Assigned S/N=%lu, Ver %d.%d, UDP Target=%s %s\"",
 80023fa:	4d4a      	ldr	r5, [pc, #296]	; (8002524 <StarLPTask+0x2cc>)
 80023fc:	484a      	ldr	r0, [pc, #296]	; (8002528 <StarLPTask+0x2d0>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	9703      	str	r7, [sp, #12]
 8002404:	e9cd 1c01 	strd	r1, ip, [sp, #4]
 8002408:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800240c:	6800      	ldr	r0, [r0, #0]
 800240e:	4947      	ldr	r1, [pc, #284]	; (800252c <StarLPTask+0x2d4>)
 8002410:	9000      	str	r0, [sp, #0]
 8002412:	4847      	ldr	r0, [pc, #284]	; (8002530 <StarLPTask+0x2d8>)
 8002414:	f021 f976 	bl	8023704 <siprintf>
	HAL_TIM_Base_Start(&htim7);	// start audio synth sampling interval timer
 8002418:	4846      	ldr	r0, [pc, #280]	; (8002534 <StarLPTask+0x2dc>)
 800241a:	f00b fb4d 	bl	800dab8 <HAL_TIM_Base_Start>
				agc = (agc) ? 0 : 1;
 800241e:	4e46      	ldr	r6, [pc, #280]	; (8002538 <StarLPTask+0x2e0>)
	lptask_init_done = 1;		// this lp task has done its initialisation
 8002420:	4b46      	ldr	r3, [pc, #280]	; (800253c <StarLPTask+0x2e4>)
 8002422:	2201      	movs	r2, #1
 8002424:	601a      	str	r2, [r3, #0]
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 8002426:	4846      	ldr	r0, [pc, #280]	; (8002540 <StarLPTask+0x2e8>)
		tenmstimer++;
 8002428:	f108 0801 	add.w	r8, r8, #1
		HAL_IWDG_Refresh(&hiwdg);							// refresh the hardware watchdog reset system timer
 800242c:	f008 fd32 	bl	800ae94 <HAL_IWDG_Refresh>
		osDelay(10);		// 10mSec
 8002430:	200a      	movs	r0, #10
 8002432:	f011 fa89 	bl	8013948 <osDelay>
		globaladcnoise = abs(meanwindiff);
 8002436:	4b43      	ldr	r3, [pc, #268]	; (8002544 <StarLPTask+0x2ec>)
 8002438:	4943      	ldr	r1, [pc, #268]	; (8002548 <StarLPTask+0x2f0>)
		tenmstimer++;
 800243a:	fa1f f888 	uxth.w	r8, r8
		globaladcnoise = abs(meanwindiff);
 800243e:	f9b3 3000 	ldrsh.w	r3, [r3]
				printf("AGC is ");
 8002442:	4f42      	ldr	r7, [pc, #264]	; (800254c <StarLPTask+0x2f4>)
		globaladcnoise = abs(meanwindiff);
 8002444:	2b00      	cmp	r3, #0
					printf("OFF\n");
 8002446:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8002578 <StarLPTask+0x320>
		globaladcnoise = abs(meanwindiff);
 800244a:	bfb8      	it	lt
 800244c:	425b      	neglt	r3, r3
 800244e:	b29b      	uxth	r3, r3
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8002450:	09da      	lsrs	r2, r3, #7
		globaladcnoise = abs(meanwindiff);
 8002452:	600b      	str	r3, [r1, #0]
		pretrigthresh = 4 + (globaladcnoise >> 7);		// set the pretrigger level
 8002454:	1d13      	adds	r3, r2, #4
 8002456:	4a3e      	ldr	r2, [pc, #248]	; (8002550 <StarLPTask+0x2f8>)
 8002458:	8013      	strh	r3, [r2, #0]
		while (xQueueReceive(consolerxq, &inch, 0)) {
 800245a:	2200      	movs	r2, #0
 800245c:	f10d 0123 	add.w	r1, sp, #35	; 0x23
 8002460:	6820      	ldr	r0, [r4, #0]
 8002462:	f011 ff55 	bl	8014310 <xQueueReceive>
 8002466:	2800      	cmp	r0, #0
 8002468:	f000 8088 	beq.w	800257c <StarLPTask+0x324>
			if (inch == 0x03)	{		// control C
 800246c:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8002470:	2803      	cmp	r0, #3
 8002472:	d024      	beq.n	80024be <StarLPTask+0x266>
			if ((isdigit(inch)) && (agc == 0)) {
 8002474:	4b37      	ldr	r3, [pc, #220]	; (8002554 <StarLPTask+0x2fc>)
 8002476:	5cc3      	ldrb	r3, [r0, r3]
 8002478:	075b      	lsls	r3, r3, #29
 800247a:	d501      	bpl.n	8002480 <StarLPTask+0x228>
 800247c:	8833      	ldrh	r3, [r6, #0]
 800247e:	b1ab      	cbz	r3, 80024ac <StarLPTask+0x254>
			__io_putchar(inch); // putchar(inch);	// echo console rx to tx
 8002480:	f001 fccc 	bl	8003e1c <__io_putchar>
 8002484:	e7e9      	b.n	800245a <StarLPTask+0x202>
			writelcdcmd(strcat(str, "..\""));
 8002486:	4b34      	ldr	r3, [pc, #208]	; (8002558 <StarLPTask+0x300>)
 8002488:	6818      	ldr	r0, [r3, #0]
 800248a:	f8cd 0052 	str.w	r0, [sp, #82]	; 0x52
 800248e:	4658      	mov	r0, fp
 8002490:	f7fe ff3c 	bl	800130c <writelcdcmd>
			break;
 8002494:	e762      	b.n	800235c <StarLPTask+0x104>
			writelcdcmd(strcat(str, "...\""));
 8002496:	4b31      	ldr	r3, [pc, #196]	; (800255c <StarLPTask+0x304>)
 8002498:	6818      	ldr	r0, [r3, #0]
 800249a:	791b      	ldrb	r3, [r3, #4]
 800249c:	f8cd 0052 	str.w	r0, [sp, #82]	; 0x52
 80024a0:	4658      	mov	r0, fp
 80024a2:	f88d 3056 	strb.w	r3, [sp, #86]	; 0x56
 80024a6:	f7fe ff31 	bl	800130c <writelcdcmd>
			break;
 80024aa:	e757      	b.n	800235c <StarLPTask+0x104>
				setpgagain(inch - '0');
 80024ac:	3830      	subs	r0, #48	; 0x30
 80024ae:	f002 f83f 	bl	8004530 <setpgagain>
				printf("Manually setting PGA gain to %c\n", inch);
 80024b2:	f89d 1023 	ldrb.w	r1, [sp, #35]	; 0x23
 80024b6:	482a      	ldr	r0, [pc, #168]	; (8002560 <StarLPTask+0x308>)
 80024b8:	f020 ffac 	bl	8023414 <iprintf>
 80024bc:	e7cd      	b.n	800245a <StarLPTask+0x202>
				agc = (agc) ? 0 : 1;
 80024be:	8833      	ldrh	r3, [r6, #0]
				printf("AGC is ");
 80024c0:	4638      	mov	r0, r7
				agc = (agc) ? 0 : 1;
 80024c2:	fab3 f383 	clz	r3, r3
 80024c6:	095b      	lsrs	r3, r3, #5
 80024c8:	8033      	strh	r3, [r6, #0]
				printf("AGC is ");
 80024ca:	f020 ffa3 	bl	8023414 <iprintf>
				if (agc)
 80024ce:	8833      	ldrh	r3, [r6, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f000 8139 	beq.w	8002748 <StarLPTask+0x4f0>
					printf("ON\n");
 80024d6:	4823      	ldr	r0, [pc, #140]	; (8002564 <StarLPTask+0x30c>)
 80024d8:	f021 f838 	bl	802354c <puts>
 80024dc:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 80024e0:	e7c8      	b.n	8002474 <StarLPTask+0x21c>
 80024e2:	bf00      	nop
 80024e4:	08027590 	.word	0x08027590
 80024e8:	2001b6d8 	.word	0x2001b6d8
 80024ec:	2001adc0 	.word	0x2001adc0
 80024f0:	2001b6d0 	.word	0x2001b6d0
 80024f4:	2001b964 	.word	0x2001b964
 80024f8:	20001c58 	.word	0x20001c58
 80024fc:	08028088 	.word	0x08028088
 8002500:	08028084 	.word	0x08028084
 8002504:	08028090 	.word	0x08028090
 8002508:	0802809c 	.word	0x0802809c
 800250c:	08028158 	.word	0x08028158
 8002510:	08028170 	.word	0x08028170
 8002514:	080280d8 	.word	0x080280d8
 8002518:	2001be20 	.word	0x2001be20
 800251c:	1ff0f424 	.word	0x1ff0f424
 8002520:	1ff0f420 	.word	0x1ff0f420
 8002524:	2001be38 	.word	0x2001be38
 8002528:	1ff0f428 	.word	0x1ff0f428
 800252c:	080280e0 	.word	0x080280e0
 8002530:	20000084 	.word	0x20000084
 8002534:	2001ba94 	.word	0x2001ba94
 8002538:	20000010 	.word	0x20000010
 800253c:	20001c54 	.word	0x20001c54
 8002540:	2001b1dc 	.word	0x2001b1dc
 8002544:	20000740 	.word	0x20000740
 8002548:	200006f0 	.word	0x200006f0
 800254c:	080281ac 	.word	0x080281ac
 8002550:	20000000 	.word	0x20000000
 8002554:	08042e79 	.word	0x08042e79
 8002558:	0802815c 	.word	0x0802815c
 800255c:	08028160 	.word	0x08028160
 8002560:	080281bc 	.word	0x080281bc
 8002564:	080281b4 	.word	0x080281b4
 8002568:	20001640 	.word	0x20001640
 800256c:	2001c2f8 	.word	0x2001c2f8
 8002570:	08028168 	.word	0x08028168
 8002574:	08028128 	.word	0x08028128
 8002578:	080281b8 	.word	0x080281b8
		if (!(ledsenabled)) {
 800257c:	4b9c      	ldr	r3, [pc, #624]	; (80027f0 <StarLPTask+0x598>)
 800257e:	4605      	mov	r5, r0
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 80e6 	beq.w	8002754 <StarLPTask+0x4fc>
		} else if (ledhang) {	// trigger led
 8002588:	4f9a      	ldr	r7, [pc, #616]	; (80027f4 <StarLPTask+0x59c>)
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	f000 80e1 	beq.w	8002754 <StarLPTask+0x4fc>
			ledhang--;
 8002592:	3b01      	subs	r3, #1
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8002594:	2201      	movs	r2, #1
 8002596:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800259a:	4897      	ldr	r0, [pc, #604]	; (80027f8 <StarLPTask+0x5a0>)
			ledhang--;
 800259c:	603b      	str	r3, [r7, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 800259e:	f007 fe1f 	bl	800a1e0 <HAL_GPIO_WritePin>
		if (trigs != statuspkt.trigcount) {		// another tigger(s) has occured
 80025a2:	4996      	ldr	r1, [pc, #600]	; (80027fc <StarLPTask+0x5a4>)
 80025a4:	4896      	ldr	r0, [pc, #600]	; (8002800 <StarLPTask+0x5a8>)
 80025a6:	6fca      	ldr	r2, [r1, #124]	; 0x7c
 80025a8:	6803      	ldr	r3, [r0, #0]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	f040 80d9 	bne.w	8002762 <StarLPTask+0x50a>
		processnex();		// process Nextion
 80025b0:	f7ff fc92 	bl	8001ed8 <processnex>
		if ((tenmstimer + 3) % 10 == 0) {
 80025b4:	f108 0103 	add.w	r1, r8, #3
 80025b8:	4b92      	ldr	r3, [pc, #584]	; (8002804 <StarLPTask+0x5ac>)
 80025ba:	4a93      	ldr	r2, [pc, #588]	; (8002808 <StarLPTask+0x5b0>)
 80025bc:	fb03 f301 	mul.w	r3, r3, r1
 80025c0:	ebb2 0f73 	cmp.w	r2, r3, ror #1
 80025c4:	d31e      	bcc.n	8002604 <StarLPTask+0x3ac>
			if (statuspkt.trigcount > (25 + jabtrigcnt)) { // spamming: > 25 packets sent in about 100mS
 80025c6:	4b8d      	ldr	r3, [pc, #564]	; (80027fc <StarLPTask+0x5a4>)
 80025c8:	4d90      	ldr	r5, [pc, #576]	; (800280c <StarLPTask+0x5b4>)
 80025ca:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 80025cc:	682b      	ldr	r3, [r5, #0]
 80025ce:	f103 0219 	add.w	r2, r3, #25
 80025d2:	4291      	cmp	r1, r2
 80025d4:	f200 820d 	bhi.w	80029f2 <StarLPTask+0x79a>
				if (jabbertimeout) {
 80025d8:	4a8d      	ldr	r2, [pc, #564]	; (8002810 <StarLPTask+0x5b8>)
 80025da:	6813      	ldr	r3, [r2, #0]
 80025dc:	b10b      	cbz	r3, 80025e2 <StarLPTask+0x38a>
					jabbertimeout--;		// de-arm count
 80025de:	3b01      	subs	r3, #1
 80025e0:	6013      	str	r3, [r2, #0]
				jabtrigcnt = statuspkt.trigcount;
 80025e2:	4b86      	ldr	r3, [pc, #536]	; (80027fc <StarLPTask+0x5a4>)
 80025e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80025e6:	602b      	str	r3, [r5, #0]
			if (gainchanged == 0) {		// gain not just changed
 80025e8:	9b06      	ldr	r3, [sp, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8222 	beq.w	8002a34 <StarLPTask+0x7dc>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 80025f0:	4b88      	ldr	r3, [pc, #544]	; (8002814 <StarLPTask+0x5bc>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f000 81d3 	beq.w	80029a0 <StarLPTask+0x748>
 80025fa:	4b87      	ldr	r3, [pc, #540]	; (8002818 <StarLPTask+0x5c0>)
			} else if (lcd_currentpage == 1) {
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	f000 8259 	beq.w	8002ab6 <StarLPTask+0x85e>
				lcd_showvars();
 8002604:	4a85      	ldr	r2, [pc, #532]	; (800281c <StarLPTask+0x5c4>)
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 8002606:	f108 030b 	add.w	r3, r8, #11
				lcd_showvars();
 800260a:	fb02 f303 	mul.w	r3, r2, r3
		if ((tenmstimer + 11) % 100 == 0) {		// every second
 800260e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002612:	3a01      	subs	r2, #1
 8002614:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 8002618:	f080 80dc 	bcs.w	80027d4 <StarLPTask+0x57c>
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 800261c:	f108 031b 	add.w	r3, r8, #27
			lcd_trigplot();		// update lcd trigger and noise plots
 8002620:	497f      	ldr	r1, [pc, #508]	; (8002820 <StarLPTask+0x5c8>)
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8002622:	4a80      	ldr	r2, [pc, #512]	; (8002824 <StarLPTask+0x5cc>)
			lcd_trigplot();		// update lcd trigger and noise plots
 8002624:	fb01 f303 	mul.w	r3, r1, r3
		if ((tenmstimer + 27) % 1000 == 0) {		// every 10 seconds
 8002628:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 800262c:	d31a      	bcc.n	8002664 <StarLPTask+0x40c>
			if (agc) {
 800262e:	8833      	ldrh	r3, [r6, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	f000 81b3 	beq.w	800299c <StarLPTask+0x744>
				trigsin10sec = trigs - prevtrigs;
 8002636:	4b72      	ldr	r3, [pc, #456]	; (8002800 <StarLPTask+0x5a8>)
 8002638:	4d7b      	ldr	r5, [pc, #492]	; (8002828 <StarLPTask+0x5d0>)
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 800263a:	4f7c      	ldr	r7, [pc, #496]	; (800282c <StarLPTask+0x5d4>)
				trigsin10sec = trigs - prevtrigs;
 800263c:	681a      	ldr	r2, [r3, #0]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 800263e:	8839      	ldrh	r1, [r7, #0]
				trigsin10sec = trigs - prevtrigs;
 8002640:	682b      	ldr	r3, [r5, #0]
 8002642:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8002890 <StarLPTask+0x638>
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8002646:	2905      	cmp	r1, #5
				trigsin10sec = trigs - prevtrigs;
 8002648:	eba2 0303 	sub.w	r3, r2, r3
 800264c:	f8c9 3000 	str.w	r3, [r9]
				if (trigthresh < 6)		// only bump up gain if trig threshold above pretrigger is still low
 8002650:	d802      	bhi.n	8002658 <StarLPTask+0x400>
					if (trigsin10sec < MINTRIGS10S)
 8002652:	2b01      	cmp	r3, #1
 8002654:	f240 825b 	bls.w	8002b0e <StarLPTask+0x8b6>
				if (trigsin10sec > MAXTRIGS10S)
 8002658:	2b0a      	cmp	r3, #10
 800265a:	f200 822f 	bhi.w	8002abc <StarLPTask+0x864>
			gainchanged = 0;
 800265e:	2300      	movs	r3, #0
				prevtrigs = trigs;
 8002660:	602a      	str	r2, [r5, #0]
			gainchanged = 0;
 8002662:	9306      	str	r3, [sp, #24]
		if ((tenmstimer + 44) > 3000) {		// reset timer after 30 seconds
 8002664:	f640 338c 	movw	r3, #2956	; 0xb8c
 8002668:	4598      	cmp	r8, r3
 800266a:	d94f      	bls.n	800270c <StarLPTask+0x4b4>
			if (gpsgood == 0) {	// gps is not talking to us
 800266c:	4b70      	ldr	r3, [pc, #448]	; (8002830 <StarLPTask+0x5d8>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	f040 818f 	bne.w	8002994 <StarLPTask+0x73c>
				printf("GPS serial comms problem?\n");
 8002676:	486f      	ldr	r0, [pc, #444]	; (8002834 <StarLPTask+0x5dc>)
 8002678:	f020 ff68 	bl	802354c <puts>
				if (gpsbadcount++ > 9) {
 800267c:	496e      	ldr	r1, [pc, #440]	; (8002838 <StarLPTask+0x5e0>)
 800267e:	680b      	ldr	r3, [r1, #0]
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	2b09      	cmp	r3, #9
 8002684:	600a      	str	r2, [r1, #0]
 8002686:	f300 824c 	bgt.w	8002b22 <StarLPTask+0x8ca>
			if (psensor == MPL115A2) {
 800268a:	4b6c      	ldr	r3, [pc, #432]	; (800283c <StarLPTask+0x5e4>)
			gpsgood = 0;			// reset the good flag
 800268c:	2200      	movs	r2, #0
 800268e:	4968      	ldr	r1, [pc, #416]	; (8002830 <StarLPTask+0x5d8>)
			if (psensor == MPL115A2) {
 8002690:	681b      	ldr	r3, [r3, #0]
			gpsgood = 0;			// reset the good flag
 8002692:	600a      	str	r2, [r1, #0]
			if (psensor == MPL115A2) {
 8002694:	2b01      	cmp	r3, #1
 8002696:	f000 8205 	beq.w	8002aa4 <StarLPTask+0x84c>
			} else if (psensor == MPL3115A2) {
 800269a:	2b02      	cmp	r3, #2
 800269c:	f000 8224 	beq.w	8002ae8 <StarLPTask+0x890>
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80026a0:	4b67      	ldr	r3, [pc, #412]	; (8002840 <StarLPTask+0x5e8>)
 80026a2:	f242 7229 	movw	r2, #10025	; 0x2729
 80026a6:	4955      	ldr	r1, [pc, #340]	; (80027fc <StarLPTask+0x5a4>)
			tenmstimer = 0;
 80026a8:	f04f 0800 	mov.w	r8, #0
			printf("ID:%lu/(%d) %d:%d:%d:%d ", statuspkt.uid, BUILDNO, myip & 0xFF, (myip & 0xFF00) >> 8,
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f8b1 105c 	ldrh.w	r1, [r1, #92]	; 0x5c
 80026b2:	f3c3 4507 	ubfx	r5, r3, #16, #8
 80026b6:	f3c3 2007 	ubfx	r0, r3, #8, #8
 80026ba:	0e1f      	lsrs	r7, r3, #24
 80026bc:	b289      	uxth	r1, r1
 80026be:	9000      	str	r0, [sp, #0]
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	4860      	ldr	r0, [pc, #384]	; (8002844 <StarLPTask+0x5ec>)
 80026c4:	e9cd 5701 	strd	r5, r7, [sp, #4]
 80026c8:	f020 fea4 	bl	8023414 <iprintf>
			printf("triggers:%04d, gain:0x%02x, noise:%03d, thresh:%02d, press:%03d.%03d, temp:%02d.%03d, time:%s\n",
 80026cc:	4b5e      	ldr	r3, [pc, #376]	; (8002848 <StarLPTask+0x5f0>)
 80026ce:	495f      	ldr	r1, [pc, #380]	; (800284c <StarLPTask+0x5f4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a5f      	ldr	r2, [pc, #380]	; (8002850 <StarLPTask+0x5f8>)
 80026d4:	fba1 1303 	umull	r1, r3, r1, r3
 80026d8:	4d5e      	ldr	r5, [pc, #376]	; (8002854 <StarLPTask+0x5fc>)
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	099b      	lsrs	r3, r3, #6
 80026de:	485e      	ldr	r0, [pc, #376]	; (8002858 <StarLPTask+0x600>)
 80026e0:	0892      	lsrs	r2, r2, #2
 80026e2:	4952      	ldr	r1, [pc, #328]	; (800282c <StarLPTask+0x5d4>)
 80026e4:	6800      	ldr	r0, [r0, #0]
 80026e6:	8809      	ldrh	r1, [r1, #0]
 80026e8:	682d      	ldr	r5, [r5, #0]
 80026ea:	9304      	str	r3, [sp, #16]
 80026ec:	9202      	str	r2, [sp, #8]
 80026ee:	4b5b      	ldr	r3, [pc, #364]	; (800285c <StarLPTask+0x604>)
 80026f0:	4a5b      	ldr	r2, [pc, #364]	; (8002860 <StarLPTask+0x608>)
 80026f2:	9503      	str	r5, [sp, #12]
 80026f4:	e9cd 1000 	strd	r1, r0, [sp]
 80026f8:	4941      	ldr	r1, [pc, #260]	; (8002800 <StarLPTask+0x5a8>)
 80026fa:	f9b2 2000 	ldrsh.w	r2, [r2]
 80026fe:	9305      	str	r3, [sp, #20]
 8002700:	4b58      	ldr	r3, [pc, #352]	; (8002864 <StarLPTask+0x60c>)
 8002702:	6809      	ldr	r1, [r1, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4858      	ldr	r0, [pc, #352]	; (8002868 <StarLPTask+0x610>)
 8002708:	f020 fe84 	bl	8023414 <iprintf>
		if (((onesectimer + 21) % 180 == 0) && (last3min != onesectimer)) {
 800270c:	f10a 0115 	add.w	r1, sl, #21
 8002710:	4b56      	ldr	r3, [pc, #344]	; (800286c <StarLPTask+0x614>)
 8002712:	4a57      	ldr	r2, [pc, #348]	; (8002870 <StarLPTask+0x618>)
 8002714:	fb03 f301 	mul.w	r3, r3, r1
 8002718:	ebb2 0fb3 	cmp.w	r2, r3, ror #2
 800271c:	d30b      	bcc.n	8002736 <StarLPTask+0x4de>
 800271e:	9b07      	ldr	r3, [sp, #28]
 8002720:	459a      	cmp	sl, r3
 8002722:	d008      	beq.n	8002736 <StarLPTask+0x4de>
			if (boosttrys > 0)		// timer for boost gain oscillating
 8002724:	4a53      	ldr	r2, [pc, #332]	; (8002874 <StarLPTask+0x61c>)
 8002726:	8813      	ldrh	r3, [r2, #0]
 8002728:	b10b      	cbz	r3, 800272e <StarLPTask+0x4d6>
				boosttrys--;
 800272a:	3b01      	subs	r3, #1
 800272c:	8013      	strh	r3, [r2, #0]
			lcd_pressplot();		// add a point to the pressure plot
 800272e:	f8cd a01c 	str.w	sl, [sp, #28]
 8002732:	f7ff f99b 	bl	8001a6c <lcd_pressplot>
		if (onesectimer > 900) {			// 15 mins
 8002736:	f5ba 7f61 	cmp.w	sl, #900	; 0x384
 800273a:	f67f ae74 	bls.w	8002426 <StarLPTask+0x1ce>
			onesectimer = 0;
 800273e:	f04f 0a00 	mov.w	sl, #0
			requestapisn();	//update s/n and udp target (reboot on fail)
 8002742:	f004 fb25 	bl	8006d90 <requestapisn>
 8002746:	e66e      	b.n	8002426 <StarLPTask+0x1ce>
					printf("OFF\n");
 8002748:	4648      	mov	r0, r9
 800274a:	f020 feff 	bl	802354c <puts>
 800274e:	f89d 0023 	ldrb.w	r0, [sp, #35]	; 0x23
 8002752:	e68f      	b.n	8002474 <StarLPTask+0x21c>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8002754:	2200      	movs	r2, #0
 8002756:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800275a:	4827      	ldr	r0, [pc, #156]	; (80027f8 <StarLPTask+0x5a0>)
 800275c:	f007 fd40 	bl	800a1e0 <HAL_GPIO_WritePin>
 8002760:	e71f      	b.n	80025a2 <StarLPTask+0x34a>
			if (soundenabled) {
 8002762:	4b45      	ldr	r3, [pc, #276]	; (8002878 <StarLPTask+0x620>)
			trigs = statuspkt.trigcount;
 8002764:	6fca      	ldr	r2, [r1, #124]	; 0x7c
			if (soundenabled) {
 8002766:	881b      	ldrh	r3, [r3, #0]
			trigs = statuspkt.trigcount;
 8002768:	6002      	str	r2, [r0, #0]
			if (soundenabled) {
 800276a:	2b00      	cmp	r3, #0
 800276c:	f040 8175 	bne.w	8002a5a <StarLPTask+0x802>
 8002770:	4f42      	ldr	r7, [pc, #264]	; (800287c <StarLPTask+0x624>)
				printf("sem wait 1a\n");
 8002772:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8002894 <StarLPTask+0x63c>
 8002776:	e002      	b.n	800277e <StarLPTask+0x526>
 8002778:	4648      	mov	r0, r9
 800277a:	f020 fee7 	bl	802354c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800277e:	2101      	movs	r1, #1
 8002780:	6838      	ldr	r0, [r7, #0]
 8002782:	f011 fe81 	bl	8014488 <xQueueSemaphoreTake>
 8002786:	2801      	cmp	r0, #1
 8002788:	d1f6      	bne.n	8002778 <StarLPTask+0x520>
			strcpy(str, ctime(&epochtime));		// ctime
 800278a:	483d      	ldr	r0, [pc, #244]	; (8002880 <StarLPTask+0x628>)
 800278c:	f01f fd4a 	bl	8022224 <ctime>
 8002790:	4601      	mov	r1, r0
 8002792:	4658      	mov	r0, fp
 8002794:	f021 f847 	bl	8023826 <stpcpy>
			i = 0;
 8002798:	2300      	movs	r3, #0
 800279a:	493a      	ldr	r1, [pc, #232]	; (8002884 <StarLPTask+0x62c>)
 800279c:	eba0 000b 	sub.w	r0, r0, fp
			while (i < strlen(str)) {
 80027a0:	e008      	b.n	80027b4 <StarLPTask+0x55c>
				if ((str[i] != '\n') && (str[i] != '\r'))
 80027a2:	f81b 2003 	ldrb.w	r2, [fp, r3]
 80027a6:	2a0a      	cmp	r2, #10
 80027a8:	d003      	beq.n	80027b2 <StarLPTask+0x55a>
 80027aa:	2a0d      	cmp	r2, #13
 80027ac:	d001      	beq.n	80027b2 <StarLPTask+0x55a>
					trigtimestr[n++] = str[i];
 80027ae:	554a      	strb	r2, [r1, r5]
 80027b0:	3501      	adds	r5, #1
				i++;
 80027b2:	3301      	adds	r3, #1
			while (i < strlen(str)) {
 80027b4:	4283      	cmp	r3, r0
 80027b6:	d3f4      	bcc.n	80027a2 <StarLPTask+0x54a>
			trigtimestr[n] = '\0';
 80027b8:	2300      	movs	r3, #0
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 80027ba:	6838      	ldr	r0, [r7, #0]
			trigtimestr[n] = '\0';
 80027bc:	554b      	strb	r3, [r1, r5]
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 80027be:	461a      	mov	r2, r3
 80027c0:	4619      	mov	r1, r3
 80027c2:	f011 fbdb 	bl	8013f7c <xQueueGenericSend>
 80027c6:	2801      	cmp	r0, #1
 80027c8:	f43f aef2 	beq.w	80025b0 <StarLPTask+0x358>
				printf("semaphore 1a release failed\n");
 80027cc:	482e      	ldr	r0, [pc, #184]	; (8002888 <StarLPTask+0x630>)
 80027ce:	f020 febd 	bl	802354c <puts>
 80027d2:	e6ed      	b.n	80025b0 <StarLPTask+0x358>
			if (ledsenabled)
 80027d4:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <StarLPTask+0x598>)
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80027d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027da:	4807      	ldr	r0, [pc, #28]	; (80027f8 <StarLPTask+0x5a0>)
			if (ledsenabled)
 80027dc:	881a      	ldrh	r2, [r3, #0]
 80027de:	2a00      	cmp	r2, #0
 80027e0:	f000 8154 	beq.w	8002a8c <StarLPTask+0x834>
				HAL_GPIO_TogglePin(GPIOD, LED_D2_Pin);
 80027e4:	f007 fd16 	bl	800a214 <HAL_GPIO_TogglePin>
 80027e8:	4f24      	ldr	r7, [pc, #144]	; (800287c <StarLPTask+0x624>)
				printf("sem wait 1b\n");
 80027ea:	4d28      	ldr	r5, [pc, #160]	; (800288c <StarLPTask+0x634>)
 80027ec:	e057      	b.n	800289e <StarLPTask+0x646>
 80027ee:	bf00      	nop
 80027f0:	20000270 	.word	0x20000270
 80027f4:	2000073c 	.word	0x2000073c
 80027f8:	40020c00 	.word	0x40020c00
 80027fc:	2001adc0 	.word	0x2001adc0
 8002800:	20001c68 	.word	0x20001c68
 8002804:	cccccccd 	.word	0xcccccccd
 8002808:	19999999 	.word	0x19999999
 800280c:	20001c48 	.word	0x20001c48
 8002810:	200006f4 	.word	0x200006f4
 8002814:	200015b0 	.word	0x200015b0
 8002818:	200015ac 	.word	0x200015ac
 800281c:	c28f5c29 	.word	0xc28f5c29
 8002820:	26e978d5 	.word	0x26e978d5
 8002824:	00418937 	.word	0x00418937
 8002828:	20001c5c 	.word	0x20001c5c
 800282c:	20000002 	.word	0x20000002
 8002830:	20001c78 	.word	0x20001c78
 8002834:	08028370 	.word	0x08028370
 8002838:	20001c44 	.word	0x20001c44
 800283c:	20001cc8 	.word	0x20001cc8
 8002840:	2001b260 	.word	0x2001b260
 8002844:	080283cc 	.word	0x080283cc
 8002848:	2001bd60 	.word	0x2001bd60
 800284c:	10624dd3 	.word	0x10624dd3
 8002850:	2001bd6c 	.word	0x2001bd6c
 8002854:	2001bd64 	.word	0x2001bd64
 8002858:	2001bd68 	.word	0x2001bd68
 800285c:	20000054 	.word	0x20000054
 8002860:	20001cc4 	.word	0x20001cc4
 8002864:	200006f0 	.word	0x200006f0
 8002868:	080283e8 	.word	0x080283e8
 800286c:	a4fa4fa5 	.word	0xa4fa4fa5
 8002870:	016c16c1 	.word	0x016c16c1
 8002874:	20001ca8 	.word	0x20001ca8
 8002878:	20000276 	.word	0x20000276
 800287c:	2001b6d4 	.word	0x2001b6d4
 8002880:	2001bcd0 	.word	0x2001bcd0
 8002884:	2000023c 	.word	0x2000023c
 8002888:	080281ec 	.word	0x080281ec
 800288c:	08028218 	.word	0x08028218
 8002890:	20001c6c 	.word	0x20001c6c
 8002894:	080281e0 	.word	0x080281e0
 8002898:	4628      	mov	r0, r5
 800289a:	f020 fe57 	bl	802354c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 1) == pdTRUE)) {// take the ssi generation semaphore (portMAX_DELAY == infinite)
 800289e:	2101      	movs	r1, #1
 80028a0:	6838      	ldr	r0, [r7, #0]
 80028a2:	f011 fdf1 	bl	8014488 <xQueueSemaphoreTake>
 80028a6:	2801      	cmp	r0, #1
 80028a8:	d1f6      	bne.n	8002898 <StarLPTask+0x640>
			strcpy(str, ctime(&epochtime));
 80028aa:	48a6      	ldr	r0, [pc, #664]	; (8002b44 <StarLPTask+0x8ec>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80028ac:	2500      	movs	r5, #0
			strcpy(str, ctime(&epochtime));
 80028ae:	f01f fcb9 	bl	8022224 <ctime>
 80028b2:	4601      	mov	r1, r0
 80028b4:	4658      	mov	r0, fp
 80028b6:	f020 ffb6 	bl	8023826 <stpcpy>
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80028ba:	f10d 0c78 	add.w	ip, sp, #120	; 0x78
 80028be:	eba0 030b 	sub.w	r3, r0, fp
			sprintf(nowtimestr, "\"%s\"", str);
 80028c2:	465a      	mov	r2, fp
 80028c4:	49a0      	ldr	r1, [pc, #640]	; (8002b48 <StarLPTask+0x8f0>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80028c6:	4463      	add	r3, ip
			sprintf(nowtimestr, "\"%s\"", str);
 80028c8:	48a0      	ldr	r0, [pc, #640]	; (8002b4c <StarLPTask+0x8f4>)
			str[strlen(str) - 1] = '\0';	// replace newline with terminator
 80028ca:	f803 5c55 	strb.w	r5, [r3, #-85]
			sprintf(nowtimestr, "\"%s\"", str);
 80028ce:	f020 ff19 	bl	8023704 <siprintf>
			sprintf(tempstr, "%d.%d", temperature, tempfrac);
 80028d2:	4b9f      	ldr	r3, [pc, #636]	; (8002b50 <StarLPTask+0x8f8>)
 80028d4:	4a9f      	ldr	r2, [pc, #636]	; (8002b54 <StarLPTask+0x8fc>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6812      	ldr	r2, [r2, #0]
 80028da:	499f      	ldr	r1, [pc, #636]	; (8002b58 <StarLPTask+0x900>)
 80028dc:	489f      	ldr	r0, [pc, #636]	; (8002b5c <StarLPTask+0x904>)
 80028de:	f020 ff11 	bl	8023704 <siprintf>
			sprintf(pressstr, "%d.%d", pressure, pressfrac);
 80028e2:	4b9f      	ldr	r3, [pc, #636]	; (8002b60 <StarLPTask+0x908>)
 80028e4:	4a9f      	ldr	r2, [pc, #636]	; (8002b64 <StarLPTask+0x90c>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6812      	ldr	r2, [r2, #0]
 80028ea:	499b      	ldr	r1, [pc, #620]	; (8002b58 <StarLPTask+0x900>)
 80028ec:	489e      	ldr	r0, [pc, #632]	; (8002b68 <StarLPTask+0x910>)
 80028ee:	f020 ff09 	bl	8023704 <siprintf>
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80028f2:	4b9e      	ldr	r3, [pc, #632]	; (8002b6c <StarLPTask+0x914>)
			sprintf(statstr,
 80028f4:	4a9e      	ldr	r2, [pc, #632]	; (8002b70 <StarLPTask+0x918>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80028f6:	f9b3 3000 	ldrsh.w	r3, [r3]
			sprintf(statstr,
 80028fa:	489e      	ldr	r0, [pc, #632]	; (8002b74 <StarLPTask+0x91c>)
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 80028fc:	2b00      	cmp	r3, #0
			sprintf(statstr,
 80028fe:	6811      	ldr	r1, [r2, #0]
 8002900:	8805      	ldrh	r5, [r0, #0]
					statuspkt.sysuptime, trigtimestr, statuspkt.trigcount, abs(meanwindiff) & 0xfff,
 8002902:	bfb8      	it	lt
 8002904:	425b      	neglt	r3, r3
			sprintf(statstr,
 8002906:	4a9c      	ldr	r2, [pc, #624]	; (8002b78 <StarLPTask+0x920>)
 8002908:	489b      	ldr	r0, [pc, #620]	; (8002b78 <StarLPTask+0x920>)
 800290a:	f3c1 010b 	ubfx	r1, r1, #0, #12
 800290e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002914:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8002916:	9503      	str	r5, [sp, #12]
 8002918:	9000      	str	r0, [sp, #0]
 800291a:	4898      	ldr	r0, [pc, #608]	; (8002b7c <StarLPTask+0x924>)
 800291c:	e9cd 3101 	strd	r3, r1, [sp, #4]
 8002920:	4b97      	ldr	r3, [pc, #604]	; (8002b80 <StarLPTask+0x928>)
 8002922:	4998      	ldr	r1, [pc, #608]	; (8002b84 <StarLPTask+0x92c>)
 8002924:	f020 feee 	bl	8023704 <siprintf>
			if (gpslocked) {
 8002928:	4b97      	ldr	r3, [pc, #604]	; (8002b88 <StarLPTask+0x930>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	f000 809e 	beq.w	8002a6e <StarLPTask+0x816>
				sprintf(gpsstr, "\"Locked: %d Sats<br>Lon: %d<br>Lat: %d\"", statuspkt.NavPvt.numSV,
 8002932:	4991      	ldr	r1, [pc, #580]	; (8002b78 <StarLPTask+0x920>)
 8002934:	7eca      	ldrb	r2, [r1, #27]
 8002936:	69cb      	ldr	r3, [r1, #28]
 8002938:	6a08      	ldr	r0, [r1, #32]
 800293a:	4994      	ldr	r1, [pc, #592]	; (8002b8c <StarLPTask+0x934>)
 800293c:	9000      	str	r0, [sp, #0]
 800293e:	4894      	ldr	r0, [pc, #592]	; (8002b90 <StarLPTask+0x938>)
 8002940:	f020 fee0 	bl	8023704 <siprintf>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 8002944:	2300      	movs	r3, #0
 8002946:	6838      	ldr	r0, [r7, #0]
 8002948:	461a      	mov	r2, r3
 800294a:	4619      	mov	r1, r3
 800294c:	f011 fb16 	bl	8013f7c <xQueueGenericSend>
 8002950:	2801      	cmp	r0, #1
 8002952:	d002      	beq.n	800295a <StarLPTask+0x702>
				printf("semaphore 1b release failed\n");
 8002954:	488f      	ldr	r0, [pc, #572]	; (8002b94 <StarLPTask+0x93c>)
 8002956:	f020 fdf9 	bl	802354c <puts>
			onesectimer++;
 800295a:	f10a 0a01 	add.w	sl, sl, #1
				printf("sem wait 1c\n");
 800295e:	4d8e      	ldr	r5, [pc, #568]	; (8002b98 <StarLPTask+0x940>)
			onesectimer++;
 8002960:	fa1f fa8a 	uxth.w	sl, sl
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 8002964:	e002      	b.n	800296c <StarLPTask+0x714>
				printf("sem wait 1c\n");
 8002966:	4628      	mov	r0, r5
 8002968:	f020 fdf0 	bl	802354c <puts>
			while (!(xSemaphoreTake(ssicontentHandle, (TickType_t ) 25) == pdTRUE)) {// give the ssi generation semaphore (portMAX_DELAY == infinite)
 800296c:	2119      	movs	r1, #25
 800296e:	6838      	ldr	r0, [r7, #0]
 8002970:	f011 fd8a 	bl	8014488 <xQueueSemaphoreTake>
 8002974:	2801      	cmp	r0, #1
 8002976:	d1f6      	bne.n	8002966 <StarLPTask+0x70e>
			if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8002978:	2300      	movs	r3, #0
 800297a:	6838      	ldr	r0, [r7, #0]
 800297c:	461a      	mov	r2, r3
 800297e:	4619      	mov	r1, r3
 8002980:	f011 fafc 	bl	8013f7c <xQueueGenericSend>
 8002984:	2801      	cmp	r0, #1
 8002986:	d002      	beq.n	800298e <StarLPTask+0x736>
				printf("semaphore 1c release failed\n");
 8002988:	4884      	ldr	r0, [pc, #528]	; (8002b9c <StarLPTask+0x944>)
 800298a:	f020 fddf 	bl	802354c <puts>
			lcd_trigplot();		// update lcd trigger and noise plots
 800298e:	f7fe ff6b 	bl	8001868 <lcd_trigplot>
 8002992:	e643      	b.n	800261c <StarLPTask+0x3c4>
				gpsbadcount = 0;
 8002994:	2300      	movs	r3, #0
 8002996:	4a82      	ldr	r2, [pc, #520]	; (8002ba0 <StarLPTask+0x948>)
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	e676      	b.n	800268a <StarLPTask+0x432>
			gainchanged = 0;
 800299c:	9306      	str	r3, [sp, #24]
 800299e:	e661      	b.n	8002664 <StarLPTask+0x40c>
			if ((!(lcd_initflag)) && (lastsec != onesectimer) && (lcd_currentpage == 0)) {
 80029a0:	4d80      	ldr	r5, [pc, #512]	; (8002ba4 <StarLPTask+0x94c>)
 80029a2:	882b      	ldrh	r3, [r5, #0]
 80029a4:	4553      	cmp	r3, sl
 80029a6:	4b80      	ldr	r3, [pc, #512]	; (8002ba8 <StarLPTask+0x950>)
 80029a8:	f43f ae28 	beq.w	80025fc <StarLPTask+0x3a4>
 80029ac:	781a      	ldrb	r2, [r3, #0]
 80029ae:	2a00      	cmp	r2, #0
 80029b0:	f47f ae24 	bne.w	80025fc <StarLPTask+0x3a4>
				timeinfo = *localtime(&localepochtime);
 80029b4:	487d      	ldr	r0, [pc, #500]	; (8002bac <StarLPTask+0x954>)
 80029b6:	f01f fc61 	bl	802227c <localtime>
 80029ba:	4f7d      	ldr	r7, [pc, #500]	; (8002bb0 <StarLPTask+0x958>)
 80029bc:	4684      	mov	ip, r0
 80029be:	46be      	mov	lr, r7
 80029c0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80029c4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80029c8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80029cc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80029d0:	f8dc 3000 	ldr.w	r3, [ip]
				lastsec = onesectimer;
 80029d4:	f8a5 a000 	strh.w	sl, [r5]
				timeinfo = *localtime(&localepochtime);
 80029d8:	f8ce 3000 	str.w	r3, [lr]
				lcd_time();
 80029dc:	f7fe fd50 	bl	8001480 <lcd_time>
				if (timeinfo.tm_yday != lastday) {
 80029e0:	4b74      	ldr	r3, [pc, #464]	; (8002bb4 <StarLPTask+0x95c>)
 80029e2:	69fa      	ldr	r2, [r7, #28]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	f43f ae0c 	beq.w	8002604 <StarLPTask+0x3ac>
					lcd_date();
 80029ec:	f7fe fd9a 	bl	8001524 <lcd_date>
 80029f0:	e608      	b.n	8002604 <StarLPTask+0x3ac>
				statuspkt.jabcnt++;
 80029f2:	4f61      	ldr	r7, [pc, #388]	; (8002b78 <StarLPTask+0x920>)
				jabbertimeout = 1;		// 100mS seconds pause
 80029f4:	2001      	movs	r0, #1
 80029f6:	4970      	ldr	r1, [pc, #448]	; (8002bb8 <StarLPTask+0x960>)
				statuspkt.jabcnt++;
 80029f8:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
				jabbertimeout = 1;		// 100mS seconds pause
 80029fc:	6008      	str	r0, [r1, #0]
				statuspkt.jabcnt++;
 80029fe:	4402      	add	r2, r0
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8002a00:	486e      	ldr	r0, [pc, #440]	; (8002bbc <StarLPTask+0x964>)
				statuspkt.jabcnt++;
 8002a02:	b292      	uxth	r2, r2
 8002a04:	f8a7 2086 	strh.w	r2, [r7, #134]	; 0x86
				printf("Jabbering: %d\n", statuspkt.trigcount - jabtrigcnt);
 8002a08:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a0a:	1ac9      	subs	r1, r1, r3
 8002a0c:	f020 fd02 	bl	8023414 <iprintf>
				if (pgagain == 0) {		// gain is at zero (gain 1)
 8002a10:	4b6b      	ldr	r3, [pc, #428]	; (8002bc0 <StarLPTask+0x968>)
 8002a12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a16:	b93b      	cbnz	r3, 8002a28 <StarLPTask+0x7d0>
					if (trigthresh < 4095)
 8002a18:	4a56      	ldr	r2, [pc, #344]	; (8002b74 <StarLPTask+0x91c>)
 8002a1a:	f640 71fe 	movw	r1, #4094	; 0xffe
 8002a1e:	8813      	ldrh	r3, [r2, #0]
 8002a20:	428b      	cmp	r3, r1
 8002a22:	d801      	bhi.n	8002a28 <StarLPTask+0x7d0>
						trigthresh++;
 8002a24:	3301      	adds	r3, #1
 8002a26:	8013      	strh	r3, [r2, #0]
				if (agc) {
 8002a28:	8833      	ldrh	r3, [r6, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d165      	bne.n	8002afa <StarLPTask+0x8a2>
				jabtrigcnt = statuspkt.trigcount;
 8002a2e:	4b52      	ldr	r3, [pc, #328]	; (8002b78 <StarLPTask+0x920>)
 8002a30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a32:	602b      	str	r3, [r5, #0]
				n = pretrigcnt - lastpretrigcnt;		// count pretriggers
 8002a34:	4b63      	ldr	r3, [pc, #396]	; (8002bc4 <StarLPTask+0x96c>)
 8002a36:	4a64      	ldr	r2, [pc, #400]	; (8002bc8 <StarLPTask+0x970>)
 8002a38:	6819      	ldr	r1, [r3, #0]
 8002a3a:	6813      	ldr	r3, [r2, #0]
 8002a3c:	1acb      	subs	r3, r1, r3
				if (n > 5) {				// too many triggers in 100mS
 8002a3e:	2b05      	cmp	r3, #5
 8002a40:	dd27      	ble.n	8002a92 <StarLPTask+0x83a>
					if (trigthresh < 4095)
 8002a42:	484c      	ldr	r0, [pc, #304]	; (8002b74 <StarLPTask+0x91c>)
 8002a44:	f640 75fe 	movw	r5, #4094	; 0xffe
 8002a48:	8803      	ldrh	r3, [r0, #0]
 8002a4a:	42ab      	cmp	r3, r5
 8002a4c:	d801      	bhi.n	8002a52 <StarLPTask+0x7fa>
						trigthresh++;
 8002a4e:	3301      	adds	r3, #1
 8002a50:	8003      	strh	r3, [r0, #0]
				lastpretrigcnt = pretrigcnt;	// (dont worry about 2^32 wrap)
 8002a52:	2300      	movs	r3, #0
 8002a54:	6011      	str	r1, [r2, #0]
 8002a56:	9306      	str	r3, [sp, #24]
 8002a58:	e5ca      	b.n	80025f0 <StarLPTask+0x398>
				HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8002a5a:	2008      	movs	r0, #8
 8002a5c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002a60:	4a5a      	ldr	r2, [pc, #360]	; (8002bcc <StarLPTask+0x974>)
 8002a62:	2100      	movs	r1, #0
 8002a64:	9000      	str	r0, [sp, #0]
 8002a66:	485a      	ldr	r0, [pc, #360]	; (8002bd0 <StarLPTask+0x978>)
 8002a68:	f004 ff98 	bl	800799c <HAL_DAC_Start_DMA>
 8002a6c:	e680      	b.n	8002770 <StarLPTask+0x518>
				strcpy(gpsstr, "\"<font color=red>**Lost GPS**<\/font>\"");  // for http
 8002a6e:	f8df c178 	ldr.w	ip, [pc, #376]	; 8002be8 <StarLPTask+0x990>
 8002a72:	4d47      	ldr	r5, [pc, #284]	; (8002b90 <StarLPTask+0x938>)
 8002a74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002a78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8002a7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a80:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8002a84:	f845 0b04 	str.w	r0, [r5], #4
 8002a88:	8029      	strh	r1, [r5, #0]
 8002a8a:	e75b      	b.n	8002944 <StarLPTask+0x6ec>
				HAL_GPIO_WritePin(GPIOD, LED_D2_Pin, GPIO_PIN_RESET);
 8002a8c:	f007 fba8 	bl	800a1e0 <HAL_GPIO_WritePin>
 8002a90:	e6aa      	b.n	80027e8 <StarLPTask+0x590>
				if (n == 0) {		// no triggers in last 100mS
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1dd      	bne.n	8002a52 <StarLPTask+0x7fa>
					if (trigthresh > MINTRIGTHRES)	// dont permit trigthresh < minimum
 8002a96:	4837      	ldr	r0, [pc, #220]	; (8002b74 <StarLPTask+0x91c>)
 8002a98:	8803      	ldrh	r3, [r0, #0]
 8002a9a:	2b03      	cmp	r3, #3
 8002a9c:	d9d9      	bls.n	8002a52 <StarLPTask+0x7fa>
						trigthresh--;
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	8003      	strh	r3, [r0, #0]
 8002aa2:	e7d6      	b.n	8002a52 <StarLPTask+0x7fa>
				if (getpressure115() != HAL_OK) {
 8002aa4:	f001 fe6c 	bl	8004780 <getpressure115>
 8002aa8:	2800      	cmp	r0, #0
 8002aaa:	f43f adf9 	beq.w	80026a0 <StarLPTask+0x448>
					printf("MPL115A2 error\n\r");
 8002aae:	4849      	ldr	r0, [pc, #292]	; (8002bd4 <StarLPTask+0x97c>)
 8002ab0:	f020 fcb0 	bl	8023414 <iprintf>
 8002ab4:	e5f4      	b.n	80026a0 <StarLPTask+0x448>
				lcd_showvars();
 8002ab6:	f7fe fd51 	bl	800155c <lcd_showvars>
 8002aba:	e5a3      	b.n	8002604 <StarLPTask+0x3ac>
					gainchanged = bumppga(-1);
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	f001 fdfa 	bl	80046b8 <bumppga>
 8002ac4:	b203      	sxth	r3, r0
 8002ac6:	9306      	str	r3, [sp, #24]
				prevtrigs = trigs;
 8002ac8:	4b43      	ldr	r3, [pc, #268]	; (8002bd8 <StarLPTask+0x980>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	602b      	str	r3, [r5, #0]
				if (gainchanged > 0) {	// increased gain
 8002ace:	9b06      	ldr	r3, [sp, #24]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f77f adc7 	ble.w	8002664 <StarLPTask+0x40c>
					if (trigthresh < (4095 - 10))
 8002ad6:	883b      	ldrh	r3, [r7, #0]
 8002ad8:	f640 72f4 	movw	r2, #4084	; 0xff4
 8002adc:	4293      	cmp	r3, r2
 8002ade:	f63f adc1 	bhi.w	8002664 <StarLPTask+0x40c>
						trigthresh += 5;
 8002ae2:	3305      	adds	r3, #5
 8002ae4:	803b      	strh	r3, [r7, #0]
 8002ae6:	e5bd      	b.n	8002664 <StarLPTask+0x40c>
				if (getpressure3115() != HAL_OK) {
 8002ae8:	f001 ffe2 	bl	8004ab0 <getpressure3115>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	f43f add7 	beq.w	80026a0 <StarLPTask+0x448>
					printf("MPL3115A2 error\n\r");
 8002af2:	483a      	ldr	r0, [pc, #232]	; (8002bdc <StarLPTask+0x984>)
 8002af4:	f020 fc8e 	bl	8023414 <iprintf>
 8002af8:	e5d2      	b.n	80026a0 <StarLPTask+0x448>
					gainchanged = bumppga(-1);	// decrease gain
 8002afa:	f04f 30ff 	mov.w	r0, #4294967295
 8002afe:	f001 fddb 	bl	80046b8 <bumppga>
				jabtrigcnt = statuspkt.trigcount;
 8002b02:	4b1d      	ldr	r3, [pc, #116]	; (8002b78 <StarLPTask+0x920>)
					gainchanged = bumppga(-1);	// decrease gain
 8002b04:	b202      	sxth	r2, r0
				jabtrigcnt = statuspkt.trigcount;
 8002b06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
					gainchanged = bumppga(-1);	// decrease gain
 8002b08:	9206      	str	r2, [sp, #24]
				jabtrigcnt = statuspkt.trigcount;
 8002b0a:	602b      	str	r3, [r5, #0]
 8002b0c:	e56c      	b.n	80025e8 <StarLPTask+0x390>
						gainchanged = bumppga(1);
 8002b0e:	2001      	movs	r0, #1
 8002b10:	f001 fdd2 	bl	80046b8 <bumppga>
				if (trigsin10sec > MAXTRIGS10S)
 8002b14:	f8d9 3000 	ldr.w	r3, [r9]
 8002b18:	2b0a      	cmp	r3, #10
 8002b1a:	d8cf      	bhi.n	8002abc <StarLPTask+0x864>
						gainchanged = bumppga(1);
 8002b1c:	b203      	sxth	r3, r0
 8002b1e:	9306      	str	r3, [sp, #24]
 8002b20:	e7d2      	b.n	8002ac8 <StarLPTask+0x870>
					printf("GPS bad - rebooting...\n");
 8002b22:	482f      	ldr	r0, [pc, #188]	; (8002be0 <StarLPTask+0x988>)
 8002b24:	f020 fd12 	bl	802354c <puts>
					osDelay(3000);
 8002b28:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002b2c:	f010 ff0c 	bl	8013948 <osDelay>
					rebootme(5);
 8002b30:	2005      	movs	r0, #5
 8002b32:	f7ff fb6f 	bl	8002214 <rebootme>
 8002b36:	4605      	mov	r5, r0
		printf("Console Rx Queue not created... rebooting...\n");
 8002b38:	482a      	ldr	r0, [pc, #168]	; (8002be4 <StarLPTask+0x98c>)
 8002b3a:	f020 fd07 	bl	802354c <puts>
		rebootme(0);
 8002b3e:	4628      	mov	r0, r5
 8002b40:	f7ff fb68 	bl	8002214 <rebootme>
 8002b44:	2001bcd0 	.word	0x2001bcd0
 8002b48:	08028224 	.word	0x08028224
 8002b4c:	20000054 	.word	0x20000054
 8002b50:	2001bd60 	.word	0x2001bd60
 8002b54:	2001bd64 	.word	0x2001bd64
 8002b58:	0802822c 	.word	0x0802822c
 8002b5c:	20000230 	.word	0x20000230
 8002b60:	2001bd6c 	.word	0x2001bd6c
 8002b64:	2001bd68 	.word	0x2001bd68
 8002b68:	20000074 	.word	0x20000074
 8002b6c:	20000740 	.word	0x20000740
 8002b70:	200006ec 	.word	0x200006ec
 8002b74:	20000002 	.word	0x20000002
 8002b78:	2001adc0 	.word	0x2001adc0
 8002b7c:	20000128 	.word	0x20000128
 8002b80:	2000023c 	.word	0x2000023c
 8002b84:	08028234 	.word	0x08028234
 8002b88:	20001cd9 	.word	0x20001cd9
 8002b8c:	080282dc 	.word	0x080282dc
 8002b90:	20000014 	.word	0x20000014
 8002b94:	0802832c 	.word	0x0802832c
 8002b98:	08028348 	.word	0x08028348
 8002b9c:	08028354 	.word	0x08028354
 8002ba0:	20001c44 	.word	0x20001c44
 8002ba4:	20000008 	.word	0x20000008
 8002ba8:	200015ac 	.word	0x200015ac
 8002bac:	2001aed0 	.word	0x2001aed0
 8002bb0:	2001ae80 	.word	0x2001ae80
 8002bb4:	200015a0 	.word	0x200015a0
 8002bb8:	200006f4 	.word	0x200006f4
 8002bbc:	08028208 	.word	0x08028208
 8002bc0:	20001cc4 	.word	0x20001cc4
 8002bc4:	20000744 	.word	0x20000744
 8002bc8:	20001c50 	.word	0x20001c50
 8002bcc:	080286c8 	.word	0x080286c8
 8002bd0:	2001b5f4 	.word	0x2001b5f4
 8002bd4:	080283a4 	.word	0x080283a4
 8002bd8:	20001c68 	.word	0x20001c68
 8002bdc:	080283b8 	.word	0x080283b8
 8002be0:	0802838c 	.word	0x0802838c
 8002be4:	08028054 	.word	0x08028054
 8002be8:	08028304 	.word	0x08028304

08002bec <HAL_DAC_ConvCpltCallbackCh1>:
	HAL_DAC_Stop_DMA(hdac, DAC_CHANNEL_1);
 8002bec:	2100      	movs	r1, #0
 8002bee:	f004 bf71 	b.w	8007ad4 <HAL_DAC_Stop_DMA>
 8002bf2:	bf00      	nop

08002bf4 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) { // every second 1 pps (on external signal)
 8002bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) {
 8002bf6:	6803      	ldr	r3, [r0, #0]
 8002bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bfc:	d003      	beq.n	8002c06 <HAL_TIM_IC_CaptureCallback+0x12>
	} else if (htim->Instance == TIM4) {
 8002bfe:	4a1b      	ldr	r2, [pc, #108]	; (8002c6c <HAL_TIM_IC_CaptureCallback+0x78>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d02d      	beq.n	8002c60 <HAL_TIM_IC_CaptureCallback+0x6c>
}
 8002c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002c06:	4c1a      	ldr	r4, [pc, #104]	; (8002c70 <HAL_TIM_IC_CaptureCallback+0x7c>)
 8002c08:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <HAL_TIM_IC_CaptureCallback+0x80>)
 8002c0a:	7ba1      	ldrb	r1, [r4, #14]
		if (!(ledsenabled)) {
 8002c0c:	4a1a      	ldr	r2, [pc, #104]	; (8002c78 <HAL_TIM_IC_CaptureCallback+0x84>)
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002c0e:	3101      	adds	r1, #1
 8002c10:	481a      	ldr	r0, [pc, #104]	; (8002c7c <HAL_TIM_IC_CaptureCallback+0x88>)
		if (!(ledsenabled)) {
 8002c12:	8812      	ldrh	r2, [r2, #0]
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002c14:	fba3 5301 	umull	r5, r3, r3, r1
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8002c1e:	eba1 0383 	sub.w	r3, r1, r3, lsl #2
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8002c22:	f44f 6100 	mov.w	r1, #2048	; 0x800
		rtseconds = (statuspkt.NavPvt.sec + 1) % 60; // assume we get here before serial comms updates gps seconds field
 8002c26:	7003      	strb	r3, [r0, #0]
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8002c28:	4815      	ldr	r0, [pc, #84]	; (8002c80 <HAL_TIM_IC_CaptureCallback+0x8c>)
		if (!(ledsenabled)) {
 8002c2a:	b1b2      	cbz	r2, 8002c5a <HAL_TIM_IC_CaptureCallback+0x66>
			HAL_GPIO_TogglePin(GPIOD, LED_D1_Pin);
 8002c2c:	f007 faf2 	bl	800a214 <HAL_GPIO_TogglePin>
		diff = lastcap;
 8002c30:	4d14      	ldr	r5, [pc, #80]	; (8002c84 <HAL_TIM_IC_CaptureCallback+0x90>)
	uint32_t sum = 0;
 8002c32:	2100      	movs	r1, #0
		diff = lastcap;
 8002c34:	4e14      	ldr	r6, [pc, #80]	; (8002c88 <HAL_TIM_IC_CaptureCallback+0x94>)
 8002c36:	462b      	mov	r3, r5
 8002c38:	f105 003c 	add.w	r0, r5, #60	; 0x3c
 8002c3c:	6837      	ldr	r7, [r6, #0]
		data[i] = data[i + 1];		// old data is low index
 8002c3e:	685a      	ldr	r2, [r3, #4]
 8002c40:	f843 2b04 	str.w	r2, [r3], #4
	for (i = 0; i < 15; i++) {
 8002c44:	4298      	cmp	r0, r3
		sum += data[i];
 8002c46:	4411      	add	r1, r2
	for (i = 0; i < 15; i++) {
 8002c48:	d1f9      	bne.n	8002c3e <HAL_TIM_IC_CaptureCallback+0x4a>
	sum += new;
 8002c4a:	4439      	add	r1, r7
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8002c4c:	4b0f      	ldr	r3, [pc, #60]	; (8002c8c <HAL_TIM_IC_CaptureCallback+0x98>)
	data[15] = new;		// new data at the end
 8002c4e:	63ef      	str	r7, [r5, #60]	; 0x3c
	return (sum >> 4);
 8002c50:	0909      	lsrs	r1, r1, #4
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8002c52:	681b      	ldr	r3, [r3, #0]
		statuspkt.clktrim = movavg(diff);
 8002c54:	65a1      	str	r1, [r4, #88]	; 0x58
		lastcap = t2cap[0];			// dma has populated t2cap from Channel 3 trigger on Timer 2
 8002c56:	6033      	str	r3, [r6, #0]
}
 8002c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_GPIO_WritePin(GPIOD, LED_D1_Pin, GPIO_PIN_RESET);
 8002c5a:	f007 fac1 	bl	800a1e0 <HAL_GPIO_WritePin>
 8002c5e:	e7e7      	b.n	8002c30 <HAL_TIM_IC_CaptureCallback+0x3c>
		printf("Timer4 callback\n");
 8002c60:	480b      	ldr	r0, [pc, #44]	; (8002c90 <HAL_TIM_IC_CaptureCallback+0x9c>)
}
 8002c62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		printf("Timer4 callback\n");
 8002c66:	f020 bc71 	b.w	802354c <puts>
 8002c6a:	bf00      	nop
 8002c6c:	40000800 	.word	0x40000800
 8002c70:	2001adc0 	.word	0x2001adc0
 8002c74:	88888889 	.word	0x88888889
 8002c78:	20000270 	.word	0x20000270
 8002c7c:	20000748 	.word	0x20000748
 8002c80:	40020c00 	.word	0x40020c00
 8002c84:	20001c04 	.word	0x20001c04
 8002c88:	20001c4c 	.word	0x20001c4c
 8002c8c:	2001ae6c 	.word	0x2001ae6c
 8002c90:	08028448 	.word	0x08028448

08002c94 <uart2_rxdone>:
uart2_rxdone() {
 8002c94:	b508      	push	{r3, lr}
	xQueueSendToBackFromISR(consolerxq, &con_ch, NULL);
 8002c96:	4806      	ldr	r0, [pc, #24]	; (8002cb0 <uart2_rxdone+0x1c>)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	4906      	ldr	r1, [pc, #24]	; (8002cb4 <uart2_rxdone+0x20>)
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	6800      	ldr	r0, [r0, #0]
 8002ca0:	f011 fa66 	bl	8014170 <xQueueGenericSendFromISR>
	HAL_UART_Receive_IT(&huart2, &con_ch, 1);
 8002ca4:	4903      	ldr	r1, [pc, #12]	; (8002cb4 <uart2_rxdone+0x20>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	4803      	ldr	r0, [pc, #12]	; (8002cb8 <uart2_rxdone+0x24>)
 8002caa:	f00e fd6f 	bl	801178c <HAL_UART_Receive_IT>
}
 8002cae:	bd08      	pop	{r3, pc}
 8002cb0:	2001b6d8 	.word	0x2001b6d8
 8002cb4:	2001b6d0 	.word	0x2001b6d0
 8002cb8:	2001b964 	.word	0x2001b964

08002cbc <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE BEGIN Callback 0 */
	static int counter = 0;

#ifdef configGENERATE_RUN_TIME_STATS

	if (htim->Instance == TIM14) {				// TIM14 used for RTOS profiling
 8002cbc:	4a25      	ldr	r2, [pc, #148]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002cbe:	6803      	ldr	r3, [r0, #0]
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d029      	beq.n	8002d18 <HAL_TIM_PeriodElapsedCallback+0x5c>
		rtos_debug_timer++;
		return;
	}
#endif

	if (htim->Instance == TIM5) {// TIM5 interrupt is used as hook to run ADC_Conv_complete() at a lower IRQ  priority than dmacomplete
 8002cc4:	4a24      	ldr	r2, [pc, #144]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d02d      	beq.n	8002d26 <HAL_TIM_PeriodElapsedCallback+0x6a>
//		printf("T5\n");
		ADC_Conv_complete();			// It is a one-shot
		return;
	}

	if (htim->Instance == TIM2) {
 8002cca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cce:	d02c      	beq.n	8002d2a <HAL_TIM_PeriodElapsedCallback+0x6e>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
		return;
	}
	if (htim->Instance == TIM3) {
 8002cd0:	4a22      	ldr	r2, [pc, #136]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d030      	beq.n	8002d38 <HAL_TIM_PeriodElapsedCallback+0x7c>
		printf("T3 PeriodElapsedCallback\n");
		return;
	}

	if (htim->Instance == TIM6) { // 1 second (internally timed, not compensated by GPS)
 8002cd6:	4a22      	ldr	r2, [pc, #136]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d005      	beq.n	8002ce8 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}
		return;
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM12) {
 8002cdc:	4a21      	ldr	r2, [pc, #132]	; (8002d64 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d01f      	beq.n	8002d22 <HAL_TIM_PeriodElapsedCallback+0x66>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */
	else {
		printf("Unknown Timer Period Elapsed callback\n");
 8002ce2:	4821      	ldr	r0, [pc, #132]	; (8002d68 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002ce4:	f020 bc32 	b.w	802354c <puts>
{
 8002ce8:	b510      	push	{r4, lr}
		t1sec++;
 8002cea:	4920      	ldr	r1, [pc, #128]	; (8002d6c <HAL_TIM_PeriodElapsedCallback+0xb0>)
		statuspkt.sysuptime++;
 8002cec:	4c20      	ldr	r4, [pc, #128]	; (8002d70 <HAL_TIM_PeriodElapsedCallback+0xb4>)
		t1sec++;
 8002cee:	680a      	ldr	r2, [r1, #0]
		statuspkt.sysuptime++;
 8002cf0:	6e63      	ldr	r3, [r4, #100]	; 0x64
		if (netup)
 8002cf2:	4820      	ldr	r0, [pc, #128]	; (8002d74 <HAL_TIM_PeriodElapsedCallback+0xb8>)
		t1sec++;
 8002cf4:	3201      	adds	r2, #1
		statuspkt.sysuptime++;
 8002cf6:	3301      	adds	r3, #1
		if (netup)
 8002cf8:	7800      	ldrb	r0, [r0, #0]
		t1sec++;
 8002cfa:	600a      	str	r2, [r1, #0]
		statuspkt.sysuptime++;
 8002cfc:	6663      	str	r3, [r4, #100]	; 0x64
		if (netup)
 8002cfe:	b110      	cbz	r0, 8002d06 <HAL_TIM_PeriodElapsedCallback+0x4a>
			statuspkt.netuptime++;
 8002d00:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8002d02:	3301      	adds	r3, #1
 8002d04:	66a3      	str	r3, [r4, #104]	; 0x68
		if (gpslocked) {
 8002d06:	4b1c      	ldr	r3, [pc, #112]	; (8002d78 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	b9c3      	cbnz	r3, 8002d3e <HAL_TIM_PeriodElapsedCallback+0x82>
			epochvalid = 0;
 8002d0c:	4a1b      	ldr	r2, [pc, #108]	; (8002d7c <HAL_TIM_PeriodElapsedCallback+0xc0>)
			statuspkt.gpsuptime = 0;	// gps uptime is zero
 8002d0e:	66e3      	str	r3, [r4, #108]	; 0x6c
			epochvalid = 0;
 8002d10:	7013      	strb	r3, [r2, #0]
			statuspkt.epochsecs = 0;	// make epoch time obviously wrong
 8002d12:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
	}
  /* USER CODE END Callback 1 */
}
 8002d16:	bd10      	pop	{r4, pc}
		rtos_debug_timer++;
 8002d18:	4a19      	ldr	r2, [pc, #100]	; (8002d80 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002d1a:	6813      	ldr	r3, [r2, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	6013      	str	r3, [r2, #0]
		return;
 8002d20:	4770      	bx	lr
    HAL_IncTick();
 8002d22:	f004 b87f 	b.w	8006e24 <HAL_IncTick>
		ADC_Conv_complete();			// It is a one-shot
 8002d26:	f7fd bda9 	b.w	800087c <ADC_Conv_complete>
		printf("T2P PeriodElapsedCallback %lu %lu\n", t2cap[0], statuspkt.clktrim);
 8002d2a:	4a11      	ldr	r2, [pc, #68]	; (8002d70 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002d2c:	4b15      	ldr	r3, [pc, #84]	; (8002d84 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002d2e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002d30:	6819      	ldr	r1, [r3, #0]
 8002d32:	4815      	ldr	r0, [pc, #84]	; (8002d88 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002d34:	f020 bb6e 	b.w	8023414 <iprintf>
		printf("T3 PeriodElapsedCallback\n");
 8002d38:	4814      	ldr	r0, [pc, #80]	; (8002d8c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8002d3a:	f020 bc07 	b.w	802354c <puts>
			statuspkt.gpsuptime++;
 8002d3e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002d40:	3301      	adds	r3, #1
 8002d42:	66e3      	str	r3, [r4, #108]	; 0x6c
				statuspkt.epochsecs = calcepoch32();
 8002d44:	f001 f888 	bl	8003e58 <calcepoch32>
				epochvalid = 1;
 8002d48:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002d4a:	2201      	movs	r2, #1
				statuspkt.epochsecs = calcepoch32();
 8002d4c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
				epochvalid = 1;
 8002d50:	701a      	strb	r2, [r3, #0]
}
 8002d52:	bd10      	pop	{r4, pc}
 8002d54:	40002000 	.word	0x40002000
 8002d58:	40000c00 	.word	0x40000c00
 8002d5c:	40000400 	.word	0x40000400
 8002d60:	40001000 	.word	0x40001000
 8002d64:	40001800 	.word	0x40001800
 8002d68:	08028498 	.word	0x08028498
 8002d6c:	20001c64 	.word	0x20001c64
 8002d70:	2001adc0 	.word	0x2001adc0
 8002d74:	20000742 	.word	0x20000742
 8002d78:	20001cd9 	.word	0x20001cd9
 8002d7c:	20001cd8 	.word	0x20001cd8
 8002d80:	20001c60 	.word	0x20001c60
 8002d84:	2001ae6c 	.word	0x2001ae6c
 8002d88:	08028458 	.word	0x08028458
 8002d8c:	0802847c 	.word	0x0802847c

08002d90 <Error_Handler>:
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
		printf("HAL error (main.c 2343)\n");
 8002d90:	4c02      	ldr	r4, [pc, #8]	; (8002d9c <Error_Handler+0xc>)
{
 8002d92:	b508      	push	{r3, lr}
		printf("HAL error (main.c 2343)\n");
 8002d94:	4620      	mov	r0, r4
 8002d96:	f020 fbd9 	bl	802354c <puts>
	while (1) {
 8002d9a:	e7fb      	b.n	8002d94 <Error_Handler+0x4>
 8002d9c:	080284c0 	.word	0x080284c0

08002da0 <SystemClock_Config>:
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002da4:	2234      	movs	r2, #52	; 0x34
 8002da6:	2100      	movs	r1, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002da8:	2509      	movs	r5, #9
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002daa:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dac:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dae:	f01f fbbf 	bl	8022530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002db2:	2300      	movs	r3, #0
 8002db4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002db8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002dbc:	9306      	str	r3, [sp, #24]
  HAL_PWR_EnableBkUpAccess();
 8002dbe:	f008 fdf3 	bl	800b9a8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc2:	4a20      	ldr	r2, [pc, #128]	; (8002e44 <SystemClock_Config+0xa4>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dc4:	a807      	add	r0, sp, #28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dc6:	4b20      	ldr	r3, [pc, #128]	; (8002e48 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dc8:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002dca:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002dce:	6411      	str	r1, [r2, #64]	; 0x40
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002dd0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002dd6:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002dda:	9200      	str	r2, [sp, #0]
 8002ddc:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002de4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002de6:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002de8:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002dea:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002dec:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002df0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002df4:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002df6:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002df8:	2104      	movs	r1, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dfa:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002dfc:	22d8      	movs	r2, #216	; 0xd8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dfe:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002e00:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e02:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e04:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002e06:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002e08:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002e0a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002e0c:	e9cd 510e 	strd	r5, r1, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e10:	f008 fe0e 	bl	800ba30 <HAL_RCC_OscConfig>
 8002e14:	b9a0      	cbnz	r0, 8002e40 <SystemClock_Config+0xa0>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002e16:	f008 fdcf 	bl	800b9b8 <HAL_PWREx_EnableOverDrive>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	b980      	cbnz	r0, 8002e40 <SystemClock_Config+0xa0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e1e:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002e20:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002e24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002e28:	a802      	add	r0, sp, #8
 8002e2a:	2107      	movs	r1, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e2c:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e2e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e30:	9602      	str	r6, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002e32:	e9cd 5205 	strd	r5, r2, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002e36:	f009 f8db 	bl	800bff0 <HAL_RCC_ClockConfig>
 8002e3a:	b908      	cbnz	r0, 8002e40 <SystemClock_Config+0xa0>
}
 8002e3c:	b014      	add	sp, #80	; 0x50
 8002e3e:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002e40:	f7ff ffa6 	bl	8002d90 <Error_Handler>
 8002e44:	40023800 	.word	0x40023800
 8002e48:	40007000 	.word	0x40007000

08002e4c <PeriphCommonClock_Config>:
{
 8002e4c:	b530      	push	{r4, r5, lr}
 8002e4e:	b0a5      	sub	sp, #148	; 0x94
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e50:	228c      	movs	r2, #140	; 0x8c
 8002e52:	2100      	movs	r1, #0
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002e54:	25c0      	movs	r5, #192	; 0xc0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e56:	a801      	add	r0, sp, #4
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8002e58:	2403      	movs	r4, #3
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e5a:	f01f fb69 	bl	8022530 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002e5e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8002e62:	2302      	movs	r3, #2
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002e64:	2101      	movs	r1, #1
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8002e66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002e6a:	9000      	str	r0, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e6c:	4668      	mov	r0, sp
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002e6e:	9505      	str	r5, [sp, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8002e70:	9408      	str	r4, [sp, #32]
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8002e72:	910a      	str	r1, [sp, #40]	; 0x28
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8002e74:	921f      	str	r2, [sp, #124]	; 0x7c
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8002e76:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e7a:	f009 fa21 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8002e7e:	b908      	cbnz	r0, 8002e84 <PeriphCommonClock_Config+0x38>
}
 8002e80:	b025      	add	sp, #148	; 0x94
 8002e82:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002e84:	f7ff ff84 	bl	8002d90 <Error_Handler>

08002e88 <main>:
{
 8002e88:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002e8c:	b0dd      	sub	sp, #372	; 0x174
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002e8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002e92:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002e96:	4bc2      	ldr	r3, [pc, #776]	; (80031a0 <main+0x318>)
 8002e98:	2400      	movs	r4, #0
 8002e9a:	f8c3 4250 	str.w	r4, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002e9e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002ea2:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002ea6:	695a      	ldr	r2, [r3, #20]
 8002ea8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002eac:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002eae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002eb2:	f3bf 8f6f 	isb	sy
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002eb6:	4dbb      	ldr	r5, [pc, #748]	; (80031a4 <main+0x31c>)
  HAL_Init();
 8002eb8:	f003 ffa2 	bl	8006e00 <HAL_Init>
  SystemClock_Config();
 8002ebc:	f7ff ff70 	bl	8002da0 <SystemClock_Config>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec0:	2601      	movs	r6, #1
  PeriphCommonClock_Config();
 8002ec2:	f7ff ffc3 	bl	8002e4c <PeriphCommonClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec6:	9459      	str	r4, [sp, #356]	; 0x164
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8002ec8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ecc:	4622      	mov	r2, r4
 8002ece:	48b6      	ldr	r0, [pc, #728]	; (80031a8 <main+0x320>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ed0:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Pin = probe1_Pin;
 8002ed4:	468a      	mov	sl, r1
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ed6:	2703      	movs	r7, #3
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ed8:	f44f 1b88 	mov.w	fp, #1114112	; 0x110000
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002edc:	f04f 0880 	mov.w	r8, #128	; 0x80
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee0:	e9cd 4455 	strd	r4, r4, [sp, #340]	; 0x154
 8002ee4:	e9cd 4457 	strd	r4, r4, [sp, #348]	; 0x15c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002eea:	f043 0310 	orr.w	r3, r3, #16
 8002eee:	632b      	str	r3, [r5, #48]	; 0x30
 8002ef0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	9303      	str	r3, [sp, #12]
 8002ef8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002efa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002efc:	f043 0304 	orr.w	r3, r3, #4
 8002f00:	632b      	str	r3, [r5, #48]	; 0x30
 8002f02:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	9304      	str	r3, [sp, #16]
 8002f0a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f0c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f0e:	f043 0320 	orr.w	r3, r3, #32
 8002f12:	632b      	str	r3, [r5, #48]	; 0x30
 8002f14:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f16:	f003 0320 	and.w	r3, r3, #32
 8002f1a:	9305      	str	r3, [sp, #20]
 8002f1c:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f1e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f24:	632b      	str	r3, [r5, #48]	; 0x30
 8002f26:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f2c:	9306      	str	r3, [sp, #24]
 8002f2e:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f30:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f32:	f043 0301 	orr.w	r3, r3, #1
 8002f36:	632b      	str	r3, [r5, #48]	; 0x30
 8002f38:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f3a:	f003 0301 	and.w	r3, r3, #1
 8002f3e:	9307      	str	r3, [sp, #28]
 8002f40:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f42:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f44:	f043 0302 	orr.w	r3, r3, #2
 8002f48:	632b      	str	r3, [r5, #48]	; 0x30
 8002f4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	9308      	str	r3, [sp, #32]
 8002f52:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002f54:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f5a:	632b      	str	r3, [r5, #48]	; 0x30
 8002f5c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f62:	9309      	str	r3, [sp, #36]	; 0x24
 8002f64:	9b09      	ldr	r3, [sp, #36]	; 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f66:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f68:	f043 0308 	orr.w	r3, r3, #8
 8002f6c:	632b      	str	r3, [r5, #48]	; 0x30
 8002f6e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	930a      	str	r3, [sp, #40]	; 0x28
 8002f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(probe1_GPIO_Port, probe1_Pin, GPIO_PIN_RESET);
 8002f78:	f007 f932 	bl	800a1e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002f7c:	4622      	mov	r2, r4
 8002f7e:	f644 0181 	movw	r1, #18561	; 0x4881
 8002f82:	488a      	ldr	r0, [pc, #552]	; (80031ac <main+0x324>)
 8002f84:	f007 f92c 	bl	800a1e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002f88:	4622      	mov	r2, r4
 8002f8a:	f44f 4154 	mov.w	r1, #54272	; 0xd400
 8002f8e:	4888      	ldr	r0, [pc, #544]	; (80031b0 <main+0x328>)
 8002f90:	f007 f926 	bl	800a1e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8002f94:	4632      	mov	r2, r6
 8002f96:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8002f9a:	4886      	ldr	r0, [pc, #536]	; (80031b4 <main+0x32c>)
 8002f9c:	f007 f920 	bl	800a1e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002fa0:	4622      	mov	r2, r4
 8002fa2:	2144      	movs	r1, #68	; 0x44
 8002fa4:	4884      	ldr	r0, [pc, #528]	; (80031b8 <main+0x330>)
 8002fa6:	f007 f91b 	bl	800a1e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(probe2_GPIO_Port, probe2_Pin, GPIO_PIN_RESET);
 8002faa:	4622      	mov	r2, r4
 8002fac:	4649      	mov	r1, r9
 8002fae:	4881      	ldr	r0, [pc, #516]	; (80031b4 <main+0x32c>)
 8002fb0:	f007 f916 	bl	800a1e0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8002fb4:	f642 1388 	movw	r3, #10632	; 0x2988
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fb8:	a955      	add	r1, sp, #340	; 0x154
 8002fba:	487d      	ldr	r0, [pc, #500]	; (80031b0 <main+0x328>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_11
 8002fbc:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fc0:	9756      	str	r7, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fc2:	f006 fe5f 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002fc6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002fca:	a955      	add	r1, sp, #340	; 0x154
 8002fcc:	487b      	ldr	r0, [pc, #492]	; (80031bc <main+0x334>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002fce:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	9457      	str	r4, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fd2:	f8cd b158 	str.w	fp, [sp, #344]	; 0x158
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002fd6:	f006 fe55 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002fda:	f643 533c 	movw	r3, #15676	; 0x3d3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fde:	a955      	add	r1, sp, #340	; 0x154
 8002fe0:	4871      	ldr	r0, [pc, #452]	; (80031a8 <main+0x320>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002fe2:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe4:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fe8:	f006 fe4c 	bl	8009c84 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8002fec:	a955      	add	r1, sp, #340	; 0x154
 8002fee:	486e      	ldr	r0, [pc, #440]	; (80031a8 <main+0x320>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff0:	e9cd a655 	strd	sl, r6, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ff4:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
  HAL_GPIO_Init(probe1_GPIO_Port, &GPIO_InitStruct);
 8002ff8:	f006 fe44 	bl	8009c84 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffc:	a955      	add	r1, sp, #340	; 0x154
 8002ffe:	486f      	ldr	r0, [pc, #444]	; (80031bc <main+0x334>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003000:	9657      	str	r6, [sp, #348]	; 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003002:	e9cd 6455 	strd	r6, r4, [sp, #340]	; 0x154
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003006:	f006 fe3d 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800300a:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300c:	a955      	add	r1, sp, #340	; 0x154
 800300e:	486c      	ldr	r0, [pc, #432]	; (80031c0 <main+0x338>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003010:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003012:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003016:	f006 fe35 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 800301a:	f644 0381 	movw	r3, #18561	; 0x4881
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800301e:	a955      	add	r1, sp, #340	; 0x154
 8003020:	4862      	ldr	r0, [pc, #392]	; (80031ac <main+0x324>)
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_11|LD3_Pin|LD2_Pin;
 8003022:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003024:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003026:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302a:	f006 fe2b 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800302e:	2322      	movs	r3, #34	; 0x22
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003030:	a955      	add	r1, sp, #340	; 0x154
 8003032:	485e      	ldr	r0, [pc, #376]	; (80031ac <main+0x324>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8003034:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303a:	f006 fe23 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 800303e:	f24d 533b 	movw	r3, #54587	; 0xd53b
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003042:	a955      	add	r1, sp, #340	; 0x154
 8003044:	485c      	ldr	r0, [pc, #368]	; (80031b8 <main+0x330>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8003046:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003048:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800304c:	f006 fe1a 	bl	8009c84 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003050:	a955      	add	r1, sp, #340	; 0x154
 8003052:	4857      	ldr	r0, [pc, #348]	; (80031b0 <main+0x328>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003054:	f8cd a154 	str.w	sl, [sp, #340]	; 0x154
  GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 8003058:	f04f 0a0c 	mov.w	sl, #12
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305c:	e9cd b456 	strd	fp, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003060:	f006 fe10 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|GPIO_PIN_15;
 8003064:	f44f 4354 	mov.w	r3, #54272	; 0xd400
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003068:	a955      	add	r1, sp, #340	; 0x154
 800306a:	4851      	ldr	r0, [pc, #324]	; (80031b0 <main+0x328>)
  GPIO_InitStruct.Pin = XBEE_DTR_Pin|GPIO_PIN_12|LP_FILT_Pin|GPIO_PIN_15;
 800306c:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306e:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003070:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003074:	f006 fe06 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8003078:	f240 4385 	movw	r3, #1157	; 0x485
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800307c:	a955      	add	r1, sp, #340	; 0x154
 800307e:	484d      	ldr	r0, [pc, #308]	; (80031b4 <main+0x32c>)
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7;
 8003080:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003086:	f006 fdfd 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 800308a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800308e:	a955      	add	r1, sp, #340	; 0x154
 8003090:	4848      	ldr	r0, [pc, #288]	; (80031b4 <main+0x32c>)
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|LED_D4_Pin
 8003092:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003094:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003096:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800309a:	f006 fdf3 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 800309e:	2344      	movs	r3, #68	; 0x44
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030a0:	a955      	add	r1, sp, #340	; 0x154
 80030a2:	4845      	ldr	r0, [pc, #276]	; (80031b8 <main+0x330>)
  GPIO_InitStruct.Pin = CS_PGA_Pin|USB_PowerSwitchOn_Pin;
 80030a4:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a6:	9458      	str	r4, [sp, #352]	; 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	e9cd 6456 	strd	r6, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030ac:	f006 fdea 	bl	8009c84 <HAL_GPIO_Init>
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80030b0:	a955      	add	r1, sp, #340	; 0x154
 80030b2:	4841      	ldr	r0, [pc, #260]	; (80031b8 <main+0x330>)
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80030b4:	f8cd 8154 	str.w	r8, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	e9cd 4456 	strd	r4, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80030bc:	f006 fde2 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030c0:	f44f 7340 	mov.w	r3, #768	; 0x300
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030c4:	a955      	add	r1, sp, #340	; 0x154
 80030c6:	483d      	ldr	r0, [pc, #244]	; (80031bc <main+0x334>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030c8:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ca:	e9cd 7456 	strd	r7, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ce:	f006 fdd9 	bl	8009c84 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80030d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d6:	a955      	add	r1, sp, #340	; 0x154
 80030d8:	4839      	ldr	r0, [pc, #228]	; (80031c0 <main+0x338>)
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80030da:	9355      	str	r3, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030dc:	9758      	str	r7, [sp, #352]	; 0x160
  GPIO_InitStruct.Alternate = GPIO_AF12_MDIOS;
 80030de:	f8cd a164 	str.w	sl, [sp, #356]	; 0x164
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e2:	e9cd 9456 	strd	r9, r4, [sp, #344]	; 0x158
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030e6:	f006 fdcd 	bl	8009c84 <HAL_GPIO_Init>
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 80030ea:	a955      	add	r1, sp, #340	; 0x154
 80030ec:	4831      	ldr	r0, [pc, #196]	; (80031b4 <main+0x32c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ee:	e9cd 9655 	strd	r9, r6, [sp, #340]	; 0x154
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030f2:	e9cd 6957 	strd	r6, r9, [sp, #348]	; 0x15c
  HAL_GPIO_Init(probe2_GPIO_Port, &GPIO_InitStruct);
 80030f6:	f006 fdc5 	bl	8009c84 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030fa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 80030fc:	4622      	mov	r2, r4
 80030fe:	4639      	mov	r1, r7
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003100:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8003104:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003106:	632b      	str	r3, [r5, #48]	; 0x30
 8003108:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800310a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800310e:	9301      	str	r3, [sp, #4]
 8003110:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003112:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003114:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003118:	632b      	str	r3, [r5, #48]	; 0x30
 800311a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  huart2.Init.BaudRate = 115200;
 800311c:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003120:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003124:	9302      	str	r3, [sp, #8]
 8003126:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 3, 0);
 8003128:	f004 fae2 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800312c:	200b      	movs	r0, #11
 800312e:	f004 fb29 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 8003132:	4622      	mov	r2, r4
 8003134:	2106      	movs	r1, #6
 8003136:	4650      	mov	r0, sl
 8003138:	f004 fada 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800313c:	4650      	mov	r0, sl
 800313e:	f004 fb21 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8003142:	4622      	mov	r2, r4
 8003144:	2106      	movs	r1, #6
 8003146:	2010      	movs	r0, #16
 8003148:	f004 fad2 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800314c:	2010      	movs	r0, #16
 800314e:	f004 fb19 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 3, 0);
 8003152:	4622      	mov	r2, r4
 8003154:	4639      	mov	r1, r7
 8003156:	2011      	movs	r0, #17
 8003158:	f004 faca 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800315c:	2011      	movs	r0, #17
 800315e:	f004 fb11 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 3, 0);
 8003162:	4622      	mov	r2, r4
 8003164:	4639      	mov	r1, r7
 8003166:	202f      	movs	r0, #47	; 0x2f
 8003168:	f004 fac2 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800316c:	202f      	movs	r0, #47	; 0x2f
 800316e:	f004 fb09 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 6, 0);
 8003172:	4622      	mov	r2, r4
 8003174:	2106      	movs	r1, #6
 8003176:	2039      	movs	r0, #57	; 0x39
 8003178:	f004 faba 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800317c:	2039      	movs	r0, #57	; 0x39
 800317e:	f004 fb01 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 2, 0);
 8003182:	4622      	mov	r2, r4
 8003184:	4649      	mov	r1, r9
 8003186:	203c      	movs	r0, #60	; 0x3c
 8003188:	f004 fab2 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800318c:	203c      	movs	r0, #60	; 0x3c
 800318e:	f004 faf9 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8003192:	4622      	mov	r2, r4
 8003194:	4639      	mov	r1, r7
 8003196:	2045      	movs	r0, #69	; 0x45
 8003198:	f004 faaa 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800319c:	2045      	movs	r0, #69	; 0x45
 800319e:	e011      	b.n	80031c4 <main+0x33c>
 80031a0:	e000ed00 	.word	0xe000ed00
 80031a4:	40023800 	.word	0x40023800
 80031a8:	40021400 	.word	0x40021400
 80031ac:	40020400 	.word	0x40020400
 80031b0:	40021000 	.word	0x40021000
 80031b4:	40020c00 	.word	0x40020c00
 80031b8:	40021800 	.word	0x40021800
 80031bc:	40020800 	.word	0x40020800
 80031c0:	40020000 	.word	0x40020000
 80031c4:	f004 fade 	bl	8007784 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 80031c8:	48b7      	ldr	r0, [pc, #732]	; (80034a8 <main+0x620>)
 80031ca:	f8df c334 	ldr.w	ip, [pc, #820]	; 8003500 <main+0x678>
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80031ce:	4623      	mov	r3, r4
 80031d0:	4622      	mov	r2, r4
 80031d2:	4621      	mov	r1, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031d4:	f8c0 a014 	str.w	sl, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80031d8:	6084      	str	r4, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031da:	e9c0 4403 	strd	r4, r4, [r0, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031de:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031e2:	e9c0 4408 	strd	r4, r4, [r0, #32]
  huart2.Init.BaudRate = 115200;
 80031e6:	e9c0 c500 	strd	ip, r5, [r0]
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80031ea:	f00e fb71 	bl	80118d0 <HAL_RS485Ex_Init>
 80031ee:	2800      	cmp	r0, #0
 80031f0:	f040 8487 	bne.w	8003b02 <main+0xc7a>
  hadc1.Instance = ADC1;
 80031f4:	4cad      	ldr	r4, [pc, #692]	; (80034ac <main+0x624>)
 80031f6:	4603      	mov	r3, r0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80031f8:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hadc1.Instance = ADC1;
 80031fc:	49ac      	ldr	r1, [pc, #688]	; (80034b0 <main+0x628>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80031fe:	4aad      	ldr	r2, [pc, #692]	; (80034b4 <main+0x62c>)
  ADC_MultiModeTypeDef multimode = {0};
 8003200:	9022      	str	r0, [sp, #136]	; 0x88
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003202:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8003204:	9345      	str	r3, [sp, #276]	; 0x114
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003206:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003208:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800320a:	61a6      	str	r6, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800320c:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003210:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003212:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003214:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003216:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800321a:	6163      	str	r3, [r4, #20]
  hadc1.Instance = ADC1;
 800321c:	6021      	str	r1, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800321e:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003220:	6065      	str	r5, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003222:	9348      	str	r3, [sp, #288]	; 0x120
  ADC_MultiModeTypeDef multimode = {0};
 8003224:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
  ADC_ChannelConfTypeDef sConfig = {0};
 8003228:	e9cd 3346 	strd	r3, r3, [sp, #280]	; 0x118
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800322c:	f003 fe1e 	bl	8006e6c <HAL_ADC_Init>
 8003230:	2800      	cmp	r0, #0
 8003232:	f040 8466 	bne.w	8003b02 <main+0xc7a>
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8003236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 800323a:	2217      	movs	r2, #23
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 800323c:	9024      	str	r0, [sp, #144]	; 0x90
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800323e:	a922      	add	r1, sp, #136	; 0x88
 8003240:	4620      	mov	r0, r4
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_2;
 8003242:	9323      	str	r3, [sp, #140]	; 0x8c
  multimode.Mode = ADC_TRIPLEMODE_INTERL;
 8003244:	9222      	str	r2, [sp, #136]	; 0x88
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003246:	f004 f9d3 	bl	80075f0 <HAL_ADCEx_MultiModeConfigChannel>
 800324a:	4603      	mov	r3, r0
 800324c:	2800      	cmp	r0, #0
 800324e:	f040 8458 	bne.w	8003b02 <main+0xc7a>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003252:	4620      	mov	r0, r4
 8003254:	a945      	add	r1, sp, #276	; 0x114
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003256:	9347      	str	r3, [sp, #284]	; 0x11c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003258:	e9cd 7645 	strd	r7, r6, [sp, #276]	; 0x114
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800325c:	f004 f8d2 	bl	8007404 <HAL_ADC_ConfigChannel>
 8003260:	4603      	mov	r3, r0
 8003262:	2800      	cmp	r0, #0
 8003264:	f040 844d 	bne.w	8003b02 <main+0xc7a>
  hadc2.Instance = ADC2;
 8003268:	4c93      	ldr	r4, [pc, #588]	; (80034b8 <main+0x630>)
 800326a:	4a94      	ldr	r2, [pc, #592]	; (80034bc <main+0x634>)
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800326c:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 800326e:	9341      	str	r3, [sp, #260]	; 0x104
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003270:	6123      	str	r3, [r4, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003272:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003276:	60e3      	str	r3, [r4, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003278:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800327c:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800327e:	9344      	str	r3, [sp, #272]	; 0x110
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003280:	61a6      	str	r6, [r4, #24]
  hadc2.Init.NbrOfConversion = 1;
 8003282:	61e6      	str	r6, [r4, #28]
  hadc2.Instance = ADC2;
 8003284:	6022      	str	r2, [r4, #0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003286:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 800328a:	e9cd 3342 	strd	r3, r3, [sp, #264]	; 0x108
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800328e:	f003 fded 	bl	8006e6c <HAL_ADC_Init>
 8003292:	4603      	mov	r3, r0
 8003294:	2800      	cmp	r0, #0
 8003296:	f040 8434 	bne.w	8003b02 <main+0xc7a>
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800329a:	4620      	mov	r0, r4
 800329c:	a941      	add	r1, sp, #260	; 0x104
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800329e:	9343      	str	r3, [sp, #268]	; 0x10c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80032a0:	e9cd 7641 	strd	r7, r6, [sp, #260]	; 0x104
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80032a4:	f004 f8ae 	bl	8007404 <HAL_ADC_ConfigChannel>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2800      	cmp	r0, #0
 80032ac:	f040 8429 	bne.w	8003b02 <main+0xc7a>
  hadc3.Instance = ADC3;
 80032b0:	4c83      	ldr	r4, [pc, #524]	; (80034c0 <main+0x638>)
 80032b2:	4a84      	ldr	r2, [pc, #528]	; (80034c4 <main+0x63c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80032b4:	903d      	str	r0, [sp, #244]	; 0xf4
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80032b6:	4620      	mov	r0, r4
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80032b8:	6123      	str	r3, [r4, #16]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80032ba:	f884 3020 	strb.w	r3, [r4, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032be:	60e3      	str	r3, [r4, #12]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80032c0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80032c4:	6163      	str	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032c6:	9340      	str	r3, [sp, #256]	; 0x100
  hadc3.Init.ContinuousConvMode = ENABLE;
 80032c8:	61a6      	str	r6, [r4, #24]
  hadc3.Init.NbrOfConversion = 1;
 80032ca:	61e6      	str	r6, [r4, #28]
  hadc3.Instance = ADC3;
 80032cc:	6022      	str	r2, [r4, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80032ce:	e9c4 5301 	strd	r5, r3, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032d2:	e9cd 333e 	strd	r3, r3, [sp, #248]	; 0xf8
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80032d6:	f003 fdc9 	bl	8006e6c <HAL_ADC_Init>
 80032da:	4603      	mov	r3, r0
 80032dc:	2800      	cmp	r0, #0
 80032de:	f040 8410 	bne.w	8003b02 <main+0xc7a>
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80032e2:	4620      	mov	r0, r4
 80032e4:	a93d      	add	r1, sp, #244	; 0xf4
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80032e6:	933f      	str	r3, [sp, #252]	; 0xfc
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80032e8:	e9cd 763d 	strd	r7, r6, [sp, #244]	; 0xf4
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80032ec:	f004 f88a 	bl	8007404 <HAL_ADC_ConfigChannel>
 80032f0:	2800      	cmp	r0, #0
 80032f2:	f040 8406 	bne.w	8003b02 <main+0xc7a>
  hrng.Instance = RNG;
 80032f6:	4b74      	ldr	r3, [pc, #464]	; (80034c8 <main+0x640>)
 80032f8:	4874      	ldr	r0, [pc, #464]	; (80034cc <main+0x644>)
 80032fa:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80032fc:	f009 fcca 	bl	800cc94 <HAL_RNG_Init>
 8003300:	4603      	mov	r3, r0
 8003302:	2800      	cmp	r0, #0
 8003304:	f040 83fd 	bne.w	8003b02 <main+0xc7a>
  htim6.Instance = TIM6;
 8003308:	4871      	ldr	r0, [pc, #452]	; (80034d0 <main+0x648>)
  htim6.Init.Prescaler = 10800;
 800330a:	f642 2130 	movw	r1, #10800	; 0x2a30
  htim6.Instance = TIM6;
 800330e:	4c71      	ldr	r4, [pc, #452]	; (80034d4 <main+0x64c>)
  htim6.Init.Period = 10000;
 8003310:	f242 7210 	movw	r2, #10000	; 0x2710
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003314:	931f      	str	r3, [sp, #124]	; 0x7c
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003316:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003318:	f8c0 8018 	str.w	r8, [r0, #24]
  htim6.Init.Period = 10000;
 800331c:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = 10800;
 800331e:	e9c0 4100 	strd	r4, r1, [r0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003322:	e9cd 3320 	strd	r3, r3, [sp, #128]	; 0x80
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003326:	f00b faa5 	bl	800e874 <HAL_TIM_Base_Init>
 800332a:	2800      	cmp	r0, #0
 800332c:	f040 83e9 	bne.w	8003b02 <main+0xc7a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003330:	2300      	movs	r3, #0
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8003332:	2210      	movs	r2, #16
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003334:	a91f      	add	r1, sp, #124	; 0x7c
 8003336:	4866      	ldr	r0, [pc, #408]	; (80034d0 <main+0x648>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003338:	9321      	str	r3, [sp, #132]	; 0x84
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800333a:	921f      	str	r2, [sp, #124]	; 0x7c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800333c:	f00c ff02 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 8003340:	4603      	mov	r3, r0
 8003342:	2800      	cmp	r0, #0
 8003344:	f040 83dd 	bne.w	8003b02 <main+0xc7a>
  htim3.Instance = TIM3;
 8003348:	4c63      	ldr	r4, [pc, #396]	; (80034d8 <main+0x650>)
  htim3.Init.Prescaler = 10800;
 800334a:	f642 2130 	movw	r1, #10800	; 0x2a30
  htim3.Instance = TIM3;
 800334e:	4863      	ldr	r0, [pc, #396]	; (80034dc <main+0x654>)
  htim3.Init.Period = 10000;
 8003350:	f242 7210 	movw	r2, #10000	; 0x2710
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003354:	2780      	movs	r7, #128	; 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003356:	9339      	str	r3, [sp, #228]	; 0xe4
  htim3.Instance = TIM3;
 8003358:	6020      	str	r0, [r4, #0]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800335a:	4620      	mov	r0, r4
  TIM_OC_InitTypeDef sConfigOC = {0};
 800335c:	935b      	str	r3, [sp, #364]	; 0x16c
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800335e:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003360:	6123      	str	r3, [r4, #16]
  htim3.Init.Prescaler = 10800;
 8003362:	6061      	str	r1, [r4, #4]
  htim3.Init.Period = 10000;
 8003364:	60e2      	str	r2, [r4, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003366:	61a7      	str	r7, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003368:	933c      	str	r3, [sp, #240]	; 0xf0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800336a:	931e      	str	r3, [sp, #120]	; 0x78
  TIM_OC_InitTypeDef sConfigOC = {0};
 800336c:	e9cd 3355 	strd	r3, r3, [sp, #340]	; 0x154
 8003370:	e9cd 3357 	strd	r3, r3, [sp, #348]	; 0x15c
 8003374:	e9cd 3359 	strd	r3, r3, [sp, #356]	; 0x164
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003378:	e9cd 333a 	strd	r3, r3, [sp, #232]	; 0xe8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800337c:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003380:	f00b fa78 	bl	800e874 <HAL_TIM_Base_Init>
 8003384:	2800      	cmp	r0, #0
 8003386:	f040 83bc 	bne.w	8003b02 <main+0xc7a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800338a:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800338e:	a939      	add	r1, sp, #228	; 0xe4
 8003390:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003392:	9639      	str	r6, [sp, #228]	; 0xe4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003394:	f00a fd0c 	bl	800ddb0 <HAL_TIM_ConfigClockSource>
 8003398:	2800      	cmp	r0, #0
 800339a:	f040 83b2 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800339e:	4620      	mov	r0, r4
 80033a0:	f00b fc04 	bl	800ebac <HAL_TIM_PWM_Init>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	f040 83ac 	bne.w	8003b02 <main+0xc7a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033aa:	901c      	str	r0, [sp, #112]	; 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033ac:	a91c      	add	r1, sp, #112	; 0x70
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033ae:	901e      	str	r0, [sp, #120]	; 0x78
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033b0:	4620      	mov	r0, r4
 80033b2:	f00c fec7 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 80033b6:	2800      	cmp	r0, #0
 80033b8:	f040 83a3 	bne.w	8003b02 <main+0xc7a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033bc:	2560      	movs	r5, #96	; 0x60
  sConfigOC.Pulse = 10;
 80033be:	230a      	movs	r3, #10
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033c0:	9057      	str	r0, [sp, #348]	; 0x15c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033c2:	2204      	movs	r2, #4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c4:	9059      	str	r0, [sp, #356]	; 0x164
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033c6:	a955      	add	r1, sp, #340	; 0x154
 80033c8:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033ca:	9555      	str	r5, [sp, #340]	; 0x154
  sConfigOC.Pulse = 10;
 80033cc:	9356      	str	r3, [sp, #344]	; 0x158
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033ce:	f00b ff6b 	bl	800f2a8 <HAL_TIM_PWM_ConfigChannel>
 80033d2:	4605      	mov	r5, r0
 80033d4:	2800      	cmp	r0, #0
 80033d6:	f040 8394 	bne.w	8003b02 <main+0xc7a>
  HAL_TIM_MspPostInit(&htim3);
 80033da:	4620      	mov	r0, r4
  htim7.Instance = TIM7;
 80033dc:	4c40      	ldr	r4, [pc, #256]	; (80034e0 <main+0x658>)
  HAL_TIM_MspPostInit(&htim3);
 80033de:	f002 fa41 	bl	8005864 <HAL_TIM_MspPostInit>
  htim7.Init.Period = 9600;
 80033e2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  htim7.Instance = TIM7;
 80033e6:	4a3f      	ldr	r2, [pc, #252]	; (80034e4 <main+0x65c>)
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033e8:	4620      	mov	r0, r4
  htim7.Init.Period = 9600;
 80033ea:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033ec:	61a7      	str	r7, [r4, #24]
  htim7.Instance = TIM7;
 80033ee:	6022      	str	r2, [r4, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033f0:	951b      	str	r5, [sp, #108]	; 0x6c
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033f2:	e9c4 5501 	strd	r5, r5, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033f6:	e9cd 5519 	strd	r5, r5, [sp, #100]	; 0x64
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033fa:	f00b fa3b 	bl	800e874 <HAL_TIM_Base_Init>
 80033fe:	4603      	mov	r3, r0
 8003400:	2800      	cmp	r0, #0
 8003402:	f040 837e 	bne.w	8003b02 <main+0xc7a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003406:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003408:	4620      	mov	r0, r4
 800340a:	a919      	add	r1, sp, #100	; 0x64
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800340c:	931b      	str	r3, [sp, #108]	; 0x6c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800340e:	9219      	str	r2, [sp, #100]	; 0x64
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003410:	f00c fe98 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 8003414:	4603      	mov	r3, r0
 8003416:	2800      	cmp	r0, #0
 8003418:	f040 8373 	bne.w	8003b02 <main+0xc7a>
  htim1.Instance = TIM1;
 800341c:	4c32      	ldr	r4, [pc, #200]	; (80034e8 <main+0x660>)
  htim1.Init.Period = 65535;
 800341e:	f64f 72ff 	movw	r2, #65535	; 0xffff
  htim1.Instance = TIM1;
 8003422:	4932      	ldr	r1, [pc, #200]	; (80034ec <main+0x664>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003424:	9035      	str	r0, [sp, #212]	; 0xd4
  htim1.Init.Prescaler = 0;
 8003426:	6060      	str	r0, [r4, #4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003428:	4620      	mov	r0, r4
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800342a:	60a3      	str	r3, [r4, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800342c:	61a3      	str	r3, [r4, #24]
  htim1.Instance = TIM1;
 800342e:	6021      	str	r1, [r4, #0]
  htim1.Init.Period = 65535;
 8003430:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003432:	9338      	str	r3, [sp, #224]	; 0xe0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003434:	9318      	str	r3, [sp, #96]	; 0x60
  htim1.Init.RepetitionCounter = 0;
 8003436:	e9c4 3304 	strd	r3, r3, [r4, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800343a:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800343e:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003442:	f00b fa17 	bl	800e874 <HAL_TIM_Base_Init>
 8003446:	2800      	cmp	r0, #0
 8003448:	f040 835b 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800344c:	a935      	add	r1, sp, #212	; 0xd4
 800344e:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003450:	9635      	str	r6, [sp, #212]	; 0xd4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003452:	f00a fcad 	bl	800ddb0 <HAL_TIM_ConfigClockSource>
 8003456:	2800      	cmp	r0, #0
 8003458:	f040 8353 	bne.w	8003b02 <main+0xc7a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800345c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800345e:	a916      	add	r1, sp, #88	; 0x58
 8003460:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003462:	9318      	str	r3, [sp, #96]	; 0x60
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003464:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003468:	f00c fe6c 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 800346c:	4602      	mov	r2, r0
 800346e:	2800      	cmp	r0, #0
 8003470:	f040 8347 	bne.w	8003b02 <main+0xc7a>
  hcrc.Instance = CRC;
 8003474:	481e      	ldr	r0, [pc, #120]	; (80034f0 <main+0x668>)
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8003476:	2601      	movs	r6, #1
  hcrc.Instance = CRC;
 8003478:	491e      	ldr	r1, [pc, #120]	; (80034f4 <main+0x66c>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800347a:	8082      	strh	r2, [r0, #4]
  hcrc.Instance = CRC;
 800347c:	6001      	str	r1, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800347e:	6206      	str	r6, [r0, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8003480:	e9c0 2205 	strd	r2, r2, [r0, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8003484:	f004 f9ac 	bl	80077e0 <HAL_CRC_Init>
 8003488:	4603      	mov	r3, r0
 800348a:	2800      	cmp	r0, #0
 800348c:	f040 8339 	bne.w	8003b02 <main+0xc7a>
  htim2.Instance = TIM2;
 8003490:	4c19      	ldr	r4, [pc, #100]	; (80034f8 <main+0x670>)
 8003492:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = 4000000000;
 8003496:	4a19      	ldr	r2, [pc, #100]	; (80034fc <main+0x674>)
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003498:	ad49      	add	r5, sp, #292	; 0x124
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800349a:	902d      	str	r0, [sp, #180]	; 0xb4
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800349c:	9049      	str	r0, [sp, #292]	; 0x124
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800349e:	4620      	mov	r0, r4
  TIM_IC_InitTypeDef sConfigIC = {0};
 80034a0:	9331      	str	r3, [sp, #196]	; 0xc4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034a2:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034a4:	61a3      	str	r3, [r4, #24]
 80034a6:	e02d      	b.n	8003504 <main+0x67c>
 80034a8:	2001b964 	.word	0x2001b964
 80034ac:	2001b504 	.word	0x2001b504
 80034b0:	40012000 	.word	0x40012000
 80034b4:	0f000001 	.word	0x0f000001
 80034b8:	2001b144 	.word	0x2001b144
 80034bc:	40012100 	.word	0x40012100
 80034c0:	2001b54c 	.word	0x2001b54c
 80034c4:	40012200 	.word	0x40012200
 80034c8:	50060800 	.word	0x50060800
 80034cc:	2001b778 	.word	0x2001b778
 80034d0:	2001b6dc 	.word	0x2001b6dc
 80034d4:	40001000 	.word	0x40001000
 80034d8:	2001b310 	.word	0x2001b310
 80034dc:	40000400 	.word	0x40000400
 80034e0:	2001ba94 	.word	0x2001ba94
 80034e4:	40001400 	.word	0x40001400
 80034e8:	2001b728 	.word	0x2001b728
 80034ec:	40010000 	.word	0x40010000
 80034f0:	2001b1ec 	.word	0x2001b1ec
 80034f4:	40023000 	.word	0x40023000
 80034f8:	2001b918 	.word	0x2001b918
 80034fc:	ee6b2800 	.word	0xee6b2800
 8003500:	40004400 	.word	0x40004400
  htim2.Instance = TIM2;
 8003504:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = 4000000000;
 8003506:	60e2      	str	r2, [r4, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003508:	9330      	str	r3, [sp, #192]	; 0xc0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800350a:	9315      	str	r3, [sp, #84]	; 0x54
  TIM_IC_InitTypeDef sConfigIC = {0};
 800350c:	9334      	str	r3, [sp, #208]	; 0xd0
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800350e:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003512:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8003516:	e9cd 334a 	strd	r3, r3, [sp, #296]	; 0x128
 800351a:	e9cd 334c 	strd	r3, r3, [sp, #304]	; 0x130
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800351e:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003522:	e9cd 3332 	strd	r3, r3, [sp, #200]	; 0xc8
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003526:	f00b f9a5 	bl	800e874 <HAL_TIM_Base_Init>
 800352a:	2800      	cmp	r0, #0
 800352c:	f040 82e9 	bne.w	8003b02 <main+0xc7a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003534:	a92d      	add	r1, sp, #180	; 0xb4
 8003536:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003538:	932d      	str	r3, [sp, #180]	; 0xb4
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800353a:	f00a fc39 	bl	800ddb0 <HAL_TIM_ConfigClockSource>
 800353e:	2800      	cmp	r0, #0
 8003540:	f040 82df 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003544:	4620      	mov	r0, r4
 8003546:	f00b fbff 	bl	800ed48 <HAL_TIM_IC_Init>
 800354a:	2800      	cmp	r0, #0
 800354c:	f040 82d9 	bne.w	8003b02 <main+0xc7a>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8003550:	2704      	movs	r7, #4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8003552:	2350      	movs	r3, #80	; 0x50
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003554:	904b      	str	r0, [sp, #300]	; 0x12c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8003556:	4629      	mov	r1, r5
  sSlaveConfig.TriggerFilter = 0;
 8003558:	904d      	str	r0, [sp, #308]	; 0x134
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800355a:	4620      	mov	r0, r4
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800355c:	e9cd 7349 	strd	r7, r3, [sp, #292]	; 0x124
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8003560:	f00a fefe 	bl	800e360 <HAL_TIM_SlaveConfigSynchro>
 8003564:	2800      	cmp	r0, #0
 8003566:	f040 82cc 	bne.w	8003b02 <main+0xc7a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800356a:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800356c:	a913      	add	r1, sp, #76	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800356e:	9015      	str	r0, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003570:	4620      	mov	r0, r4
 8003572:	f00c fde7 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 8003576:	4602      	mov	r2, r0
 8003578:	2800      	cmp	r0, #0
 800357a:	f040 82c2 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800357e:	a931      	add	r1, sp, #196	; 0xc4
 8003580:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003582:	e9cd 2631 	strd	r2, r6, [sp, #196]	; 0xc4
  sConfigIC.ICFilter = 0;
 8003586:	e9cd 2233 	strd	r2, r2, [sp, #204]	; 0xcc
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800358a:	f00c f8af 	bl	800f6ec <HAL_TIM_IC_ConfigChannel>
 800358e:	2800      	cmp	r0, #0
 8003590:	f040 82b7 	bne.w	8003b02 <main+0xc7a>
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003594:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003596:	463a      	mov	r2, r7
 8003598:	a931      	add	r1, sp, #196	; 0xc4
 800359a:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800359c:	9332      	str	r3, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800359e:	f00c f8a5 	bl	800f6ec <HAL_TIM_IC_ConfigChannel>
 80035a2:	2800      	cmp	r0, #0
 80035a4:	f040 82ad 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80035a8:	a931      	add	r1, sp, #196	; 0xc4
 80035aa:	4620      	mov	r0, r4
 80035ac:	2208      	movs	r2, #8
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80035ae:	9632      	str	r6, [sp, #200]	; 0xc8
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80035b0:	f00c f89c 	bl	800f6ec <HAL_TIM_IC_ConfigChannel>
 80035b4:	2800      	cmp	r0, #0
 80035b6:	f040 82a4 	bne.w	8003b02 <main+0xc7a>
  huart6.Instance = USART6;
 80035ba:	48c4      	ldr	r0, [pc, #784]	; (80038cc <main+0xa44>)
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80035bc:	2310      	movs	r3, #16
  huart6.Instance = USART6;
 80035be:	49c4      	ldr	r1, [pc, #784]	; (80038d0 <main+0xa48>)
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80035c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80035c4:	6243      	str	r3, [r0, #36]	; 0x24
  huart6.Init.BaudRate = 9600;
 80035c6:	f44f 5716 	mov.w	r7, #9600	; 0x2580
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80035ca:	2300      	movs	r3, #0
  huart6.Init.Mode = UART_MODE_TX_RX;
 80035cc:	260c      	movs	r6, #12
  huart6.Instance = USART6;
 80035ce:	6001      	str	r1, [r0, #0]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035d0:	6203      	str	r3, [r0, #32]
  huart6.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80035d2:	6382      	str	r2, [r0, #56]	; 0x38
  huart6.Init.Mode = UART_MODE_TX_RX;
 80035d4:	6146      	str	r6, [r0, #20]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80035d6:	e9c0 7301 	strd	r7, r3, [r0, #4]
  huart6.Init.Parity = UART_PARITY_NONE;
 80035da:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80035de:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80035e2:	f00d ff5d 	bl	80114a0 <HAL_UART_Init>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2800      	cmp	r0, #0
 80035ea:	f040 828a 	bne.w	8003b02 <main+0xc7a>
  hdac.Instance = DAC;
 80035ee:	4cb9      	ldr	r4, [pc, #740]	; (80038d4 <main+0xa4c>)
 80035f0:	4ab9      	ldr	r2, [pc, #740]	; (80038d8 <main+0xa50>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80035f2:	4620      	mov	r0, r4
  DAC_ChannelConfTypeDef sConfig = {0};
 80035f4:	930b      	str	r3, [sp, #44]	; 0x2c
  hdac.Instance = DAC;
 80035f6:	6022      	str	r2, [r4, #0]
  DAC_ChannelConfTypeDef sConfig = {0};
 80035f8:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80035fa:	f004 f9ab 	bl	8007954 <HAL_DAC_Init>
 80035fe:	4602      	mov	r2, r0
 8003600:	2800      	cmp	r0, #0
 8003602:	f040 827e 	bne.w	8003b02 <main+0xc7a>
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8003606:	2314      	movs	r3, #20
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003608:	4620      	mov	r0, r4
 800360a:	a90b      	add	r1, sp, #44	; 0x2c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800360c:	920c      	str	r2, [sp, #48]	; 0x30
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 800360e:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003610:	f004 fafc 	bl	8007c0c <HAL_DAC_ConfigChannel>
 8003614:	4680      	mov	r8, r0
 8003616:	2800      	cmp	r0, #0
 8003618:	f040 8273 	bne.w	8003b02 <main+0xc7a>
  hi2c1.Instance = I2C1;
 800361c:	4caf      	ldr	r4, [pc, #700]	; (80038dc <main+0xa54>)
  MX_FATFS_Init();
 800361e:	f00e ffbd 	bl	801259c <MX_FATFS_Init>
  hi2c1.Instance = I2C1;
 8003622:	49af      	ldr	r1, [pc, #700]	; (80038e0 <main+0xa58>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003624:	2301      	movs	r3, #1
  hi2c1.Init.Timing = 0x20404768;
 8003626:	4aaf      	ldr	r2, [pc, #700]	; (80038e4 <main+0xa5c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003628:	4620      	mov	r0, r4
  hi2c1.Init.OwnAddress1 = 0;
 800362a:	f8c4 8008 	str.w	r8, [r4, #8]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800362e:	f8c4 8020 	str.w	r8, [r4, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003632:	60e3      	str	r3, [r4, #12]
  hi2c1.Init.Timing = 0x20404768;
 8003634:	e9c4 1200 	strd	r1, r2, [r4]
  hi2c1.Init.OwnAddress2 = 0;
 8003638:	e9c4 8804 	strd	r8, r8, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800363c:	e9c4 8806 	strd	r8, r8, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003640:	f007 f81c 	bl	800a67c <HAL_I2C_Init>
 8003644:	4601      	mov	r1, r0
 8003646:	2800      	cmp	r0, #0
 8003648:	f040 825b 	bne.w	8003b02 <main+0xc7a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800364c:	4620      	mov	r0, r4
 800364e:	f007 fb29 	bl	800aca4 <HAL_I2CEx_ConfigAnalogFilter>
 8003652:	4601      	mov	r1, r0
 8003654:	2800      	cmp	r0, #0
 8003656:	f040 8254 	bne.w	8003b02 <main+0xc7a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800365a:	4620      	mov	r0, r4
 800365c:	f007 fb74 	bl	800ad48 <HAL_I2CEx_ConfigDigitalFilter>
 8003660:	4602      	mov	r2, r0
 8003662:	2800      	cmp	r0, #0
 8003664:	f040 824d 	bne.w	8003b02 <main+0xc7a>
  huart4.Instance = UART4;
 8003668:	489f      	ldr	r0, [pc, #636]	; (80038e8 <main+0xa60>)
  huart4.Init.BaudRate = 115200;
 800366a:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
  huart4.Instance = UART4;
 800366e:	499f      	ldr	r1, [pc, #636]	; (80038ec <main+0xa64>)
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8003670:	f44f 7440 	mov.w	r4, #768	; 0x300
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003674:	6242      	str	r2, [r0, #36]	; 0x24
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8003676:	6184      	str	r4, [r0, #24]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003678:	e9c0 2202 	strd	r2, r2, [r0, #8]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800367c:	e9c0 2604 	strd	r2, r6, [r0, #16]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003680:	e9c0 2207 	strd	r2, r2, [r0, #28]
  huart4.Init.BaudRate = 115200;
 8003684:	e9c0 1800 	strd	r1, r8, [r0]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003688:	f00d ff0a 	bl	80114a0 <HAL_UART_Init>
 800368c:	4602      	mov	r2, r0
 800368e:	2800      	cmp	r0, #0
 8003690:	f040 8237 	bne.w	8003b02 <main+0xc7a>
  huart5.Instance = UART5;
 8003694:	4896      	ldr	r0, [pc, #600]	; (80038f0 <main+0xa68>)
 8003696:	4997      	ldr	r1, [pc, #604]	; (80038f4 <main+0xa6c>)
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003698:	6242      	str	r2, [r0, #36]	; 0x24
  huart5.Instance = UART5;
 800369a:	6001      	str	r1, [r0, #0]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800369c:	e9c0 7201 	strd	r7, r2, [r0, #4]
  huart5.Init.Parity = UART_PARITY_NONE;
 80036a0:	e9c0 2203 	strd	r2, r2, [r0, #12]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036a4:	e9c0 6205 	strd	r6, r2, [r0, #20]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036a8:	e9c0 2207 	strd	r2, r2, [r0, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80036ac:	f00d fef8 	bl	80114a0 <HAL_UART_Init>
 80036b0:	4602      	mov	r2, r0
 80036b2:	2800      	cmp	r0, #0
 80036b4:	f040 8225 	bne.w	8003b02 <main+0xc7a>
  huart3.Instance = USART3;
 80036b8:	488f      	ldr	r0, [pc, #572]	; (80038f8 <main+0xa70>)
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80036ba:	4611      	mov	r1, r2
  huart3.Instance = USART3;
 80036bc:	4f8f      	ldr	r7, [pc, #572]	; (80038fc <main+0xa74>)
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036be:	6146      	str	r6, [r0, #20]
  huart3.Instance = USART3;
 80036c0:	6007      	str	r7, [r0, #0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036c2:	e9c0 8201 	strd	r8, r2, [r0, #4]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036c6:	e9c0 2203 	strd	r2, r2, [r0, #12]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036ca:	e9c0 2206 	strd	r2, r2, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036ce:	e9c0 2208 	strd	r2, r2, [r0, #32]
  if (HAL_MultiProcessor_Init(&huart3, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80036d2:	f00d ff93 	bl	80115fc <HAL_MultiProcessor_Init>
 80036d6:	2800      	cmp	r0, #0
 80036d8:	f040 8213 	bne.w	8003b02 <main+0xc7a>
  hspi4.Instance = SPI4;
 80036dc:	4b88      	ldr	r3, [pc, #544]	; (8003900 <main+0xa78>)
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80036de:	f44f 7782 	mov.w	r7, #260	; 0x104
  hspi4.Instance = SPI4;
 80036e2:	f8df c254 	ldr.w	ip, [pc, #596]	; 8003938 <main+0xab0>
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80036e6:	f44f 2680 	mov.w	r6, #262144	; 0x40000
  hspi4.Init.CRCPolynomial = 7;
 80036ea:	2107      	movs	r1, #7
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036ec:	2208      	movs	r2, #8
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036ee:	6318      	str	r0, [r3, #48]	; 0x30
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80036f0:	619e      	str	r6, [r3, #24]
  hspi4.Init.CRCPolynomial = 7;
 80036f2:	62d9      	str	r1, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80036f4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80036f6:	e9c3 0402 	strd	r0, r4, [r3, #8]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80036fa:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036fe:	e9c3 0007 	strd	r0, r0, [r3, #28]
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003702:	e9c3 0009 	strd	r0, r0, [r3, #36]	; 0x24
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003706:	4618      	mov	r0, r3
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003708:	e9c3 c700 	strd	ip, r7, [r3]
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800370c:	f009 fbf6 	bl	800cefc <HAL_SPI_Init>
 8003710:	2800      	cmp	r0, #0
 8003712:	f040 81f6 	bne.w	8003b02 <main+0xc7a>
  hspi3.Instance = SPI3;
 8003716:	487b      	ldr	r0, [pc, #492]	; (8003904 <main+0xa7c>)
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8003718:	2300      	movs	r3, #0
  hspi3.Instance = SPI3;
 800371a:	4a7b      	ldr	r2, [pc, #492]	; (8003908 <main+0xa80>)
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800371c:	f44f 7600 	mov.w	r6, #512	; 0x200
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8003720:	60c4      	str	r4, [r0, #12]
  hspi3.Init.CRCPolynomial = 7;
 8003722:	2407      	movs	r4, #7
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003724:	6083      	str	r3, [r0, #8]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003726:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003728:	6186      	str	r6, [r0, #24]
  hspi3.Init.CRCPolynomial = 7;
 800372a:	62c4      	str	r4, [r0, #44]	; 0x2c
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 800372c:	e9c0 2300 	strd	r2, r3, [r0]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003730:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003734:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003738:	e9c0 330c 	strd	r3, r3, [r0, #48]	; 0x30
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800373c:	f009 fbde 	bl	800cefc <HAL_SPI_Init>
 8003740:	2800      	cmp	r0, #0
 8003742:	f040 81de 	bne.w	8003b02 <main+0xc7a>
  hspi2.Instance = SPI2;
 8003746:	4b71      	ldr	r3, [pc, #452]	; (800390c <main+0xa84>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003748:	46bc      	mov	ip, r7
  hspi2.Instance = SPI2;
 800374a:	f8df e1f0 	ldr.w	lr, [pc, #496]	; 800393c <main+0xab4>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800374e:	2138      	movs	r1, #56	; 0x38
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003750:	2208      	movs	r2, #8
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8003752:	f44f 6770 	mov.w	r7, #3840	; 0xf00
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003756:	6098      	str	r0, [r3, #8]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003758:	6318      	str	r0, [r3, #48]	; 0x30
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800375a:	619e      	str	r6, [r3, #24]
  hspi2.Instance = SPI2;
 800375c:	f8c3 e000 	str.w	lr, [r3]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003760:	f8c3 c004 	str.w	ip, [r3, #4]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8003764:	60df      	str	r7, [r3, #12]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003766:	61d9      	str	r1, [r3, #28]
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003768:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800376a:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800376e:	e9c3 0008 	strd	r0, r0, [r3, #32]
  hspi2.Init.CRCPolynomial = 7;
 8003772:	e9c3 040a 	strd	r0, r4, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003776:	4618      	mov	r0, r3
 8003778:	f009 fbc0 	bl	800cefc <HAL_SPI_Init>
 800377c:	4603      	mov	r3, r0
 800377e:	2800      	cmp	r0, #0
 8003780:	f040 81bf 	bne.w	8003b02 <main+0xc7a>
  hi2c4.Instance = I2C4;
 8003784:	4c62      	ldr	r4, [pc, #392]	; (8003910 <main+0xa88>)
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003786:	2601      	movs	r6, #1
  hi2c4.Instance = I2C4;
 8003788:	4a62      	ldr	r2, [pc, #392]	; (8003914 <main+0xa8c>)
  hi2c4.Init.Timing = 0x20404768;
 800378a:	4f56      	ldr	r7, [pc, #344]	; (80038e4 <main+0xa5c>)
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800378c:	4620      	mov	r0, r4
  hi2c4.Init.OwnAddress1 = 0;
 800378e:	60a3      	str	r3, [r4, #8]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003790:	6223      	str	r3, [r4, #32]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003792:	60e6      	str	r6, [r4, #12]
  hi2c4.Init.OwnAddress2 = 0;
 8003794:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003798:	e9c4 3306 	strd	r3, r3, [r4, #24]
  hi2c4.Init.Timing = 0x20404768;
 800379c:	e9c4 2700 	strd	r2, r7, [r4]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80037a0:	f006 ff6c 	bl	800a67c <HAL_I2C_Init>
 80037a4:	4601      	mov	r1, r0
 80037a6:	2800      	cmp	r0, #0
 80037a8:	f040 81ab 	bne.w	8003b02 <main+0xc7a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037ac:	4620      	mov	r0, r4
 80037ae:	f007 fa79 	bl	800aca4 <HAL_I2CEx_ConfigAnalogFilter>
 80037b2:	4601      	mov	r1, r0
 80037b4:	2800      	cmp	r0, #0
 80037b6:	f040 81a4 	bne.w	8003b02 <main+0xc7a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80037ba:	4620      	mov	r0, r4
 80037bc:	f007 fac4 	bl	800ad48 <HAL_I2CEx_ConfigDigitalFilter>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2800      	cmp	r0, #0
 80037c4:	f040 819d 	bne.w	8003b02 <main+0xc7a>
  hi2c2.Instance = I2C2;
 80037c8:	4c53      	ldr	r4, [pc, #332]	; (8003918 <main+0xa90>)
 80037ca:	4a54      	ldr	r2, [pc, #336]	; (800391c <main+0xa94>)
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80037cc:	4620      	mov	r0, r4
  hi2c2.Init.Timing = 0x20404768;
 80037ce:	6067      	str	r7, [r4, #4]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80037d0:	6223      	str	r3, [r4, #32]
  hi2c2.Instance = I2C2;
 80037d2:	6022      	str	r2, [r4, #0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80037d4:	e9c4 3602 	strd	r3, r6, [r4, #8]
  hi2c2.Init.OwnAddress2 = 0;
 80037d8:	e9c4 3304 	strd	r3, r3, [r4, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80037dc:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80037e0:	f006 ff4c 	bl	800a67c <HAL_I2C_Init>
 80037e4:	4601      	mov	r1, r0
 80037e6:	2800      	cmp	r0, #0
 80037e8:	f040 818b 	bne.w	8003b02 <main+0xc7a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037ec:	4620      	mov	r0, r4
 80037ee:	f007 fa59 	bl	800aca4 <HAL_I2CEx_ConfigAnalogFilter>
 80037f2:	4601      	mov	r1, r0
 80037f4:	2800      	cmp	r0, #0
 80037f6:	f040 8184 	bne.w	8003b02 <main+0xc7a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80037fa:	4620      	mov	r0, r4
 80037fc:	f007 faa4 	bl	800ad48 <HAL_I2CEx_ConfigDigitalFilter>
 8003800:	4603      	mov	r3, r0
 8003802:	2800      	cmp	r0, #0
 8003804:	f040 817d 	bne.w	8003b02 <main+0xc7a>
  htim4.Instance = TIM4;
 8003808:	4c45      	ldr	r4, [pc, #276]	; (8003920 <main+0xa98>)
  htim4.Init.Period = 1100;
 800380a:	f240 414c 	movw	r1, #1100	; 0x44c
  htim4.Instance = TIM4;
 800380e:	4845      	ldr	r0, [pc, #276]	; (8003924 <main+0xa9c>)
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003810:	2280      	movs	r2, #128	; 0x80
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003812:	9329      	str	r3, [sp, #164]	; 0xa4
  htim4.Instance = TIM4;
 8003814:	6020      	str	r0, [r4, #0]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003816:	4620      	mov	r0, r4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003818:	934e      	str	r3, [sp, #312]	; 0x138
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800381a:	6123      	str	r3, [r4, #16]
  htim4.Init.Period = 1100;
 800381c:	60e1      	str	r1, [r4, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800381e:	61a2      	str	r2, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003820:	932c      	str	r3, [sp, #176]	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003822:	9312      	str	r3, [sp, #72]	; 0x48
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003824:	e9c4 3301 	strd	r3, r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003828:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800382c:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003830:	e9cd 334f 	strd	r3, r3, [sp, #316]	; 0x13c
 8003834:	e9cd 3351 	strd	r3, r3, [sp, #324]	; 0x144
 8003838:	e9cd 3353 	strd	r3, r3, [sp, #332]	; 0x14c
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800383c:	f00b f81a 	bl	800e874 <HAL_TIM_Base_Init>
 8003840:	2800      	cmp	r0, #0
 8003842:	f040 815e 	bne.w	8003b02 <main+0xc7a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003846:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800384a:	a929      	add	r1, sp, #164	; 0xa4
 800384c:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800384e:	9329      	str	r3, [sp, #164]	; 0xa4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003850:	f00a faae 	bl	800ddb0 <HAL_TIM_ConfigClockSource>
 8003854:	2800      	cmp	r0, #0
 8003856:	f040 8154 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 800385a:	4620      	mov	r0, r4
 800385c:	f00b f8d8 	bl	800ea10 <HAL_TIM_OC_Init>
 8003860:	2800      	cmp	r0, #0
 8003862:	f040 814e 	bne.w	8003b02 <main+0xc7a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8003866:	2430      	movs	r4, #48	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003868:	9012      	str	r0, [sp, #72]	; 0x48
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800386a:	a910      	add	r1, sp, #64	; 0x40
 800386c:	482c      	ldr	r0, [pc, #176]	; (8003920 <main+0xa98>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 800386e:	9410      	str	r4, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003870:	f00c fc68 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 8003874:	2800      	cmp	r0, #0
 8003876:	f040 8144 	bne.w	8003b02 <main+0xc7a>
  sConfigOC.Pulse = 550;
 800387a:	f240 2326 	movw	r3, #550	; 0x226
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800387e:	9050      	str	r0, [sp, #320]	; 0x140
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003880:	9052      	str	r0, [sp, #328]	; 0x148
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003882:	2208      	movs	r2, #8
 8003884:	a94e      	add	r1, sp, #312	; 0x138
 8003886:	4826      	ldr	r0, [pc, #152]	; (8003920 <main+0xa98>)
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8003888:	944e      	str	r4, [sp, #312]	; 0x138
  sConfigOC.Pulse = 550;
 800388a:	934f      	str	r3, [sp, #316]	; 0x13c
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800388c:	f00b fb90 	bl	800efb0 <HAL_TIM_OC_ConfigChannel>
 8003890:	2800      	cmp	r0, #0
 8003892:	f040 8136 	bne.w	8003b02 <main+0xc7a>
  HAL_TIM_MspPostInit(&htim4);
 8003896:	4822      	ldr	r0, [pc, #136]	; (8003920 <main+0xa98>)
 8003898:	f001 ffe4 	bl	8005864 <HAL_TIM_MspPostInit>
  hiwdg.Instance = IWDG;
 800389c:	4822      	ldr	r0, [pc, #136]	; (8003928 <main+0xaa0>)
 800389e:	4923      	ldr	r1, [pc, #140]	; (800392c <main+0xaa4>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80038a0:	2206      	movs	r2, #6
  hiwdg.Init.Window = 4095;
 80038a2:	f640 73ff 	movw	r3, #4095	; 0xfff
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80038a6:	e9c0 1200 	strd	r1, r2, [r0]
  hiwdg.Init.Reload = 4095;
 80038aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80038ae:	f007 fa9b 	bl	800ade8 <HAL_IWDG_Init>
 80038b2:	2800      	cmp	r0, #0
 80038b4:	f040 8125 	bne.w	8003b02 <main+0xc7a>
  htim14.Instance = TIM14;
 80038b8:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <main+0xaa8>)
  htim14.Init.Period = 10800;
 80038ba:	f642 2130 	movw	r1, #10800	; 0x2a30
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038be:	2280      	movs	r2, #128	; 0x80
  htim14.Instance = TIM14;
 80038c0:	4c1c      	ldr	r4, [pc, #112]	; (8003934 <main+0xaac>)
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038c2:	6118      	str	r0, [r3, #16]
  htim14.Instance = TIM14;
 80038c4:	601c      	str	r4, [r3, #0]
  htim14.Init.Period = 10800;
 80038c6:	60d9      	str	r1, [r3, #12]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80038c8:	619a      	str	r2, [r3, #24]
 80038ca:	e039      	b.n	8003940 <main+0xab8>
 80038cc:	2001b80c 	.word	0x2001b80c
 80038d0:	40011400 	.word	0x40011400
 80038d4:	2001b5f4 	.word	0x2001b5f4
 80038d8:	40007400 	.word	0x40007400
 80038dc:	2001b18c 	.word	0x2001b18c
 80038e0:	40005400 	.word	0x40005400
 80038e4:	20404768 	.word	0x20404768
 80038e8:	2001b890 	.word	0x2001b890
 80038ec:	40004c00 	.word	0x40004c00
 80038f0:	2001b420 	.word	0x2001b420
 80038f4:	40005000 	.word	0x40005000
 80038f8:	2001b0c0 	.word	0x2001b0c0
 80038fc:	40004800 	.word	0x40004800
 8003900:	2001b60c 	.word	0x2001b60c
 8003904:	2001b35c 	.word	0x2001b35c
 8003908:	40003c00 	.word	0x40003c00
 800390c:	2001af8c 	.word	0x2001af8c
 8003910:	2001aee0 	.word	0x2001aee0
 8003914:	40006000 	.word	0x40006000
 8003918:	2001b210 	.word	0x2001b210
 800391c:	40005800 	.word	0x40005800
 8003920:	2001b074 	.word	0x2001b074
 8003924:	40000800 	.word	0x40000800
 8003928:	2001b1dc 	.word	0x2001b1dc
 800392c:	40003000 	.word	0x40003000
 8003930:	2001ba48 	.word	0x2001ba48
 8003934:	40002000 	.word	0x40002000
 8003938:	40013400 	.word	0x40013400
 800393c:	40003800 	.word	0x40003800
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003940:	e9c3 0001 	strd	r0, r0, [r3, #4]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003944:	4618      	mov	r0, r3
 8003946:	f00a ff95 	bl	800e874 <HAL_TIM_Base_Init>
 800394a:	4603      	mov	r3, r0
 800394c:	2800      	cmp	r0, #0
 800394e:	f040 80d8 	bne.w	8003b02 <main+0xc7a>
  htim5.Instance = TIM5;
 8003952:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 8003b34 <main+0xcac>
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8003956:	2410      	movs	r4, #16
  htim5.Instance = TIM5;
 8003958:	4f6b      	ldr	r7, [pc, #428]	; (8003b08 <main+0xc80>)
  htim5.Init.Period = 4;
 800395a:	f04f 0804 	mov.w	r8, #4
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800395e:	4648      	mov	r0, r9
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003960:	9325      	str	r3, [sp, #148]	; 0x94
  htim5.Init.Prescaler = 0;
 8003962:	f8c9 3004 	str.w	r3, [r9, #4]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003966:	f8c9 3010 	str.w	r3, [r9, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800396a:	f8c9 3018 	str.w	r3, [r9, #24]
  htim5.Instance = TIM5;
 800396e:	f8c9 7000 	str.w	r7, [r9]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003972:	9328      	str	r3, [sp, #160]	; 0xa0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003974:	930f      	str	r3, [sp, #60]	; 0x3c
  htim5.Init.Period = 4;
 8003976:	e9c9 4802 	strd	r4, r8, [r9, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800397a:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800397e:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003982:	f00a ff77 	bl	800e874 <HAL_TIM_Base_Init>
 8003986:	2800      	cmp	r0, #0
 8003988:	f040 80bb 	bne.w	8003b02 <main+0xc7a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800398c:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003990:	a925      	add	r1, sp, #148	; 0x94
 8003992:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003994:	9625      	str	r6, [sp, #148]	; 0x94
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003996:	f00a fa0b 	bl	800ddb0 <HAL_TIM_ConfigClockSource>
 800399a:	4603      	mov	r3, r0
 800399c:	2800      	cmp	r0, #0
 800399e:	f040 80b0 	bne.w	8003b02 <main+0xc7a>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80039a2:	4648      	mov	r0, r9
 80039a4:	a90d      	add	r1, sp, #52	; 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039a6:	930d      	str	r3, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039a8:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80039aa:	f00c fbcb 	bl	8010144 <HAL_TIMEx_MasterConfigSynchronization>
 80039ae:	4602      	mov	r2, r0
 80039b0:	2800      	cmp	r0, #0
 80039b2:	f040 80a6 	bne.w	8003b02 <main+0xc7a>
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80039b6:	6839      	ldr	r1, [r7, #0]
  huart8.Init.BaudRate = 9600;
 80039b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart8.Instance = UART8;
 80039bc:	4853      	ldr	r0, [pc, #332]	; (8003b0c <main+0xc84>)
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80039be:	f041 0108 	orr.w	r1, r1, #8
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80039c2:	6082      	str	r2, [r0, #8]
	TIM5->CR1 |= (1 << 3);		// one pulse mode
 80039c4:	6039      	str	r1, [r7, #0]
  huart8.Instance = UART8;
 80039c6:	4952      	ldr	r1, [pc, #328]	; (8003b10 <main+0xc88>)
  huart8.Init.Mode = UART_MODE_RX;
 80039c8:	f8c0 8014 	str.w	r8, [r0, #20]
  huart8.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80039cc:	6386      	str	r6, [r0, #56]	; 0x38
  huart8.Init.Parity = UART_PARITY_NONE;
 80039ce:	e9c0 2203 	strd	r2, r2, [r0, #12]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80039d2:	e9c0 2206 	strd	r2, r2, [r0, #24]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80039d6:	e9c0 2408 	strd	r2, r4, [r0, #32]
  huart8.Init.BaudRate = 9600;
 80039da:	e9c0 1300 	strd	r1, r3, [r0]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80039de:	f00d fd5f 	bl	80114a0 <HAL_UART_Init>
 80039e2:	2800      	cmp	r0, #0
 80039e4:	f040 808d 	bne.w	8003b02 <main+0xc7a>
  huart7.Instance = UART7;
 80039e8:	4b4a      	ldr	r3, [pc, #296]	; (8003b14 <main+0xc8c>)
  huart7.Init.BaudRate = 115200;
 80039ea:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart7.Instance = UART7;
 80039ee:	f507 47d8 	add.w	r7, r7, #27648	; 0x6c00
  huart7.Init.Mode = UART_MODE_TX_RX;
 80039f2:	220c      	movs	r2, #12
  huart7.Init.Parity = UART_PARITY_NONE;
 80039f4:	6118      	str	r0, [r3, #16]
  huart7.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80039f6:	639e      	str	r6, [r3, #56]	; 0x38
  huart7.Init.Mode = UART_MODE_TX_RX;
 80039f8:	615a      	str	r2, [r3, #20]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80039fa:	e9c3 0002 	strd	r0, r0, [r3, #8]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80039fe:	e9c3 0006 	strd	r0, r0, [r3, #24]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8003a02:	e9c3 0408 	strd	r0, r4, [r3, #32]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8003a06:	4618      	mov	r0, r3
  huart7.Init.BaudRate = 115200;
 8003a08:	e9c3 7100 	strd	r7, r1, [r3]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8003a0c:	f00d fd48 	bl	80114a0 <HAL_UART_Init>
 8003a10:	2800      	cmp	r0, #0
 8003a12:	d176      	bne.n	8003b02 <main+0xc7a>
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8003a14:	2200      	movs	r2, #0
 8003a16:	2107      	movs	r1, #7
 8003a18:	2026      	movs	r0, #38	; 0x26
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003a1a:	4f3f      	ldr	r7, [pc, #252]	; (8003b18 <main+0xc90>)
  osMutexDef(myMutex01);
 8003a1c:	4616      	mov	r6, r2
  HAL_NVIC_SetPriority(USART2_IRQn, 7, 0);
 8003a1e:	f003 fe67 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a22:	2026      	movs	r0, #38	; 0x26
  osMessageQDef(myQueue01, 256, uint16_t);
 8003a24:	4c3d      	ldr	r4, [pc, #244]	; (8003b1c <main+0xc94>)
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003a26:	f003 fead 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART6_IRQn, 6, 0);
 8003a2a:	4632      	mov	r2, r6
 8003a2c:	2106      	movs	r1, #6
 8003a2e:	2047      	movs	r0, #71	; 0x47
 8003a30:	f003 fe5e 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003a34:	2047      	movs	r0, #71	; 0x47
 8003a36:	f003 fea5 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8003a3a:	4632      	mov	r2, r6
 8003a3c:	2106      	movs	r1, #6
 8003a3e:	2012      	movs	r0, #18
 8003a40:	f003 fe56 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003a44:	2012      	movs	r0, #18
 8003a46:	f003 fe9d 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8003a4a:	4632      	mov	r2, r6
 8003a4c:	2106      	movs	r1, #6
 8003a4e:	2028      	movs	r0, #40	; 0x28
 8003a50:	f003 fe4e 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003a54:	2028      	movs	r0, #40	; 0x28
 8003a56:	f003 fe95 	bl	8007784 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 8003a5a:	4632      	mov	r2, r6
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	202d      	movs	r0, #45	; 0x2d
 8003a60:	f003 fe46 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003a64:	202d      	movs	r0, #45	; 0x2d
 8003a66:	f003 fe8d 	bl	8007784 <HAL_NVIC_EnableIRQ>
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8003a6a:	a83d      	add	r0, sp, #244	; 0xf4
  osMutexDef(myMutex01);
 8003a6c:	e9cd 663d 	strd	r6, r6, [sp, #244]	; 0xf4
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8003a70:	f00f ff96 	bl	80139a0 <osMutexCreate>
 8003a74:	4b2a      	ldr	r3, [pc, #168]	; (8003b20 <main+0xc98>)
 8003a76:	4602      	mov	r2, r0
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003a78:	2101      	movs	r1, #1
 8003a7a:	a841      	add	r0, sp, #260	; 0x104
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 8003a7c:	601a      	str	r2, [r3, #0]
  osSemaphoreDef(ssicontent);
 8003a7e:	e9cd 6641 	strd	r6, r6, [sp, #260]	; 0x104
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003a82:	f00f ffe9 	bl	8013a58 <osSemaphoreCreate>
  osTimerDef(myTimer01, Callback01);
 8003a86:	4b27      	ldr	r3, [pc, #156]	; (8003b24 <main+0xc9c>)
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003a88:	4684      	mov	ip, r0
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8003a8a:	4632      	mov	r2, r6
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	a845      	add	r0, sp, #276	; 0x114
  ssicontentHandle = osSemaphoreCreate(osSemaphore(ssicontent), 1);
 8003a90:	f8c7 c000 	str.w	ip, [r7]
  osTimerDef(myTimer01, Callback01);
 8003a94:	9345      	str	r3, [sp, #276]	; 0x114
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8003a96:	4f24      	ldr	r7, [pc, #144]	; (8003b28 <main+0xca0>)
  osTimerDef(myTimer01, Callback01);
 8003a98:	9646      	str	r6, [sp, #280]	; 0x118
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8003a9a:	f00f ff5d 	bl	8013958 <osTimerCreate>
 8003a9e:	4684      	mov	ip, r0
  osMessageQDef(myQueue01, 256, uint16_t);
 8003aa0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  myTimer01Handle = osTimerCreate(osTimer(myTimer01), osTimerPeriodic, NULL);
 8003aa4:	f8c7 c000 	str.w	ip, [r7]
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8003aa8:	f104 0710 	add.w	r7, r4, #16
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8003aac:	342c      	adds	r4, #44	; 0x2c
  osMessageQDef(myQueue01, 256, uint16_t);
 8003aae:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8003ab2:	4628      	mov	r0, r5
 8003ab4:	4631      	mov	r1, r6
 8003ab6:	f010 f823 	bl	8013b00 <osMessageCreate>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8003aba:	ad4e      	add	r5, sp, #312	; 0x138
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8003abc:	4686      	mov	lr, r0
 8003abe:	f8df c078 	ldr.w	ip, [pc, #120]	; 8003b38 <main+0xcb0>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8003ac2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8003ac4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ac6:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8003aca:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003ace:	4631      	mov	r1, r6
 8003ad0:	a84e      	add	r0, sp, #312	; 0x138
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 8003ad2:	f8cc e000 	str.w	lr, [ip]
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8003ad6:	ad55      	add	r5, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003ad8:	f00f ff0a 	bl	80138f0 <osThreadCreate>
 8003adc:	4684      	mov	ip, r0
 8003ade:	4f13      	ldr	r7, [pc, #76]	; (8003b2c <main+0xca4>)
  osThreadDef(LPTask, StarLPTask, osPriorityLow, 0, 2048);
 8003ae0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ae2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ae4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003ae8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 8003aec:	4631      	mov	r1, r6
 8003aee:	a855      	add	r0, sp, #340	; 0x154
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003af0:	f8c7 c000 	str.w	ip, [r7]
  LPTaskHandle = osThreadCreate(osThread(LPTask), NULL);
 8003af4:	f00f fefc 	bl	80138f0 <osThreadCreate>
 8003af8:	4b0d      	ldr	r3, [pc, #52]	; (8003b30 <main+0xca8>)
 8003afa:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003afc:	f00f feea 	bl	80138d4 <osKernelStart>
	while (1) {
 8003b00:	e7fe      	b.n	8003b00 <main+0xc78>
    Error_Handler();
 8003b02:	f7ff f945 	bl	8002d90 <Error_Handler>
 8003b06:	bf00      	nop
 8003b08:	40000c00 	.word	0x40000c00
 8003b0c:	2001b788 	.word	0x2001b788
 8003b10:	40007c00 	.word	0x40007c00
 8003b14:	2001aff0 	.word	0x2001aff0
 8003b18:	2001b6d4 	.word	0x2001b6d4
 8003b1c:	080275e4 	.word	0x080275e4
 8003b20:	2001bae0 	.word	0x2001bae0
 8003b24:	0800210d 	.word	0x0800210d
 8003b28:	2001b774 	.word	0x2001b774
 8003b2c:	2001aedc 	.word	0x2001aedc
 8003b30:	2001b1d8 	.word	0x2001b1d8
 8003b34:	2001b264 	.word	0x2001b264
 8003b38:	2001b914 	.word	0x2001b914

08003b3c <StartDefaultTask>:
{
 8003b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b40:	b084      	sub	sp, #16
 8003b42:	4d8e      	ldr	r5, [pc, #568]	; (8003d7c <StartDefaultTask+0x240>)
  MX_USB_DEVICE_Init();
 8003b44:	f01e f8e2 	bl	8021d0c <MX_USB_DEVICE_Init>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003b48:	f242 7729 	movw	r7, #10025	; 0x2729
  MX_LWIP_Init();
 8003b4c:	f00e fd4a 	bl	80125e4 <MX_LWIP_Init>
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {// floats high on SPLAT1, so this must be a lightningboard
 8003b50:	2101      	movs	r1, #1
 8003b52:	488b      	ldr	r0, [pc, #556]	; (8003d80 <StartDefaultTask+0x244>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003b54:	260e      	movs	r6, #14
	if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0) == GPIO_PIN_RESET)) {// floats high on SPLAT1, so this must be a lightningboard
 8003b56:	f006 fb31 	bl	800a1bc <HAL_GPIO_ReadPin>
 8003b5a:	4603      	mov	r3, r0
	printf("\n\n----------------------------------------------------------------------------\n");
 8003b5c:	4889      	ldr	r0, [pc, #548]	; (8003d84 <StartDefaultTask+0x248>)
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003b5e:	2400      	movs	r4, #0
		pcb = SPLATBOARD1;		// assumed
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	bf0c      	ite	eq
 8003b64:	2316      	moveq	r3, #22
 8003b66:	230b      	movne	r3, #11
 8003b68:	602b      	str	r3, [r5, #0]
	printf("\n\n----------------------------------------------------------------------------\n");
 8003b6a:	f01f fcef 	bl	802354c <puts>
	printf("Detector STM_UUID=%lx %lx %lx, SW Ver=%d.%d, Build=%d, PCB=%d\n", STM32_UUID[0], STM32_UUID[1],
 8003b6e:	6828      	ldr	r0, [r5, #0]
 8003b70:	4b85      	ldr	r3, [pc, #532]	; (8003d88 <StartDefaultTask+0x24c>)
 8003b72:	4a86      	ldr	r2, [pc, #536]	; (8003d8c <StartDefaultTask+0x250>)
 8003b74:	4986      	ldr	r1, [pc, #536]	; (8003d90 <StartDefaultTask+0x254>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6812      	ldr	r2, [r2, #0]
 8003b7a:	6809      	ldr	r1, [r1, #0]
 8003b7c:	e9cd 7002 	strd	r7, r0, [sp, #8]
 8003b80:	e9cd 4600 	strd	r4, r6, [sp]
 8003b84:	4883      	ldr	r0, [pc, #524]	; (8003d94 <StartDefaultTask+0x258>)
 8003b86:	f01f fc45 	bl	8023414 <iprintf>
	if (!(netif_is_link_up(&gnetif))) {
 8003b8a:	4b83      	ldr	r3, [pc, #524]	; (8003d98 <StartDefaultTask+0x25c>)
 8003b8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b90:	075b      	lsls	r3, r3, #29
 8003b92:	d41e      	bmi.n	8003bd2 <StartDefaultTask+0x96>
		printf("LAN interface appears disconnected\n\r");
 8003b94:	4881      	ldr	r0, [pc, #516]	; (8003d9c <StartDefaultTask+0x260>)
 8003b96:	2432      	movs	r4, #50	; 0x32
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8003b98:	4d81      	ldr	r5, [pc, #516]	; (8003da0 <StartDefaultTask+0x264>)
		printf("LAN interface appears disconnected\n\r");
 8003b9a:	f01f fc3b 	bl	8023414 <iprintf>
			osDelay(50);
 8003b9e:	2032      	movs	r0, #50	; 0x32
 8003ba0:	f00f fed2 	bl	8013948 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_SET);	// Splat D5 led on
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003baa:	4628      	mov	r0, r5
 8003bac:	f006 fb18 	bl	800a1e0 <HAL_GPIO_WritePin>
			osDelay(50);
 8003bb0:	2032      	movs	r0, #50	; 0x32
 8003bb2:	f00f fec9 	bl	8013948 <osDelay>
			HAL_GPIO_WritePin(GPIOD, LED_D5_Pin, GPIO_PIN_RESET);	// Splat D5 led off
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003bbc:	4628      	mov	r0, r5
 8003bbe:	f006 fb0f 	bl	800a1e0 <HAL_GPIO_WritePin>
		for (i = 0; i < 50; i++) {
 8003bc2:	3c01      	subs	r4, #1
 8003bc4:	d1eb      	bne.n	8003b9e <StartDefaultTask+0x62>
		printf("************* REBOOTING **************\n");
 8003bc6:	4877      	ldr	r0, [pc, #476]	; (8003da4 <StartDefaultTask+0x268>)
 8003bc8:	f01f fcc0 	bl	802354c <puts>
		rebootme(0);
 8003bcc:	4620      	mov	r0, r4
 8003bce:	f7fe fb21 	bl	8002214 <rebootme>
	netif = netif_default;
 8003bd2:	4b75      	ldr	r3, [pc, #468]	; (8003da8 <StartDefaultTask+0x26c>)
 8003bd4:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8003e14 <StartDefaultTask+0x2d8>
 8003bd8:	6818      	ldr	r0, [r3, #0]
	globalfreeze = 0;		// Allow UDP streaming
 8003bda:	4b74      	ldr	r3, [pc, #464]	; (8003dac <StartDefaultTask+0x270>)
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8003bdc:	4974      	ldr	r1, [pc, #464]	; (8003db0 <StartDefaultTask+0x274>)
	globalfreeze = 0;		// Allow UDP streaming
 8003bde:	601c      	str	r4, [r3, #0]
	netif = netif_default;
 8003be0:	f8c8 0000 	str.w	r0, [r8]
	netif_set_link_callback(netif, netif_link_callbk_fn);
 8003be4:	f015 fa1c 	bl	8019020 <netif_set_link_callback>
	netif_set_status_callback(netif, netif_status_callbk_fn);
 8003be8:	f8d8 0000 	ldr.w	r0, [r8]
 8003bec:	4971      	ldr	r1, [pc, #452]	; (8003db4 <StartDefaultTask+0x278>)
 8003bee:	f015 f9d3 	bl	8018f98 <netif_set_status_callback>
	statuspkt.uid = BUILDNO;		// 16 bits
 8003bf2:	4b71      	ldr	r3, [pc, #452]	; (8003db8 <StartDefaultTask+0x27c>)
	statuspkt.adctrigoff = TRIG_THRES;
 8003bf4:	2264      	movs	r2, #100	; 0x64
	statuspkt.bconf |= (pcb << 8);
 8003bf6:	6828      	ldr	r0, [r5, #0]
	statuspkt.uid = BUILDNO;		// 16 bits
 8003bf8:	f8a3 705c 	strh.w	r7, [r3, #92]	; 0x5c
	statuspkt.majorversion = MAJORVERSION;
 8003bfc:	f883 4070 	strb.w	r4, [r3, #112]	; 0x70
	statuspkt.minorversion = MINORVERSION;
 8003c00:	f883 6071 	strb.w	r6, [r3, #113]	; 0x71
	statuspkt.udppknum = 0;
 8003c04:	601c      	str	r4, [r3, #0]
	statuspkt.sysuptime = 0;
 8003c06:	665c      	str	r4, [r3, #100]	; 0x64
	statuspkt.netuptime = 0;
 8003c08:	669c      	str	r4, [r3, #104]	; 0x68
	statuspkt.gpsuptime = 0;
 8003c0a:	66dc      	str	r4, [r3, #108]	; 0x6c
	statuspkt.adcpktssent = 0;
 8003c0c:	f8a3 405e 	strh.w	r4, [r3, #94]	; 0x5e
	statuspkt.adctrigoff = TRIG_THRES;
 8003c10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	statuspkt.adcudpover = 0;		// debug use count overruns
 8003c14:	679c      	str	r4, [r3, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8003c16:	67dc      	str	r4, [r3, #124]	; 0x7c
	statuspkt.udpsent = 0;		// debug use adc udp sample packet sent count
 8003c18:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
	statuspkt.bconf = 0;
 8003c1c:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
	statuspkt.bconf |= 0x01;	// splat board version 1
 8003c20:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 8003c24:	4c65      	ldr	r4, [pc, #404]	; (8003dbc <StartDefaultTask+0x280>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 8003c26:	f041 0101 	orr.w	r1, r1, #1
	t2cap[0] = 44444444;
 8003c2a:	4d65      	ldr	r5, [pc, #404]	; (8003dc0 <StartDefaultTask+0x284>)
	statuspkt.bconf |= 0x01;	// splat board version 1
 8003c2c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
	statuspkt.bconf |= (pcb << 8);
 8003c30:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
	t2cap[0] = 44444444;
 8003c34:	6025      	str	r5, [r4, #0]
	statuspkt.bconf |= (pcb << 8);
 8003c36:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003c3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	initsplat();
 8003c3e:	f001 f9a9 	bl	8004f94 <initsplat>
	stat = setupneo();
 8003c42:	f000 faaf 	bl	80041a4 <setupneo>
	if (stat != HAL_OK) {
 8003c46:	2800      	cmp	r0, #0
 8003c48:	f040 8093 	bne.w	8003d72 <StartDefaultTask+0x236>
	printf("Setting up timers\n");
 8003c4c:	485d      	ldr	r0, [pc, #372]	; (8003dc4 <StartDefaultTask+0x288>)
 8003c4e:	f01f fc7d 	bl	802354c <puts>
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8003c52:	2300      	movs	r3, #0
 8003c54:	4a5c      	ldr	r2, [pc, #368]	; (8003dc8 <StartDefaultTask+0x28c>)
 8003c56:	4619      	mov	r1, r3
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8003c58:	4c5c      	ldr	r4, [pc, #368]	; (8003dcc <StartDefaultTask+0x290>)
	if ( xSemaphoreGive(ssicontentHandle) != pdTRUE) {	// give the ssi generation semaphore
 8003c5a:	6810      	ldr	r0, [r2, #0]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	f010 f98d 	bl	8013f7c <xQueueGenericSend>
	HAL_TIM_Base_Start_IT(&htim6);		// basic packet timestamp 32 bits
 8003c62:	485b      	ldr	r0, [pc, #364]	; (8003dd0 <StartDefaultTask+0x294>)
 8003c64:	f009 ffe0 	bl	800dc28 <HAL_TIM_Base_Start_IT>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);		// precision uS timer
 8003c68:	2200      	movs	r2, #0
 8003c6a:	6820      	ldr	r0, [r4, #0]
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	f00b feff 	bl	800fa70 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);		// precision uS timer
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	2200      	movs	r2, #0
 8003c76:	2104      	movs	r1, #4
 8003c78:	f00b fefa 	bl	800fa70 <TIM_CCxChannelCmd>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_4, TIM_CCx_DISABLE);		// precision uS timer
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	6820      	ldr	r0, [r4, #0]
 8003c80:	210c      	movs	r1, #12
 8003c82:	f00b fef5 	bl	800fa70 <TIM_CCxChannelCmd>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_1);		// precision uS timer
 8003c86:	2100      	movs	r1, #0
 8003c88:	4620      	mov	r0, r4
 8003c8a:	f00c f93f 	bl	800ff0c <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_2);		// precision uS timer
 8003c8e:	2104      	movs	r1, #4
 8003c90:	4620      	mov	r0, r4
 8003c92:	f00c f93b 	bl	800ff0c <HAL_TIM_IC_Stop_DMA>
	HAL_TIM_IC_Stop_DMA(&htim2, TIM_CHANNEL_4);		// precision uS timer
 8003c96:	210c      	movs	r1, #12
 8003c98:	4620      	mov	r0, r4
 8003c9a:	f00c f937 	bl	800ff0c <HAL_TIM_IC_Stop_DMA>
	if ((err = HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_3, t2cap, (sizeof(t2cap) / 4))) != HAL_OK) {
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	4a46      	ldr	r2, [pc, #280]	; (8003dbc <StartDefaultTask+0x280>)
 8003ca4:	2108      	movs	r1, #8
 8003ca6:	f00b ff41 	bl	800fb2c <HAL_TIM_IC_Start_DMA>
 8003caa:	4605      	mov	r5, r0
 8003cac:	2800      	cmp	r0, #0
 8003cae:	d15a      	bne.n	8003d66 <StartDefaultTask+0x22a>
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8003cb0:	6820      	ldr	r0, [r4, #0]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	2108      	movs	r1, #8
	myip = ip.addr;
 8003cb6:	4c47      	ldr	r4, [pc, #284]	; (8003dd4 <StartDefaultTask+0x298>)
	TIM_CCxChannelCmd(htim2.Instance, TIM_CHANNEL_3, TIM_CCx_ENABLE);	// capture precision timer
 8003cb8:	f00b feda 	bl	800fa70 <TIM_CCxChannelCmd>
	dhcp = netif_dhcp_data(netif);		// do not call this too early
 8003cbc:	f8d8 3000 	ldr.w	r3, [r8]
	printf("*****************************************\n");
 8003cc0:	4845      	ldr	r0, [pc, #276]	; (8003dd8 <StartDefaultTask+0x29c>)
	ip = dhcp->offered_ip_addr;
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	uip = locateudp();
 8003cc4:	4e45      	ldr	r6, [pc, #276]	; (8003ddc <StartDefaultTask+0x2a0>)
	myip = ip.addr;
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	6023      	str	r3, [r4, #0]
	printf("*****************************************\n");
 8003cca:	f01f fc3f 	bl	802354c <puts>
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8003cce:	6821      	ldr	r1, [r4, #0]
 8003cd0:	4843      	ldr	r0, [pc, #268]	; (8003de0 <StartDefaultTask+0x2a4>)
 8003cd2:	0e0a      	lsrs	r2, r1, #24
 8003cd4:	f3c1 4307 	ubfx	r3, r1, #16, #8
	while (lptask_init_done == 0)
 8003cd8:	4c42      	ldr	r4, [pc, #264]	; (8003de4 <StartDefaultTask+0x2a8>)
	printf("This unit's IP address is %d:%d:%d:%d\n", myip & 0xFF, (myip & 0xFF00) >> 8, (myip & 0xFF0000) >> 16,
 8003cda:	9200      	str	r2, [sp, #0]
 8003cdc:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8003ce0:	b2c9      	uxtb	r1, r1
 8003ce2:	f01f fb97 	bl	8023414 <iprintf>
	printf("*****************************************\n");
 8003ce6:	483c      	ldr	r0, [pc, #240]	; (8003dd8 <StartDefaultTask+0x29c>)
 8003ce8:	f01f fc30 	bl	802354c <puts>
	initialapisn();	// get initial s/n and UDP target; reboots if fails
 8003cec:	f003 f816 	bl	8006d1c <initialapisn>
	osDelay(1000);
 8003cf0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003cf4:	f00f fe28 	bl	8013948 <osDelay>
	printf("Starting httpd web server\n");
 8003cf8:	483b      	ldr	r0, [pc, #236]	; (8003de8 <StartDefaultTask+0x2ac>)
 8003cfa:	f01f fc27 	bl	802354c <puts>
	httpd_init();		// start the www server
 8003cfe:	f013 fb9d 	bl	801743c <httpd_init>
	init_httpd_ssi();	// set up the embedded tag handler
 8003d02:	f002 ffb5 	bl	8006c70 <init_httpd_ssi>
	printf("Warming up the sonic phaser\n");
 8003d06:	4839      	ldr	r0, [pc, #228]	; (8003dec <StartDefaultTask+0x2b0>)
 8003d08:	f01f fc20 	bl	802354c <puts>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, phaser_wav, sizeof(phaser_wav),
 8003d0c:	2208      	movs	r2, #8
 8003d0e:	4629      	mov	r1, r5
 8003d10:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003d14:	9200      	str	r2, [sp, #0]
 8003d16:	4836      	ldr	r0, [pc, #216]	; (8003df0 <StartDefaultTask+0x2b4>)
 8003d18:	4a36      	ldr	r2, [pc, #216]	; (8003df4 <StartDefaultTask+0x2b8>)
 8003d1a:	f003 fe3f 	bl	800799c <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(&htim7);	// fast interval DAC timer sample rate
 8003d1e:	4836      	ldr	r0, [pc, #216]	; (8003df8 <StartDefaultTask+0x2bc>)
 8003d20:	f009 feca 	bl	800dab8 <HAL_TIM_Base_Start>
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8003d24:	f011 fa1a 	bl	801515c <xTaskGetCurrentTaskHandle>
 8003d28:	4b34      	ldr	r3, [pc, #208]	; (8003dfc <StartDefaultTask+0x2c0>)
 8003d2a:	6018      	str	r0, [r3, #0]
	uip = locateudp();
 8003d2c:	f002 fbe2 	bl	80064f4 <locateudp>
	main_init_done = 1; // let lptask now main has initialised
 8003d30:	4b33      	ldr	r3, [pc, #204]	; (8003e00 <StartDefaultTask+0x2c4>)
	uip = locateudp();
 8003d32:	4601      	mov	r1, r0
	main_init_done = 1; // let lptask now main has initialised
 8003d34:	2201      	movs	r2, #1
	printf("Waiting for lptask to start\n");
 8003d36:	4833      	ldr	r0, [pc, #204]	; (8003e04 <StartDefaultTask+0x2c8>)
	uip = locateudp();
 8003d38:	6031      	str	r1, [r6, #0]
	main_init_done = 1; // let lptask now main has initialised
 8003d3a:	601a      	str	r2, [r3, #0]
	printf("Waiting for lptask to start\n");
 8003d3c:	f01f fc06 	bl	802354c <puts>
	while (lptask_init_done == 0)
 8003d40:	6823      	ldr	r3, [r4, #0]
 8003d42:	b92b      	cbnz	r3, 8003d50 <StartDefaultTask+0x214>
		osDelay(100); // hold off starting udp railgun until LPtask has initalised
 8003d44:	2064      	movs	r0, #100	; 0x64
 8003d46:	f00f fdff 	bl	8013948 <osDelay>
	while (lptask_init_done == 0)
 8003d4a:	6823      	ldr	r3, [r4, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0f9      	beq.n	8003d44 <StartDefaultTask+0x208>
	startadc();		// start the ADC DMA loop
 8003d50:	f7fc feb8 	bl	8000ac4 <startadc>
		startudp(uip);	// should never return
 8003d54:	6830      	ldr	r0, [r6, #0]
 8003d56:	f002 fc03 	bl	8006560 <startudp>
		printf("UDP stream exited!!!\n\r");
 8003d5a:	482b      	ldr	r0, [pc, #172]	; (8003e08 <StartDefaultTask+0x2cc>)
 8003d5c:	f01f fb5a 	bl	8023414 <iprintf>
		rebootme(4);
 8003d60:	2004      	movs	r0, #4
 8003d62:	f7fe fa57 	bl	8002214 <rebootme>
		printf("TIM_Base_Start_DMA err %i", err);
 8003d66:	4601      	mov	r1, r0
 8003d68:	4828      	ldr	r0, [pc, #160]	; (8003e0c <StartDefaultTask+0x2d0>)
 8003d6a:	f01f fb53 	bl	8023414 <iprintf>
		Error_Handler();
 8003d6e:	f7ff f80f 	bl	8002d90 <Error_Handler>
		printf("Neo7 setup returned HAL error\n\r");	// but don't reboot
 8003d72:	4827      	ldr	r0, [pc, #156]	; (8003e10 <StartDefaultTask+0x2d4>)
 8003d74:	f01f fb4e 	bl	8023414 <iprintf>
 8003d78:	e768      	b.n	8003c4c <StartDefaultTask+0x110>
 8003d7a:	bf00      	nop
 8003d7c:	2001ae7c 	.word	0x2001ae7c
 8003d80:	40020800 	.word	0x40020800
 8003d84:	080284d8 	.word	0x080284d8
 8003d88:	1ff0f428 	.word	0x1ff0f428
 8003d8c:	1ff0f424 	.word	0x1ff0f424
 8003d90:	1ff0f420 	.word	0x1ff0f420
 8003d94:	08028528 	.word	0x08028528
 8003d98:	2001c2f8 	.word	0x2001c2f8
 8003d9c:	08028568 	.word	0x08028568
 8003da0:	40020c00 	.word	0x40020c00
 8003da4:	08028590 	.word	0x08028590
 8003da8:	2002e38c 	.word	0x2002e38c
 8003dac:	2001be30 	.word	0x2001be30
 8003db0:	0800221d 	.word	0x0800221d
 8003db4:	08002101 	.word	0x08002101
 8003db8:	2001adc0 	.word	0x2001adc0
 8003dbc:	2001ae6c 	.word	0x2001ae6c
 8003dc0:	02a62b1c 	.word	0x02a62b1c
 8003dc4:	080285d8 	.word	0x080285d8
 8003dc8:	2001b6d4 	.word	0x2001b6d4
 8003dcc:	2001b918 	.word	0x2001b918
 8003dd0:	2001b6dc 	.word	0x2001b6dc
 8003dd4:	2001b260 	.word	0x2001b260
 8003dd8:	08028608 	.word	0x08028608
 8003ddc:	2001b25c 	.word	0x2001b25c
 8003de0:	08028634 	.word	0x08028634
 8003de4:	20001c54 	.word	0x20001c54
 8003de8:	0802865c 	.word	0x0802865c
 8003dec:	08028678 	.word	0x08028678
 8003df0:	2001b5f4 	.word	0x2001b5f4
 8003df4:	080286c8 	.word	0x080286c8
 8003df8:	2001ba94 	.word	0x2001ba94
 8003dfc:	200007e8 	.word	0x200007e8
 8003e00:	20001c58 	.word	0x20001c58
 8003e04:	08028694 	.word	0x08028694
 8003e08:	080286b0 	.word	0x080286b0
 8003e0c:	080285ec 	.word	0x080285ec
 8003e10:	080285b8 	.word	0x080285b8
 8003e14:	2001aed8 	.word	0x2001aed8

08003e18 <assert_failed>:
{
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop

08003e1c <__io_putchar>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE {
 8003e1c:	b500      	push	{lr}
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	{
		if (ch == '\n')
 8003e1e:	280a      	cmp	r0, #10
PUTCHAR_PROTOTYPE {
 8003e20:	b083      	sub	sp, #12
 8003e22:	9001      	str	r0, [sp, #4]
		if (ch == '\n')
 8003e24:	d009      	beq.n	8003e3a <__io_putchar+0x1e>
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
		else
		HAL_UART_Transmit(&huart2, &ch, 1, 10);
 8003e26:	230a      	movs	r3, #10
 8003e28:	2201      	movs	r2, #1
 8003e2a:	a901      	add	r1, sp, #4
 8003e2c:	4808      	ldr	r0, [pc, #32]	; (8003e50 <__io_putchar+0x34>)
 8003e2e:	f00d fa8f 	bl	8011350 <HAL_UART_Transmit>

	return ch;
	}
}
 8003e32:	9801      	ldr	r0, [sp, #4]
 8003e34:	b003      	add	sp, #12
 8003e36:	f85d fb04 	ldr.w	pc, [sp], #4
			HAL_UART_Transmit(&huart2, "\r\n", 2, 10);
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	4905      	ldr	r1, [pc, #20]	; (8003e54 <__io_putchar+0x38>)
 8003e40:	4803      	ldr	r0, [pc, #12]	; (8003e50 <__io_putchar+0x34>)
 8003e42:	f00d fa85 	bl	8011350 <HAL_UART_Transmit>
}
 8003e46:	9801      	ldr	r0, [sp, #4]
 8003e48:	b003      	add	sp, #12
 8003e4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e4e:	bf00      	nop
 8003e50:	2001b964 	.word	0x2001b964
 8003e54:	08028dc8 	.word	0x08028dc8

08003e58 <calcepoch32>:
	return (&now);
}

// calculate epoch seconds from 1970 to now using GPS date time fields (32 bit unsigned, not 64 bit time_t as used by the library)
// the number of seconds that have elapsed since January 1, 1970 (midnight UTC/GMT), not counting leap seconds
uint32_t calcepoch32() {
 8003e58:	b538      	push	{r3, r4, r5, lr}
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003e5a:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <calcepoch32+0x40>)
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8003e5c:	f04f 34ff 	mov.w	r4, #4294967295
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003e60:	480e      	ldr	r0, [pc, #56]	; (8003e9c <calcepoch32+0x44>)
 8003e62:	891a      	ldrh	r2, [r3, #8]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8003e64:	7a99      	ldrb	r1, [r3, #10]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003e66:	b292      	uxth	r2, r2
	now.tm_mday = statuspkt.NavPvt.day;          // Day of the month
 8003e68:	7add      	ldrb	r5, [r3, #11]
	now.tm_mon = statuspkt.NavPvt.month - 1;           // Month, 0 - jan
 8003e6a:	4421      	add	r1, r4
	now.tm_isdst = -1;        // Is DST on? 1 = yes, 0 = no, -1 = unknown
 8003e6c:	6204      	str	r4, [r0, #32]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003e6e:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
	now.tm_hour = statuspkt.NavPvt.hour;
 8003e72:	7b1c      	ldrb	r4, [r3, #12]
	now.tm_year = statuspkt.NavPvt.year - 1900;
 8003e74:	e9c0 1204 	strd	r1, r2, [r0, #16]
	now.tm_min = statuspkt.NavPvt.min;
 8003e78:	7b5a      	ldrb	r2, [r3, #13]
	now.tm_sec = statuspkt.NavPvt.sec;
 8003e7a:	7b9b      	ldrb	r3, [r3, #14]
	now.tm_hour = statuspkt.NavPvt.hour;
 8003e7c:	e9c0 4502 	strd	r4, r5, [r0, #8]
	now.tm_sec = statuspkt.NavPvt.sec;
 8003e80:	e9c0 3200 	strd	r3, r2, [r0]

	epochtime = mktime(getgpstime());
 8003e84:	f01e fc34 	bl	80226f0 <mktime>
 8003e88:	4a05      	ldr	r2, [pc, #20]	; (8003ea0 <calcepoch32+0x48>)
 8003e8a:	4603      	mov	r3, r0
	return (uint32_t) (epochtime + (time_t) (10 * 60 * 60));		// add ten hours
#else
    return (uint32_t)(epochtime);
#endif

}
 8003e8c:	f648 40a0 	movw	r0, #36000	; 0x8ca0
	epochtime = mktime(getgpstime());
 8003e90:	e9c2 3100 	strd	r3, r1, [r2]
}
 8003e94:	4418      	add	r0, r3
 8003e96:	bd38      	pop	{r3, r4, r5, pc}
 8003e98:	2001adc0 	.word	0x2001adc0
 8003e9c:	2001bb48 	.word	0x2001bb48
 8003ea0:	2001bcd0 	.word	0x2001bcd0

08003ea4 <printPacket>:
		9600L,
//4800L,
		};

// Function, printing packet to the PC's serial in hexadecimal form
void printPacket(byte *msg, byte *packet, byte len) {
 8003ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ea8:	b082      	sub	sp, #8
	char temp[3];
	static int cnt = 0;

	for (byte i = 0; i < len; i++) {
 8003eaa:	b33a      	cbz	r2, 8003efc <printPacket+0x58>
 8003eac:	4607      	mov	r7, r0
 8003eae:	4616      	mov	r6, r2
 8003eb0:	1e4d      	subs	r5, r1, #1
 8003eb2:	2400      	movs	r4, #0
		if (i % 16 == 0) {
			printf("\n\r%d %s:", cnt++, msg);
 8003eb4:	f8df a054 	ldr.w	sl, [pc, #84]	; 8003f0c <printPacket+0x68>
 8003eb8:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8003f10 <printPacket+0x6c>
		} else {
			printf(" ");
		}
		sprintf(temp, "%.2X", packet[i]);
 8003ebc:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8003f14 <printPacket+0x70>
 8003ec0:	e013      	b.n	8003eea <printPacket+0x46>
			printf("\n\r%d %s:", cnt++, msg);
 8003ec2:	f8da 1000 	ldr.w	r1, [sl]
 8003ec6:	1c4b      	adds	r3, r1, #1
 8003ec8:	f8ca 3000 	str.w	r3, [sl]
 8003ecc:	f01f faa2 	bl	8023414 <iprintf>
	for (byte i = 0; i < len; i++) {
 8003ed0:	3401      	adds	r4, #1
		sprintf(temp, "%.2X", packet[i]);
 8003ed2:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8003ed6:	4641      	mov	r1, r8
 8003ed8:	a801      	add	r0, sp, #4
	for (byte i = 0; i < len; i++) {
 8003eda:	b2e4      	uxtb	r4, r4
		sprintf(temp, "%.2X", packet[i]);
 8003edc:	f01f fc12 	bl	8023704 <siprintf>
		printf(temp);
 8003ee0:	a801      	add	r0, sp, #4
 8003ee2:	f01f fa97 	bl	8023414 <iprintf>
	for (byte i = 0; i < len; i++) {
 8003ee6:	42a6      	cmp	r6, r4
 8003ee8:	d008      	beq.n	8003efc <printPacket+0x58>
		if (i % 16 == 0) {
 8003eea:	f014 0f0f 	tst.w	r4, #15
			printf("\n\r%d %s:", cnt++, msg);
 8003eee:	463a      	mov	r2, r7
 8003ef0:	4648      	mov	r0, r9
		if (i % 16 == 0) {
 8003ef2:	d0e6      	beq.n	8003ec2 <printPacket+0x1e>
			printf(" ");
 8003ef4:	2020      	movs	r0, #32
 8003ef6:	f01f faa5 	bl	8023444 <putchar>
 8003efa:	e7e9      	b.n	8003ed0 <printPacket+0x2c>
	}
	printf("\n\r");
 8003efc:	4802      	ldr	r0, [pc, #8]	; (8003f08 <printPacket+0x64>)
 8003efe:	f01f fa89 	bl	8023414 <iprintf>
}
 8003f02:	b002      	add	sp, #8
 8003f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f08:	080286c4 	.word	0x080286c4
 8003f0c:	20001c70 	.word	0x20001c70
 8003f10:	08028dcc 	.word	0x08028dcc
 8003f14:	08028dd8 	.word	0x08028dd8

08003f18 <restoreDefaults>:

// UBLOX revert to defaults
// B5 62 06 09 0D 00 FF FF 00 00 00 00 00 00 FF FF 00 00 03 1B 9A

// Function, sending packet to the receiver to restore default configuration
void restoreDefaults() {
 8003f18:	b530      	push	{r4, r5, lr}
			0x17, // payload
			0x2F, // CK_A
			0xAE, // CK_B
			};
#endif
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8003f1a:	4d09      	ldr	r5, [pc, #36]	; (8003f40 <restoreDefaults+0x28>)
void restoreDefaults() {
 8003f1c:	b087      	sub	sp, #28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8003f1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f20:	466c      	mov	r4, sp
 8003f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f24:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8003f28:	2364      	movs	r3, #100	; 0x64
 8003f2a:	2215      	movs	r2, #21
	byte packet[] = { 0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF,
 8003f2c:	f844 0b04 	str.w	r0, [r4], #4
 8003f30:	7021      	strb	r1, [r4, #0]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8003f32:	4669      	mov	r1, sp
 8003f34:	4803      	ldr	r0, [pc, #12]	; (8003f44 <restoreDefaults+0x2c>)
 8003f36:	f00d fa0b 	bl	8011350 <HAL_UART_Transmit>
			0x00, 0x00, 0x03, 0x1B, 0x9A };

	sendPacket(packet, sizeof(packet));
}
 8003f3a:	b007      	add	sp, #28
 8003f3c:	bd30      	pop	{r4, r5, pc}
 8003f3e:	bf00      	nop
 8003f40:	0802762c 	.word	0x0802762c
 8003f44:	2001bbc8 	.word	0x2001bbc8

08003f48 <askneo_ver>:

void askneo_ver() {
 8003f48:	b510      	push	{r4, lr}
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 8003f4a:	4b09      	ldr	r3, [pc, #36]	; (8003f70 <askneo_ver+0x28>)
void askneo_ver() {
 8003f4c:	b082      	sub	sp, #8
	const byte packet[] = { 0xB5, 0x62, 0x0A, 0x04, 0x00, 0x00, 0x0E, 0x34 };  // MON_VER get receiver/software version
 8003f4e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003f52:	466c      	mov	r4, sp
 8003f54:	e884 0003 	stmia.w	r4, {r0, r1}

	printf("Checking for Neo GPS...\n");
 8003f58:	4806      	ldr	r0, [pc, #24]	; (8003f74 <askneo_ver+0x2c>)
 8003f5a:	f01f faf7 	bl	802354c <puts>
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8003f5e:	4621      	mov	r1, r4
 8003f60:	2364      	movs	r3, #100	; 0x64
 8003f62:	2208      	movs	r2, #8
 8003f64:	4804      	ldr	r0, [pc, #16]	; (8003f78 <askneo_ver+0x30>)
 8003f66:	f00d f9f3 	bl	8011350 <HAL_UART_Transmit>
	sendPacket(packet, sizeof(packet));
}
 8003f6a:	b002      	add	sp, #8
 8003f6c:	bd10      	pop	{r4, pc}
 8003f6e:	bf00      	nop
 8003f70:	08027644 	.word	0x08027644
 8003f74:	08028de0 	.word	0x08028de0
 8003f78:	2001bbc8 	.word	0x2001bbc8

08003f7c <disableNmea>:

// Function, sending set of packets to the receiver to disable NMEA messages
void disableNmea() {
 8003f7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	// Array of two bytes for CFG-MSG packets payload
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8003f80:	4c21      	ldr	r4, [pc, #132]	; (8004008 <disableNmea+0x8c>)
void disableNmea() {
 8003f82:	b08f      	sub	sp, #60	; 0x3c
		for (byte j = 0; j < sizeof(*messages); j++) {
			packet[payloadOffset + j] = messages[i][j];
		}

		// Set checksum bytes to the null
		packet[packetSize - 2] = 0x00;
 8003f84:	2700      	movs	r7, #0
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8003f86:	f8df 8084 	ldr.w	r8, [pc, #132]	; 800400c <disableNmea+0x90>
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8003f8a:	ad04      	add	r5, sp, #16
 8003f8c:	f10d 0938 	add.w	r9, sp, #56	; 0x38
 8003f90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f92:	462e      	mov	r6, r5
 8003f94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f9a:	e894 0003 	ldmia.w	r4, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8003f9e:	f104 0208 	add.w	r2, r4, #8
 8003fa2:	ab01      	add	r3, sp, #4
	byte messages[][2] = { { 0xF0, 0x0A }, { 0xF0, 0x09 }, { 0xF0, 0x00 }, { 0xF0, 0x01 }, { 0xF0, 0x0D },
 8003fa4:	e885 0003 	stmia.w	r5, {r0, r1}
	byte packet[] = { 0xB5, // sync char 1
 8003fa8:	ca07      	ldmia	r2, {r0, r1, r2}
 8003faa:	f10d 050d 	add.w	r5, sp, #13
 8003fae:	0c14      	lsrs	r4, r2, #16
 8003fb0:	c303      	stmia	r3!, {r0, r1}
 8003fb2:	f823 2b02 	strh.w	r2, [r3], #2
 8003fb6:	701c      	strb	r4, [r3, #0]
		packet[packetSize - 1] = 0x00;
 8003fb8:	2400      	movs	r4, #0
			packet[payloadOffset + j] = messages[i][j];
 8003fba:	7831      	ldrb	r1, [r6, #0]
 8003fbc:	7873      	ldrb	r3, [r6, #1]
 8003fbe:	f10d 0206 	add.w	r2, sp, #6
		packet[packetSize - 1] = 0x00;
 8003fc2:	46a4      	mov	ip, r4
		packet[packetSize - 2] = 0x00;
 8003fc4:	f88d 700d 	strb.w	r7, [sp, #13]
		packet[packetSize - 1] = 0x00;
 8003fc8:	f88d 700e 	strb.w	r7, [sp, #14]
			packet[payloadOffset + j] = messages[i][j];
 8003fcc:	f88d 100a 	strb.w	r1, [sp, #10]
 8003fd0:	f88d 300b 	strb.w	r3, [sp, #11]

		// Calculate checksum over the packet buffer excluding sync (first two)
		// and checksum chars (last two)
		for (byte j = 0; j < packetSize - 4; j++) {
			packet[packetSize - 2] += packet[2 + j];
 8003fd4:	f812 3b01 	ldrb.w	r3, [r2], #1
 8003fd8:	4463      	add	r3, ip
		for (byte j = 0; j < packetSize - 4; j++) {
 8003fda:	4295      	cmp	r5, r2
			packet[packetSize - 2] += packet[2 + j];
 8003fdc:	fa5f fc83 	uxtb.w	ip, r3
			packet[packetSize - 1] += packet[packetSize - 2];
 8003fe0:	4464      	add	r4, ip
 8003fe2:	b2e4      	uxtb	r4, r4
		for (byte j = 0; j < packetSize - 4; j++) {
 8003fe4:	d1f6      	bne.n	8003fd4 <disableNmea+0x58>
 8003fe6:	3602      	adds	r6, #2
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8003fe8:	2364      	movs	r3, #100	; 0x64
 8003fea:	220b      	movs	r2, #11
 8003fec:	a901      	add	r1, sp, #4
 8003fee:	4640      	mov	r0, r8
 8003ff0:	f88d c00d 	strb.w	ip, [sp, #13]
 8003ff4:	f88d 400e 	strb.w	r4, [sp, #14]
 8003ff8:	f00d f9aa 	bl	8011350 <HAL_UART_Transmit>
	for (byte i = 0; i < sizeof(messages) / sizeof(*messages); i++) {
 8003ffc:	454e      	cmp	r6, r9
 8003ffe:	d1db      	bne.n	8003fb8 <disableNmea+0x3c>
		}

		sendPacket(packet, packetSize);
	}
}
 8004000:	b00f      	add	sp, #60	; 0x3c
 8004002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004006:	bf00      	nop
 8004008:	0802764c 	.word	0x0802764c
 800400c:	2001bbc8 	.word	0x2001bbc8

08004010 <changeFrequency>:
	sendPacket(packet, sizeof(packet));
}

// Function, sending packet to the receiver to change frequency to 100 ms
#define SEC 1
void changeFrequency() {
 8004010:	b510      	push	{r4, lr}
	// CFG-RATE packet
	byte packet[] = { 0xB5, // sync char 1
 8004012:	4b07      	ldr	r3, [pc, #28]	; (8004030 <changeFrequency+0x20>)
void changeFrequency() {
 8004014:	b084      	sub	sp, #16
	byte packet[] = { 0xB5, // sync char 1
 8004016:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004018:	466c      	mov	r4, sp
 800401a:	c407      	stmia	r4!, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 800401c:	220e      	movs	r2, #14
	byte packet[] = { 0xB5, // sync char 1
 800401e:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8004020:	4669      	mov	r1, sp
 8004022:	2364      	movs	r3, #100	; 0x64
 8004024:	4803      	ldr	r0, [pc, #12]	; (8004034 <changeFrequency+0x24>)
 8004026:	f00d f993 	bl	8011350 <HAL_UART_Transmit>
			0x01, // CK_A
			0x39, // CK_B
#endif
			};
	sendPacket(packet, sizeof(packet));
}
 800402a:	b004      	add	sp, #16
 800402c:	bd10      	pop	{r4, pc}
 800402e:	bf00      	nop
 8004030:	0802769c 	.word	0x0802769c
 8004034:	2001bbc8 	.word	0x2001bbc8

08004038 <disableUnnecessaryChannels>:

// Function, sending packet to the receiver to disable unnecessary channels
void disableUnnecessaryChannels() {
 8004038:	b530      	push	{r4, r5, lr}
	// CFG-GNSS packet
	byte packet[] = { 0xB5, // sync char 1
 800403a:	4d09      	ldr	r5, [pc, #36]	; (8004060 <disableUnnecessaryChannels+0x28>)
void disableUnnecessaryChannels() {
 800403c:	b08d      	sub	sp, #52	; 0x34
	byte packet[] = { 0xB5, // sync char 1
 800403e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004040:	ac01      	add	r4, sp, #4
 8004042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004044:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004046:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004048:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 800404c:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 800404e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8004052:	222c      	movs	r2, #44	; 0x2c
 8004054:	a901      	add	r1, sp, #4
 8004056:	4803      	ldr	r0, [pc, #12]	; (8004064 <disableUnnecessaryChannels+0x2c>)
 8004058:	f00d f97a 	bl	8011350 <HAL_UART_Transmit>
			0xA4, // CK_A
			0x25, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 800405c:	b00d      	add	sp, #52	; 0x34
 800405e:	bd30      	pop	{r4, r5, pc}
 8004060:	080276ac 	.word	0x080276ac
 8004064:	2001bbc8 	.word	0x2001bbc8

08004068 <enableNavPvt>:

// Function, sending packet to the receiver to enable NAV-PVT messages
void enableNavPvt() {
 8004068:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, // sync char 1
 800406a:	4a08      	ldr	r2, [pc, #32]	; (800408c <enableNavPvt+0x24>)
void enableNavPvt() {
 800406c:	b085      	sub	sp, #20
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 800406e:	2364      	movs	r3, #100	; 0x64
	byte packet[] = { 0xB5, // sync char 1
 8004070:	ac01      	add	r4, sp, #4
 8004072:	ca07      	ldmia	r2, {r0, r1, r2}
 8004074:	c403      	stmia	r4!, {r0, r1}
 8004076:	0c15      	lsrs	r5, r2, #16
 8004078:	f824 2b02 	strh.w	r2, [r4], #2
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 800407c:	a901      	add	r1, sp, #4
 800407e:	220b      	movs	r2, #11
 8004080:	4803      	ldr	r0, [pc, #12]	; (8004090 <enableNavPvt+0x28>)
	byte packet[] = { 0xB5, // sync char 1
 8004082:	7025      	strb	r5, [r4, #0]
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 8004084:	f00d f964 	bl	8011350 <HAL_UART_Transmit>
			0x13, // CK_A
			0x51, // CK_B
			};

	sendPacket(packet, sizeof(packet));
}
 8004088:	b005      	add	sp, #20
 800408a:	bd30      	pop	{r4, r5, pc}
 800408c:	080276d8 	.word	0x080276d8
 8004090:	2001bbc8 	.word	0x2001bbc8

08004094 <enableNaTP5>:

// Function, to set time pulse2 to interval of 1pps
// pulse only running when GPS locked to UTC
void enableNaTP5() {
 8004094:	b530      	push	{r4, r5, lr}
	// CFG-MSG packet
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 8004096:	4d09      	ldr	r5, [pc, #36]	; (80040bc <enableNaTP5+0x28>)
void enableNaTP5() {
 8004098:	b08b      	sub	sp, #44	; 0x2c
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 800409a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800409c:	466c      	mov	r4, sp
 800409e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040a4:	e895 0003 	ldmia.w	r5, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80040a8:	2364      	movs	r3, #100	; 0x64
 80040aa:	2228      	movs	r2, #40	; 0x28
	byte packet[] = { 0xB5, 0x62, 0x06, 0x31, 0x20, 0x00, 0x00, 0x00, 0x00, 0x00, 0x32, 0x00, 0x00, 0x00, 0x40, 0x42,
 80040ac:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_UART_Transmit(&gpsuarttx, packet, len, 100);
 80040b0:	4669      	mov	r1, sp
 80040b2:	4803      	ldr	r0, [pc, #12]	; (80040c0 <enableNaTP5+0x2c>)
 80040b4:	f00d f94c 	bl	8011350 <HAL_UART_Transmit>
			0x0F, 0x00, 0x40, 0x42, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0xA0, 0x86, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
			0xF7, 0x00, 0x00, 0x00, 0xC9, 0x97 };

	sendPacket(packet, sizeof(packet));
}
 80040b8:	b00b      	add	sp, #44	; 0x2c
 80040ba:	bd30      	pop	{r4, r5, pc}
 80040bc:	080276e4 	.word	0x080276e4
 80040c0:	2001bbc8 	.word	0x2001bbc8

080040c4 <IsPacketReady>:
}

// start/complete filling in the current packet
int IsPacketReady(unsigned char c) {
	// get current position in packet
	unsigned char p = UbxGpsv.carriagePosition;
 80040c4:	4931      	ldr	r1, [pc, #196]	; (800418c <IsPacketReady+0xc8>)
int IsPacketReady(unsigned char c) {
 80040c6:	4602      	mov	r2, r0
 80040c8:	b4f0      	push	{r4, r5, r6, r7}
	unsigned char p = UbxGpsv.carriagePosition;
 80040ca:	78cb      	ldrb	r3, [r1, #3]
	static volatile int len = 0;

	if (p < 4)     // this looks for PVT messages
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	d814      	bhi.n	80040fa <IsPacketReady+0x36>
			{
		// are we starting a packet?
		if ((c == UBXGPS_HEADER[p]) || (c == UBXGPS_HEADER2[p])) {
 80040d0:	482f      	ldr	r0, [pc, #188]	; (8004190 <IsPacketReady+0xcc>)
 80040d2:	461c      	mov	r4, r3
 80040d4:	5cc0      	ldrb	r0, [r0, r3]
 80040d6:	4290      	cmp	r0, r2
 80040d8:	d00a      	beq.n	80040f0 <IsPacketReady+0x2c>
 80040da:	482e      	ldr	r0, [pc, #184]	; (8004194 <IsPacketReady+0xd0>)
 80040dc:	5cc0      	ldrb	r0, [r0, r3]
 80040de:	4290      	cmp	r0, r2
 80040e0:	d006      	beq.n	80040f0 <IsPacketReady+0x2c>
			PACKETstore[p++] = c;
		} else {
			p = 0;
			len = 0;
 80040e2:	4a2d      	ldr	r2, [pc, #180]	; (8004198 <IsPacketReady+0xd4>)
 80040e4:	2300      	movs	r3, #0
 80040e6:	6013      	str	r3, [r2, #0]
				}
			}
		}
	}
	UbxGpsv.carriagePosition = p;
	return 0;
 80040e8:	2000      	movs	r0, #0
	UbxGpsv.carriagePosition = p;
 80040ea:	70cb      	strb	r3, [r1, #3]
}
 80040ec:	bcf0      	pop	{r4, r5, r6, r7}
 80040ee:	4770      	bx	lr
			PACKETstore[p++] = c;
 80040f0:	3301      	adds	r3, #1
 80040f2:	482a      	ldr	r0, [pc, #168]	; (800419c <IsPacketReady+0xd8>)
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	5502      	strb	r2, [r0, r4]
 80040f8:	e7f6      	b.n	80040e8 <IsPacketReady+0x24>
		if (p < 6) {
 80040fa:	2b05      	cmp	r3, #5
 80040fc:	d928      	bls.n	8004150 <IsPacketReady+0x8c>
		if (p == 6) {
 80040fe:	2b06      	cmp	r3, #6
 8004100:	d02d      	beq.n	800415e <IsPacketReady+0x9a>
 8004102:	4c25      	ldr	r4, [pc, #148]	; (8004198 <IsPacketReady+0xd4>)
		if (p < (2 + 4 + len + 2)) {
 8004104:	6820      	ldr	r0, [r4, #0]
 8004106:	461d      	mov	r5, r3
 8004108:	3007      	adds	r0, #7
 800410a:	4298      	cmp	r0, r3
 800410c:	dbec      	blt.n	80040e8 <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 800410e:	3301      	adds	r3, #1
			if (p == (2 + 4 + len + 2)) {
 8004110:	6820      	ldr	r0, [r4, #0]
			PACKETstore[p++] = c;
 8004112:	4e22      	ldr	r6, [pc, #136]	; (800419c <IsPacketReady+0xd8>)
 8004114:	b2db      	uxtb	r3, r3
			if (p == (2 + 4 + len + 2)) {
 8004116:	3008      	adds	r0, #8
			PACKETstore[p++] = c;
 8004118:	5572      	strb	r2, [r6, r5]
			if (p == (2 + 4 + len + 2)) {
 800411a:	4283      	cmp	r3, r0
 800411c:	d1e4      	bne.n	80040e8 <IsPacketReady+0x24>
				if (isGoodChecksum(len)) {
 800411e:	f8d4 c000 	ldr.w	ip, [r4]
				UbxGpsv.carriagePosition = p;
 8004122:	2200      	movs	r2, #0
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8004124:	f11c 0f03 	cmn.w	ip, #3
				UbxGpsv.carriagePosition = p;
 8004128:	70ca      	strb	r2, [r1, #3]
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 800412a:	db2c      	blt.n	8004186 <IsPacketReady+0xc2>
 800412c:	1d77      	adds	r7, r6, #5
 800412e:	1c70      	adds	r0, r6, #1
	unsigned char CK_A = 0;
 8004130:	4613      	mov	r3, r2
 8004132:	4467      	add	r7, ip
		CK_A = CK_A + PACKETstore[i];
 8004134:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004138:	442b      	add	r3, r5
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 800413a:	42b8      	cmp	r0, r7
		CK_A = CK_A + PACKETstore[i];
 800413c:	b2db      	uxtb	r3, r3
		CK_B = CK_B + CK_A;
 800413e:	441a      	add	r2, r3
 8004140:	b2d2      	uxtb	r2, r2
	for (int i = 2; i < (2 + 4 + len); i++)		// skip sync bytes
 8004142:	d1f7      	bne.n	8004134 <IsPacketReady+0x70>
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8004144:	4466      	add	r6, ip
 8004146:	79b0      	ldrb	r0, [r6, #6]
 8004148:	4298      	cmp	r0, r3
 800414a:	d014      	beq.n	8004176 <IsPacketReady+0xb2>
				p = 0;
 800414c:	2300      	movs	r3, #0
 800414e:	e7cb      	b.n	80040e8 <IsPacketReady+0x24>
			PACKETstore[p++] = c;
 8004150:	4d12      	ldr	r5, [pc, #72]	; (800419c <IsPacketReady+0xd8>)
 8004152:	1c5c      	adds	r4, r3, #1
			return (0);
 8004154:	2000      	movs	r0, #0
			PACKETstore[p++] = c;
 8004156:	54ea      	strb	r2, [r5, r3]
			UbxGpsv.carriagePosition = p;
 8004158:	70cc      	strb	r4, [r1, #3]
}
 800415a:	bcf0      	pop	{r4, r5, r6, r7}
 800415c:	4770      	bx	lr
			len = PACKETstore[4] + (PACKETstore[5] * 256);
 800415e:	4d0f      	ldr	r5, [pc, #60]	; (800419c <IsPacketReady+0xd8>)
 8004160:	4c0d      	ldr	r4, [pc, #52]	; (8004198 <IsPacketReady+0xd4>)
 8004162:	796e      	ldrb	r6, [r5, #5]
 8004164:	7928      	ldrb	r0, [r5, #4]
 8004166:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 800416a:	6020      	str	r0, [r4, #0]
			if (len >= sizeof(PACKETstore)) {	// oversize
 800416c:	6820      	ldr	r0, [r4, #0]
 800416e:	287f      	cmp	r0, #127	; 0x7f
 8004170:	d9c8      	bls.n	8004104 <IsPacketReady+0x40>
				return 0;
 8004172:	2000      	movs	r0, #0
 8004174:	e7ba      	b.n	80040ec <IsPacketReady+0x28>
	return ((CK_A == PACKETstore[len + 6]) && (CK_B == PACKETstore[len + 7]));
 8004176:	79f3      	ldrb	r3, [r6, #7]
 8004178:	4293      	cmp	r3, r2
 800417a:	d1e7      	bne.n	800414c <IsPacketReady+0x88>
					gpsgood = 1;
 800417c:	2201      	movs	r2, #1
 800417e:	4b08      	ldr	r3, [pc, #32]	; (80041a0 <IsPacketReady+0xdc>)
					return len;
 8004180:	6820      	ldr	r0, [r4, #0]
					gpsgood = 1;
 8004182:	601a      	str	r2, [r3, #0]
					return len;
 8004184:	e7b2      	b.n	80040ec <IsPacketReady+0x28>
	unsigned char CK_A = 0;
 8004186:	4613      	mov	r3, r2
 8004188:	e7dc      	b.n	8004144 <IsPacketReady+0x80>
 800418a:	bf00      	nop
 800418c:	2000025c 	.word	0x2000025c
 8004190:	08028fc8 	.word	0x08028fc8
 8004194:	08028fcc 	.word	0x08028fcc
 8004198:	20001c7c 	.word	0x20001c7c
 800419c:	2001bce0 	.word	0x2001bce0
 80041a0:	20001c78 	.word	0x20001c78

080041a4 <setupneo>:

		fastdelay_ms(100); // Little delay before flushing
	}
#endif

	if (pcb == LIGHTNINGBOARD2) {
 80041a4:	4b45      	ldr	r3, [pc, #276]	; (80042bc <setupneo+0x118>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b16      	cmp	r3, #22
HAL_StatusTypeDef setupneo() {
 80041aa:	b570      	push	{r4, r5, r6, lr}
	if (pcb == LIGHTNINGBOARD2) {
 80041ac:	d05d      	beq.n	800426a <setupneo+0xc6>
		gpsuarttx = huart7;
		GPSUARTRX = UART8;
	}
	else			// Splat1 or Lightningboard 1 prototype
	{
		gpsuartrx = huart6;
 80041ae:	2284      	movs	r2, #132	; 0x84
 80041b0:	4943      	ldr	r1, [pc, #268]	; (80042c0 <setupneo+0x11c>)
 80041b2:	4844      	ldr	r0, [pc, #272]	; (80042c4 <setupneo+0x120>)
 80041b4:	f01e f994 	bl	80224e0 <memcpy>
		gpsuarttx = huart6;
 80041b8:	2284      	movs	r2, #132	; 0x84
 80041ba:	4941      	ldr	r1, [pc, #260]	; (80042c0 <setupneo+0x11c>)
 80041bc:	4842      	ldr	r0, [pc, #264]	; (80042c8 <setupneo+0x124>)
 80041be:	f01e f98f 	bl	80224e0 <memcpy>
		GPSUARTRX = USART6;
 80041c2:	4b42      	ldr	r3, [pc, #264]	; (80042cc <setupneo+0x128>)
 80041c4:	4a42      	ldr	r2, [pc, #264]	; (80042d0 <setupneo+0x12c>)
 80041c6:	601a      	str	r2, [r3, #0]
	 * @note   When the UART parity is enabled (PCE = 1), the received data contain
	 *         the parity bit (MSB position).
	 * @retval HAL status
	 */

	stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 80041c8:	2201      	movs	r2, #1
 80041ca:	4942      	ldr	r1, [pc, #264]	; (80042d4 <setupneo+0x130>)
 80041cc:	483d      	ldr	r0, [pc, #244]	; (80042c4 <setupneo+0x120>)
 80041ce:	f00d fb57 	bl	8011880 <HAL_UART_Receive_DMA>

	if (stat != HAL_OK) {
 80041d2:	4606      	mov	r6, r0
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d142      	bne.n	800425e <setupneo+0xba>
		return (stat);
	}

	// Disabling NMEA messages by sending appropriate packets
//		printf("Disabling NMEA messages...\n\r");
	disableNmea();
 80041d8:	f7ff fed0 	bl	8003f7c <disableNmea>
	osDelay(500);
 80041dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80041e0:	f00f fbb2 	bl	8013948 <osDelay>

	// is there a device - what is it running?
	askneo_ver();
 80041e4:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80041e8:	4d3b      	ldr	r5, [pc, #236]	; (80042d8 <setupneo+0x134>)
 80041ea:	f7ff fead 	bl	8003f48 <askneo_ver>
	i = 0;
	while ((i < 1000 ) && (neoispresent == 0)) {
 80041ee:	e003      	b.n	80041f8 <setupneo+0x54>
		i++;
		osDelay(1);
 80041f0:	f00f fbaa 	bl	8013948 <osDelay>
	while ((i < 1000 ) && (neoispresent == 0)) {
 80041f4:	3c01      	subs	r4, #1
 80041f6:	d057      	beq.n	80042a8 <setupneo+0x104>
 80041f8:	682b      	ldr	r3, [r5, #0]
		osDelay(1);
 80041fa:	2001      	movs	r0, #1
	while ((i < 1000 ) && (neoispresent == 0)) {
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d0f7      	beq.n	80041f0 <setupneo+0x4c>
		printf("***** Neo7m is not responding.....rebooting\n");
		osDelay(200);
		rebootme(2);
	}

	restoreDefaults();
 8004200:	f7ff fe8a 	bl	8003f18 <restoreDefaults>
	osDelay(1500);
 8004204:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004208:	f00f fb9e 	bl	8013948 <osDelay>

	// 	Set reporting frequency to 1 Sec
	printf("NEO: Changing receiving frequency to 1 Sec...\n\r");
 800420c:	4833      	ldr	r0, [pc, #204]	; (80042dc <setupneo+0x138>)
 800420e:	f01f f901 	bl	8023414 <iprintf>

	changeFrequency();
 8004212:	f7ff fefd 	bl	8004010 <changeFrequency>
	osDelay(500);
 8004216:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800421a:	f00f fb95 	bl	8013948 <osDelay>

	//rx();		// debugging

	// Disabling unnecessary channels like SBAS or QZSS
	printf("NEO: Disabling unnecessary channels...\r\n");
 800421e:	4830      	ldr	r0, [pc, #192]	; (80042e0 <setupneo+0x13c>)
 8004220:	f01f f994 	bl	802354c <puts>
	disableUnnecessaryChannels();
 8004224:	f7ff ff08 	bl	8004038 <disableUnnecessaryChannels>
	osDelay(500);
 8004228:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800422c:	f00f fb8c 	bl	8013948 <osDelay>

	// Enabling NAV-PVT messages
	printf("NEO: Enabling NAV-PVT messages...\n\r");
 8004230:	482c      	ldr	r0, [pc, #176]	; (80042e4 <setupneo+0x140>)
 8004232:	f01f f8ef 	bl	8023414 <iprintf>
	enableNavPvt();
 8004236:	f7ff ff17 	bl	8004068 <enableNavPvt>
	osDelay(500);
 800423a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800423e:	f00f fb83 	bl	8013948 <osDelay>

// Enable Time pulse
	enableNaTP5();
 8004242:	f7ff ff27 	bl	8004094 <enableNaTP5>
	osDelay(500);
 8004246:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800424a:	f00f fb7d 	bl	8013948 <osDelay>

	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 800424e:	4b26      	ldr	r3, [pc, #152]	; (80042e8 <setupneo+0x144>)
 8004250:	2200      	movs	r2, #0
	printf("NEO: Auto-configuration is complete\n\r");
 8004252:	4826      	ldr	r0, [pc, #152]	; (80042ec <setupneo+0x148>)
	statuspkt.NavPvt.flags = 0;		// make sure gps not showing as locked
 8004254:	765a      	strb	r2, [r3, #25]
	printf("NEO: Auto-configuration is complete\n\r");
 8004256:	f01f f8dd 	bl	8023414 <iprintf>
		printf("Err HAL_UART_Receive_DMA2 %d usart6/8\n", stat);
	}
#endif
//		fastdelay_ms(100); // Little delay before flushing
	return (stat);
}
 800425a:	4630      	mov	r0, r6
 800425c:	bd70      	pop	{r4, r5, r6, pc}
		printf("Err HAL_UART_Receive_DMA1 %d usart6/8\n", stat);
 800425e:	4601      	mov	r1, r0
 8004260:	4823      	ldr	r0, [pc, #140]	; (80042f0 <setupneo+0x14c>)
 8004262:	f01f f8d7 	bl	8023414 <iprintf>
}
 8004266:	4630      	mov	r0, r6
 8004268:	bd70      	pop	{r4, r5, r6, pc}
		HAL_UART_Abort_IT(&huart7);
 800426a:	4c22      	ldr	r4, [pc, #136]	; (80042f4 <setupneo+0x150>)
 800426c:	4620      	mov	r0, r4
 800426e:	f00c fa27 	bl	80106c0 <HAL_UART_Abort_IT>
		HAL_UART_DeInit(&huart7);
 8004272:	4620      	mov	r0, r4
 8004274:	f00c f88a 	bl	801038c <HAL_UART_DeInit>
		huart7.Init.BaudRate = 9600;
 8004278:	f44f 5316 	mov.w	r3, #9600	; 0x2580
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 800427c:	4620      	mov	r0, r4
		huart7.Init.BaudRate = 9600;
 800427e:	6063      	str	r3, [r4, #4]
		if (HAL_UART_Init(&huart7) != HAL_OK)		// UART7 is console with Splat2, GPS with LB1A,B AKA LB2
 8004280:	f00d f90e 	bl	80114a0 <HAL_UART_Init>
 8004284:	b968      	cbnz	r0, 80042a2 <setupneo+0xfe>
		gpsuartrx = huart8;
 8004286:	2284      	movs	r2, #132	; 0x84
 8004288:	491b      	ldr	r1, [pc, #108]	; (80042f8 <setupneo+0x154>)
 800428a:	480e      	ldr	r0, [pc, #56]	; (80042c4 <setupneo+0x120>)
 800428c:	f01e f928 	bl	80224e0 <memcpy>
		gpsuarttx = huart7;
 8004290:	2284      	movs	r2, #132	; 0x84
 8004292:	4918      	ldr	r1, [pc, #96]	; (80042f4 <setupneo+0x150>)
 8004294:	480c      	ldr	r0, [pc, #48]	; (80042c8 <setupneo+0x124>)
 8004296:	f01e f923 	bl	80224e0 <memcpy>
		GPSUARTRX = UART8;
 800429a:	4b0c      	ldr	r3, [pc, #48]	; (80042cc <setupneo+0x128>)
 800429c:	4a17      	ldr	r2, [pc, #92]	; (80042fc <setupneo+0x158>)
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	e792      	b.n	80041c8 <setupneo+0x24>
			Error_Handler();
 80042a2:	f7fe fd75 	bl	8002d90 <Error_Handler>
 80042a6:	e7ee      	b.n	8004286 <setupneo+0xe2>
		printf("***** Neo7m is not responding.....rebooting\n");
 80042a8:	4815      	ldr	r0, [pc, #84]	; (8004300 <setupneo+0x15c>)
 80042aa:	f01f f94f 	bl	802354c <puts>
		osDelay(200);
 80042ae:	20c8      	movs	r0, #200	; 0xc8
 80042b0:	f00f fb4a 	bl	8013948 <osDelay>
		rebootme(2);
 80042b4:	2002      	movs	r0, #2
 80042b6:	f7fd ffad 	bl	8002214 <rebootme>
 80042ba:	e7a1      	b.n	8004200 <setupneo+0x5c>
 80042bc:	2001ae7c 	.word	0x2001ae7c
 80042c0:	2001b80c 	.word	0x2001b80c
 80042c4:	2001bc4c 	.word	0x2001bc4c
 80042c8:	2001bbc8 	.word	0x2001bbc8
 80042cc:	2001bcd8 	.word	0x2001bcd8
 80042d0:	40011400 	.word	0x40011400
 80042d4:	20001c84 	.word	0x20001c84
 80042d8:	20001c80 	.word	0x20001c80
 80042dc:	08028e20 	.word	0x08028e20
 80042e0:	08028e50 	.word	0x08028e50
 80042e4:	08028e78 	.word	0x08028e78
 80042e8:	2001adc0 	.word	0x2001adc0
 80042ec:	08028e9c 	.word	0x08028e9c
 80042f0:	08028df8 	.word	0x08028df8
 80042f4:	2001aff0 	.word	0x2001aff0
 80042f8:	2001b788 	.word	0x2001b788
 80042fc:	40007c00 	.word	0x40007c00
 8004300:	08028ec4 	.word	0x08028ec4

08004304 <HAL_UART_RxCpltCallback>:
//	unsigned char data;
	volatile HAL_StatusTypeDef stat;
	int len;

//	printf("USART6 RxCpl");
	if (huart->Instance == GPSUARTRX) { //our UART
 8004304:	4a29      	ldr	r2, [pc, #164]	; (80043ac <HAL_UART_RxCpltCallback+0xa8>)
 8004306:	6803      	ldr	r3, [r0, #0]
 8004308:	6812      	ldr	r2, [r2, #0]
 800430a:	4293      	cmp	r3, r2
 800430c:	d00d      	beq.n	800432a <HAL_UART_RxCpltCallback+0x26>
			}
		}
		return;
	}

	if (huart->Instance == UART5) {
 800430e:	4a28      	ldr	r2, [pc, #160]	; (80043b0 <HAL_UART_RxCpltCallback+0xac>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d021      	beq.n	8004358 <HAL_UART_RxCpltCallback+0x54>
		uart5_rxdone();
		return;
	}

	if (huart->Instance == USART6) {
 8004314:	4a27      	ldr	r2, [pc, #156]	; (80043b4 <HAL_UART_RxCpltCallback+0xb0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d020      	beq.n	800435c <HAL_UART_RxCpltCallback+0x58>
		uart6_rxdone();
		return;
	}

	if (huart->Instance == USART2) {
 800431a:	4a27      	ldr	r2, [pc, #156]	; (80043b8 <HAL_UART_RxCpltCallback+0xb4>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d002      	beq.n	8004326 <HAL_UART_RxCpltCallback+0x22>
		uart2_rxdone();
		return;
	}

	printf("USART unknown uart int\n");
 8004320:	4826      	ldr	r0, [pc, #152]	; (80043bc <HAL_UART_RxCpltCallback+0xb8>)
 8004322:	f01f b913 	b.w	802354c <puts>
		uart2_rxdone();
 8004326:	f7fe bcb5 	b.w	8002c94 <uart2_rxdone>
		data = rxdatabuf[0];
 800432a:	4b25      	ldr	r3, [pc, #148]	; (80043c0 <HAL_UART_RxCpltCallback+0xbc>)
 800432c:	4a25      	ldr	r2, [pc, #148]	; (80043c4 <HAL_UART_RxCpltCallback+0xc0>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800432e:	b510      	push	{r4, lr}
		flag = 1;
 8004330:	2401      	movs	r4, #1
		data = rxdatabuf[0];
 8004332:	7818      	ldrb	r0, [r3, #0]
		flag = 1;
 8004334:	4b24      	ldr	r3, [pc, #144]	; (80043c8 <HAL_UART_RxCpltCallback+0xc4>)
		data = rxdatabuf[0];
 8004336:	7010      	strb	r0, [r2, #0]
		flag = 1;
 8004338:	601c      	str	r4, [r3, #0]
		if ((len = IsPacketReady(data)) > 0) {
 800433a:	f7ff fec3 	bl	80040c4 <IsPacketReady>
 800433e:	2800      	cmp	r0, #0
 8004340:	dd24      	ble.n	800438c <HAL_UART_RxCpltCallback+0x88>
			switch (len) {
 8004342:	2854      	cmp	r0, #84	; 0x54
 8004344:	d00c      	beq.n	8004360 <HAL_UART_RxCpltCallback+0x5c>
 8004346:	2864      	cmp	r0, #100	; 0x64
 8004348:	d021      	beq.n	800438e <HAL_UART_RxCpltCallback+0x8a>
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 800434a:	b2c2      	uxtb	r2, r0
 800434c:	491f      	ldr	r1, [pc, #124]	; (80043cc <HAL_UART_RxCpltCallback+0xc8>)
 800434e:	4820      	ldr	r0, [pc, #128]	; (80043d0 <HAL_UART_RxCpltCallback+0xcc>)
}
 8004350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				printPacket("***** GPS: Unknown pkt Rx", PACKETstore, len);
 8004354:	f7ff bda6 	b.w	8003ea4 <printPacket>
		uart5_rxdone();
 8004358:	f7fc be70 	b.w	800103c <uart5_rxdone>
		uart6_rxdone();
 800435c:	f000 bccc 	b.w	8004cf8 <uart6_rxdone>
 8004360:	4b1c      	ldr	r3, [pc, #112]	; (80043d4 <HAL_UART_RxCpltCallback+0xd0>)
 8004362:	4a1d      	ldr	r2, [pc, #116]	; (80043d8 <HAL_UART_RxCpltCallback+0xd4>)
 8004364:	f103 004e 	add.w	r0, r3, #78	; 0x4e
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 8004368:	f813 1f01 	ldrb.w	r1, [r3, #1]!
				for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 800436c:	4283      	cmp	r3, r0
					*((char*) (&(statuspkt.NavPvt)) + (i - offset)) = PACKETstore[i]; // copy into global struct
 800436e:	f802 1f01 	strb.w	r1, [r2, #1]!
				for (unsigned int i = offset; i < sizeof(statuspkt.NavPvt); i++) {
 8004372:	d1f9      	bne.n	8004368 <HAL_UART_RxCpltCallback+0x64>
				statuspkt.epochsecs = calcepoch32(); // should not be needed if our 1 sec timer was accurate, also dbg desyncs this
 8004374:	f7ff fd70 	bl	8003e58 <calcepoch32>
 8004378:	4b18      	ldr	r3, [pc, #96]	; (80043dc <HAL_UART_RxCpltCallback+0xd8>)
 800437a:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
				if (statuspkt.NavPvt.flags & 1) { // locked
 800437e:	7e5b      	ldrb	r3, [r3, #25]
 8004380:	f013 0301 	ands.w	r3, r3, #1
 8004384:	d00e      	beq.n	80043a4 <HAL_UART_RxCpltCallback+0xa0>
					gpslocked = 1;
 8004386:	4b16      	ldr	r3, [pc, #88]	; (80043e0 <HAL_UART_RxCpltCallback+0xdc>)
 8004388:	2201      	movs	r2, #1
 800438a:	701a      	strb	r2, [r3, #0]
}
 800438c:	bd10      	pop	{r4, pc}
				printf("NEO Reports versions: sw=%s, hw=%s, ext=%s\n", &PACKETstore[6], &PACKETstore[36],
 800438e:	4b15      	ldr	r3, [pc, #84]	; (80043e4 <HAL_UART_RxCpltCallback+0xe0>)
 8004390:	4815      	ldr	r0, [pc, #84]	; (80043e8 <HAL_UART_RxCpltCallback+0xe4>)
 8004392:	f1a3 020a 	sub.w	r2, r3, #10
 8004396:	f1a3 0128 	sub.w	r1, r3, #40	; 0x28
 800439a:	f01f f83b 	bl	8023414 <iprintf>
				neoispresent = 1;
 800439e:	4b13      	ldr	r3, [pc, #76]	; (80043ec <HAL_UART_RxCpltCallback+0xe8>)
 80043a0:	601c      	str	r4, [r3, #0]
}
 80043a2:	bd10      	pop	{r4, pc}
					gpslocked = 0;
 80043a4:	4a0e      	ldr	r2, [pc, #56]	; (80043e0 <HAL_UART_RxCpltCallback+0xdc>)
 80043a6:	7013      	strb	r3, [r2, #0]
}
 80043a8:	bd10      	pop	{r4, pc}
 80043aa:	bf00      	nop
 80043ac:	2001bcd8 	.word	0x2001bcd8
 80043b0:	40005000 	.word	0x40005000
 80043b4:	40011400 	.word	0x40011400
 80043b8:	40004400 	.word	0x40004400
 80043bc:	08028f38 	.word	0x08028f38
 80043c0:	20001c84 	.word	0x20001c84
 80043c4:	2001bcdc 	.word	0x2001bcdc
 80043c8:	20001c74 	.word	0x20001c74
 80043cc:	2001bce0 	.word	0x2001bce0
 80043d0:	08028f1c 	.word	0x08028f1c
 80043d4:	2001bce5 	.word	0x2001bce5
 80043d8:	2001adc3 	.word	0x2001adc3
 80043dc:	2001adc0 	.word	0x2001adc0
 80043e0:	20001cd9 	.word	0x20001cd9
 80043e4:	2001bd0e 	.word	0x2001bd0e
 80043e8:	08028ef0 	.word	0x08028ef0
 80043ec:	20001c80 	.word	0x20001c80

080043f0 <HAL_UART_ErrorCallback>:
#define  HAL_UART_ERROR_FE               ((uint32_t)0x00000004U)    /*!< Frame error             */
#define  HAL_UART_ERROR_ORE              ((uint32_t)0x00000008U)    /*!< Overrun error           */
#define  HAL_UART_ERROR_DMA              ((uint32_t)0x00000010U)    /*!< DMA transfer error      */
#define  HAL_UART_ERROR_RTO              ((uint32_t)0x00000020U)    /*!< Receiver Timeout error  */
#endif
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80043f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__HAL_UART_CLEAR_FEFLAG(huart);
	__HAL_UART_CLEAR_NEFLAG(huart);
	__HAL_UART_CLEAR_OREFLAG(huart);
	__HAL_UART_CLEAR_PEFLAG(huart);

	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 80043f2:	4b26      	ldr	r3, [pc, #152]	; (800448c <HAL_UART_ErrorCallback+0x9c>)
	__HAL_UART_CLEAR_FEFLAG(huart);
 80043f4:	2202      	movs	r2, #2
	__HAL_UART_CLEAR_NEFLAG(huart);
 80043f6:	2704      	movs	r7, #4
	__HAL_UART_CLEAR_OREFLAG(huart);
 80043f8:	2608      	movs	r6, #8
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 80043fa:	6819      	ldr	r1, [r3, #0]
	__HAL_UART_CLEAR_PEFLAG(huart);
 80043fc:	2501      	movs	r5, #1
	__HAL_UART_CLEAR_FEFLAG(huart);
 80043fe:	6803      	ldr	r3, [r0, #0]
HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8004400:	4604      	mov	r4, r0
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 8004402:	428b      	cmp	r3, r1
	__HAL_UART_CLEAR_FEFLAG(huart);
 8004404:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(huart);
 8004406:	621f      	str	r7, [r3, #32]
	__HAL_UART_CLEAR_OREFLAG(huart);
 8004408:	621e      	str	r6, [r3, #32]
	__HAL_UART_CLEAR_PEFLAG(huart);
 800440a:	621d      	str	r5, [r3, #32]
	if (huart->Instance == GPSUARTRX) { 		// GPS  UART
 800440c:	d02b      	beq.n	8004466 <HAL_UART_ErrorCallback+0x76>
		}

		return;
	}

	if (huart->Instance == UART5) { 			//LCD UART
 800440e:	4920      	ldr	r1, [pc, #128]	; (8004490 <HAL_UART_ErrorCallback+0xa0>)
 8004410:	428b      	cmp	r3, r1
 8004412:	d00f      	beq.n	8004434 <HAL_UART_ErrorCallback+0x44>
				UART5->ICR = USART_ICR_FECF;
		}
		return;
	}

	if (huart->Instance == USART6) { 			//ESP UART
 8004414:	491f      	ldr	r1, [pc, #124]	; (8004494 <HAL_UART_ErrorCallback+0xa4>)
 8004416:	428b      	cmp	r3, r1
 8004418:	d000      	beq.n	800441c <HAL_UART_ErrorCallback+0x2c>
#define  HAL_UART_ERROR_NE         ((uint32_t)0x00000002U)    /*!< Noise error         */
#define  HAL_UART_ERROR_FE         ((uint32_t)0x00000004U)    /*!< frame error         */
#define  HAL_UART_ERROR_ORE        ((uint32_t)0x00000008U)    /*!< Overrun error       */
#define  HAL_UART_ERROR_DMA        ((uint32_t)0x00000010U)    /*!< DMA transfer error  */
#endif
}
 800441a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		error = huart->ErrorCode;
 800441c:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
		printf("HAL_UART_ErrorCallback: USART6 error=0x%x\n", error);
 8004420:	481d      	ldr	r0, [pc, #116]	; (8004498 <HAL_UART_ErrorCallback+0xa8>)
 8004422:	f01e fff7 	bl	8023414 <iprintf>
		__HAL_UART_CLEAR_FEFLAG(huart);
 8004426:	6823      	ldr	r3, [r4, #0]
 8004428:	2202      	movs	r2, #2
 800442a:	621a      	str	r2, [r3, #32]
		__HAL_UART_CLEAR_NEFLAG(huart);
 800442c:	621f      	str	r7, [r3, #32]
		__HAL_UART_CLEAR_OREFLAG(huart);
 800442e:	621e      	str	r6, [r3, #32]
		__HAL_UART_CLEAR_PEFLAG(huart);
 8004430:	621d      	str	r5, [r3, #32]
}
 8004432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!(lcd_initflag)) {
 8004434:	4a19      	ldr	r2, [pc, #100]	; (800449c <HAL_UART_ErrorCallback+0xac>)
 8004436:	6812      	ldr	r2, [r2, #0]
 8004438:	2a00      	cmp	r2, #0
 800443a:	d1ee      	bne.n	800441a <HAL_UART_ErrorCallback+0x2a>
			lcduart_error = huart->ErrorCode;
 800443c:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 8004440:	4a17      	ldr	r2, [pc, #92]	; (80044a0 <HAL_UART_ErrorCallback+0xb0>)
 8004442:	6011      	str	r1, [r2, #0]
			if (UART5->ISR & USART_ISR_ORE) // Overrun Error
 8004444:	69da      	ldr	r2, [r3, #28]
 8004446:	0710      	lsls	r0, r2, #28
 8004448:	d500      	bpl.n	800444c <HAL_UART_ErrorCallback+0x5c>
				UART5->ICR = USART_ICR_ORECF;
 800444a:	621e      	str	r6, [r3, #32]
			if (UART5->ISR & USART_ISR_NE) // Noise Error
 800444c:	4b10      	ldr	r3, [pc, #64]	; (8004490 <HAL_UART_ErrorCallback+0xa0>)
 800444e:	69da      	ldr	r2, [r3, #28]
 8004450:	0751      	lsls	r1, r2, #29
 8004452:	d501      	bpl.n	8004458 <HAL_UART_ErrorCallback+0x68>
				UART5->ICR = USART_ICR_NCF;
 8004454:	2204      	movs	r2, #4
 8004456:	621a      	str	r2, [r3, #32]
			if (UART5->ISR & USART_ISR_FE) // Framing Error
 8004458:	4b0d      	ldr	r3, [pc, #52]	; (8004490 <HAL_UART_ErrorCallback+0xa0>)
 800445a:	69da      	ldr	r2, [r3, #28]
 800445c:	0792      	lsls	r2, r2, #30
 800445e:	d5dc      	bpl.n	800441a <HAL_UART_ErrorCallback+0x2a>
				UART5->ICR = USART_ICR_FECF;
 8004460:	2202      	movs	r2, #2
 8004462:	621a      	str	r2, [r3, #32]
}
 8004464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("GPS UART_Err Callback %0lx, ", huart->ErrorCode);
 8004466:	f8d0 1080 	ldr.w	r1, [r0, #128]	; 0x80
 800446a:	480e      	ldr	r0, [pc, #56]	; (80044a4 <HAL_UART_ErrorCallback+0xb4>)
 800446c:	f01e ffd2 	bl	8023414 <iprintf>
		stat = HAL_UART_Receive_DMA(&gpsuartrx, rxdatabuf, 1);
 8004470:	462a      	mov	r2, r5
 8004472:	490d      	ldr	r1, [pc, #52]	; (80044a8 <HAL_UART_ErrorCallback+0xb8>)
 8004474:	480d      	ldr	r0, [pc, #52]	; (80044ac <HAL_UART_ErrorCallback+0xbc>)
 8004476:	f00d fa03 	bl	8011880 <HAL_UART_Receive_DMA>
		if ((stat != HAL_OK) && (stat != HAL_BUSY)) {
 800447a:	f010 0ffd 	tst.w	r0, #253	; 0xfd
 800447e:	d0cc      	beq.n	800441a <HAL_UART_ErrorCallback+0x2a>
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8004480:	4601      	mov	r1, r0
 8004482:	480b      	ldr	r0, [pc, #44]	; (80044b0 <HAL_UART_ErrorCallback+0xc0>)
}
 8004484:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			printf("Err HAL_UART_Receive_DMA usart6/8 stat=%d\n", stat);
 8004488:	f01e bfc4 	b.w	8023414 <iprintf>
 800448c:	2001bcd8 	.word	0x2001bcd8
 8004490:	40005000 	.word	0x40005000
 8004494:	40011400 	.word	0x40011400
 8004498:	08028f9c 	.word	0x08028f9c
 800449c:	200015b0 	.word	0x200015b0
 80044a0:	20001640 	.word	0x20001640
 80044a4:	08028f50 	.word	0x08028f50
 80044a8:	20001c84 	.word	0x20001c84
 80044ac:	2001bc4c 	.word	0x2001bc4c
 80044b0:	08028f70 	.word	0x08028f70

080044b4 <cycleleds>:
//////////////////////////////////////////////
//
// Initialise and test the LEDS by cycling them
//
//////////////////////////////////////////////
void cycleleds(void) {
 80044b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044b6:	b085      	sub	sp, #20
	const uint16_t pattern[] = {
 80044b8:	4a1b      	ldr	r2, [pc, #108]	; (8004528 <cycleleds+0x74>)
	LED_D1_Pin | LED_D2_Pin | LED_D3_Pin | LED_D4_Pin | LED_D5_Pin };

	int i;

	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80044ba:	4f1c      	ldr	r7, [pc, #112]	; (800452c <cycleleds+0x78>)
 80044bc:	ac01      	add	r4, sp, #4
 80044be:	f10d 050e 	add.w	r5, sp, #14
	const uint16_t pattern[] = {
 80044c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80044c4:	4623      	mov	r3, r4
 80044c6:	4626      	mov	r6, r4
 80044c8:	c303      	stmia	r3!, {r0, r1}
 80044ca:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 80044cc:	f836 1b02 	ldrh.w	r1, [r6], #2
 80044d0:	2200      	movs	r2, #0
 80044d2:	4638      	mov	r0, r7
 80044d4:	f005 fe84 	bl	800a1e0 <HAL_GPIO_WritePin>
		osDelay(140);
 80044d8:	208c      	movs	r0, #140	; 0x8c
 80044da:	f00f fa35 	bl	8013948 <osDelay>
	for (i = 0; i < 5; i++) {
 80044de:	42ae      	cmp	r6, r5
 80044e0:	d1f4      	bne.n	80044cc <cycleleds+0x18>
	}
	osDelay(600);
 80044e2:	f44f 7016 	mov.w	r0, #600	; 0x258
 80044e6:	4626      	mov	r6, r4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 80044e8:	4f10      	ldr	r7, [pc, #64]	; (800452c <cycleleds+0x78>)
	osDelay(600);
 80044ea:	f00f fa2d 	bl	8013948 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_SET);
 80044ee:	f836 1b02 	ldrh.w	r1, [r6], #2
 80044f2:	2201      	movs	r2, #1
 80044f4:	4638      	mov	r0, r7
 80044f6:	f005 fe73 	bl	800a1e0 <HAL_GPIO_WritePin>
		osDelay(140);
 80044fa:	208c      	movs	r0, #140	; 0x8c
 80044fc:	f00f fa24 	bl	8013948 <osDelay>
	for (i = 0; i < 5; i++) {
 8004500:	42ae      	cmp	r6, r5
 8004502:	d1f4      	bne.n	80044ee <cycleleds+0x3a>
	}
	osDelay(500);
 8004504:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
	for (i = 0; i < 5; i++) {
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 8004508:	4e08      	ldr	r6, [pc, #32]	; (800452c <cycleleds+0x78>)
	osDelay(500);
 800450a:	f00f fa1d 	bl	8013948 <osDelay>
		HAL_GPIO_WritePin(GPIOD, pattern[i], GPIO_PIN_RESET);
 800450e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8004512:	2200      	movs	r2, #0
 8004514:	4630      	mov	r0, r6
 8004516:	f005 fe63 	bl	800a1e0 <HAL_GPIO_WritePin>
		osDelay(140);
 800451a:	208c      	movs	r0, #140	; 0x8c
 800451c:	f00f fa14 	bl	8013948 <osDelay>
	for (i = 0; i < 5; i++) {
 8004520:	42ac      	cmp	r4, r5
 8004522:	d1f4      	bne.n	800450e <cycleleds+0x5a>
	}
}
 8004524:	b005      	add	sp, #20
 8004526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004528:	0802770c 	.word	0x0802770c
 800452c:	40020c00 	.word	0x40020c00

08004530 <setpgagain>:
//
// Set the Programmable Gain Amplifier GAIN
//
// added switch for 10dB boost for gain 0x1X (uses channel B input on PGA)
//////////////////////////////////////////////
void setpgagain(int gain) {		// this takes gain 0..9
 8004530:	b530      	push	{r4, r5, lr}
 8004532:	4604      	mov	r4, r0
 8004534:	b083      	sub	sp, #12
	uint16_t pgacmd[1];
	HAL_StatusTypeDef stat;

	osDelay(5);
 8004536:	2005      	movs	r0, #5
 8004538:	f00f fa06 	bl	8013948 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800453c:	2201      	movs	r2, #1
 800453e:	2104      	movs	r1, #4
 8004540:	482b      	ldr	r0, [pc, #172]	; (80045f0 <setpgagain+0xc0>)
 8004542:	f005 fe4d 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
 8004546:	2005      	movs	r0, #5
 8004548:	f00f f9fe 	bl	8013948 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 800454c:	2200      	movs	r2, #0
 800454e:	2104      	movs	r1, #4
 8004550:	4827      	ldr	r0, [pc, #156]	; (80045f0 <setpgagain+0xc0>)
 8004552:	f005 fe45 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
 8004556:	2005      	movs	r0, #5
 8004558:	f00f f9f6 	bl	8013948 <osDelay>

	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 800455c:	4a25      	ldr	r2, [pc, #148]	; (80045f4 <setpgagain+0xc4>)
//	printf("setpgagain: gain=%d pgacmd[0]=0x%0x\n",gain,pgacmd[0]);

	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 800455e:	a901      	add	r1, sp, #4
 8004560:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 8004564:	5d15      	ldrb	r5, [r2, r4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 8004566:	2201      	movs	r2, #1
 8004568:	4823      	ldr	r0, [pc, #140]	; (80045f8 <setpgagain+0xc8>)
	pgacmd[0] = 0x4000 | (pgaset[gain]);		// write to gain register
 800456a:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 800456e:	f8ad 5004 	strh.w	r5, [sp, #4]
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// select gain
 8004572:	f008 fe29 	bl	800d1c8 <HAL_SPI_Transmit>
 8004576:	bb70      	cbnz	r0, 80045d6 <setpgagain+0xa6>
		printf("setpgagain: SPI Error1: %d pgacmd[0]=0x%0x\n", stat, pgacmd[0]);
	}
	osDelay(5);
 8004578:	2005      	movs	r0, #5
	osDelay(5);
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	osDelay(5);

	if (gain > 7) {
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 800457a:	f244 1501 	movw	r5, #16641	; 0x4101
	osDelay(5);
 800457e:	f00f f9e3 	bl	8013948 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8004582:	2201      	movs	r2, #1
 8004584:	2104      	movs	r1, #4
 8004586:	481a      	ldr	r0, [pc, #104]	; (80045f0 <setpgagain+0xc0>)
 8004588:	f005 fe2a 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
 800458c:	2005      	movs	r0, #5
 800458e:	f00f f9db 	bl	8013948 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8004592:	2200      	movs	r2, #0
 8004594:	2104      	movs	r1, #4
 8004596:	4816      	ldr	r0, [pc, #88]	; (80045f0 <setpgagain+0xc0>)
 8004598:	f005 fe22 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
 800459c:	2005      	movs	r0, #5
 800459e:	f00f f9d3 	bl	8013948 <osDelay>
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 80045a2:	2c08      	cmp	r4, #8
	} else {
		pgacmd[0] = 0x4100;		// write to channel reg select ch0
	}
//	printf("setpgagain: channel pgacmd[0]=0x%0x\n",pgacmd[0]);

	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// write it out
 80045a4:	a901      	add	r1, sp, #4
 80045a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
		pgacmd[0] = 0x4101;			// write to channel reg select ch1
 80045aa:	bfb8      	it	lt
 80045ac:	f44f 4582 	movlt.w	r5, #16640	; 0x4100
	if ((stat = HAL_SPI_Transmit(&hspi2, &pgacmd[0], 1, 1000)) != HAL_OK) {	// write it out
 80045b0:	2201      	movs	r2, #1
 80045b2:	4811      	ldr	r0, [pc, #68]	; (80045f8 <setpgagain+0xc8>)
 80045b4:	f8ad 5004 	strh.w	r5, [sp, #4]
 80045b8:	f008 fe06 	bl	800d1c8 <HAL_SPI_Transmit>
 80045bc:	b990      	cbnz	r0, 80045e4 <setpgagain+0xb4>
		printf("setpgagain: SPI Error2: %d\n", stat);
	}

	osDelay(5);
 80045be:	2005      	movs	r0, #5
 80045c0:	f00f f9c2 	bl	8013948 <osDelay>
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 80045c4:	2201      	movs	r2, #1
 80045c6:	2104      	movs	r1, #4
 80045c8:	4809      	ldr	r0, [pc, #36]	; (80045f0 <setpgagain+0xc0>)
 80045ca:	f005 fe09 	bl	800a1e0 <HAL_GPIO_WritePin>

	pgagain = gain;		// update global gain
 80045ce:	4b0b      	ldr	r3, [pc, #44]	; (80045fc <setpgagain+0xcc>)
 80045d0:	801c      	strh	r4, [r3, #0]
}
 80045d2:	b003      	add	sp, #12
 80045d4:	bd30      	pop	{r4, r5, pc}
		printf("setpgagain: SPI Error1: %d pgacmd[0]=0x%0x\n", stat, pgacmd[0]);
 80045d6:	4601      	mov	r1, r0
 80045d8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80045dc:	4808      	ldr	r0, [pc, #32]	; (8004600 <setpgagain+0xd0>)
 80045de:	f01e ff19 	bl	8023414 <iprintf>
 80045e2:	e7c9      	b.n	8004578 <setpgagain+0x48>
		printf("setpgagain: SPI Error2: %d\n", stat);
 80045e4:	4601      	mov	r1, r0
 80045e6:	4807      	ldr	r0, [pc, #28]	; (8004604 <setpgagain+0xd4>)
 80045e8:	f01e ff14 	bl	8023414 <iprintf>
 80045ec:	e7e7      	b.n	80045be <setpgagain+0x8e>
 80045ee:	bf00      	nop
 80045f0:	40021800 	.word	0x40021800
 80045f4:	0802942c 	.word	0x0802942c
 80045f8:	2001af8c 	.word	0x2001af8c
 80045fc:	20001cc4 	.word	0x20001cc4
 8004600:	08028fd0 	.word	0x08028fd0
 8004604:	08028ffc 	.word	0x08028ffc

08004608 <initpga>:
//////////////////////////////////////////////
//
// Initialise the Programmable Gain Amplifier MCP6S93
//
//////////////////////////////////////////////
int initpga() {
 8004608:	b510      	push	{r4, lr}
	HAL_StatusTypeDef stat;

	// init spi based single ended PG Amp
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800460a:	2201      	movs	r2, #1
int initpga() {
 800460c:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 800460e:	2104      	movs	r1, #4
 8004610:	4826      	ldr	r0, [pc, #152]	; (80046ac <initpga+0xa4>)
 8004612:	f005 fde5 	bl	800a1e0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// reset the PGA seq
 8004616:	2200      	movs	r2, #0
 8004618:	2104      	movs	r1, #4
 800461a:	4824      	ldr	r0, [pc, #144]	; (80046ac <initpga+0xa4>)
 800461c:	f005 fde0 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(50);
 8004620:	2032      	movs	r0, #50	; 0x32
 8004622:	f00f f991 	bl	8013948 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PGA
 8004626:	2201      	movs	r2, #1
 8004628:	2104      	movs	r1, #4
 800462a:	4820      	ldr	r0, [pc, #128]	; (80046ac <initpga+0xa4>)
 800462c:	f005 fdd8 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
 8004630:	2005      	movs	r0, #5
 8004632:	f00f f989 	bl	8013948 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000)) != HAL_OK) {	// nop cmd
 8004636:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8004638:	2200      	movs	r2, #0
 800463a:	2104      	movs	r1, #4
 800463c:	481b      	ldr	r0, [pc, #108]	; (80046ac <initpga+0xa4>)
 800463e:	f005 fdcf 	bl	800a1e0 <HAL_GPIO_WritePin>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0 }, 1, 1000)) != HAL_OK) {	// nop cmd
 8004642:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004646:	2201      	movs	r2, #1
 8004648:	4669      	mov	r1, sp
 800464a:	4819      	ldr	r0, [pc, #100]	; (80046b0 <initpga+0xa8>)
 800464c:	f8ad 4000 	strh.w	r4, [sp]
 8004650:	f008 fdba 	bl	800d1c8 <HAL_SPI_Transmit>
 8004654:	4604      	mov	r4, r0
 8004656:	bb08      	cbnz	r0, 800469c <initpga+0x94>
		printf("initpga: SPI error 2: %d\n\r", stat);
		return (1);
	}
	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_SET);	// deselect the PG
 8004658:	2201      	movs	r2, #1
 800465a:	2104      	movs	r1, #4
 800465c:	4813      	ldr	r0, [pc, #76]	; (80046ac <initpga+0xa4>)
 800465e:	f005 fdbf 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
 8004662:	2005      	movs	r0, #5
 8004664:	f00f f970 	bl	8013948 <osDelay>

	HAL_GPIO_WritePin(GPIOG, CS_PGA_Pin, GPIO_PIN_RESET);	// select the PGA
 8004668:	4622      	mov	r2, r4
 800466a:	2104      	movs	r1, #4
 800466c:	480f      	ldr	r0, [pc, #60]	; (80046ac <initpga+0xa4>)
 800466e:	f005 fdb7 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(5);
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 8004672:	f44f 4482 	mov.w	r4, #16640	; 0x4100
	osDelay(5);
 8004676:	2005      	movs	r0, #5
 8004678:	f00f f966 	bl	8013948 <osDelay>
	if ((stat = HAL_SPI_Transmit(&hspi2, (uint16_t[] ) { 0x4100 }, 1, 1000)) != HAL_OK) {	// set the channel to ch0
 800467c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004680:	2201      	movs	r2, #1
 8004682:	a901      	add	r1, sp, #4
 8004684:	480a      	ldr	r0, [pc, #40]	; (80046b0 <initpga+0xa8>)
 8004686:	f8ad 4004 	strh.w	r4, [sp, #4]
 800468a:	f008 fd9d 	bl	800d1c8 <HAL_SPI_Transmit>
 800468e:	4604      	mov	r4, r0
 8004690:	b920      	cbnz	r0, 800469c <initpga+0x94>
		printf("initpga: SPI error 2: %d\n\r", stat);
		return (1);
	}
	setpgagain(0);			// 0 == gain of 1x
 8004692:	f7ff ff4d 	bl	8004530 <setpgagain>
	return (0);
 8004696:	4620      	mov	r0, r4
}
 8004698:	b002      	add	sp, #8
 800469a:	bd10      	pop	{r4, pc}
		printf("initpga: SPI error 2: %d\n\r", stat);
 800469c:	4621      	mov	r1, r4
 800469e:	4805      	ldr	r0, [pc, #20]	; (80046b4 <initpga+0xac>)
 80046a0:	f01e feb8 	bl	8023414 <iprintf>
		return (1);
 80046a4:	2001      	movs	r0, #1
}
 80046a6:	b002      	add	sp, #8
 80046a8:	bd10      	pop	{r4, pc}
 80046aa:	bf00      	nop
 80046ac:	40021800 	.word	0x40021800
 80046b0:	2001af8c 	.word	0x2001af8c
 80046b4:	08029018 	.word	0x08029018

080046b8 <bumppga>:

// bump the pga by one step (up or down)
int bumppga(int i) {
 80046b8:	b530      	push	{r4, r5, lr}
	volatile int gain;

	gain = pgagain;
 80046ba:	4d1f      	ldr	r5, [pc, #124]	; (8004738 <bumppga+0x80>)
int bumppga(int i) {
 80046bc:	b083      	sub	sp, #12
 80046be:	4604      	mov	r4, r0
	gain = pgagain;
 80046c0:	f9b5 1000 	ldrsh.w	r1, [r5]
	if (!((i == 1) || (i == -1))) {
//		printf("bumppga: invalid step %d\n", i);
	}
	if ((pgagain > 9) || (pgagain < 0)) {
 80046c4:	b28b      	uxth	r3, r1
	gain = pgagain;
 80046c6:	9101      	str	r1, [sp, #4]
	if ((pgagain > 9) || (pgagain < 0)) {
 80046c8:	2b09      	cmp	r3, #9
 80046ca:	d827      	bhi.n	800471c <bumppga+0x64>
		printf("bumppga: invalid gain %d\n", pgagain);
		pgagain = 0;
	}
	if (pgagain < 0)		// safety
		pgagain = 0;
	if (pcb == SPLATBOARD1) {		/// this doesn't have the boost function
 80046cc:	4b1b      	ldr	r3, [pc, #108]	; (800473c <bumppga+0x84>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b0b      	cmp	r3, #11
 80046d2:	d00c      	beq.n	80046ee <bumppga+0x36>
	} else { // not SPLAT1
//	printf("bumppga: req: %d, gain=%d\n", i, gain);
		if (pgagain > 9) {
			pgagain = 9;			// reached max gain
		}
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 80046d4:	2c00      	cmp	r4, #0
 80046d6:	9b01      	ldr	r3, [sp, #4]
 80046d8:	da01      	bge.n	80046de <bumppga+0x26>
 80046da:	2b00      	cmp	r3, #0
 80046dc:	dd04      	ble.n	80046e8 <bumppga+0x30>
 80046de:	2c00      	cmp	r4, #0
 80046e0:	9b01      	ldr	r3, [sp, #4]
 80046e2:	dd12      	ble.n	800470a <bumppga+0x52>
 80046e4:	2b08      	cmp	r3, #8
 80046e6:	dd10      	ble.n	800470a <bumppga+0x52>
			gain = gain + i;
			setpgagain(gain);
			return (i);
		}
	}
	return (0);
 80046e8:	2000      	movs	r0, #0
}
 80046ea:	b003      	add	sp, #12
 80046ec:	bd30      	pop	{r4, r5, pc}
		if (pgagain > 7) {
 80046ee:	2907      	cmp	r1, #7
 80046f0:	dd01      	ble.n	80046f6 <bumppga+0x3e>
			pgagain = 7;			// reached max gain
 80046f2:	2307      	movs	r3, #7
 80046f4:	802b      	strh	r3, [r5, #0]
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 7) && (i > 0)))) {	// there is room to change
 80046f6:	2c00      	cmp	r4, #0
 80046f8:	9b01      	ldr	r3, [sp, #4]
 80046fa:	da01      	bge.n	8004700 <bumppga+0x48>
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	ddf3      	ble.n	80046e8 <bumppga+0x30>
 8004700:	9b01      	ldr	r3, [sp, #4]
 8004702:	2b06      	cmp	r3, #6
 8004704:	dd01      	ble.n	800470a <bumppga+0x52>
 8004706:	2c00      	cmp	r4, #0
 8004708:	dcee      	bgt.n	80046e8 <bumppga+0x30>
			gain = gain + i;
 800470a:	9b01      	ldr	r3, [sp, #4]
 800470c:	4423      	add	r3, r4
 800470e:	9301      	str	r3, [sp, #4]
			setpgagain(gain);
 8004710:	9801      	ldr	r0, [sp, #4]
 8004712:	f7ff ff0d 	bl	8004530 <setpgagain>
			return (i);
 8004716:	4620      	mov	r0, r4
}
 8004718:	b003      	add	sp, #12
 800471a:	bd30      	pop	{r4, r5, pc}
		printf("bumppga: invalid gain %d\n", pgagain);
 800471c:	4808      	ldr	r0, [pc, #32]	; (8004740 <bumppga+0x88>)
 800471e:	f01e fe79 	bl	8023414 <iprintf>
	if (pcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8004722:	4b06      	ldr	r3, [pc, #24]	; (800473c <bumppga+0x84>)
		pgagain = 0;
 8004724:	2200      	movs	r2, #0
	if (pcb == SPLATBOARD1) {		/// this doesn't have the boost function
 8004726:	681b      	ldr	r3, [r3, #0]
		pgagain = 0;
 8004728:	802a      	strh	r2, [r5, #0]
	if (pcb == SPLATBOARD1) {		/// this doesn't have the boost function
 800472a:	2b0b      	cmp	r3, #11
 800472c:	d0e3      	beq.n	80046f6 <bumppga+0x3e>
		if (!(((gain <= 0) && (i < 0)) || ((gain >= 9) && (i > 0)))) {	// there is room to change
 800472e:	2c00      	cmp	r4, #0
 8004730:	9b01      	ldr	r3, [sp, #4]
 8004732:	dbd2      	blt.n	80046da <bumppga+0x22>
 8004734:	e7d3      	b.n	80046de <bumppga+0x26>
 8004736:	bf00      	nop
 8004738:	20001cc4 	.word	0x20001cc4
 800473c:	2001ae7c 	.word	0x2001ae7c
 8004740:	08029034 	.word	0x08029034

08004744 <initdualmux>:
//////////////////////////////////////////////
//
// Initialise the dual mux ADG729
//
//////////////////////////////////////////////
void initdualmux(void) {
 8004744:	b500      	push	{lr}
	//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 8004746:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
void initdualmux(void) {
 800474a:	b083      	sub	sp, #12
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {	// RF dual MUX
 800474c:	2301      	movs	r3, #1
 800474e:	4a08      	ldr	r2, [pc, #32]	; (8004770 <initdualmux+0x2c>)
 8004750:	9000      	str	r0, [sp, #0]
 8004752:	2188      	movs	r1, #136	; 0x88
 8004754:	4807      	ldr	r0, [pc, #28]	; (8004774 <initdualmux+0x30>)
 8004756:	f006 f863 	bl	800a820 <HAL_I2C_Master_Transmit>
 800475a:	b910      	cbnz	r0, 8004762 <initdualmux+0x1e>
		printf("I2C HAL returned error 1\n\r");
	}
}
 800475c:	b003      	add	sp, #12
 800475e:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 8004762:	4805      	ldr	r0, [pc, #20]	; (8004778 <initdualmux+0x34>)
}
 8004764:	b003      	add	sp, #12
 8004766:	f85d eb04 	ldr.w	lr, [sp], #4
		printf("I2C HAL returned error 1\n\r");
 800476a:	f01e be53 	b.w	8023414 <iprintf>
 800476e:	bf00      	nop
 8004770:	20000274 	.word	0x20000274
 8004774:	2001b18c 	.word	0x2001b18c
 8004778:	08029050 	.word	0x08029050
 800477c:	00000000 	.word	0x00000000

08004780 <getpressure115>:

// MPL115 low precision pressure sensor, uses floating point, crashes!!
HAL_StatusTypeDef getpressure115(void) {
 8004780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_StatusTypeDef result;
	volatile double ffrac, p, t, n;
	uint16_t pr, tr;
	uint8_t testdat[8];

	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8004784:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8004788:	2512      	movs	r5, #18
 800478a:	2302      	movs	r3, #2
 800478c:	21c0      	movs	r1, #192	; 0xc0
 800478e:	487c      	ldr	r0, [pc, #496]	; (8004980 <getpressure115+0x200>)
HAL_StatusTypeDef getpressure115(void) {
 8004790:	ed2d 8b02 	vpush	{d8}
 8004794:	b090      	sub	sp, #64	; 0x40
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x12, 0x00 }, 2, 1000);
 8004796:	aa05      	add	r2, sp, #20
 8004798:	9400      	str	r4, [sp, #0]
 800479a:	f8ad 5014 	strh.w	r5, [sp, #20]
 800479e:	f006 f83f 	bl	800a820 <HAL_I2C_Master_Transmit>
	// CMD Start Conversion
	if (result != HAL_OK) {
 80047a2:	4607      	mov	r7, r0
 80047a4:	2800      	cmp	r0, #0
 80047a6:	f040 80c9 	bne.w	800493c <getpressure115+0x1bc>
	}

	osDelay(4);		// conversion time max 3mS

	for (i = 0; i < 4; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80047aa:	46a0      	mov	r8, r4
	for (i = 0; i < 4; i++) {
 80047ac:	4604      	mov	r4, r0
	osDelay(4);		// conversion time max 3mS
 80047ae:	2004      	movs	r0, #4
 80047b0:	ae0e      	add	r6, sp, #56	; 0x38
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80047b2:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 8004980 <getpressure115+0x200>
		if (result != HAL_OK) {
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 80047b6:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 80049ac <getpressure115+0x22c>
	osDelay(4);		// conversion time max 3mS
 80047ba:	f00f f8c5 	bl	8013948 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, (0x60 << 1) | 1, i, 1, &data[i], 1, 1000);	// rd pressure and temp regs
 80047be:	2301      	movs	r3, #1
 80047c0:	9600      	str	r6, [sp, #0]
 80047c2:	b2a2      	uxth	r2, r4
 80047c4:	21c1      	movs	r1, #193	; 0xc1
 80047c6:	4648      	mov	r0, r9
 80047c8:	f8cd 8008 	str.w	r8, [sp, #8]
 80047cc:	9301      	str	r3, [sp, #4]
 80047ce:	3601      	adds	r6, #1
 80047d0:	f006 f98a 	bl	800aae8 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80047d4:	4605      	mov	r5, r0
 80047d6:	2800      	cmp	r0, #0
 80047d8:	f040 80a2 	bne.w	8004920 <getpressure115+0x1a0>
	for (i = 0; i < 4; i++) {
 80047dc:	3401      	adds	r4, #1
 80047de:	2c04      	cmp	r4, #4
 80047e0:	d1ed      	bne.n	80047be <getpressure115+0x3e>
	}
	printf("\n");
#endif

	pr = (data[0] * 256 + data[1]) >> 6;
	tr = (data[2] * 256 + data[3]) >> 6;
 80047e2:	f89d 403a 	ldrb.w	r4, [sp, #58]	; 0x3a
//	printf("Comp: Press = %f\n", p);

	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
//	printf("kPA Press = %f\n", p);

	ffrac = modf(p, &n);
 80047e6:	a80c      	add	r0, sp, #48	; 0x30
	pr = (data[0] * 256 + data[1]) >> 6;
 80047e8:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38

				printf("myt 0x%x, %d, t=%f, myf=%f\n\r",myt,myt,t,myf);

			}
#endif
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80047ec:	eeb3 8b00 	vmov.f64	d8, #48	; 0x41800000  16.0
	tr = (data[2] * 256 + data[3]) >> 6;
 80047f0:	f89d 303b 	ldrb.w	r3, [sp, #59]	; 0x3b
	pr = (data[0] * 256 + data[1]) >> 6;
 80047f4:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
	tr = (data[2] * 256 + data[3]) >> 6;
 80047f8:	eb03 2304 	add.w	r3, r3, r4, lsl #8
	tempfrac = tempfrac * 100;	// now 10,000
 80047fc:	4d61      	ldr	r5, [pc, #388]	; (8004984 <getpressure115+0x204>)
	pr = (data[0] * 256 + data[1]) >> 6;
 80047fe:	eb02 2201 	add.w	r2, r2, r1, lsl #8
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004802:	4961      	ldr	r1, [pc, #388]	; (8004988 <getpressure115+0x208>)
	t = tr;
 8004804:	099c      	lsrs	r4, r3, #6
	pr = (data[0] * 256 + data[1]) >> 6;
 8004806:	0992      	lsrs	r2, r2, #6
	t = tr;
 8004808:	ee06 4a10 	vmov	s12, r4
	tr = (data[2] * 256 + data[3]) >> 6;
 800480c:	119c      	asrs	r4, r3, #6
	p = pr;
 800480e:	ee07 2a90 	vmov	s15, r2
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004812:	4a5e      	ldr	r2, [pc, #376]	; (800498c <getpressure115+0x20c>)
	t = tr;
 8004814:	eeb8 6b46 	vcvt.f64.u32	d6, s12
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004818:	4b5d      	ldr	r3, [pc, #372]	; (8004990 <getpressure115+0x210>)
	p = pr;
 800481a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
	t = tr;
 800481e:	ed8d 6b0a 	vstr	d6, [sp, #40]	; 0x28
	p = pr;
 8004822:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004826:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800482a:	ed91 4b00 	vldr	d4, [r1]
 800482e:	ed92 5b00 	vldr	d5, [r2]
 8004832:	ed9d 1b08 	vldr	d1, [sp, #32]
 8004836:	ed93 7b00 	vldr	d7, [r3]
 800483a:	eea4 5b06 	vfma.f64	d5, d4, d6
 800483e:	4b55      	ldr	r3, [pc, #340]	; (8004994 <getpressure115+0x214>)
 8004840:	ed9d 3b0a 	vldr	d3, [sp, #40]	; 0x28
 8004844:	ed93 2b00 	vldr	d2, [r3]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 8004848:	ed9f 4b41 	vldr	d4, [pc, #260]	; 8004950 <getpressure115+0x1d0>
 800484c:	ed9f 6b42 	vldr	d6, [pc, #264]	; 8004958 <getpressure115+0x1d8>
	p = (a0 + ((b1 + (c12 * t)) * p)) + (b2 * t);
 8004850:	eea5 7b01 	vfma.f64	d7, d5, d1
 8004854:	eea2 7b03 	vfma.f64	d7, d2, d3
 8004858:	ed8d 7b08 	vstr	d7, [sp, #32]
	p = (p * ((115.0 - 50.0) / 1023.0)) + 50.0;
 800485c:	ed9d 7b08 	vldr	d7, [sp, #32]
 8004860:	eea7 6b04 	vfma.f64	d6, d7, d4
 8004864:	ed8d 6b08 	vstr	d6, [sp, #32]
	ffrac = modf(p, &n);
 8004868:	ed9d 0b08 	vldr	d0, [sp, #32]
 800486c:	f01e febe 	bl	80235ec <modf>
	t = tr * -0.1706 + 112.27; //C
 8004870:	ee07 4a90 	vmov	s15, r4
	tempfrac = tempfrac * 100;	// now 10,000
 8004874:	2264      	movs	r2, #100	; 0x64
	temperature = t;
 8004876:	4b48      	ldr	r3, [pc, #288]	; (8004998 <getpressure115+0x218>)
	t = tr * -0.1706 + 112.27; //C
 8004878:	eeb8 7be7 	vcvt.f64.s32	d7, s15
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 800487c:	4847      	ldr	r0, [pc, #284]	; (800499c <getpressure115+0x21c>)
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800487e:	4c48      	ldr	r4, [pc, #288]	; (80049a0 <getpressure115+0x220>)
	pressure = (uint32_t) n;
 8004880:	4948      	ldr	r1, [pc, #288]	; (80049a4 <getpressure115+0x224>)
	t = tr * -0.1706 + 112.27; //C
 8004882:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8004960 <getpressure115+0x1e0>
 8004886:	ed9f 5b38 	vldr	d5, [pc, #224]	; 8004968 <getpressure115+0x1e8>
	ffrac = modf(p, &n);
 800488a:	ed8d 0b06 	vstr	d0, [sp, #24]
	pressure = (uint32_t) n;
 800488e:	ed9d 4b0c 	vldr	d4, [sp, #48]	; 0x30
	t = tr * -0.1706 + 112.27; //C
 8004892:	eea7 5b06 	vfma.f64	d5, d7, d6
	pressure = (uint32_t) n;
 8004896:	eebc 4bc4 	vcvt.u32.f64	s8, d4
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 800489a:	ed9d 3b06 	vldr	d3, [sp, #24]
 800489e:	ed9f 0b34 	vldr	d0, [pc, #208]	; 8004970 <getpressure115+0x1f0>
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048a2:	ed9f 1b35 	vldr	d1, [pc, #212]	; 8004978 <getpressure115+0x1f8>
	pressure = (uint32_t) n;
 80048a6:	ed81 4a00 	vstr	s8, [r1]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80048aa:	ee23 3b00 	vmul.f64	d3, d3, d0
	t = tr * -0.1706 + 112.27; //C
 80048ae:	ed8d 5b0a 	vstr	d5, [sp, #40]	; 0x28
	temperature = t;
 80048b2:	ed9d 2b0a 	vldr	d2, [sp, #40]	; 0x28
	tempfrac = (t - temperature) * 100;
 80048b6:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048ba:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
	temperature = t;
 80048be:	eebc 2bc2 	vcvt.u32.f64	s4, d2
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80048c2:	eebc 3bc3 	vcvt.u32.f64	s6, d3
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048c6:	ee26 6b08 	vmul.f64	d6, d6, d8
	temperature = t;
 80048ca:	ed83 2a00 	vstr	s4, [r3]
	pressfrac = (uint32_t) (ffrac * 100);  // eg frac 101.03 = frac 3, 101.52 = 52
 80048ce:	ed84 3a00 	vstr	s6, [r4]
	tempfrac = (t - temperature) * 100;
 80048d2:	eeb8 7b42 	vcvt.f64.u32	d7, s4
 80048d6:	ee35 5b47 	vsub.f64	d5, d5, d7
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048da:	feb8 6b46 	vrinta.f64	d6, d6
 80048de:	eefc 6bc6 	vcvt.u32.f64	s13, d6
	tempfrac = (t - temperature) * 100;
 80048e2:	ee25 5b00 	vmul.f64	d5, d5, d0
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048e6:	ee16 3a90 	vmov	r3, s13
 80048ea:	ed9d 7b08 	vldr	d7, [sp, #32]
	tempfrac = (t - temperature) * 100;
 80048ee:	eebc 5bc5 	vcvt.u32.f64	s10, d5
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048f2:	ee27 7b01 	vmul.f64	d7, d7, d1
	tempfrac = tempfrac * 100;	// now 10,000
 80048f6:	ee15 6a10 	vmov	r6, s10
 80048fa:	fb02 f206 	mul.w	r2, r2, r6
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 80048fe:	feb8 7b47 	vrinta.f64	d7, d7
 8004902:	eebc 7bc7 	vcvt.u32.f64	s14, d7
	tempfrac = tempfrac * 100;	// now 10,000
 8004906:	602a      	str	r2, [r5, #0]
	statuspkt.temppress = (uint32_t) (round(t * 16)) << 20 | (uint32_t) (round(p * 4000.0));
 8004908:	ee17 2a10 	vmov	r2, s14
 800490c:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 8004910:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
//	printf("statuspkt.temppress temp=%f, press=%f\n\r", (float) ((statuspkt.temppress >> 20)) / 16.0,
//			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	return (HAL_OK);
}
 8004914:	4638      	mov	r0, r7
 8004916:	b010      	add	sp, #64	; 0x40
 8004918:	ecbd 8b02 	vpop	{d8}
 800491c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("I2C MPL115 HAL returned error %d\n\r", result);
 8004920:	4650      	mov	r0, sl
 8004922:	4629      	mov	r1, r5
 8004924:	f01e fd76 	bl	8023414 <iprintf>
			if (i == 3)
 8004928:	2c03      	cmp	r4, #3
 800492a:	f47f af57 	bne.w	80047dc <getpressure115+0x5c>
 800492e:	462f      	mov	r7, r5
}
 8004930:	4638      	mov	r0, r7
 8004932:	b010      	add	sp, #64	; 0x40
 8004934:	ecbd 8b02 	vpop	{d8}
 8004938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("I2C MPL115 HAL returned error 7\n\r");
 800493c:	481a      	ldr	r0, [pc, #104]	; (80049a8 <getpressure115+0x228>)
 800493e:	f01e fd69 	bl	8023414 <iprintf>
}
 8004942:	4638      	mov	r0, r7
 8004944:	b010      	add	sp, #64	; 0x40
 8004946:	ecbd 8b02 	vpop	{d8}
 800494a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800494e:	bf00      	nop
 8004950:	04411044 	.word	0x04411044
 8004954:	3fb04411 	.word	0x3fb04411
 8004958:	00000000 	.word	0x00000000
 800495c:	40490000 	.word	0x40490000
 8004960:	86594af5 	.word	0x86594af5
 8004964:	bfc5d638 	.word	0xbfc5d638
 8004968:	ae147ae1 	.word	0xae147ae1
 800496c:	405c1147 	.word	0x405c1147
 8004970:	00000000 	.word	0x00000000
 8004974:	40590000 	.word	0x40590000
 8004978:	00000000 	.word	0x00000000
 800497c:	40af4000 	.word	0x40af4000
 8004980:	2001b18c 	.word	0x2001b18c
 8004984:	2001bd60 	.word	0x2001bd60
 8004988:	20001cb0 	.word	0x20001cb0
 800498c:	20001c98 	.word	0x20001c98
 8004990:	20001c90 	.word	0x20001c90
 8004994:	20001ca0 	.word	0x20001ca0
 8004998:	2001bd64 	.word	0x2001bd64
 800499c:	2001adc0 	.word	0x2001adc0
 80049a0:	2001bd6c 	.word	0x2001bd6c
 80049a4:	2001bd68 	.word	0x2001bd68
 80049a8:	0802906c 	.word	0x0802906c
 80049ac:	08029090 	.word	0x08029090

080049b0 <initpressure115>:

// the cheap pressure sensor
HAL_StatusTypeDef initpressure115(void) {
 80049b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049b4:	b086      	sub	sp, #24
	const uint8_t testcoef[] = {0x3E, 0xCE, 0xb3, 0xF9, 0xC5, 0x17, 0x33, 0xC8};
#endif
	int i;

	for (i = 0; i < 8; i++)
		data[i] = 0x5A;
 80049b6:	f04f 335a 	mov.w	r3, #1515870810	; 0x5a5a5a5a
//	if (HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x04 }, 1, 1000) != HAL_OK) {	// CMD Read �Coefficient data byte 1 High byte� = 0x04
//		printf("I2C 115 HAL returned error 5\n\r");
//	}

	for (i = 0; i < 8; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 80049ba:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 80049be:	2701      	movs	r7, #1
 80049c0:	f10d 0a18 	add.w	sl, sp, #24
		data[i] = 0x5A;
 80049c4:	ac04      	add	r4, sp, #16
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 80049c6:	4e33      	ldr	r6, [pc, #204]	; (8004a94 <initpressure115+0xe4>)
 80049c8:	f1ca 090c 	rsb	r9, sl, #12
		data[i] = 0x5A;
 80049cc:	e9cd 3304 	strd	r3, r3, [sp, #16]
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i + 4, 1, &data[i], 1, 1000);	// rd coeficients reg
 80049d0:	eb09 0204 	add.w	r2, r9, r4
 80049d4:	2301      	movs	r3, #1
 80049d6:	9400      	str	r4, [sp, #0]
 80049d8:	21c0      	movs	r1, #192	; 0xc0
 80049da:	b292      	uxth	r2, r2
 80049dc:	4630      	mov	r0, r6
 80049de:	441c      	add	r4, r3
 80049e0:	e9cd 7801 	strd	r7, r8, [sp, #4]
 80049e4:	f006 f880 	bl	800aae8 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 80049e8:	4605      	mov	r5, r0
 80049ea:	2800      	cmp	r0, #0
 80049ec:	d142      	bne.n	8004a74 <initpressure115+0xc4>
	for (i = 0; i < 8; i++) {
 80049ee:	4554      	cmp	r4, sl
 80049f0:	d1ee      	bne.n	80049d0 <initpressure115+0x20>
	for (i = 0; i < 8; i++) {
		printf(" %x", data[i]);
	}
#endif

	if (data[0] == 0x5a) {
 80049f2:	f89d 4010 	ldrb.w	r4, [sp, #16]
 80049f6:	2c5a      	cmp	r4, #90	; 0x5a
 80049f8:	d044      	beq.n	8004a84 <initpressure115+0xd4>
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
		return (HAL_ERROR);		// expected a changed reading - is device present?
	}

	a0co = (data[0] << 8) | data[1];
	b1co = (data[2] << 8) | data[3];
 80049fa:	f89d 2012 	ldrb.w	r2, [sp, #18]
	b2co = (data[4] << 8) | data[5];
 80049fe:	f89d 3014 	ldrb.w	r3, [sp, #20]
	b1co = (data[2] << 8) | data[3];
 8004a02:	f89d 0013 	ldrb.w	r0, [sp, #19]
	b2co = (data[4] << 8) | data[5];
 8004a06:	f89d 1015 	ldrb.w	r1, [sp, #21]
	c12co = (data[6] << 8) | data[7];
 8004a0a:	f89d 6016 	ldrb.w	r6, [sp, #22]
	b1co = (data[2] << 8) | data[3];
 8004a0e:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
	b2co = (data[4] << 8) | data[5];
 8004a12:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
	c12co = (data[6] << 8) | data[7];
 8004a16:	f89d 2017 	ldrb.w	r2, [sp, #23]
	a0co = (data[0] << 8) | data[1];
 8004a1a:	f89d 3011 	ldrb.w	r3, [sp, #17]
	b1co = (data[2] << 8) | data[3];
 8004a1e:	b200      	sxth	r0, r0
	c12co = (data[6] << 8) | data[7];
 8004a20:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
	a0co = (data[0] << 8) | data[1];
 8004a24:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
//a0co = 0x3ECE ; b1co = 0xB3F9; b2co = 0xC517; c12co = 0x33C8;  // force fixed coeficients

//	printf("\na0co=%hx, b1co=%hx, b2co=%hx, c12co=%hx\n", a0co, b1co, b2co, c12co);

	a0 = (double) a0co / 8;
	b1 = (double) b1co / 8192;
 8004a28:	ee04 0a10 	vmov	s8, r0
 8004a2c:	eeba 4be9 	vcvt.f64.s32	d4, d4, #13
	b2co = (data[4] << 8) | data[5];
 8004a30:	b209      	sxth	r1, r1
	b2 = (double) b2co / 16384;
	c12 = (double) c12co;
 8004a32:	f342 028d 	sbfx	r2, r2, #2, #14
	a0 = (double) a0co / 8;
 8004a36:	b21b      	sxth	r3, r3
	b1 = (double) b1co / 8192;
 8004a38:	4817      	ldr	r0, [pc, #92]	; (8004a98 <initpressure115+0xe8>)
	b2 = (double) b2co / 16384;
 8004a3a:	ee05 1a10 	vmov	s10, r1
 8004a3e:	eeba 5bc9 	vcvt.f64.s32	d5, d5, #14
 8004a42:	4916      	ldr	r1, [pc, #88]	; (8004a9c <initpressure115+0xec>)
	c12 /= (double) 4194304.0;
 8004a44:	ee06 2a10 	vmov	s12, r2
 8004a48:	eeba 6bc5 	vcvt.f64.s32	d6, d6, #22
 8004a4c:	4a14      	ldr	r2, [pc, #80]	; (8004aa0 <initpressure115+0xf0>)
	a0 = (double) a0co / 8;
 8004a4e:	ee07 3a10 	vmov	s14, r3
 8004a52:	eeba 7bee 	vcvt.f64.s32	d7, d7, #3
 8004a56:	4b13      	ldr	r3, [pc, #76]	; (8004aa4 <initpressure115+0xf4>)
	b1 = (double) b1co / 8192;
 8004a58:	ed80 4b00 	vstr	d4, [r0]
	b2 = (double) b2co / 16384;
 8004a5c:	ed81 5b00 	vstr	d5, [r1]
	c12 /= (double) 4194304.0;
 8004a60:	ed82 6b00 	vstr	d6, [r2]
	a0 = (double) a0co / 8;
 8004a64:	ed83 7b00 	vstr	d7, [r3]

//	printf("a0=%f, b1=%f, b2=%f, c12=%f\n", a0, b1, b2, c12);
	getpressure115();
 8004a68:	f7ff fe8a 	bl	8004780 <getpressure115>
	return (HAL_OK);
}
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	b006      	add	sp, #24
 8004a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 MPL115A2 I2C HAL returned error %d\n\r", result);
 8004a74:	4601      	mov	r1, r0
 8004a76:	480c      	ldr	r0, [pc, #48]	; (8004aa8 <initpressure115+0xf8>)
 8004a78:	f01e fccc 	bl	8023414 <iprintf>
}
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	b006      	add	sp, #24
 8004a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return (HAL_ERROR);		// expected a changed reading - is device present?
 8004a84:	2501      	movs	r5, #1
		printf("Splat1-2 MPL115A2 I2C not present?\n\r");
 8004a86:	4809      	ldr	r0, [pc, #36]	; (8004aac <initpressure115+0xfc>)
 8004a88:	f01e fcc4 	bl	8023414 <iprintf>
}
 8004a8c:	4628      	mov	r0, r5
 8004a8e:	b006      	add	sp, #24
 8004a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a94:	2001b18c 	.word	0x2001b18c
 8004a98:	20001c98 	.word	0x20001c98
 8004a9c:	20001ca0 	.word	0x20001ca0
 8004aa0:	20001cb0 	.word	0x20001cb0
 8004aa4:	20001c90 	.word	0x20001c90
 8004aa8:	080290b4 	.word	0x080290b4
 8004aac:	080290e4 	.word	0x080290e4

08004ab0 <getpressure3115>:
//////////////////////////////////////////////
//
// get the pressure and put in globals Sensor MPL3115A2
//
//////////////////////////////////////////////
HAL_StatusTypeDef getpressure3115(void) {
 8004ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab4:	b08c      	sub	sp, #48	; 0x30
	HAL_StatusTypeDef result;
	volatile uint32_t p, t;
//	double ffp, ffn, ffrac;
	volatile uint32_t ifp, ifn, ifrac;

	data[0] = 0x55;
 8004ab6:	2355      	movs	r3, #85	; 0x55
	for (trys = 0; trys < 4; trys++) {
 8004ab8:	2500      	movs	r5, #0
		osDelay(10);
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
		if (result != HAL_OK) {
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8004aba:	4f47      	ldr	r7, [pc, #284]	; (8004bd8 <getpressure3115+0x128>)
 8004abc:	ae08      	add	r6, sp, #32
	data[0] = 0x55;
 8004abe:	f88d 3020 	strb.w	r3, [sp, #32]
		osDelay(10);
 8004ac2:	200a      	movs	r0, #10
 8004ac4:	f00e ff40 	bl	8013948 <osDelay>
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8004ac8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004acc:	2301      	movs	r3, #1
 8004ace:	21c0      	movs	r1, #192	; 0xc0
 8004ad0:	9202      	str	r2, [sp, #8]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	4841      	ldr	r0, [pc, #260]	; (8004bdc <getpressure3115+0x12c>)
 8004ad6:	9600      	str	r6, [sp, #0]
 8004ad8:	9301      	str	r3, [sp, #4]
 8004ada:	f006 f805 	bl	800aae8 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8004ade:	4604      	mov	r4, r0
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d167      	bne.n	8004bb4 <getpressure3115+0x104>
			if (trys == 3)
				return (result);
		} // no HAL error
		if (data[0] & 0x08)
 8004ae4:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (trys = 0; trys < 4; trys++) {
 8004ae8:	3501      	adds	r5, #1
		if (data[0] & 0x08)
 8004aea:	071b      	lsls	r3, r3, #28
 8004aec:	d401      	bmi.n	8004af2 <getpressure3115+0x42>
	for (trys = 0; trys < 4; trys++) {
 8004aee:	2d04      	cmp	r5, #4
 8004af0:	d1e7      	bne.n	8004ac2 <getpressure3115+0x12>
 8004af2:	2501      	movs	r5, #1
 8004af4:	af0a      	add	r7, sp, #40	; 0x28
			break;		// data is ready
	} // for
//		printf("Press stat: 0x%0x\n", data[0]);

	for (i = 1; i < 6; i++) {
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8004af6:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8004afa:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8004bdc <getpressure3115+0x12c>
 8004afe:	46a8      	mov	r8, r5
 8004b00:	2301      	movs	r3, #1
 8004b02:	b2aa      	uxth	r2, r5
 8004b04:	21c0      	movs	r1, #192	; 0xc0
 8004b06:	4648      	mov	r0, r9
 8004b08:	f8cd a008 	str.w	sl, [sp, #8]
	for (i = 1; i < 6; i++) {
 8004b0c:	441d      	add	r5, r3
		result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, i, 1, &data[0], 1, 1000); // rd status reg pressure sense
 8004b0e:	f8cd 8004 	str.w	r8, [sp, #4]
 8004b12:	9600      	str	r6, [sp, #0]
 8004b14:	f005 ffe8 	bl	800aae8 <HAL_I2C_Mem_Read>
		if (result != HAL_OK) {
 8004b18:	4604      	mov	r4, r0
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	d154      	bne.n	8004bc8 <getpressure3115+0x118>
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
			return (result);
		}
		dataout[i - 1] = data[0];
 8004b1e:	f89d 3020 	ldrb.w	r3, [sp, #32]
	for (i = 1; i < 6; i++) {
 8004b22:	2d06      	cmp	r5, #6
		dataout[i - 1] = data[0];
 8004b24:	f807 3b01 	strb.w	r3, [r7], #1
	for (i = 1; i < 6; i++) {
 8004b28:	d1ea      	bne.n	8004b00 <getpressure3115+0x50>
//				printf("[0x%02x] ", data[0]);
	}  // for

	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b2a:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29

#endif

	// convert quarterpascals to kilopascals
	ifn = p / 4000;		// kilopascals
	ifrac = (p % 4000);		// fractions of a kilopascal
 8004b2e:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b32:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28

	pressure = ifn;
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52

	temperature = t >> 4;
	tempfrac = (t & 0x0F) * 625 * 100;
 8004b36:	f24f 4124 	movw	r1, #62500	; 0xf424
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b3a:	0212      	lsls	r2, r2, #8
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004b3c:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8004b40:	f89d 602b 	ldrb.w	r6, [sp, #43]	; 0x2b
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b44:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004b48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b4c:	f89d 202a 	ldrb.w	r2, [sp, #42]	; 0x2a
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004b50:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
	pressure = ifn;
 8004b54:	4e22      	ldr	r6, [pc, #136]	; (8004be0 <getpressure3115+0x130>)
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b56:	432a      	orrs	r2, r5
	statuspkt.temppress = t << 20 | p;								// update status packet
 8004b58:	4d22      	ldr	r5, [pc, #136]	; (8004be4 <getpressure3115+0x134>)
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004b5a:	111b      	asrs	r3, r3, #4
	p = ((dataout[0] << 16) | (dataout[1] << 8) | (dataout[2] & 0xF0)) >> 4;	// 20 bits
 8004b5c:	0912      	lsrs	r2, r2, #4
 8004b5e:	9204      	str	r2, [sp, #16]
	t = ((dataout[3] << 8) | (dataout[4] & 0xF0)) >> 4;
 8004b60:	9305      	str	r3, [sp, #20]
	statuspkt.temppress = t << 20 | p;								// update status packet
 8004b62:	9b05      	ldr	r3, [sp, #20]
 8004b64:	9a04      	ldr	r2, [sp, #16]
 8004b66:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
	ifn = p / 4000;		// kilopascals
 8004b6a:	4b1f      	ldr	r3, [pc, #124]	; (8004be8 <getpressure3115+0x138>)
	statuspkt.temppress = t << 20 | p;								// update status packet
 8004b6c:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
	ifn = p / 4000;		// kilopascals
 8004b70:	9a04      	ldr	r2, [sp, #16]
 8004b72:	fba3 5202 	umull	r5, r2, r3, r2
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8004b76:	4d1d      	ldr	r5, [pc, #116]	; (8004bec <getpressure3115+0x13c>)
	ifn = p / 4000;		// kilopascals
 8004b78:	0a12      	lsrs	r2, r2, #8
 8004b7a:	9206      	str	r2, [sp, #24]
	ifrac = (p % 4000);		// fractions of a kilopascal
 8004b7c:	9a04      	ldr	r2, [sp, #16]
 8004b7e:	fba3 7302 	umull	r7, r3, r3, r2
	temperature = t >> 4;
 8004b82:	4f1b      	ldr	r7, [pc, #108]	; (8004bf0 <getpressure3115+0x140>)
	ifrac = (p % 4000);		// fractions of a kilopascal
 8004b84:	0a1b      	lsrs	r3, r3, #8
 8004b86:	fb00 2313 	mls	r3, r0, r3, r2
 8004b8a:	9307      	str	r3, [sp, #28]
	pressure = ifn;
 8004b8c:	f8dd c018 	ldr.w	ip, [sp, #24]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8004b90:	9807      	ldr	r0, [sp, #28]
	temperature = t >> 4;
 8004b92:	9b05      	ldr	r3, [sp, #20]
	tempfrac = (t & 0x0F) * 625 * 100;
 8004b94:	9a05      	ldr	r2, [sp, #20]
	pressfrac = ifrac;  // eg frac 101.03 = frac 3, 101.52 = 52
 8004b96:	6028      	str	r0, [r5, #0]
	temperature = t >> 4;
 8004b98:	091b      	lsrs	r3, r3, #4
	tempfrac = (t & 0x0F) * 625 * 100;
 8004b9a:	f002 020f 	and.w	r2, r2, #15
 8004b9e:	4815      	ldr	r0, [pc, #84]	; (8004bf4 <getpressure3115+0x144>)
	pressure = ifn;
 8004ba0:	f8c6 c000 	str.w	ip, [r6]
	tempfrac = (t & 0x0F) * 625 * 100;
 8004ba4:	fb01 f102 	mul.w	r1, r1, r2
	temperature = t >> 4;
 8004ba8:	603b      	str	r3, [r7, #0]
	tempfrac = (t & 0x0F) * 625 * 100;
 8004baa:	6001      	str	r1, [r0, #0]
			(float) ((statuspkt.temppress & 0x000FFFFF) / 4000.0));
	}
#endif

	return (result);
}
 8004bac:	4620      	mov	r0, r4
 8004bae:	b00c      	add	sp, #48	; 0x30
 8004bb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-1 I2C HAL returned error %d\n\r", result);
 8004bb4:	4638      	mov	r0, r7
 8004bb6:	4621      	mov	r1, r4
 8004bb8:	f01e fc2c 	bl	8023414 <iprintf>
			if (trys == 3)
 8004bbc:	2d03      	cmp	r5, #3
 8004bbe:	d191      	bne.n	8004ae4 <getpressure3115+0x34>
}
 8004bc0:	4620      	mov	r0, r4
 8004bc2:	b00c      	add	sp, #48	; 0x30
 8004bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("Splat1-2 I2C HAL returned error %d\n\r", result);
 8004bc8:	4601      	mov	r1, r0
 8004bca:	480b      	ldr	r0, [pc, #44]	; (8004bf8 <getpressure3115+0x148>)
 8004bcc:	f01e fc22 	bl	8023414 <iprintf>
}
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	b00c      	add	sp, #48	; 0x30
 8004bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd8:	0802910c 	.word	0x0802910c
 8004bdc:	2001b18c 	.word	0x2001b18c
 8004be0:	2001bd68 	.word	0x2001bd68
 8004be4:	2001adc0 	.word	0x2001adc0
 8004be8:	10624dd3 	.word	0x10624dd3
 8004bec:	2001bd6c 	.word	0x2001bd6c
 8004bf0:	2001bd64 	.word	0x2001bd64
 8004bf4:	2001bd60 	.word	0x2001bd60
 8004bf8:	08029134 	.word	0x08029134

08004bfc <initpressure3115>:

HAL_StatusTypeDef initpressure3115(void)	// returns 1 on bad MPL3115, 0 on good.
{
 8004bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bfe:	b08b      	sub	sp, #44	; 0x2c
	int i, step;
	uint8_t data[8];
	HAL_StatusTypeDef result;

	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 0x0c, 1, &data[0], 1, 1000); // rd who am i register
 8004c00:	2501      	movs	r5, #1
 8004c02:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8004c06:	220c      	movs	r2, #12
 8004c08:	a808      	add	r0, sp, #32
 8004c0a:	462b      	mov	r3, r5
 8004c0c:	21c0      	movs	r1, #192	; 0xc0
 8004c0e:	9602      	str	r6, [sp, #8]
 8004c10:	9000      	str	r0, [sp, #0]
 8004c12:	9501      	str	r5, [sp, #4]
 8004c14:	4830      	ldr	r0, [pc, #192]	; (8004cd8 <initpressure3115+0xdc>)
 8004c16:	f005 ff67 	bl	800aae8 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8004c1a:	2800      	cmp	r0, #0
 8004c1c:	d145      	bne.n	8004caa <initpressure3115+0xae>
		printf("I2C HAL returned error 1\n\r");
		return (result);
	}
	if (data[0] != 0xc4)		// not the default MPL3115 ID
 8004c1e:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8004c22:	2bc4      	cmp	r3, #196	; 0xc4
 8004c24:	d003      	beq.n	8004c2e <initpressure3115+0x32>
		return (HAL_ERROR);
 8004c26:	462c      	mov	r4, r5
	if (result != HAL_OK) {
		printf("MPL3115A2 getpressure failed\n\r");
	}

	return (result);
}
 8004c28:	4620      	mov	r0, r4
 8004c2a:	b00b      	add	sp, #44	; 0x2c
 8004c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x38 }, 2, 1000);
 8004c2e:	4f2b      	ldr	r7, [pc, #172]	; (8004cdc <initpressure3115+0xe0>)
 8004c30:	2302      	movs	r3, #2
 8004c32:	aa05      	add	r2, sp, #20
 8004c34:	21c0      	movs	r1, #192	; 0xc0
 8004c36:	89bc      	ldrh	r4, [r7, #12]
 8004c38:	4827      	ldr	r0, [pc, #156]	; (8004cd8 <initpressure3115+0xdc>)
 8004c3a:	9600      	str	r6, [sp, #0]
 8004c3c:	f8ad 4014 	strh.w	r4, [sp, #20]
 8004c40:	f005 fdee 	bl	800a820 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8004c44:	4604      	mov	r4, r0
 8004c46:	2800      	cmp	r0, #0
 8004c48:	d136      	bne.n	8004cb8 <initpressure3115+0xbc>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x13, 0x07 }, 2, 1000); // enbl data flags pressure sense
 8004c4a:	8a3c      	ldrh	r4, [r7, #16]
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	aa06      	add	r2, sp, #24
 8004c50:	21c0      	movs	r1, #192	; 0xc0
 8004c52:	4821      	ldr	r0, [pc, #132]	; (8004cd8 <initpressure3115+0xdc>)
 8004c54:	9600      	str	r6, [sp, #0]
 8004c56:	f8ad 4018 	strh.w	r4, [sp, #24]
 8004c5a:	f005 fde1 	bl	800a820 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8004c5e:	4604      	mov	r4, r0
 8004c60:	bb70      	cbnz	r0, 8004cc0 <initpressure3115+0xc4>
	result = HAL_I2C_Master_Transmit(&hi2c1, 0x60 << 1, (uint8_t[] ) { 0x26, 0x39 }, 2, 1000); // set active pressure sense
 8004c62:	8abc      	ldrh	r4, [r7, #20]
 8004c64:	2302      	movs	r3, #2
 8004c66:	aa07      	add	r2, sp, #28
 8004c68:	21c0      	movs	r1, #192	; 0xc0
 8004c6a:	481b      	ldr	r0, [pc, #108]	; (8004cd8 <initpressure3115+0xdc>)
 8004c6c:	9600      	str	r6, [sp, #0]
 8004c6e:	f8ad 401c 	strh.w	r4, [sp, #28]
 8004c72:	f005 fdd5 	bl	800a820 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8004c76:	4604      	mov	r4, r0
 8004c78:	bb50      	cbnz	r0, 8004cd0 <initpressure3115+0xd4>
	osDelay(100);	// allow chip to start up sampling
 8004c7a:	2064      	movs	r0, #100	; 0x64
 8004c7c:	f00e fe64 	bl	8013948 <osDelay>
	result = HAL_I2C_Mem_Read(&hi2c1, 0x60 << 1, 1, 1, &data[0], 1, 1000); // rd msb of press reg to clear ready flags in SR
 8004c80:	aa08      	add	r2, sp, #32
 8004c82:	462b      	mov	r3, r5
 8004c84:	21c0      	movs	r1, #192	; 0xc0
 8004c86:	9200      	str	r2, [sp, #0]
 8004c88:	462a      	mov	r2, r5
 8004c8a:	4813      	ldr	r0, [pc, #76]	; (8004cd8 <initpressure3115+0xdc>)
 8004c8c:	e9cd 5601 	strd	r5, r6, [sp, #4]
 8004c90:	f005 ff2a 	bl	800aae8 <HAL_I2C_Mem_Read>
	if (result != HAL_OK) {
 8004c94:	4604      	mov	r4, r0
 8004c96:	b9b8      	cbnz	r0, 8004cc8 <initpressure3115+0xcc>
	result = getpressure3115();
 8004c98:	f7ff ff0a 	bl	8004ab0 <getpressure3115>
	if (result != HAL_OK) {
 8004c9c:	4604      	mov	r4, r0
 8004c9e:	2800      	cmp	r0, #0
 8004ca0:	d0c2      	beq.n	8004c28 <initpressure3115+0x2c>
		printf("MPL3115A2 getpressure failed\n\r");
 8004ca2:	480f      	ldr	r0, [pc, #60]	; (8004ce0 <initpressure3115+0xe4>)
 8004ca4:	f01e fbb6 	bl	8023414 <iprintf>
 8004ca8:	e7be      	b.n	8004c28 <initpressure3115+0x2c>
 8004caa:	4604      	mov	r4, r0
		printf("I2C HAL returned error 1\n\r");
 8004cac:	480d      	ldr	r0, [pc, #52]	; (8004ce4 <initpressure3115+0xe8>)
 8004cae:	f01e fbb1 	bl	8023414 <iprintf>
}
 8004cb2:	4620      	mov	r0, r4
 8004cb4:	b00b      	add	sp, #44	; 0x2c
 8004cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("I2C HAL returned error 2b\n\r");
 8004cb8:	480b      	ldr	r0, [pc, #44]	; (8004ce8 <initpressure3115+0xec>)
 8004cba:	f01e fbab 	bl	8023414 <iprintf>
		return (result);
 8004cbe:	e7b3      	b.n	8004c28 <initpressure3115+0x2c>
		printf("I2C HAL returned error 3\n\r");
 8004cc0:	480a      	ldr	r0, [pc, #40]	; (8004cec <initpressure3115+0xf0>)
 8004cc2:	f01e fba7 	bl	8023414 <iprintf>
		return (result);
 8004cc6:	e7af      	b.n	8004c28 <initpressure3115+0x2c>
		printf("I2C HAL returned error 5\n\r");
 8004cc8:	4809      	ldr	r0, [pc, #36]	; (8004cf0 <initpressure3115+0xf4>)
 8004cca:	f01e fba3 	bl	8023414 <iprintf>
		return (result);
 8004cce:	e7ab      	b.n	8004c28 <initpressure3115+0x2c>
		printf("I2C HAL returned error 4\n\r");
 8004cd0:	4808      	ldr	r0, [pc, #32]	; (8004cf4 <initpressure3115+0xf8>)
 8004cd2:	f01e fb9f 	bl	8023414 <iprintf>
		return (result);
 8004cd6:	e7a7      	b.n	8004c28 <initpressure3115+0x2c>
 8004cd8:	2001b18c 	.word	0x2001b18c
 8004cdc:	0802770c 	.word	0x0802770c
 8004ce0:	080291cc 	.word	0x080291cc
 8004ce4:	08029050 	.word	0x08029050
 8004ce8:	0802915c 	.word	0x0802915c
 8004cec:	08029178 	.word	0x08029178
 8004cf0:	080291b0 	.word	0x080291b0
 8004cf4:	08029194 	.word	0x08029194

08004cf8 <uart6_rxdone>:
	}
	osDelay(200);	// wait for prnt to finish
	printf("\n");
}

uart6_rxdone() {
 8004cf8:	b538      	push	{r3, r4, r5, lr}
	HAL_StatusTypeDef stat;
	int i;

	i = esprxindex;
 8004cfa:	4c0b      	ldr	r4, [pc, #44]	; (8004d28 <uart6_rxdone+0x30>)
	esprxdatabuf[esprxindex++] = espch;
 8004cfc:	4b0b      	ldr	r3, [pc, #44]	; (8004d2c <uart6_rxdone+0x34>)
	i = esprxindex;
 8004cfe:	6825      	ldr	r5, [r4, #0]
	esprxdatabuf[esprxindex++] = espch;
 8004d00:	7819      	ldrb	r1, [r3, #0]
 8004d02:	1c6b      	adds	r3, r5, #1
 8004d04:	4a0a      	ldr	r2, [pc, #40]	; (8004d30 <uart6_rxdone+0x38>)
	if (esprxindex >= sizeof(esprxdatabuf))
 8004d06:	2b5f      	cmp	r3, #95	; 0x5f
	esprxdatabuf[esprxindex++] = espch;
 8004d08:	5551      	strb	r1, [r2, r5]
 8004d0a:	6023      	str	r3, [r4, #0]
	if (esprxindex >= sizeof(esprxdatabuf))
 8004d0c:	d902      	bls.n	8004d14 <uart6_rxdone+0x1c>
		esprxindex = 0;
 8004d0e:	2200      	movs	r2, #0
 8004d10:	4613      	mov	r3, r2
 8004d12:	6022      	str	r2, [r4, #0]
	if (esprxindex == espoutindex) {	// overrun
 8004d14:	4a07      	ldr	r2, [pc, #28]	; (8004d34 <uart6_rxdone+0x3c>)
 8004d16:	6812      	ldr	r2, [r2, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d000      	beq.n	8004d1e <uart6_rxdone+0x26>
		printf("*** ESP RX overrun......\n");
		esprxindex = i;
	}
}
 8004d1c:	bd38      	pop	{r3, r4, r5, pc}
		printf("*** ESP RX overrun......\n");
 8004d1e:	4806      	ldr	r0, [pc, #24]	; (8004d38 <uart6_rxdone+0x40>)
 8004d20:	f01e fc14 	bl	802354c <puts>
		esprxindex = i;
 8004d24:	6025      	str	r5, [r4, #0]
}
 8004d26:	bd38      	pop	{r3, r4, r5, pc}
 8004d28:	20001cbc 	.word	0x20001cbc
 8004d2c:	2001bd70 	.word	0x2001bd70
 8004d30:	2001bd74 	.word	0x2001bd74
 8004d34:	20001cb8 	.word	0x20001cb8
 8004d38:	080291ec 	.word	0x080291ec

08004d3c <esp_cmd>:

void esp_cmd(unsigned char *buffer) {
 8004d3c:	b570      	push	{r4, r5, r6, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	4601      	mov	r1, r0
	unsigned char txbuf[16];\
	volatile int len;
	HAL_StatusTypeDef stat;

	strcpy(txbuf, buffer);
 8004d42:	ac02      	add	r4, sp, #8
 8004d44:	4620      	mov	r0, r4
 8004d46:	f01e fd6e 	bl	8023826 <stpcpy>
	strcat(txbuf, "\r\n");
 8004d4a:	4a0e      	ldr	r2, [pc, #56]	; (8004d84 <esp_cmd+0x48>)
	strcpy(txbuf, buffer);
 8004d4c:	4603      	mov	r3, r0
	len = strlen(txbuf);
	printf("Sending ESP: %s\n", txbuf);
 8004d4e:	4621      	mov	r1, r4
	strcat(txbuf, "\r\n");
 8004d50:	8816      	ldrh	r6, [r2, #0]
 8004d52:	7895      	ldrb	r5, [r2, #2]
 8004d54:	1b1a      	subs	r2, r3, r4
	printf("Sending ESP: %s\n", txbuf);
 8004d56:	480c      	ldr	r0, [pc, #48]	; (8004d88 <esp_cmd+0x4c>)
	len = strlen(txbuf);
 8004d58:	3202      	adds	r2, #2
	strcat(txbuf, "\r\n");
 8004d5a:	801e      	strh	r6, [r3, #0]
 8004d5c:	709d      	strb	r5, [r3, #2]
	len = strlen(txbuf);
 8004d5e:	9201      	str	r2, [sp, #4]
	printf("Sending ESP: %s\n", txbuf);
 8004d60:	f01e fb58 	bl	8023414 <iprintf>

	stat = HAL_UART_Transmit_DMA(&huart6, &txbuf[0], len);	// send the command
 8004d64:	9a01      	ldr	r2, [sp, #4]
 8004d66:	4621      	mov	r1, r4
 8004d68:	4808      	ldr	r0, [pc, #32]	; (8004d8c <esp_cmd+0x50>)
 8004d6a:	b292      	uxth	r2, r2
 8004d6c:	f00b fb6c 	bl	8010448 <HAL_UART_Transmit_DMA>
//	stat = HAL_UART_Transmit(&huart6, &txbuf[0], len, 1000);	// send the command
	if (stat != HAL_OK) {
 8004d70:	b908      	cbnz	r0, 8004d76 <esp_cmd+0x3a>
		printf("esp_cmd: Tx uart6 error 0x%0x\n", stat);
	}
}
 8004d72:	b006      	add	sp, #24
 8004d74:	bd70      	pop	{r4, r5, r6, pc}
		printf("esp_cmd: Tx uart6 error 0x%0x\n", stat);
 8004d76:	4601      	mov	r1, r0
 8004d78:	4805      	ldr	r0, [pc, #20]	; (8004d90 <esp_cmd+0x54>)
 8004d7a:	f01e fb4b 	bl	8023414 <iprintf>
}
 8004d7e:	b006      	add	sp, #24
 8004d80:	bd70      	pop	{r4, r5, r6, pc}
 8004d82:	bf00      	nop
 8004d84:	08028dc8 	.word	0x08028dc8
 8004d88:	08029208 	.word	0x08029208
 8004d8c:	2001b80c 	.word	0x2001b80c
 8004d90:	0802921c 	.word	0x0802921c

08004d94 <printfromesp>:
		printfromesp();		// try to empty anything in the buffer
		osDelay(1);
	}
}

printfromesp() {
 8004d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d96:	4c0a      	ldr	r4, [pc, #40]	; (8004dc0 <printfromesp+0x2c>)
	while (espoutindex != esprxindex) {
		putchar(esprxdatabuf[espoutindex++]);
		if (espoutindex > sizeof(esprxdatabuf))
			espoutindex = 0;
 8004d98:	2700      	movs	r7, #0
 8004d9a:	4d0a      	ldr	r5, [pc, #40]	; (8004dc4 <printfromesp+0x30>)
 8004d9c:	6823      	ldr	r3, [r4, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8004d9e:	4e0a      	ldr	r6, [pc, #40]	; (8004dc8 <printfromesp+0x34>)
	while (espoutindex != esprxindex) {
 8004da0:	e006      	b.n	8004db0 <printfromesp+0x1c>
		putchar(esprxdatabuf[espoutindex++]);
 8004da2:	5cf0      	ldrb	r0, [r6, r3]
 8004da4:	6021      	str	r1, [r4, #0]
 8004da6:	f01e fb4d 	bl	8023444 <putchar>
		if (espoutindex > sizeof(esprxdatabuf))
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	2b60      	cmp	r3, #96	; 0x60
 8004dae:	d804      	bhi.n	8004dba <printfromesp+0x26>
	while (espoutindex != esprxindex) {
 8004db0:	682a      	ldr	r2, [r5, #0]
		putchar(esprxdatabuf[espoutindex++]);
 8004db2:	1c59      	adds	r1, r3, #1
	while (espoutindex != esprxindex) {
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d1f4      	bne.n	8004da2 <printfromesp+0xe>
	}
}
 8004db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			espoutindex = 0;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	6027      	str	r7, [r4, #0]
 8004dbe:	e7f7      	b.n	8004db0 <printfromesp+0x1c>
 8004dc0:	20001cb8 	.word	0x20001cb8
 8004dc4:	20001cbc 	.word	0x20001cbc
 8004dc8:	2001bd74 	.word	0x2001bd74

08004dcc <init_esp>:
void init_esp() {
 8004dcc:	b510      	push	{r4, lr}
	printf("init_esp32_c3_13\n");
 8004dce:	4816      	ldr	r0, [pc, #88]	; (8004e28 <init_esp+0x5c>)
 8004dd0:	f01e fbbc 	bl	802354c <puts>
	stat = HAL_UART_Receive_DMA(&huart6, &espch, 1);		// set up RX
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	4915      	ldr	r1, [pc, #84]	; (8004e2c <init_esp+0x60>)
 8004dd8:	4815      	ldr	r0, [pc, #84]	; (8004e30 <init_esp+0x64>)
 8004dda:	f00c fd51 	bl	8011880 <HAL_UART_Receive_DMA>
	if (stat != HAL_OK) {
 8004dde:	b9f8      	cbnz	r0, 8004e20 <init_esp+0x54>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8004de0:	2200      	movs	r2, #0
 8004de2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004de6:	4813      	ldr	r0, [pc, #76]	; (8004e34 <init_esp+0x68>)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8004de8:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// put ESP into reset
 8004dec:	f005 f9f8 	bl	800a1e0 <HAL_GPIO_WritePin>
	osDelay(20);
 8004df0:	2014      	movs	r0, #20
 8004df2:	f00e fda9 	bl	8013948 <osDelay>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);		// make sure ESP reset is high (i.e. ESP run)
 8004df6:	2201      	movs	r2, #1
 8004df8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004dfc:	480d      	ldr	r0, [pc, #52]	; (8004e34 <init_esp+0x68>)
 8004dfe:	f005 f9ef 	bl	800a1e0 <HAL_GPIO_WritePin>
		printfromesp();		// try to empty anything in the buffer
 8004e02:	f7ff ffc7 	bl	8004d94 <printfromesp>
		osDelay(1);
 8004e06:	2001      	movs	r0, #1
 8004e08:	f00e fd9e 	bl	8013948 <osDelay>
	for (waitforoutput = 0; waitforoutput < 2000; waitforoutput++) {
 8004e0c:	3c01      	subs	r4, #1
 8004e0e:	d1f8      	bne.n	8004e02 <init_esp+0x36>
	osDelay(200);	// wait for prnt to finish
 8004e10:	20c8      	movs	r0, #200	; 0xc8
 8004e12:	f00e fd99 	bl	8013948 <osDelay>
	printf("\n");
 8004e16:	200a      	movs	r0, #10
}
 8004e18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("\n");
 8004e1c:	f01e bb12 	b.w	8023444 <putchar>
		printf("init_esp: huart6 error\n");
 8004e20:	4805      	ldr	r0, [pc, #20]	; (8004e38 <init_esp+0x6c>)
 8004e22:	f01e fb93 	bl	802354c <puts>
 8004e26:	e7db      	b.n	8004de0 <init_esp+0x14>
 8004e28:	0802923c 	.word	0x0802923c
 8004e2c:	2001bd70 	.word	0x2001bd70
 8004e30:	2001b80c 	.word	0x2001b80c
 8004e34:	40021000 	.word	0x40021000
 8004e38:	08029250 	.word	0x08029250

08004e3c <test_esp>:
void test_esp() {
 8004e3c:	b510      	push	{r4, lr}
	printf("Testing if ESP responds to command:-\n");
 8004e3e:	4809      	ldr	r0, [pc, #36]	; (8004e64 <test_esp+0x28>)
	esp_cmd(getstatus);	// send the command
 8004e40:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
	printf("Testing if ESP responds to command:-\n");
 8004e44:	f01e fb82 	bl	802354c <puts>
	osDelay(200);
 8004e48:	20c8      	movs	r0, #200	; 0xc8
 8004e4a:	f00e fd7d 	bl	8013948 <osDelay>
	esp_cmd(getstatus);	// send the command
 8004e4e:	4806      	ldr	r0, [pc, #24]	; (8004e68 <test_esp+0x2c>)
 8004e50:	f7ff ff74 	bl	8004d3c <esp_cmd>
		printfromesp();		// try to empty anything in the buffer
 8004e54:	f7ff ff9e 	bl	8004d94 <printfromesp>
		osDelay(1);
 8004e58:	2001      	movs	r0, #1
 8004e5a:	f00e fd75 	bl	8013948 <osDelay>
	for (waitforoutput = 0; waitforoutput < 1000; waitforoutput++) {
 8004e5e:	3c01      	subs	r4, #1
 8004e60:	d1f8      	bne.n	8004e54 <test_esp+0x18>
}
 8004e62:	bd10      	pop	{r4, pc}
 8004e64:	08029268 	.word	0x08029268
 8004e68:	20000268 	.word	0x20000268

08004e6c <init_ds2485>:
//  DS2485 1 wire bus controller
////////////////////////////////////////////////////////////////////////////

extern I2C_HandleTypeDef hi2c1;

void init_ds2485(void) {
 8004e6c:	b510      	push	{r4, lr}
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("init_ds2485\n");
 8004e6e:	4818      	ldr	r0, [pc, #96]	; (8004ed0 <init_ds2485+0x64>)
void init_ds2485(void) {
 8004e70:	b086      	sub	sp, #24
	printf("init_ds2485\n");
 8004e72:	f01e fb6b 	bl	802354c <puts>

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x01;		// cmd len
	data[2] = 0x01;		// for man id
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8004e76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 8004e7a:	f44f 70d5 	mov.w	r0, #426	; 0x1aa
	data[2] = 0x01;		// for man id
 8004e7e:	2401      	movs	r4, #1
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	aa02      	add	r2, sp, #8
	data[0] = 0xAA;		// Read status cmd
 8004e84:	f8ad 0008 	strh.w	r0, [sp, #8]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8004e88:	2303      	movs	r3, #3
 8004e8a:	2180      	movs	r1, #128	; 0x80
 8004e8c:	4811      	ldr	r0, [pc, #68]	; (8004ed4 <init_ds2485+0x68>)
	data[2] = 0x01;		// for man id
 8004e8e:	f88d 400a 	strb.w	r4, [sp, #10]
	if ((stat = HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000)) != HAL_OK) {	// DS2485
 8004e92:	f005 fcc5 	bl	800a820 <HAL_I2C_Master_Transmit>
 8004e96:	b9a8      	cbnz	r0, 8004ec4 <init_ds2485+0x58>
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
	}

	osDelay(10);
 8004e98:	200a      	movs	r0, #10
	for (i = 0; i < 1; i++) {
		data[i] = 0xA5 + i;
 8004e9a:	24a5      	movs	r4, #165	; 0xa5
	osDelay(10);
 8004e9c:	f00e fd54 	bl	8013948 <osDelay>
	}

//	HAL_StatusTypeDef HAL_I2C_Mem_Read	(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t	Size, uint32_t Timeout)

	for (i = 0; i < 1; i++) {
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8004ea0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ea4:	2181      	movs	r1, #129	; 0x81
 8004ea6:	aa02      	add	r2, sp, #8
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	2304      	movs	r3, #4
 8004eac:	4809      	ldr	r0, [pc, #36]	; (8004ed4 <init_ds2485+0x68>)
		data[i] = 0xA5 + i;
 8004eae:	f88d 4008 	strb.w	r4, [sp, #8]
		stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], 4, 1000);	// read ack + len + 1 bytes data
 8004eb2:	f005 fd67 	bl	800a984 <HAL_I2C_Master_Receive>
		if (stat != HAL_OK) {
 8004eb6:	4601      	mov	r1, r0
 8004eb8:	b110      	cbz	r0, 8004ec0 <init_ds2485+0x54>
			printf("I2C ds2485 HAL returned error %d\n\r", stat);
 8004eba:	4807      	ldr	r0, [pc, #28]	; (8004ed8 <init_ds2485+0x6c>)
 8004ebc:	f01e faaa 	bl	8023414 <iprintf>
	printf("init_ds2485: read status manid[0] = 0x%02x\n", data[0]);
	printf("init_ds2485: read status manid[1] = 0x%02x\n", data[1]);
	printf("init_ds2485: read status manid[2] = 0x%02x\n", data[2]);
	printf("init_ds2485: read status manid[3] = 0x%02x\n", data[3]);
#endif
}
 8004ec0:	b006      	add	sp, #24
 8004ec2:	bd10      	pop	{r4, pc}
		printf("I2C ds2485 HAL returned error %d\n\r", stat);
 8004ec4:	4601      	mov	r1, r0
 8004ec6:	4804      	ldr	r0, [pc, #16]	; (8004ed8 <init_ds2485+0x6c>)
 8004ec8:	f01e faa4 	bl	8023414 <iprintf>
 8004ecc:	e7e4      	b.n	8004e98 <init_ds2485+0x2c>
 8004ece:	bf00      	nop
 8004ed0:	08029290 	.word	0x08029290
 8004ed4:	2001b18c 	.word	0x2001b18c
 8004ed8:	0802929c 	.word	0x0802929c

08004edc <readp_ds2485>:

// read protection status
void readp_ds2485(int b) {
 8004edc:	b570      	push	{r4, r5, r6, lr}
 8004ede:	4604      	mov	r4, r0
 8004ee0:	b086      	sub	sp, #24
	int i;
	HAL_StatusTypeDef stat;

//HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)

	printf("read protection ds2485\n");
 8004ee2:	4820      	ldr	r0, [pc, #128]	; (8004f64 <readp_ds2485+0x88>)

	data[0] = 0xAA;		// Read status cmd
	data[1] = 0x1;		// cmd len
	data[2] = 0x00;		// cmd: for protection status
 8004ee4:	2500      	movs	r5, #0
	printf("read protection ds2485\n");
 8004ee6:	f01e fb31 	bl	802354c <puts>
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8004eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	data[0] = 0xAA;		// Read status cmd
 8004eee:	f44f 70d5 	mov.w	r0, #426	; 0x1aa
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8004ef2:	aa03      	add	r2, sp, #12
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	2180      	movs	r1, #128	; 0x80
	data[0] = 0xAA;		// Read status cmd
 8004ef8:	f8ad 000c 	strh.w	r0, [sp, #12]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8004efc:	2303      	movs	r3, #3
 8004efe:	481a      	ldr	r0, [pc, #104]	; (8004f68 <readp_ds2485+0x8c>)
	data[2] = 0x00;		// cmd: for protection status
 8004f00:	f88d 500e 	strb.w	r5, [sp, #14]
	if (HAL_I2C_Master_Transmit(&hi2c1, 0x40 << 1, &data[0], 3, 1000) != HAL_OK) {	// DS2485
 8004f04:	f005 fc8c 	bl	800a820 <HAL_I2C_Master_Transmit>
 8004f08:	bb18      	cbnz	r0, 8004f52 <readp_ds2485+0x76>
		printf("I2C ds2485 tx returned error 1\n\r");
	}

	osDelay(30);
 8004f0a:	201e      	movs	r0, #30

//	HAL_StatusTypeDef HAL_I2C_Mem_Read	(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t	Size, uint32_t Timeout)
// HAL_StatusTypeDef HAL_I2C_Master_Receive (I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
	for (i = 0; i < 1; i++) {
		data[i] = 0x5A + i;
 8004f0c:	255a      	movs	r5, #90	; 0x5a
	osDelay(30);
 8004f0e:	f00e fd1b 	bl	8013948 <osDelay>
	}

	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 8004f12:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004f16:	b2a3      	uxth	r3, r4
 8004f18:	aa03      	add	r2, sp, #12
 8004f1a:	9100      	str	r1, [sp, #0]
 8004f1c:	2181      	movs	r1, #129	; 0x81
 8004f1e:	4812      	ldr	r0, [pc, #72]	; (8004f68 <readp_ds2485+0x8c>)
		data[i] = 0x5A + i;
 8004f20:	f88d 500c 	strb.w	r5, [sp, #12]
	stat = HAL_I2C_Master_Receive(&hi2c1, ((0x40 << 1) | 1), &data[0], b, 1000);	// read ack + len + 6 bytes data
 8004f24:	f005 fd2e 	bl	800a984 <HAL_I2C_Master_Receive>
//		stat = HAL_I2C_Mem_Read(&hi2c1, ((0x40 << 1) | 1), 0x55, 1, &data[i], b, 1000);	// read 7 byte
	if (stat != HAL_OK) {
 8004f28:	b9b8      	cbnz	r0, 8004f5a <readp_ds2485+0x7e>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
	}

	printf("init_ds2485: read status protection= ");
 8004f2a:	4810      	ldr	r0, [pc, #64]	; (8004f6c <readp_ds2485+0x90>)
 8004f2c:	f10d 040b 	add.w	r4, sp, #11
 8004f30:	f10d 0613 	add.w	r6, sp, #19
	for (i = 0; i < 8; i++) {
		printf("0x%02x ", data[i]);
 8004f34:	4d0e      	ldr	r5, [pc, #56]	; (8004f70 <readp_ds2485+0x94>)
	printf("init_ds2485: read status protection= ");
 8004f36:	f01e fa6d 	bl	8023414 <iprintf>
		printf("0x%02x ", data[i]);
 8004f3a:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8004f3e:	4628      	mov	r0, r5
 8004f40:	f01e fa68 	bl	8023414 <iprintf>
	for (i = 0; i < 8; i++) {
 8004f44:	42b4      	cmp	r4, r6
 8004f46:	d1f8      	bne.n	8004f3a <readp_ds2485+0x5e>
	}
	printf("\n");
 8004f48:	200a      	movs	r0, #10
 8004f4a:	f01e fa7b 	bl	8023444 <putchar>
}
 8004f4e:	b006      	add	sp, #24
 8004f50:	bd70      	pop	{r4, r5, r6, pc}
		printf("I2C ds2485 tx returned error 1\n\r");
 8004f52:	4808      	ldr	r0, [pc, #32]	; (8004f74 <readp_ds2485+0x98>)
 8004f54:	f01e fa5e 	bl	8023414 <iprintf>
 8004f58:	e7d7      	b.n	8004f0a <readp_ds2485+0x2e>
		printf("I2C ds2485 rx  returned error %d\n\r", stat);
 8004f5a:	4601      	mov	r1, r0
 8004f5c:	4806      	ldr	r0, [pc, #24]	; (8004f78 <readp_ds2485+0x9c>)
 8004f5e:	f01e fa59 	bl	8023414 <iprintf>
 8004f62:	e7e2      	b.n	8004f2a <readp_ds2485+0x4e>
 8004f64:	080292c0 	.word	0x080292c0
 8004f68:	2001b18c 	.word	0x2001b18c
 8004f6c:	08029320 	.word	0x08029320
 8004f70:	08029348 	.word	0x08029348
 8004f74:	080292d8 	.word	0x080292d8
 8004f78:	080292fc 	.word	0x080292fc

08004f7c <test_ds2485>:

void test_ds2485() {
 8004f7c:	b508      	push	{r3, lr}
	int d;

	init_ds2485();
 8004f7e:	f7ff ff75 	bl	8004e6c <init_ds2485>
	osDelay(80);
 8004f82:	2050      	movs	r0, #80	; 0x50
 8004f84:	f00e fce0 	bl	8013948 <osDelay>
	readp_ds2485(8);
 8004f88:	2008      	movs	r0, #8
}
 8004f8a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	readp_ds2485(8);
 8004f8e:	f7ff bfa5 	b.w	8004edc <readp_ds2485>
 8004f92:	bf00      	nop

08004f94 <initsplat>:
//////////////////////////////////////////////
//
// Initialise the splat board
//
//////////////////////////////////////////////
void initsplat(void) {
 8004f94:	b538      	push	{r3, r4, r5, lr}
	int i, j, k;

	cycleleds();
 8004f96:	f7ff fa8d 	bl	80044b4 <cycleleds>
	osDelay(500);
	printf("Initsplat: LED cycle\n");

	if (pcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8004f9a:	4c37      	ldr	r4, [pc, #220]	; (8005078 <initsplat+0xe4>)
	osDelay(500);
 8004f9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004fa0:	f00e fcd2 	bl	8013948 <osDelay>
	printf("Initsplat: LED cycle\n");
 8004fa4:	4835      	ldr	r0, [pc, #212]	; (800507c <initsplat+0xe8>)
 8004fa6:	f01e fad1 	bl	802354c <puts>
	if (pcb == SPLATBOARD1) {		// only SPLAT1 has Muxes
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	2b0b      	cmp	r3, #11
 8004fae:	d056      	beq.n	800505e <initsplat+0xca>
		printf("Initsplat: Dual Mux\n\r");
		initdualmux();
		osDelay(500);
	}
	printf("Initsplat: Programmable Gain Amp\n");
 8004fb0:	4833      	ldr	r0, [pc, #204]	; (8005080 <initsplat+0xec>)
 8004fb2:	f01e facb 	bl	802354c <puts>
	initpga();

	osDelay(500);
	printf("initsplat: Pressure sensor\n\r");
	psensor = PNONE;
 8004fb6:	4d33      	ldr	r5, [pc, #204]	; (8005084 <initsplat+0xf0>)
	initpga();
 8004fb8:	f7ff fb26 	bl	8004608 <initpga>
	osDelay(500);
 8004fbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004fc0:	f00e fcc2 	bl	8013948 <osDelay>
	printf("initsplat: Pressure sensor\n\r");
 8004fc4:	4830      	ldr	r0, [pc, #192]	; (8005088 <initsplat+0xf4>)
 8004fc6:	f01e fa25 	bl	8023414 <iprintf>
	psensor = PNONE;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	602b      	str	r3, [r5, #0]
	if (initpressure3115() == HAL_OK) {	// non zero result means MPL3115 nogood
 8004fce:	f7ff fe15 	bl	8004bfc <initpressure3115>
 8004fd2:	b9d8      	cbnz	r0, 800500c <initsplat+0x78>
		printf("MPL3115A2 pressure sensor present\n\r");
 8004fd4:	482d      	ldr	r0, [pc, #180]	; (800508c <initsplat+0xf8>)
 8004fd6:	f01e fa1d 	bl	8023414 <iprintf>
		psensor = MPL3115A2;
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004fda:	4a2d      	ldr	r2, [pc, #180]	; (8005090 <initsplat+0xfc>)
		psensor = MPL3115A2;
 8004fdc:	2102      	movs	r1, #2
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004fde:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
		psensor = MPL3115A2;
 8004fe2:	6029      	str	r1, [r5, #0]
		statuspkt.bconf |= (MPL3115A2 << 3);
 8004fe4:	f043 0310 	orr.w	r3, r3, #16
 8004fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
			statuspkt.bconf |= (MPL115A2 << 3);
		} else {
			printf("NO pressure sensor present\n\r");
		}
	}
	osDelay(500);
 8004fec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004ff0:	f00e fcaa 	bl	8013948 <osDelay>

	if ((pcb == LIGHTNINGBOARD1) || (pcb == LIGHTNINGBOARD2)) {
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	3b15      	subs	r3, #21
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d91b      	bls.n	8005034 <initsplat+0xa0>
		osDelay(500);
		test_esp();
		osDelay(200);
	}

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005002:	4824      	ldr	r0, [pc, #144]	; (8005094 <initsplat+0x100>)
}
 8005004:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);		// inhibit the ESP - put it into reset
 8005008:	f005 b8ea 	b.w	800a1e0 <HAL_GPIO_WritePin>
		if (initpressure115() == HAL_OK) {
 800500c:	f7ff fcd0 	bl	80049b0 <initpressure115>
 8005010:	b960      	cbnz	r0, 800502c <initsplat+0x98>
			printf("MPL115A2 pressure sensor present\n\r");
 8005012:	4821      	ldr	r0, [pc, #132]	; (8005098 <initsplat+0x104>)
 8005014:	f01e f9fe 	bl	8023414 <iprintf>
			statuspkt.bconf |= (MPL115A2 << 3);
 8005018:	4a1d      	ldr	r2, [pc, #116]	; (8005090 <initsplat+0xfc>)
			psensor = MPL115A2;		// assume MPL115 fitted instead
 800501a:	2101      	movs	r1, #1
			statuspkt.bconf |= (MPL115A2 << 3);
 800501c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
			psensor = MPL115A2;		// assume MPL115 fitted instead
 8005020:	6029      	str	r1, [r5, #0]
			statuspkt.bconf |= (MPL115A2 << 3);
 8005022:	f043 0308 	orr.w	r3, r3, #8
 8005026:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800502a:	e7df      	b.n	8004fec <initsplat+0x58>
			printf("NO pressure sensor present\n\r");
 800502c:	481b      	ldr	r0, [pc, #108]	; (800509c <initsplat+0x108>)
 800502e:	f01e f9f1 	bl	8023414 <iprintf>
 8005032:	e7db      	b.n	8004fec <initsplat+0x58>
		huart6.Init.BaudRate = 115200;
 8005034:	481a      	ldr	r0, [pc, #104]	; (80050a0 <initsplat+0x10c>)
 8005036:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800503a:	6043      	str	r3, [r0, #4]
		if (HAL_UART_Init(&huart6) != HAL_OK)		// UART6 is ESP, was GPS on Splat1
 800503c:	f00c fa30 	bl	80114a0 <HAL_UART_Init>
 8005040:	b9b8      	cbnz	r0, 8005072 <initsplat+0xde>
		test_ds2485();
 8005042:	f7ff ff9b 	bl	8004f7c <test_ds2485>
		init_esp();
 8005046:	f7ff fec1 	bl	8004dcc <init_esp>
		osDelay(500);
 800504a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800504e:	f00e fc7b 	bl	8013948 <osDelay>
		test_esp();
 8005052:	f7ff fef3 	bl	8004e3c <test_esp>
		osDelay(200);
 8005056:	20c8      	movs	r0, #200	; 0xc8
 8005058:	f00e fc76 	bl	8013948 <osDelay>
 800505c:	e7ce      	b.n	8004ffc <initsplat+0x68>
		printf("Initsplat: Dual Mux\n\r");
 800505e:	4811      	ldr	r0, [pc, #68]	; (80050a4 <initsplat+0x110>)
 8005060:	f01e f9d8 	bl	8023414 <iprintf>
		initdualmux();
 8005064:	f7ff fb6e 	bl	8004744 <initdualmux>
		osDelay(500);
 8005068:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800506c:	f00e fc6c 	bl	8013948 <osDelay>
 8005070:	e79e      	b.n	8004fb0 <initsplat+0x1c>
			Error_Handler();
 8005072:	f7fd fe8d 	bl	8002d90 <Error_Handler>
 8005076:	e7e4      	b.n	8005042 <initsplat+0xae>
 8005078:	2001ae7c 	.word	0x2001ae7c
 800507c:	08029350 	.word	0x08029350
 8005080:	08029380 	.word	0x08029380
 8005084:	20001cc8 	.word	0x20001cc8
 8005088:	080293a4 	.word	0x080293a4
 800508c:	080293c4 	.word	0x080293c4
 8005090:	2001adc0 	.word	0x2001adc0
 8005094:	40021000 	.word	0x40021000
 8005098:	080293e8 	.word	0x080293e8
 800509c:	0802940c 	.word	0x0802940c
 80050a0:	2001b80c 	.word	0x2001b80c
 80050a4:	08029368 	.word	0x08029368

080050a8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80050a8:	4b16      	ldr	r3, [pc, #88]	; (8005104 <HAL_MspInit+0x5c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80050aa:	2200      	movs	r2, #0
 80050ac:	210f      	movs	r1, #15
 80050ae:	f06f 0001 	mvn.w	r0, #1
{
 80050b2:	b510      	push	{r4, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80050b4:	6c1c      	ldr	r4, [r3, #64]	; 0x40
{
 80050b6:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 80050b8:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80050bc:	641c      	str	r4, [r3, #64]	; 0x40
 80050be:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80050c0:	f004 5480 	and.w	r4, r4, #268435456	; 0x10000000
 80050c4:	9400      	str	r4, [sp, #0]
 80050c6:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050c8:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 80050ca:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80050ce:	645c      	str	r4, [r3, #68]	; 0x44
 80050d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050d6:	9301      	str	r3, [sp, #4]
 80050d8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80050da:	f002 fb09 	bl	80076f0 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 6, 0);
 80050de:	2200      	movs	r2, #0
 80050e0:	2106      	movs	r1, #6
 80050e2:	2005      	movs	r0, #5
 80050e4:	f002 fb04 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80050e8:	2005      	movs	r0, #5
 80050ea:	f002 fb4b 	bl	8007784 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 6, 0);
 80050ee:	2200      	movs	r2, #0
 80050f0:	2106      	movs	r1, #6
 80050f2:	2051      	movs	r0, #81	; 0x51
 80050f4:	f002 fafc 	bl	80076f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80050f8:	2051      	movs	r0, #81	; 0x51

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80050fa:	b002      	add	sp, #8
 80050fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8005100:	f002 bb40 	b.w	8007784 <HAL_NVIC_EnableIRQ>
 8005104:	40023800 	.word	0x40023800

08005108 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8005108:	4a4a      	ldr	r2, [pc, #296]	; (8005234 <HAL_ADC_MspInit+0x12c>)
 800510a:	6803      	ldr	r3, [r0, #0]
{
 800510c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hadc->Instance==ADC1)
 800510e:	4293      	cmp	r3, r2
{
 8005110:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005112:	f04f 0400 	mov.w	r4, #0
 8005116:	9408      	str	r4, [sp, #32]
 8005118:	9407      	str	r4, [sp, #28]
 800511a:	940b      	str	r4, [sp, #44]	; 0x2c
 800511c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8005120:	d007      	beq.n	8005132 <HAL_ADC_MspInit+0x2a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8005122:	4a45      	ldr	r2, [pc, #276]	; (8005238 <HAL_ADC_MspInit+0x130>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d046      	beq.n	80051b6 <HAL_ADC_MspInit+0xae>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 8005128:	4a44      	ldr	r2, [pc, #272]	; (800523c <HAL_ADC_MspInit+0x134>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d061      	beq.n	80051f2 <HAL_ADC_MspInit+0xea>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800512e:	b00d      	add	sp, #52	; 0x34
 8005130:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005132:	4b43      	ldr	r3, [pc, #268]	; (8005240 <HAL_ADC_MspInit+0x138>)
 8005134:	4605      	mov	r5, r0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005136:	2008      	movs	r0, #8
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005138:	2703      	movs	r7, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 800513a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800513c:	a907      	add	r1, sp, #28
    hdma_adc1.Instance = DMA2_Stream4;
 800513e:	4e41      	ldr	r6, [pc, #260]	; (8005244 <HAL_ADC_MspInit+0x13c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005144:	645a      	str	r2, [r3, #68]	; 0x44
 8005146:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005148:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800514c:	9201      	str	r2, [sp, #4]
 800514e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005150:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	631a      	str	r2, [r3, #48]	; 0x30
 8005158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800515a:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800515c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005160:	4839      	ldr	r0, [pc, #228]	; (8005248 <HAL_ADC_MspInit+0x140>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005162:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005164:	9302      	str	r3, [sp, #8]
 8005166:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005168:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800516a:	f004 fd8b 	bl	8009c84 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream4;
 800516e:	4a37      	ldr	r2, [pc, #220]	; (800524c <HAL_ADC_MspInit+0x144>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005170:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005174:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005178:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800517c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005180:	62b7      	str	r7, [r6, #40]	; 0x28
    hdma_adc1.Instance = DMA2_Stream4;
 8005182:	6032      	str	r2, [r6, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005184:	f44f 7780 	mov.w	r7, #256	; 0x100
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005188:	2204      	movs	r2, #4
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800518a:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 800518c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005190:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005192:	60b4      	str	r4, [r6, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005194:	60f4      	str	r4, [r6, #12]
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005196:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005198:	6272      	str	r2, [r6, #36]	; 0x24
    hdma_adc1.Init.MemBurst = DMA_MBURST_INC4;
 800519a:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800519c:	e9c6 c005 	strd	ip, r0, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80051a0:	4630      	mov	r0, r6
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80051a2:	e9c6 7107 	strd	r7, r1, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80051a6:	f002 fdb3 	bl	8007d10 <HAL_DMA_Init>
 80051aa:	2800      	cmp	r0, #0
 80051ac:	d13f      	bne.n	800522e <HAL_ADC_MspInit+0x126>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80051ae:	63ae      	str	r6, [r5, #56]	; 0x38
 80051b0:	63b5      	str	r5, [r6, #56]	; 0x38
}
 80051b2:	b00d      	add	sp, #52	; 0x34
 80051b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 80051b6:	4b22      	ldr	r3, [pc, #136]	; (8005240 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80051b8:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ba:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051bc:	2503      	movs	r5, #3
    __HAL_RCC_ADC2_CLK_ENABLE();
 80051be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051c0:	4821      	ldr	r0, [pc, #132]	; (8005248 <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 80051c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051c6:	645a      	str	r2, [r3, #68]	; 0x44
 80051c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ca:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80051ce:	9203      	str	r2, [sp, #12]
 80051d0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051d4:	f042 0201 	orr.w	r2, r2, #1
 80051d8:	631a      	str	r2, [r3, #48]	; 0x30
 80051da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051dc:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	9304      	str	r3, [sp, #16]
 80051e4:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051e6:	e9cd 6507 	strd	r6, r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ea:	f004 fd4b 	bl	8009c84 <HAL_GPIO_Init>
}
 80051ee:	b00d      	add	sp, #52	; 0x34
 80051f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC3_CLK_ENABLE();
 80051f2:	4b13      	ldr	r3, [pc, #76]	; (8005240 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80051f4:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051f6:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80051f8:	2503      	movs	r5, #3
    __HAL_RCC_ADC3_CLK_ENABLE();
 80051fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051fc:	4812      	ldr	r0, [pc, #72]	; (8005248 <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 80051fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005202:	645a      	str	r2, [r3, #68]	; 0x44
 8005204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005206:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 800520a:	9205      	str	r2, [sp, #20]
 800520c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800520e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005210:	f042 0201 	orr.w	r2, r2, #1
 8005214:	631a      	str	r2, [r3, #48]	; 0x30
 8005216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005218:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	9306      	str	r3, [sp, #24]
 8005220:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005222:	e9cd 6507 	strd	r6, r5, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005226:	f004 fd2d 	bl	8009c84 <HAL_GPIO_Init>
}
 800522a:	b00d      	add	sp, #52	; 0x34
 800522c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 800522e:	f7fd fdaf 	bl	8002d90 <Error_Handler>
 8005232:	e7bc      	b.n	80051ae <HAL_ADC_MspInit+0xa6>
 8005234:	40012000 	.word	0x40012000
 8005238:	40012100 	.word	0x40012100
 800523c:	40012200 	.word	0x40012200
 8005240:	40023800 	.word	0x40023800
 8005244:	2001b670 	.word	0x2001b670
 8005248:	40020000 	.word	0x40020000
 800524c:	40026470 	.word	0x40026470

08005250 <HAL_CRC_MspInit>:
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8005250:	4b09      	ldr	r3, [pc, #36]	; (8005278 <HAL_CRC_MspInit+0x28>)
 8005252:	6802      	ldr	r2, [r0, #0]
 8005254:	429a      	cmp	r2, r3
 8005256:	d000      	beq.n	800525a <HAL_CRC_MspInit+0xa>
 8005258:	4770      	bx	lr
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800525a:	f8d3 2830 	ldr.w	r2, [r3, #2096]	; 0x830
 800525e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
{
 8005262:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8005264:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005268:	631a      	str	r2, [r3, #48]	; 0x30
 800526a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005270:	9301      	str	r3, [sp, #4]
 8005272:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8005274:	b002      	add	sp, #8
 8005276:	4770      	bx	lr
 8005278:	40023000 	.word	0x40023000

0800527c <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC)
 800527c:	4b2b      	ldr	r3, [pc, #172]	; (800532c <HAL_DAC_MspInit+0xb0>)
 800527e:	6802      	ldr	r2, [r0, #0]
{
 8005280:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hdac->Instance==DAC)
 8005282:	429a      	cmp	r2, r3
{
 8005284:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005286:	f04f 0400 	mov.w	r4, #0
 800528a:	9404      	str	r4, [sp, #16]
 800528c:	9403      	str	r4, [sp, #12]
 800528e:	9407      	str	r4, [sp, #28]
 8005290:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC)
 8005294:	d001      	beq.n	800529a <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8005296:	b009      	add	sp, #36	; 0x24
 8005298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 800529a:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800529e:	4605      	mov	r5, r0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80052a0:	2010      	movs	r0, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80052a2:	2703      	movs	r7, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 80052a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052a6:	a903      	add	r1, sp, #12
    hdma_dac1.Instance = DMA1_Stream5;
 80052a8:	4e21      	ldr	r6, [pc, #132]	; (8005330 <HAL_DAC_MspInit+0xb4>)
    __HAL_RCC_DAC_CLK_ENABLE();
 80052aa:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80052ae:	641a      	str	r2, [r3, #64]	; 0x40
 80052b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052b2:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80052b6:	9201      	str	r2, [sp, #4]
 80052b8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052bc:	f042 0201 	orr.w	r2, r2, #1
 80052c0:	631a      	str	r2, [r3, #48]	; 0x30
 80052c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80052c4:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052c6:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ca:	481a      	ldr	r0, [pc, #104]	; (8005334 <HAL_DAC_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80052cc:	9704      	str	r7, [sp, #16]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80052ce:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052d2:	9302      	str	r3, [sp, #8]
 80052d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d6:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052d8:	f004 fcd4 	bl	8009c84 <HAL_GPIO_Init>
    hdma_dac1.Instance = DMA1_Stream5;
 80052dc:	4b16      	ldr	r3, [pc, #88]	; (8005338 <HAL_DAC_MspInit+0xbc>)
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80052de:	2040      	movs	r0, #64	; 0x40
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80052e0:	f04f 6c60 	mov.w	ip, #234881024	; 0xe000000
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80052e4:	2104      	movs	r1, #4
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 80052e6:	2202      	movs	r2, #2
    hdma_dac1.Instance = DMA1_Stream5;
 80052e8:	6033      	str	r3, [r6, #0]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 80052ea:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80052ee:	60f4      	str	r4, [r6, #12]
    hdma_dac1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80052f0:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80052f2:	6137      	str	r7, [r6, #16]
    hdma_dac1.Init.MemBurst = DMA_MBURST_INC4;
 80052f4:	62f3      	str	r3, [r6, #44]	; 0x2c
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80052f6:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80052fa:	4630      	mov	r0, r6
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052fc:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8005300:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_dac1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_3QUARTERSFULL;
 8005304:	e9c6 1209 	strd	r1, r2, [r6, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8005308:	f002 fd02 	bl	8007d10 <HAL_DMA_Init>
 800530c:	b958      	cbnz	r0, 8005326 <HAL_DAC_MspInit+0xaa>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 800530e:	2200      	movs	r2, #0
 8005310:	2106      	movs	r1, #6
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8005312:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8005314:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8005316:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8005318:	f002 f9ea 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800531c:	2036      	movs	r0, #54	; 0x36
 800531e:	f002 fa31 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8005322:	b009      	add	sp, #36	; 0x24
 8005324:	bdf0      	pop	{r4, r5, r6, r7, pc}
      Error_Handler();
 8005326:	f7fd fd33 	bl	8002d90 <Error_Handler>
 800532a:	e7f0      	b.n	800530e <HAL_DAC_MspInit+0x92>
 800532c:	40007400 	.word	0x40007400
 8005330:	2001b3c0 	.word	0x2001b3c0
 8005334:	40020000 	.word	0x40020000
 8005338:	40026088 	.word	0x40026088

0800533c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800533c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800533e:	2400      	movs	r4, #0
{
 8005340:	b0b0      	sub	sp, #192	; 0xc0
 8005342:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005344:	2290      	movs	r2, #144	; 0x90
 8005346:	4621      	mov	r1, r4
 8005348:	a80c      	add	r0, sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800534a:	940b      	str	r4, [sp, #44]	; 0x2c
 800534c:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8005350:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005354:	f01d f8ec 	bl	8022530 <memset>
  if(hi2c->Instance==I2C1)
 8005358:	682b      	ldr	r3, [r5, #0]
 800535a:	4a4c      	ldr	r2, [pc, #304]	; (800548c <HAL_I2C_MspInit+0x150>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d007      	beq.n	8005370 <HAL_I2C_MspInit+0x34>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 8005360:	4a4b      	ldr	r2, [pc, #300]	; (8005490 <HAL_I2C_MspInit+0x154>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d031      	beq.n	80053ca <HAL_I2C_MspInit+0x8e>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
  else if(hi2c->Instance==I2C4)
 8005366:	4a4b      	ldr	r2, [pc, #300]	; (8005494 <HAL_I2C_MspInit+0x158>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d059      	beq.n	8005420 <HAL_I2C_MspInit+0xe4>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 800536c:	b030      	add	sp, #192	; 0xc0
 800536e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005370:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005374:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005376:	9425      	str	r4, [sp, #148]	; 0x94
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005378:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800537a:	f006 ffa1 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 800537e:	2800      	cmp	r0, #0
 8005380:	d17a      	bne.n	8005478 <HAL_I2C_MspInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005382:	4c45      	ldr	r4, [pc, #276]	; (8005498 <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005384:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005386:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8005388:	f44f 7610 	mov.w	r6, #576	; 0x240
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800538c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800538e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005390:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005392:	f043 0302 	orr.w	r3, r3, #2
 8005396:	6323      	str	r3, [r4, #48]	; 0x30
 8005398:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800539a:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800539c:	2204      	movs	r2, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800539e:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80053a2:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053a4:	483d      	ldr	r0, [pc, #244]	; (800549c <HAL_I2C_MspInit+0x160>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053a6:	9301      	str	r3, [sp, #4]
 80053a8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80053aa:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80053ac:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053b0:	f004 fc68 	bl	8009c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80053b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80053ba:	6423      	str	r3, [r4, #64]	; 0x40
 80053bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053c2:	9302      	str	r3, [sp, #8]
 80053c4:	9b02      	ldr	r3, [sp, #8]
}
 80053c6:	b030      	add	sp, #192	; 0xc0
 80053c8:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80053ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053ce:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80053d0:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80053d2:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053d4:	f006 ff74 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 80053d8:	2800      	cmp	r0, #0
 80053da:	d150      	bne.n	800547e <HAL_I2C_MspInit+0x142>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80053dc:	4c2e      	ldr	r4, [pc, #184]	; (8005498 <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053de:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80053e0:	2203      	movs	r2, #3
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80053e2:	2601      	movs	r6, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80053e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80053e6:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80053e8:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80053ea:	f043 0320 	orr.w	r3, r3, #32
 80053ee:	6323      	str	r3, [r4, #48]	; 0x30
 80053f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053f2:	9008      	str	r0, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80053f4:	f003 0320 	and.w	r3, r3, #32
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80053f8:	4829      	ldr	r0, [pc, #164]	; (80054a0 <HAL_I2C_MspInit+0x164>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80053fa:	9207      	str	r2, [sp, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80053fc:	9303      	str	r3, [sp, #12]
 80053fe:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005400:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005402:	9609      	str	r6, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005404:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005406:	f004 fc3d 	bl	8009c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800540a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800540c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005410:	6423      	str	r3, [r4, #64]	; 0x40
 8005412:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005414:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005418:	9304      	str	r3, [sp, #16]
 800541a:	9b04      	ldr	r3, [sp, #16]
}
 800541c:	b030      	add	sp, #192	; 0xc0
 800541e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8005420:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005424:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8005426:	9428      	str	r4, [sp, #160]	; 0xa0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8005428:	930c      	str	r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800542a:	f006 ff49 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 800542e:	bb48      	cbnz	r0, 8005484 <HAL_I2C_MspInit+0x148>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005430:	4c19      	ldr	r4, [pc, #100]	; (8005498 <HAL_I2C_MspInit+0x15c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005432:	2212      	movs	r2, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005434:	2001      	movs	r0, #1
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005436:	f44f 4640 	mov.w	r6, #49152	; 0xc000
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800543a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800543c:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800543e:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005440:	f043 0320 	orr.w	r3, r3, #32
 8005444:	6323      	str	r3, [r4, #48]	; 0x30
 8005446:	6b23      	ldr	r3, [r4, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005448:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800544a:	2204      	movs	r2, #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800544c:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005450:	9009      	str	r0, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005452:	4813      	ldr	r0, [pc, #76]	; (80054a0 <HAL_I2C_MspInit+0x164>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005454:	9305      	str	r3, [sp, #20]
 8005456:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005458:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800545a:	e9cd 520a 	strd	r5, r2, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800545e:	f004 fc11 	bl	8009c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8005462:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005464:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005468:	6423      	str	r3, [r4, #64]	; 0x40
 800546a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800546c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005470:	9306      	str	r3, [sp, #24]
 8005472:	9b06      	ldr	r3, [sp, #24]
}
 8005474:	b030      	add	sp, #192	; 0xc0
 8005476:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005478:	f7fd fc8a 	bl	8002d90 <Error_Handler>
 800547c:	e781      	b.n	8005382 <HAL_I2C_MspInit+0x46>
      Error_Handler();
 800547e:	f7fd fc87 	bl	8002d90 <Error_Handler>
 8005482:	e7ab      	b.n	80053dc <HAL_I2C_MspInit+0xa0>
      Error_Handler();
 8005484:	f7fd fc84 	bl	8002d90 <Error_Handler>
 8005488:	e7d2      	b.n	8005430 <HAL_I2C_MspInit+0xf4>
 800548a:	bf00      	nop
 800548c:	40005400 	.word	0x40005400
 8005490:	40005800 	.word	0x40005800
 8005494:	40006000 	.word	0x40006000
 8005498:	40023800 	.word	0x40023800
 800549c:	40020400 	.word	0x40020400
 80054a0:	40021400 	.word	0x40021400

080054a4 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 80054a4:	4b08      	ldr	r3, [pc, #32]	; (80054c8 <HAL_RNG_MspInit+0x24>)
 80054a6:	6802      	ldr	r2, [r0, #0]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d000      	beq.n	80054ae <HAL_RNG_MspInit+0xa>
 80054ac:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80054ae:	4b07      	ldr	r3, [pc, #28]	; (80054cc <HAL_RNG_MspInit+0x28>)
{
 80054b0:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 80054b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054b8:	635a      	str	r2, [r3, #52]	; 0x34
 80054ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c0:	9301      	str	r3, [sp, #4]
 80054c2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80054c4:	b002      	add	sp, #8
 80054c6:	4770      	bx	lr
 80054c8:	50060800 	.word	0x50060800
 80054cc:	40023800 	.word	0x40023800

080054d0 <HAL_SPI_MspInit>:
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI2)
 80054d0:	4a57      	ldr	r2, [pc, #348]	; (8005630 <HAL_SPI_MspInit+0x160>)
 80054d2:	6803      	ldr	r3, [r0, #0]
{
 80054d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(hspi->Instance==SPI2)
 80054d8:	4293      	cmp	r3, r2
{
 80054da:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054dc:	f04f 0400 	mov.w	r4, #0
 80054e0:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 80054e4:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 80054e8:	940d      	str	r4, [sp, #52]	; 0x34
  if(hspi->Instance==SPI2)
 80054ea:	d008      	beq.n	80054fe <HAL_SPI_MspInit+0x2e>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80054ec:	4a51      	ldr	r2, [pc, #324]	; (8005634 <HAL_SPI_MspInit+0x164>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d03b      	beq.n	800556a <HAL_SPI_MspInit+0x9a>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 80054f2:	4a51      	ldr	r2, [pc, #324]	; (8005638 <HAL_SPI_MspInit+0x168>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d078      	beq.n	80055ea <HAL_SPI_MspInit+0x11a>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80054f8:	b00e      	add	sp, #56	; 0x38
 80054fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 80054fe:	4b4f      	ldr	r3, [pc, #316]	; (800563c <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005500:	200c      	movs	r0, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005502:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005504:	2601      	movs	r6, #1
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005506:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005508:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800550a:	a909      	add	r1, sp, #36	; 0x24
    __HAL_RCC_SPI2_CLK_ENABLE();
 800550c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005510:	641a      	str	r2, [r3, #64]	; 0x40
 8005512:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005514:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005518:	9201      	str	r2, [sp, #4]
 800551a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800551c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800551e:	f042 0204 	orr.w	r2, r2, #4
 8005522:	631a      	str	r2, [r3, #48]	; 0x30
 8005524:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005526:	f002 0204 	and.w	r2, r2, #4
 800552a:	9202      	str	r2, [sp, #8]
 800552c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800552e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005530:	f042 0208 	orr.w	r2, r2, #8
 8005534:	631a      	str	r2, [r3, #48]	; 0x30
 8005536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005538:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800553a:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800553e:	4840      	ldr	r0, [pc, #256]	; (8005640 <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005540:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005542:	9303      	str	r3, [sp, #12]
 8005544:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005546:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005548:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800554c:	f004 fb9a 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005550:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005552:	a909      	add	r1, sp, #36	; 0x24
 8005554:	483b      	ldr	r0, [pc, #236]	; (8005644 <HAL_SPI_MspInit+0x174>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005556:	970a      	str	r7, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005558:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800555a:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800555c:	e9cd 650c 	strd	r6, r5, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005560:	f004 fb90 	bl	8009c84 <HAL_GPIO_Init>
}
 8005564:	b00e      	add	sp, #56	; 0x38
 8005566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 800556a:	4b34      	ldr	r3, [pc, #208]	; (800563c <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800556c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800556e:	2004      	movs	r0, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005570:	2503      	movs	r5, #3
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005572:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005574:	2707      	movs	r7, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005576:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005578:	f04f 0806 	mov.w	r8, #6
    __HAL_RCC_SPI3_CLK_ENABLE();
 800557c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005580:	641a      	str	r2, [r3, #64]	; 0x40
 8005582:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005584:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8005588:	9204      	str	r2, [sp, #16]
 800558a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800558c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800558e:	4332      	orrs	r2, r6
 8005590:	631a      	str	r2, [r3, #48]	; 0x30
 8005592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005594:	4032      	ands	r2, r6
 8005596:	9205      	str	r2, [sp, #20]
 8005598:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800559a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800559c:	4302      	orrs	r2, r0
 800559e:	631a      	str	r2, [r3, #48]	; 0x30
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80055a2:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055a4:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055a6:	4828      	ldr	r0, [pc, #160]	; (8005648 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055a8:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80055aa:	9306      	str	r3, [sp, #24]
 80055ac:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055ae:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80055b0:	e9cd 570c 	strd	r5, r7, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055b4:	f004 fb66 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80055b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055bc:	a909      	add	r1, sp, #36	; 0x24
 80055be:	4820      	ldr	r0, [pc, #128]	; (8005640 <HAL_SPI_MspInit+0x170>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80055c0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c2:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80055c4:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055c8:	e9cd 450b 	strd	r4, r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055cc:	f004 fb5a 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80055d0:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055d2:	a909      	add	r1, sp, #36	; 0x24
 80055d4:	481c      	ldr	r0, [pc, #112]	; (8005648 <HAL_SPI_MspInit+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055d6:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055d8:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80055da:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80055dc:	e9cd 580c 	strd	r5, r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055e0:	f004 fb50 	bl	8009c84 <HAL_GPIO_Init>
}
 80055e4:	b00e      	add	sp, #56	; 0x38
 80055e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_SPI4_CLK_ENABLE();
 80055ea:	4b14      	ldr	r3, [pc, #80]	; (800563c <HAL_SPI_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80055ec:	2074      	movs	r0, #116	; 0x74
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80055ee:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055f0:	2602      	movs	r6, #2
    __HAL_RCC_SPI4_CLK_ENABLE();
 80055f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055f4:	2503      	movs	r5, #3
    __HAL_RCC_SPI4_CLK_ENABLE();
 80055f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055fa:	645a      	str	r2, [r3, #68]	; 0x44
 80055fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055fe:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005602:	9207      	str	r2, [sp, #28]
 8005604:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005608:	f042 0210 	orr.w	r2, r2, #16
 800560c:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800560e:	2205      	movs	r2, #5
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005612:	9009      	str	r0, [sp, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005614:	f003 0310 	and.w	r3, r3, #16
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005618:	480c      	ldr	r0, [pc, #48]	; (800564c <HAL_SPI_MspInit+0x17c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800561a:	940b      	str	r4, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800561c:	9308      	str	r3, [sp, #32]
 800561e:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005620:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8005622:	e9cd 520c 	strd	r5, r2, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005626:	f004 fb2d 	bl	8009c84 <HAL_GPIO_Init>
}
 800562a:	b00e      	add	sp, #56	; 0x38
 800562c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005630:	40003800 	.word	0x40003800
 8005634:	40003c00 	.word	0x40003c00
 8005638:	40013400 	.word	0x40013400
 800563c:	40023800 	.word	0x40023800
 8005640:	40020800 	.word	0x40020800
 8005644:	40020c00 	.word	0x40020c00
 8005648:	40020400 	.word	0x40020400
 800564c:	40021000 	.word	0x40021000

08005650 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8005650:	4a78      	ldr	r2, [pc, #480]	; (8005834 <HAL_TIM_Base_MspInit+0x1e4>)
 8005652:	6803      	ldr	r3, [r0, #0]
{
 8005654:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(htim_base->Instance==TIM1)
 8005658:	4293      	cmp	r3, r2
{
 800565a:	b091      	sub	sp, #68	; 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800565c:	f04f 0400 	mov.w	r4, #0
 8005660:	940c      	str	r4, [sp, #48]	; 0x30
 8005662:	940b      	str	r4, [sp, #44]	; 0x2c
 8005664:	940f      	str	r4, [sp, #60]	; 0x3c
 8005666:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  if(htim_base->Instance==TIM1)
 800566a:	d021      	beq.n	80056b0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 800566c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005670:	d058      	beq.n	8005724 <HAL_TIM_Base_MspInit+0xd4>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8005672:	4a71      	ldr	r2, [pc, #452]	; (8005838 <HAL_TIM_Base_MspInit+0x1e8>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d028      	beq.n	80056ca <HAL_TIM_Base_MspInit+0x7a>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8005678:	4a70      	ldr	r2, [pc, #448]	; (800583c <HAL_TIM_Base_MspInit+0x1ec>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d045      	beq.n	800570a <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 800567e:	4a70      	ldr	r2, [pc, #448]	; (8005840 <HAL_TIM_Base_MspInit+0x1f0>)
 8005680:	4293      	cmp	r3, r2
 8005682:	f000 80ad 	beq.w	80057e0 <HAL_TIM_Base_MspInit+0x190>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8005686:	4a6f      	ldr	r2, [pc, #444]	; (8005844 <HAL_TIM_Base_MspInit+0x1f4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	f000 80bc 	beq.w	8005806 <HAL_TIM_Base_MspInit+0x1b6>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 800568e:	4a6e      	ldr	r2, [pc, #440]	; (8005848 <HAL_TIM_Base_MspInit+0x1f8>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d02f      	beq.n	80056f4 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(htim_base->Instance==TIM14)
 8005694:	4a6d      	ldr	r2, [pc, #436]	; (800584c <HAL_TIM_Base_MspInit+0x1fc>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d114      	bne.n	80056c4 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800569a:	4b6d      	ldr	r3, [pc, #436]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
 800569c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800569e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056a2:	641a      	str	r2, [r3, #64]	; 0x40
 80056a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056aa:	930a      	str	r3, [sp, #40]	; 0x28
 80056ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80056ae:	e009      	b.n	80056c4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80056b0:	4b67      	ldr	r3, [pc, #412]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
 80056b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056b4:	f042 0201 	orr.w	r2, r2, #1
 80056b8:	645a      	str	r2, [r3, #68]	; 0x44
 80056ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	9301      	str	r3, [sp, #4]
 80056c2:	9b01      	ldr	r3, [sp, #4]
}
 80056c4:	b011      	add	sp, #68	; 0x44
 80056c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80056ca:	4b61      	ldr	r3, [pc, #388]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80056cc:	4622      	mov	r2, r4
 80056ce:	2106      	movs	r1, #6
 80056d0:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80056d2:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80056d4:	f044 0402 	orr.w	r4, r4, #2
 80056d8:	641c      	str	r4, [r3, #64]	; 0x40
 80056da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	9305      	str	r3, [sp, #20]
 80056e2:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80056e4:	f002 f804 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80056e8:	201d      	movs	r0, #29
 80056ea:	f002 f84b 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 80056ee:	b011      	add	sp, #68	; 0x44
 80056f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 80056f4:	4b56      	ldr	r3, [pc, #344]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
 80056f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056f8:	f042 0220 	orr.w	r2, r2, #32
 80056fc:	641a      	str	r2, [r3, #64]	; 0x40
 80056fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005700:	f003 0320 	and.w	r3, r3, #32
 8005704:	9309      	str	r3, [sp, #36]	; 0x24
 8005706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005708:	e7dc      	b.n	80056c4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800570a:	4b51      	ldr	r3, [pc, #324]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
 800570c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800570e:	f042 0204 	orr.w	r2, r2, #4
 8005712:	641a      	str	r2, [r3, #64]	; 0x40
 8005714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	9306      	str	r3, [sp, #24]
 800571c:	9b06      	ldr	r3, [sp, #24]
}
 800571e:	b011      	add	sp, #68	; 0x44
 8005720:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005724:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005728:	2701      	movs	r7, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800572a:	f04f 0802 	mov.w	r8, #2
 800572e:	4605      	mov	r5, r0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005730:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005732:	2020      	movs	r0, #32
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005734:	a90b      	add	r1, sp, #44	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005736:	f44f 6980 	mov.w	r9, #1024	; 0x400
    __HAL_RCC_TIM2_CLK_ENABLE();
 800573a:	433a      	orrs	r2, r7
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 800573c:	4e45      	ldr	r6, [pc, #276]	; (8005854 <HAL_TIM_Base_MspInit+0x204>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 800573e:	641a      	str	r2, [r3, #64]	; 0x40
 8005740:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005742:	403a      	ands	r2, r7
 8005744:	9202      	str	r2, [sp, #8]
 8005746:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800574a:	433a      	orrs	r2, r7
 800574c:	631a      	str	r2, [r3, #48]	; 0x30
 800574e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005750:	403a      	ands	r2, r7
 8005752:	9203      	str	r2, [sp, #12]
 8005754:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005758:	ea42 0208 	orr.w	r2, r2, r8
 800575c:	631a      	str	r2, [r3, #48]	; 0x30
 800575e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005760:	900b      	str	r0, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005762:	ea03 0308 	and.w	r3, r3, r8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005766:	483c      	ldr	r0, [pc, #240]	; (8005858 <HAL_TIM_Base_MspInit+0x208>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005768:	970f      	str	r7, [sp, #60]	; 0x3c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800576a:	9304      	str	r3, [sp, #16]
 800576c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800576e:	940d      	str	r4, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005770:	940e      	str	r4, [sp, #56]	; 0x38
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005772:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005776:	f004 fa85 	bl	8009c84 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800577a:	a90b      	add	r1, sp, #44	; 0x2c
 800577c:	4837      	ldr	r0, [pc, #220]	; (800585c <HAL_TIM_Base_MspInit+0x20c>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800577e:	970f      	str	r7, [sp, #60]	; 0x3c
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8005780:	f04f 67c0 	mov.w	r7, #100663296	; 0x6000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005784:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005788:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800578c:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005790:	f004 fa78 	bl	8009c84 <HAL_GPIO_Init>
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8005794:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8005860 <HAL_TIM_Base_MspInit+0x210>
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005798:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800579c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 80057a0:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 80057a4:	4630      	mov	r0, r6
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80057a6:	f8c6 9010 	str.w	r9, [r6, #16]
    hdma_tim2_up_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057aa:	60b4      	str	r4, [r6, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80057ac:	60f4      	str	r4, [r6, #12]
    hdma_tim2_up_ch3.Init.Mode = DMA_CIRCULAR;
 80057ae:	61f3      	str	r3, [r6, #28]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057b0:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 80057b4:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80057b8:	e9c6 1205 	strd	r1, r2, [r6, #20]
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 80057bc:	f002 faa8 	bl	8007d10 <HAL_DMA_Init>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	d133      	bne.n	800582c <HAL_TIM_Base_MspInit+0x1dc>
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80057c4:	2200      	movs	r2, #0
 80057c6:	2106      	movs	r1, #6
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 80057c8:	622e      	str	r6, [r5, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80057ca:	201c      	movs	r0, #28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 80057cc:	62ee      	str	r6, [r5, #44]	; 0x2c
 80057ce:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80057d0:	f001 ff8e 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80057d4:	201c      	movs	r0, #28
 80057d6:	f001 ffd5 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 80057da:	b011      	add	sp, #68	; 0x44
 80057dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM5_CLK_ENABLE();
 80057e0:	4b1b      	ldr	r3, [pc, #108]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80057e2:	4622      	mov	r2, r4
 80057e4:	2105      	movs	r1, #5
 80057e6:	2032      	movs	r0, #50	; 0x32
    __HAL_RCC_TIM5_CLK_ENABLE();
 80057e8:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 80057ea:	f044 0408 	orr.w	r4, r4, #8
 80057ee:	641c      	str	r4, [r3, #64]	; 0x40
 80057f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f2:	f003 0308 	and.w	r3, r3, #8
 80057f6:	9307      	str	r3, [sp, #28]
 80057f8:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80057fa:	f001 ff79 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80057fe:	2032      	movs	r0, #50	; 0x32
 8005800:	f001 ffc0 	bl	8007784 <HAL_NVIC_EnableIRQ>
 8005804:	e75e      	b.n	80056c4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005806:	4b12      	ldr	r3, [pc, #72]	; (8005850 <HAL_TIM_Base_MspInit+0x200>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8005808:	4622      	mov	r2, r4
 800580a:	2106      	movs	r1, #6
 800580c:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 800580e:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8005810:	f044 0410 	orr.w	r4, r4, #16
 8005814:	641c      	str	r4, [r3, #64]	; 0x40
 8005816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005818:	f003 0310 	and.w	r3, r3, #16
 800581c:	9308      	str	r3, [sp, #32]
 800581e:	9b08      	ldr	r3, [sp, #32]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8005820:	f001 ff66 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005824:	2036      	movs	r0, #54	; 0x36
 8005826:	f001 ffad 	bl	8007784 <HAL_NVIC_EnableIRQ>
 800582a:	e74b      	b.n	80056c4 <HAL_TIM_Base_MspInit+0x74>
      Error_Handler();
 800582c:	f7fd fab0 	bl	8002d90 <Error_Handler>
 8005830:	e7c8      	b.n	80057c4 <HAL_TIM_Base_MspInit+0x174>
 8005832:	bf00      	nop
 8005834:	40010000 	.word	0x40010000
 8005838:	40000400 	.word	0x40000400
 800583c:	40000800 	.word	0x40000800
 8005840:	40000c00 	.word	0x40000c00
 8005844:	40001000 	.word	0x40001000
 8005848:	40001400 	.word	0x40001400
 800584c:	40002000 	.word	0x40002000
 8005850:	40023800 	.word	0x40023800
 8005854:	2001b2b0 	.word	0x2001b2b0
 8005858:	40020000 	.word	0x40020000
 800585c:	40020400 	.word	0x40020400
 8005860:	40026028 	.word	0x40026028

08005864 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM3)
 8005864:	491e      	ldr	r1, [pc, #120]	; (80058e0 <HAL_TIM_MspPostInit+0x7c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005866:	2300      	movs	r3, #0
  if(htim->Instance==TIM3)
 8005868:	6802      	ldr	r2, [r0, #0]
{
 800586a:	b570      	push	{r4, r5, r6, lr}
  if(htim->Instance==TIM3)
 800586c:	428a      	cmp	r2, r1
{
 800586e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005870:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8005874:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005878:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM3)
 800587a:	d004      	beq.n	8005886 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(htim->Instance==TIM4)
 800587c:	4919      	ldr	r1, [pc, #100]	; (80058e4 <HAL_TIM_MspPostInit+0x80>)
 800587e:	428a      	cmp	r2, r1
 8005880:	d018      	beq.n	80058b4 <HAL_TIM_MspPostInit+0x50>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005882:	b008      	add	sp, #32
 8005884:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005886:	4a18      	ldr	r2, [pc, #96]	; (80058e8 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005888:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800588a:	2680      	movs	r6, #128	; 0x80
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800588c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800588e:	6b14      	ldr	r4, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005890:	4816      	ldr	r0, [pc, #88]	; (80058ec <HAL_TIM_MspPostInit+0x88>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005892:	f044 0404 	orr.w	r4, r4, #4
 8005896:	6314      	str	r4, [r2, #48]	; 0x30
 8005898:	6b12      	ldr	r2, [r2, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800589a:	9305      	str	r3, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800589c:	f002 0204 	and.w	r2, r2, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80058a2:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058a4:	9201      	str	r2, [sp, #4]
 80058a6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058a8:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80058aa:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058ac:	f004 f9ea 	bl	8009c84 <HAL_GPIO_Init>
}
 80058b0:	b008      	add	sp, #32
 80058b2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058b4:	4a0c      	ldr	r2, [pc, #48]	; (80058e8 <HAL_TIM_MspPostInit+0x84>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058b6:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80058b8:	f44f 7680 	mov.w	r6, #256	; 0x100
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058bc:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058be:	6b14      	ldr	r4, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058c0:	480b      	ldr	r0, [pc, #44]	; (80058f0 <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058c2:	432c      	orrs	r4, r5
 80058c4:	6314      	str	r4, [r2, #48]	; 0x30
 80058c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c8:	9305      	str	r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058ca:	402a      	ands	r2, r5
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058cc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80058ce:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058d0:	9202      	str	r2, [sp, #8]
 80058d2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058d4:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80058d6:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058d8:	f004 f9d4 	bl	8009c84 <HAL_GPIO_Init>
}
 80058dc:	b008      	add	sp, #32
 80058de:	bd70      	pop	{r4, r5, r6, pc}
 80058e0:	40000400 	.word	0x40000400
 80058e4:	40000800 	.word	0x40000800
 80058e8:	40023800 	.word	0x40023800
 80058ec:	40020800 	.word	0x40020800
 80058f0:	40020400 	.word	0x40020400

080058f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80058f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058f8:	2400      	movs	r4, #0
{
 80058fa:	b0bd      	sub	sp, #244	; 0xf4
 80058fc:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80058fe:	2290      	movs	r2, #144	; 0x90
 8005900:	4621      	mov	r1, r4
 8005902:	a818      	add	r0, sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005904:	9417      	str	r4, [sp, #92]	; 0x5c
 8005906:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 800590a:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800590e:	f01c fe0f 	bl	8022530 <memset>
  if(huart->Instance==UART4)
 8005912:	682b      	ldr	r3, [r5, #0]
 8005914:	4aa5      	ldr	r2, [pc, #660]	; (8005bac <HAL_UART_MspInit+0x2b8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d074      	beq.n	8005a04 <HAL_UART_MspInit+0x110>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART5)
 800591a:	4aa5      	ldr	r2, [pc, #660]	; (8005bb0 <HAL_UART_MspInit+0x2bc>)
 800591c:	4293      	cmp	r3, r2
 800591e:	f000 80c6 	beq.w	8005aae <HAL_UART_MspInit+0x1ba>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==UART7)
 8005922:	4aa4      	ldr	r2, [pc, #656]	; (8005bb4 <HAL_UART_MspInit+0x2c0>)
 8005924:	4293      	cmp	r3, r2
 8005926:	f000 8165 	beq.w	8005bf4 <HAL_UART_MspInit+0x300>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 800592a:	4aa3      	ldr	r2, [pc, #652]	; (8005bb8 <HAL_UART_MspInit+0x2c4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00e      	beq.n	800594e <HAL_UART_MspInit+0x5a>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8005930:	4aa2      	ldr	r2, [pc, #648]	; (8005bbc <HAL_UART_MspInit+0x2c8>)
 8005932:	4293      	cmp	r3, r2
 8005934:	f000 8196 	beq.w	8005c64 <HAL_UART_MspInit+0x370>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8005938:	4aa1      	ldr	r2, [pc, #644]	; (8005bc0 <HAL_UART_MspInit+0x2cc>)
 800593a:	4293      	cmp	r3, r2
 800593c:	f000 81bd 	beq.w	8005cba <HAL_UART_MspInit+0x3c6>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8005940:	4aa0      	ldr	r2, [pc, #640]	; (8005bc4 <HAL_UART_MspInit+0x2d0>)
 8005942:	4293      	cmp	r3, r2
 8005944:	f000 81e9 	beq.w	8005d1a <HAL_UART_MspInit+0x426>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005948:	b03d      	add	sp, #244	; 0xf4
 800594a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 800594e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005952:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 8005954:	9430      	str	r4, [sp, #192]	; 0xc0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8005956:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005958:	f006 fcb2 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 800595c:	2800      	cmp	r0, #0
 800595e:	f040 826d 	bne.w	8005e3c <HAL_UART_MspInit+0x548>
    __HAL_RCC_UART8_CLK_ENABLE();
 8005962:	4b99      	ldr	r3, [pc, #612]	; (8005bc8 <HAL_UART_MspInit+0x2d4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005964:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005966:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8005968:	f04f 0808 	mov.w	r8, #8
    __HAL_RCC_UART8_CLK_ENABLE();
 800596c:	6c18      	ldr	r0, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800596e:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005970:	a913      	add	r1, sp, #76	; 0x4c
    hdma_uart8_rx.Instance = DMA1_Stream6;
 8005972:	4c96      	ldr	r4, [pc, #600]	; (8005bcc <HAL_UART_MspInit+0x2d8>)
    __HAL_RCC_UART8_CLK_ENABLE();
 8005974:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005978:	6418      	str	r0, [r3, #64]	; 0x40
 800597a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800597c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005980:	900a      	str	r0, [sp, #40]	; 0x28
 8005982:	980a      	ldr	r0, [sp, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005984:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005986:	f040 0010 	orr.w	r0, r0, #16
 800598a:	6318      	str	r0, [r3, #48]	; 0x30
 800598c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800598e:	4890      	ldr	r0, [pc, #576]	; (8005bd0 <HAL_UART_MspInit+0x2dc>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005990:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005994:	9213      	str	r2, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005996:	9714      	str	r7, [sp, #80]	; 0x50
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005998:	930b      	str	r3, [sp, #44]	; 0x2c
 800599a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800599c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80059a0:	e9cd 2215 	strd	r2, r2, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80059a4:	f004 f96e 	bl	8009c84 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80059a8:	a913      	add	r1, sp, #76	; 0x4c
 80059aa:	4889      	ldr	r0, [pc, #548]	; (8005bd0 <HAL_UART_MspInit+0x2dc>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059ac:	9615      	str	r6, [sp, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059ae:	e9cd 7713 	strd	r7, r7, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80059b2:	e9cd 7816 	strd	r7, r8, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80059b6:	f004 f965 	bl	8009c84 <HAL_GPIO_Init>
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 80059ba:	f04f 6720 	mov.w	r7, #167772160	; 0xa000000
    hdma_uart8_rx.Instance = DMA1_Stream6;
 80059be:	f8df c230 	ldr.w	ip, [pc, #560]	; 8005bf0 <HAL_UART_MspInit+0x2fc>
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 80059c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_uart8_rx.Init.Mode = DMA_CIRCULAR;
 80059c6:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80059ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 80059ce:	4620      	mov	r0, r4
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80059d0:	60a6      	str	r6, [r4, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059d2:	60e6      	str	r6, [r4, #12]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80059d4:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 80059d6:	6121      	str	r1, [r4, #16]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059d8:	e9c4 6605 	strd	r6, r6, [r4, #20]
    hdma_uart8_rx.Init.Channel = DMA_CHANNEL_5;
 80059dc:	e9c4 c700 	strd	ip, r7, [r4]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80059e0:	e9c4 2307 	strd	r2, r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 80059e4:	f002 f994 	bl	8007d10 <HAL_DMA_Init>
 80059e8:	2800      	cmp	r0, #0
 80059ea:	f040 822a 	bne.w	8005e42 <HAL_UART_MspInit+0x54e>
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 80059ee:	2200      	movs	r2, #0
 80059f0:	2103      	movs	r1, #3
 80059f2:	2053      	movs	r0, #83	; 0x53
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 80059f4:	672c      	str	r4, [r5, #112]	; 0x70
 80059f6:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 3, 0);
 80059f8:	f001 fe7a 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 80059fc:	2053      	movs	r0, #83	; 0x53
 80059fe:	f001 fec1 	bl	8007784 <HAL_NVIC_EnableIRQ>
 8005a02:	e7a1      	b.n	8005948 <HAL_UART_MspInit+0x54>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005a04:	f44f 7300 	mov.w	r3, #512	; 0x200
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a08:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005a0a:	942c      	str	r4, [sp, #176]	; 0xb0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005a0c:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a0e:	f006 fc57 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8005a12:	2800      	cmp	r0, #0
 8005a14:	f040 817e 	bne.w	8005d14 <HAL_UART_MspInit+0x420>
    __HAL_RCC_UART4_CLK_ENABLE();
 8005a18:	4b6b      	ldr	r3, [pc, #428]	; (8005bc8 <HAL_UART_MspInit+0x2d4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a1a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8005a1c:	f248 0001 	movw	r0, #32769	; 0x8001
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a20:	2600      	movs	r6, #0
    __HAL_RCC_UART4_CLK_ENABLE();
 8005a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a24:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005a26:	2408      	movs	r4, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a28:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_UART4_CLK_ENABLE();
 8005a2a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005a2e:	641a      	str	r2, [r3, #64]	; 0x40
 8005a30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a32:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8005a36:	9201      	str	r2, [sp, #4]
 8005a38:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a3c:	f042 0201 	orr.w	r2, r2, #1
 8005a40:	631a      	str	r2, [r3, #48]	; 0x30
 8005a42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a44:	f002 0201 	and.w	r2, r2, #1
 8005a48:	9202      	str	r2, [sp, #8]
 8005a4a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a4e:	433a      	orrs	r2, r7
 8005a50:	631a      	str	r2, [r3, #48]	; 0x30
 8005a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a54:	403a      	ands	r2, r7
 8005a56:	9203      	str	r2, [sp, #12]
 8005a58:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a5c:	f042 0204 	orr.w	r2, r2, #4
 8005a60:	631a      	str	r2, [r3, #48]	; 0x30
 8005a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8005a64:	9013      	str	r0, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a66:	f003 0304 	and.w	r3, r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a6a:	485a      	ldr	r0, [pc, #360]	; (8005bd4 <HAL_UART_MspInit+0x2e0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a6c:	9714      	str	r7, [sp, #80]	; 0x50
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a6e:	9304      	str	r3, [sp, #16]
 8005a70:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005a72:	9417      	str	r4, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a74:	e9cd 6515 	strd	r6, r5, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a78:	f004 f904 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005a7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a80:	a913      	add	r1, sp, #76	; 0x4c
 8005a82:	4855      	ldr	r0, [pc, #340]	; (8005bd8 <HAL_UART_MspInit+0x2e4>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005a84:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a86:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005a8a:	e9cd 5416 	strd	r5, r4, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a8e:	f004 f8f9 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005a92:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a96:	a913      	add	r1, sp, #76	; 0x4c
 8005a98:	4850      	ldr	r0, [pc, #320]	; (8005bdc <HAL_UART_MspInit+0x2e8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005a9a:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a9c:	e9cd 7614 	strd	r7, r6, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005aa0:	e9cd 5416 	strd	r5, r4, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005aa4:	f004 f8ee 	bl	8009c84 <HAL_GPIO_Init>
}
 8005aa8:	b03d      	add	sp, #244	; 0xf4
 8005aaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8005aae:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ab2:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8005ab4:	942d      	str	r4, [sp, #180]	; 0xb4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8005ab6:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ab8:	f006 fc02 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	f040 81b7 	bne.w	8005e30 <HAL_UART_MspInit+0x53c>
    __HAL_RCC_UART5_CLK_ENABLE();
 8005ac2:	4b41      	ldr	r3, [pc, #260]	; (8005bc8 <HAL_UART_MspInit+0x2d4>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ac4:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ac6:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005ac8:	f44f 5980 	mov.w	r9, #4096	; 0x1000
    __HAL_RCC_UART5_CLK_ENABLE();
 8005acc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ace:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005ad0:	f04f 0808 	mov.w	r8, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ad4:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_UART5_CLK_ENABLE();
 8005ad6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ada:	483f      	ldr	r0, [pc, #252]	; (8005bd8 <HAL_UART_MspInit+0x2e4>)
    __HAL_RCC_UART5_CLK_ENABLE();
 8005adc:	641a      	str	r2, [r3, #64]	; 0x40
 8005ade:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ae0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005ae4:	9205      	str	r2, [sp, #20]
 8005ae6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aea:	433a      	orrs	r2, r7
 8005aec:	631a      	str	r2, [r3, #48]	; 0x30
 8005aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005af0:	403a      	ands	r2, r7
 8005af2:	9206      	str	r2, [sp, #24]
 8005af4:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005af6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005af8:	f042 0204 	orr.w	r2, r2, #4
 8005afc:	631a      	str	r2, [r3, #48]	; 0x30
 8005afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005b00:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b04:	f003 0304 	and.w	r3, r3, #4
 8005b08:	9307      	str	r3, [sp, #28]
 8005b0a:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b0c:	e9cd 7414 	strd	r7, r4, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005b10:	e9cd 6816 	strd	r6, r8, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b14:	f004 f8b6 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b18:	2301      	movs	r3, #1
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8005b1a:	4e31      	ldr	r6, [pc, #196]	; (8005be0 <HAL_UART_MspInit+0x2ec>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b1c:	a913      	add	r1, sp, #76	; 0x4c
 8005b1e:	482f      	ldr	r0, [pc, #188]	; (8005bdc <HAL_UART_MspInit+0x2e8>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b20:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b22:	e9cd 9713 	strd	r9, r7, [sp, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005b26:	e9cd 7816 	strd	r7, r8, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b2a:	f004 f8ab 	bl	8009c84 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8005b2e:	4f2d      	ldr	r7, [pc, #180]	; (8005be4 <HAL_UART_MspInit+0x2f0>)
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8005b30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b34:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8005b38:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8005b3c:	4630      	mov	r0, r6
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b3e:	6132      	str	r2, [r6, #16]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8005b40:	61f3      	str	r3, [r6, #28]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b42:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b46:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b4a:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8005b4e:	e9c6 7100 	strd	r7, r1, [r6]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8005b52:	f002 f8dd 	bl	8007d10 <HAL_DMA_Init>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	f040 8167 	bne.w	8005e2a <HAL_UART_MspInit+0x536>
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8005b5c:	4c22      	ldr	r4, [pc, #136]	; (8005be8 <HAL_UART_MspInit+0x2f4>)
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b5e:	2300      	movs	r3, #0
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8005b60:	4822      	ldr	r0, [pc, #136]	; (8005bec <HAL_UART_MspInit+0x2f8>)
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8005b62:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b66:	2140      	movs	r1, #64	; 0x40
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b68:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8005b6c:	6020      	str	r0, [r4, #0]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8005b6e:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8005b70:	672e      	str	r6, [r5, #112]	; 0x70
 8005b72:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b74:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b76:	e9c4 7101 	strd	r7, r1, [r4, #4]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b7a:	e9c4 3203 	strd	r3, r2, [r4, #12]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b7e:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005b82:	e9c4 3307 	strd	r3, r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8005b86:	f002 f8c3 	bl	8007d10 <HAL_DMA_Init>
 8005b8a:	2800      	cmp	r0, #0
 8005b8c:	f040 814a 	bne.w	8005e24 <HAL_UART_MspInit+0x530>
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8005b90:	2200      	movs	r2, #0
 8005b92:	2107      	movs	r1, #7
 8005b94:	2035      	movs	r0, #53	; 0x35
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8005b96:	66ec      	str	r4, [r5, #108]	; 0x6c
 8005b98:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 7, 0);
 8005b9a:	f001 fda9 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8005b9e:	2035      	movs	r0, #53	; 0x35
 8005ba0:	f001 fdf0 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8005ba4:	b03d      	add	sp, #244	; 0xf4
 8005ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005baa:	bf00      	nop
 8005bac:	40004c00 	.word	0x40004c00
 8005bb0:	40005000 	.word	0x40005000
 8005bb4:	40007800 	.word	0x40007800
 8005bb8:	40007c00 	.word	0x40007c00
 8005bbc:	40004400 	.word	0x40004400
 8005bc0:	40004800 	.word	0x40004800
 8005bc4:	40011400 	.word	0x40011400
 8005bc8:	40023800 	.word	0x40023800
 8005bcc:	2001b594 	.word	0x2001b594
 8005bd0:	40021000 	.word	0x40021000
 8005bd4:	40020000 	.word	0x40020000
 8005bd8:	40020400 	.word	0x40020400
 8005bdc:	40020800 	.word	0x40020800
 8005be0:	2001b9e8 	.word	0x2001b9e8
 8005be4:	40026010 	.word	0x40026010
 8005be8:	2001bae4 	.word	0x2001bae4
 8005bec:	400260b8 	.word	0x400260b8
 8005bf0:	400260a0 	.word	0x400260a0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005bf4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005bf8:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8005bfa:	942f      	str	r4, [sp, #188]	; 0xbc
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005bfc:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005bfe:	f006 fb5f 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8005c02:	2800      	cmp	r0, #0
 8005c04:	f040 8117 	bne.w	8005e36 <HAL_UART_MspInit+0x542>
    __HAL_RCC_UART7_CLK_ENABLE();
 8005c08:	4b91      	ldr	r3, [pc, #580]	; (8005e50 <HAL_UART_MspInit+0x55c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c0a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005c0c:	2140      	movs	r1, #64	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0e:	2000      	movs	r0, #0
    __HAL_RCC_UART7_CLK_ENABLE();
 8005c10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005c12:	2401      	movs	r4, #1
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005c14:	2508      	movs	r5, #8
    __HAL_RCC_UART7_CLK_ENABLE();
 8005c16:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005c1a:	641a      	str	r2, [r3, #64]	; 0x40
 8005c1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c1e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005c22:	9208      	str	r2, [sp, #32]
 8005c24:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c28:	f042 0220 	orr.w	r2, r2, #32
 8005c2c:	631a      	str	r2, [r3, #48]	; 0x30
 8005c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005c30:	9113      	str	r1, [sp, #76]	; 0x4c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005c32:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c34:	f003 0320 	and.w	r3, r3, #32
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c38:	e9cd 6014 	strd	r6, r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c3c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005c3e:	4885      	ldr	r0, [pc, #532]	; (8005e54 <HAL_UART_MspInit+0x560>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005c42:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005c46:	f004 f81d 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005c4a:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005c4c:	a913      	add	r1, sp, #76	; 0x4c
 8005c4e:	4881      	ldr	r0, [pc, #516]	; (8005e54 <HAL_UART_MspInit+0x560>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005c50:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c52:	e9cd 6414 	strd	r6, r4, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005c56:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005c5a:	f004 f813 	bl	8009c84 <HAL_GPIO_Init>
}
 8005c5e:	b03d      	add	sp, #244	; 0xf4
 8005c60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c64:	2380      	movs	r3, #128	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c66:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005c68:	942a      	str	r4, [sp, #168]	; 0xa8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c6a:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c6c:	f006 fb28 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	f040 80e9 	bne.w	8005e48 <HAL_UART_MspInit+0x554>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c76:	4b76      	ldr	r3, [pc, #472]	; (8005e50 <HAL_UART_MspInit+0x55c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c78:	2002      	movs	r0, #2
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005c7a:	2670      	movs	r6, #112	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c7c:	2500      	movs	r5, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c80:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005c82:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c84:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005c88:	641a      	str	r2, [r3, #64]	; 0x40
 8005c8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c8c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005c90:	920c      	str	r2, [sp, #48]	; 0x30
 8005c92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c96:	f042 0208 	orr.w	r2, r2, #8
 8005c9a:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c9c:	2207      	movs	r2, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ca0:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ca2:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ca6:	486c      	ldr	r0, [pc, #432]	; (8005e58 <HAL_UART_MspInit+0x564>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005ca8:	9613      	str	r6, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005caa:	930d      	str	r3, [sp, #52]	; 0x34
 8005cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005cae:	9217      	str	r2, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cb0:	e9cd 5415 	strd	r5, r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005cb4:	f003 ffe6 	bl	8009c84 <HAL_GPIO_Init>
 8005cb8:	e646      	b.n	8005948 <HAL_UART_MspInit+0x54>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005cba:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005cbe:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005cc0:	942b      	str	r4, [sp, #172]	; 0xac
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005cc2:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005cc4:	f006 fafc 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	f040 809f 	bne.w	8005e0c <HAL_UART_MspInit+0x518>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005cce:	4b60      	ldr	r3, [pc, #384]	; (8005e50 <HAL_UART_MspInit+0x55c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005cd0:	2012      	movs	r0, #18
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8005cd2:	f44f 7640 	mov.w	r6, #768	; 0x300
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cd6:	2500      	movs	r5, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8005cd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cda:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005cdc:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART3_CLK_ENABLE();
 8005cde:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005ce2:	641a      	str	r2, [r3, #64]	; 0x40
 8005ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ce6:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8005cea:	920e      	str	r2, [sp, #56]	; 0x38
 8005cec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005cee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cf0:	f042 0208 	orr.w	r2, r2, #8
 8005cf4:	631a      	str	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005cf6:	2207      	movs	r2, #7
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005cfa:	9014      	str	r0, [sp, #80]	; 0x50
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005cfc:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d00:	4855      	ldr	r0, [pc, #340]	; (8005e58 <HAL_UART_MspInit+0x564>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8005d02:	9613      	str	r6, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d04:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005d08:	9217      	str	r2, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d0a:	e9cd 5415 	strd	r5, r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d0e:	f003 ffb9 	bl	8009c84 <HAL_GPIO_Init>
 8005d12:	e619      	b.n	8005948 <HAL_UART_MspInit+0x54>
      Error_Handler();
 8005d14:	f7fd f83c 	bl	8002d90 <Error_Handler>
 8005d18:	e67e      	b.n	8005a18 <HAL_UART_MspInit+0x124>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005d1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d1e:	a818      	add	r0, sp, #96	; 0x60
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8005d20:	942e      	str	r4, [sp, #184]	; 0xb8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005d22:	9318      	str	r3, [sp, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d24:	f006 facc 	bl	800c2c0 <HAL_RCCEx_PeriphCLKConfig>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	d178      	bne.n	8005e1e <HAL_UART_MspInit+0x52a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d2c:	4b48      	ldr	r3, [pc, #288]	; (8005e50 <HAL_UART_MspInit+0x55c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005d2e:	2040      	movs	r0, #64	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d30:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d32:	2602      	movs	r6, #2
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005d36:	2708      	movs	r7, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d38:	a913      	add	r1, sp, #76	; 0x4c
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d3a:	f042 0220 	orr.w	r2, r2, #32
 8005d3e:	645a      	str	r2, [r3, #68]	; 0x44
 8005d40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d42:	f002 0220 	and.w	r2, r2, #32
 8005d46:	9210      	str	r2, [sp, #64]	; 0x40
 8005d48:	9a10      	ldr	r2, [sp, #64]	; 0x40
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d4c:	f042 0204 	orr.w	r2, r2, #4
 8005d50:	631a      	str	r2, [r3, #48]	; 0x30
 8005d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d54:	f002 0204 	and.w	r2, r2, #4
 8005d58:	9211      	str	r2, [sp, #68]	; 0x44
 8005d5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005d5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d5e:	4302      	orrs	r2, r0
 8005d60:	631a      	str	r2, [r3, #48]	; 0x30
 8005d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005d64:	9013      	str	r0, [sp, #76]	; 0x4c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005d66:	4003      	ands	r3, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d68:	483c      	ldr	r0, [pc, #240]	; (8005e5c <HAL_UART_MspInit+0x568>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d6a:	9614      	str	r6, [sp, #80]	; 0x50
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005d6c:	9312      	str	r3, [sp, #72]	; 0x48
 8005d6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005d70:	9717      	str	r7, [sp, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d72:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d76:	f003 ff85 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005d7a:	f44f 7200 	mov.w	r2, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d7e:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005d80:	a913      	add	r1, sp, #76	; 0x4c
 8005d82:	4837      	ldr	r0, [pc, #220]	; (8005e60 <HAL_UART_MspInit+0x56c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d84:	9614      	str	r6, [sp, #80]	; 0x50
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005d86:	4e37      	ldr	r6, [pc, #220]	; (8005e64 <HAL_UART_MspInit+0x570>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005d88:	9213      	str	r2, [sp, #76]	; 0x4c
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d8a:	9315      	str	r3, [sp, #84]	; 0x54
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005d8c:	e9cd 4716 	strd	r4, r7, [sp, #88]	; 0x58
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005d90:	f003 ff78 	bl	8009c84 <HAL_GPIO_Init>
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005d94:	f04f 6720 	mov.w	r7, #167772160	; 0xa000000
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8005d98:	f8df c0d4 	ldr.w	ip, [pc, #212]	; 8005e70 <HAL_UART_MspInit+0x57c>
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005d9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005da0:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005da4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005da8:	4630      	mov	r0, r6
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005daa:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005dac:	6131      	str	r1, [r6, #16]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005dae:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005db2:	e9c6 4405 	strd	r4, r4, [r6, #20]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8005db6:	e9c6 c700 	strd	ip, r7, [r6]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005dba:	e9c6 2307 	strd	r2, r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005dbe:	f001 ffa7 	bl	8007d10 <HAL_DMA_Init>
 8005dc2:	bb48      	cbnz	r0, 8005e18 <HAL_UART_MspInit+0x524>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8005dc4:	4c28      	ldr	r4, [pc, #160]	; (8005e68 <HAL_UART_MspInit+0x574>)
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8005dc6:	f04f 6120 	mov.w	r1, #167772160	; 0xa000000
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005dca:	2240      	movs	r2, #64	; 0x40
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005dcc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005dd0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8005dd4:	4f25      	ldr	r7, [pc, #148]	; (8005e6c <HAL_UART_MspInit+0x578>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8005dd6:	672e      	str	r6, [r5, #112]	; 0x70
 8005dd8:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005dda:	2604      	movs	r6, #4
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8005ddc:	6061      	str	r1, [r4, #4]
    hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005dde:	2103      	movs	r1, #3
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005de0:	60a2      	str	r2, [r4, #8]
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005de2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005de6:	6123      	str	r3, [r4, #16]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005de8:	2300      	movs	r3, #0
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005dea:	6220      	str	r0, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005dec:	4620      	mov	r0, r4
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8005dee:	6027      	str	r7, [r4, #0]
    hdma_usart6_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005df0:	62e2      	str	r2, [r4, #44]	; 0x2c
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005df2:	60e3      	str	r3, [r4, #12]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005df4:	61e3      	str	r3, [r4, #28]
    hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005df6:	6323      	str	r3, [r4, #48]	; 0x30
    hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005df8:	e9c4 6109 	strd	r6, r1, [r4, #36]	; 0x24
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005dfc:	e9c4 3305 	strd	r3, r3, [r4, #20]
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005e00:	f001 ff86 	bl	8007d10 <HAL_DMA_Init>
 8005e04:	b928      	cbnz	r0, 8005e12 <HAL_UART_MspInit+0x51e>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8005e06:	66ec      	str	r4, [r5, #108]	; 0x6c
 8005e08:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8005e0a:	e59d      	b.n	8005948 <HAL_UART_MspInit+0x54>
      Error_Handler();
 8005e0c:	f7fc ffc0 	bl	8002d90 <Error_Handler>
 8005e10:	e75d      	b.n	8005cce <HAL_UART_MspInit+0x3da>
      Error_Handler();
 8005e12:	f7fc ffbd 	bl	8002d90 <Error_Handler>
 8005e16:	e7f6      	b.n	8005e06 <HAL_UART_MspInit+0x512>
      Error_Handler();
 8005e18:	f7fc ffba 	bl	8002d90 <Error_Handler>
 8005e1c:	e7d2      	b.n	8005dc4 <HAL_UART_MspInit+0x4d0>
      Error_Handler();
 8005e1e:	f7fc ffb7 	bl	8002d90 <Error_Handler>
 8005e22:	e783      	b.n	8005d2c <HAL_UART_MspInit+0x438>
      Error_Handler();
 8005e24:	f7fc ffb4 	bl	8002d90 <Error_Handler>
 8005e28:	e6b2      	b.n	8005b90 <HAL_UART_MspInit+0x29c>
      Error_Handler();
 8005e2a:	f7fc ffb1 	bl	8002d90 <Error_Handler>
 8005e2e:	e695      	b.n	8005b5c <HAL_UART_MspInit+0x268>
      Error_Handler();
 8005e30:	f7fc ffae 	bl	8002d90 <Error_Handler>
 8005e34:	e645      	b.n	8005ac2 <HAL_UART_MspInit+0x1ce>
      Error_Handler();
 8005e36:	f7fc ffab 	bl	8002d90 <Error_Handler>
 8005e3a:	e6e5      	b.n	8005c08 <HAL_UART_MspInit+0x314>
      Error_Handler();
 8005e3c:	f7fc ffa8 	bl	8002d90 <Error_Handler>
 8005e40:	e58f      	b.n	8005962 <HAL_UART_MspInit+0x6e>
      Error_Handler();
 8005e42:	f7fc ffa5 	bl	8002d90 <Error_Handler>
 8005e46:	e5d2      	b.n	80059ee <HAL_UART_MspInit+0xfa>
      Error_Handler();
 8005e48:	f7fc ffa2 	bl	8002d90 <Error_Handler>
 8005e4c:	e713      	b.n	8005c76 <HAL_UART_MspInit+0x382>
 8005e4e:	bf00      	nop
 8005e50:	40023800 	.word	0x40023800
 8005e54:	40021400 	.word	0x40021400
 8005e58:	40020c00 	.word	0x40020c00
 8005e5c:	40020800 	.word	0x40020800
 8005e60:	40021800 	.word	0x40021800
 8005e64:	2001af2c 	.word	0x2001af2c
 8005e68:	2001b4a4 	.word	0x2001b4a4
 8005e6c:	400264a0 	.word	0x400264a0
 8005e70:	40026428 	.word	0x40026428

08005e74 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==UART4)
 8005e74:	4a4f      	ldr	r2, [pc, #316]	; (8005fb4 <HAL_UART_MspDeInit+0x140>)
 8005e76:	6803      	ldr	r3, [r0, #0]
 8005e78:	4293      	cmp	r3, r2
{
 8005e7a:	b510      	push	{r4, lr}
  if(huart->Instance==UART4)
 8005e7c:	d025      	beq.n	8005eca <HAL_UART_MspDeInit+0x56>

  /* USER CODE BEGIN UART4_MspDeInit 1 */

  /* USER CODE END UART4_MspDeInit 1 */
  }
  else if(huart->Instance==UART5)
 8005e7e:	4a4e      	ldr	r2, [pc, #312]	; (8005fb8 <HAL_UART_MspDeInit+0x144>)
 8005e80:	4604      	mov	r4, r0
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d038      	beq.n	8005ef8 <HAL_UART_MspDeInit+0x84>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspDeInit 1 */

  /* USER CODE END UART5_MspDeInit 1 */
  }
  else if(huart->Instance==UART7)
 8005e86:	4a4d      	ldr	r2, [pc, #308]	; (8005fbc <HAL_UART_MspDeInit+0x148>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d050      	beq.n	8005f2e <HAL_UART_MspDeInit+0xba>

  /* USER CODE BEGIN UART7_MspDeInit 1 */

  /* USER CODE END UART7_MspDeInit 1 */
  }
  else if(huart->Instance==UART8)
 8005e8c:	4a4c      	ldr	r2, [pc, #304]	; (8005fc0 <HAL_UART_MspDeInit+0x14c>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d009      	beq.n	8005ea6 <HAL_UART_MspDeInit+0x32>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspDeInit 1 */

  /* USER CODE END UART8_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 8005e92:	4a4c      	ldr	r2, [pc, #304]	; (8005fc4 <HAL_UART_MspDeInit+0x150>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d056      	beq.n	8005f46 <HAL_UART_MspDeInit+0xd2>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
  else if(huart->Instance==USART3)
 8005e98:	4a4b      	ldr	r2, [pc, #300]	; (8005fc8 <HAL_UART_MspDeInit+0x154>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d062      	beq.n	8005f64 <HAL_UART_MspDeInit+0xf0>

  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
  else if(huart->Instance==USART6)
 8005e9e:	4a4b      	ldr	r2, [pc, #300]	; (8005fcc <HAL_UART_MspDeInit+0x158>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d06c      	beq.n	8005f7e <HAL_UART_MspDeInit+0x10a>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 8005ea4:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART8_CLK_DISABLE();
 8005ea6:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8005eaa:	2103      	movs	r1, #3
 8005eac:	4848      	ldr	r0, [pc, #288]	; (8005fd0 <HAL_UART_MspDeInit+0x15c>)
    __HAL_RCC_UART8_CLK_DISABLE();
 8005eae:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005eb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005eb4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8005eb6:	f004 f889 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8005eba:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005ebc:	f002 f8dc 	bl	8008078 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 8005ec0:	2053      	movs	r0, #83	; 0x53
}
 8005ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART8_IRQn);
 8005ec6:	f001 bc71 	b.w	80077ac <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART4_CLK_DISABLE();
 8005eca:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8005ece:	f248 0101 	movw	r1, #32769	; 0x8001
 8005ed2:	4840      	ldr	r0, [pc, #256]	; (8005fd4 <HAL_UART_MspDeInit+0x160>)
    __HAL_RCC_UART4_CLK_DISABLE();
 8005ed4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005ed6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005eda:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_15);
 8005edc:	f004 f876 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15);
 8005ee0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005ee4:	483c      	ldr	r0, [pc, #240]	; (8005fd8 <HAL_UART_MspDeInit+0x164>)
 8005ee6:	f004 f871 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8005eea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005eee:	483b      	ldr	r0, [pc, #236]	; (8005fdc <HAL_UART_MspDeInit+0x168>)
}
 8005ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 8005ef4:	f004 b86a 	b.w	8009fcc <HAL_GPIO_DeInit>
    __HAL_RCC_UART5_CLK_DISABLE();
 8005ef8:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8005efc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f00:	4835      	ldr	r0, [pc, #212]	; (8005fd8 <HAL_UART_MspDeInit+0x164>)
    __HAL_RCC_UART5_CLK_DISABLE();
 8005f02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005f04:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005f08:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 8005f0a:	f004 f85f 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8005f0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005f12:	4832      	ldr	r0, [pc, #200]	; (8005fdc <HAL_UART_MspDeInit+0x168>)
 8005f14:	f004 f85a 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8005f18:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005f1a:	f002 f8ad 	bl	8008078 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005f1e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005f20:	f002 f8aa 	bl	8008078 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8005f24:	2035      	movs	r0, #53	; 0x35
}
 8005f26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 8005f2a:	f001 bc3f 	b.w	80077ac <HAL_NVIC_DisableIRQ>
    __HAL_RCC_UART7_CLK_DISABLE();
 8005f2e:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 8005f32:	21c0      	movs	r1, #192	; 0xc0
 8005f34:	482a      	ldr	r0, [pc, #168]	; (8005fe0 <HAL_UART_MspDeInit+0x16c>)
    __HAL_RCC_UART7_CLK_DISABLE();
 8005f36:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005f38:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
}
 8005f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_UART7_CLK_DISABLE();
 8005f40:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7);
 8005f42:	f004 b843 	b.w	8009fcc <HAL_GPIO_DeInit>
    __HAL_RCC_USART2_CLK_DISABLE();
 8005f46:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8005f4a:	4826      	ldr	r0, [pc, #152]	; (8005fe4 <HAL_UART_MspDeInit+0x170>)
 8005f4c:	2170      	movs	r1, #112	; 0x70
    __HAL_RCC_USART2_CLK_DISABLE();
 8005f4e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005f50:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005f54:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6);
 8005f56:	f004 f839 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005f5a:	2026      	movs	r0, #38	; 0x26
}
 8005f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8005f60:	f001 bc24 	b.w	80077ac <HAL_NVIC_DisableIRQ>
    __HAL_RCC_USART3_CLK_DISABLE();
 8005f64:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8005f68:	f44f 7140 	mov.w	r1, #768	; 0x300
 8005f6c:	481d      	ldr	r0, [pc, #116]	; (8005fe4 <HAL_UART_MspDeInit+0x170>)
    __HAL_RCC_USART3_CLK_DISABLE();
 8005f6e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005f70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
}
 8005f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_RCC_USART3_CLK_DISABLE();
 8005f78:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOD, STLK_RX_Pin|STLK_TX_Pin);
 8005f7a:	f004 b827 	b.w	8009fcc <HAL_GPIO_DeInit>
    __HAL_RCC_USART6_CLK_DISABLE();
 8005f7e:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 8005f82:	2140      	movs	r1, #64	; 0x40
 8005f84:	4815      	ldr	r0, [pc, #84]	; (8005fdc <HAL_UART_MspDeInit+0x168>)
    __HAL_RCC_USART6_CLK_DISABLE();
 8005f86:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8005f88:	f023 0320 	bic.w	r3, r3, #32
 8005f8c:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6);
 8005f8e:	f004 f81d 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 8005f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f96:	4814      	ldr	r0, [pc, #80]	; (8005fe8 <HAL_UART_MspDeInit+0x174>)
 8005f98:	f004 f818 	bl	8009fcc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8005f9c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005f9e:	f002 f86b 	bl	8008078 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005fa2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8005fa4:	f002 f868 	bl	8008078 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8005fa8:	2047      	movs	r0, #71	; 0x47
}
 8005faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8005fae:	f001 bbfd 	b.w	80077ac <HAL_NVIC_DisableIRQ>
 8005fb2:	bf00      	nop
 8005fb4:	40004c00 	.word	0x40004c00
 8005fb8:	40005000 	.word	0x40005000
 8005fbc:	40007800 	.word	0x40007800
 8005fc0:	40007c00 	.word	0x40007c00
 8005fc4:	40004400 	.word	0x40004400
 8005fc8:	40004800 	.word	0x40004800
 8005fcc:	40011400 	.word	0x40011400
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	40020000 	.word	0x40020000
 8005fd8:	40020400 	.word	0x40020400
 8005fdc:	40020800 	.word	0x40020800
 8005fe0:	40021400 	.word	0x40021400
 8005fe4:	40020c00 	.word	0x40020c00
 8005fe8:	40021800 	.word	0x40021800

08005fec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005fec:	b530      	push	{r4, r5, lr}
 8005fee:	4601      	mov	r1, r0
 8005ff0:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM12 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, TickPriority ,0);
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	202b      	movs	r0, #43	; 0x2b
 8005ff6:	f001 fb7b 	bl	80076f0 <HAL_NVIC_SetPriority>

  /* Enable the TIM12 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005ffa:	202b      	movs	r0, #43	; 0x2b
 8005ffc:	f001 fbc2 	bl	8007784 <HAL_NVIC_EnableIRQ>

  /* Enable TIM12 clock */
  __HAL_RCC_TIM12_CLK_ENABLE();
 8006000:	4b15      	ldr	r3, [pc, #84]	; (8006058 <HAL_InitTick+0x6c>)

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006002:	a901      	add	r1, sp, #4
 8006004:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM12_CLK_ENABLE();
 8006006:	6c1a      	ldr	r2, [r3, #64]	; 0x40

  /* Compute TIM12 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM12 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006008:	4d14      	ldr	r5, [pc, #80]	; (800605c <HAL_InitTick+0x70>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 800600a:	f042 0240 	orr.w	r2, r2, #64	; 0x40

  /* Initialize TIM12 */
  htim12.Instance = TIM12;
 800600e:	4c14      	ldr	r4, [pc, #80]	; (8006060 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM12_CLK_ENABLE();
 8006010:	641a      	str	r2, [r3, #64]	; 0x40
 8006012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006018:	9302      	str	r3, [sp, #8]
 800601a:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800601c:	f006 f92e 	bl	800c27c <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8006020:	f006 f90c 	bl	800c23c <HAL_RCC_GetPCLK1Freq>
  + Period = [(TIM12CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 8006024:	f240 32e7 	movw	r2, #999	; 0x3e7
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8006028:	0043      	lsls	r3, r0, #1
  htim12.Instance = TIM12;
 800602a:	490e      	ldr	r1, [pc, #56]	; (8006064 <HAL_InitTick+0x78>)
  htim12.Init.Period = (1000000U / 1000U) - 1U;
 800602c:	60e2      	str	r2, [r4, #12]
  htim12.Init.Prescaler = uwPrescalerValue;
  htim12.Init.ClockDivision = 0;
 800602e:	2200      	movs	r2, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006030:	fba5 0303 	umull	r0, r3, r5, r3
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 8006034:	4620      	mov	r0, r4
  htim12.Instance = TIM12;
 8006036:	6021      	str	r1, [r4, #0]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8006038:	0c9b      	lsrs	r3, r3, #18
  htim12.Init.ClockDivision = 0;
 800603a:	6122      	str	r2, [r4, #16]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800603c:	60a2      	str	r2, [r4, #8]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800603e:	3b01      	subs	r3, #1
  htim12.Init.Prescaler = uwPrescalerValue;
 8006040:	6063      	str	r3, [r4, #4]
  if(HAL_TIM_Base_Init(&htim12) == HAL_OK)
 8006042:	f008 fc17 	bl	800e874 <HAL_TIM_Base_Init>
 8006046:	b110      	cbz	r0, 800604e <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim12);
  }

  /* Return function status */
  return HAL_ERROR;
 8006048:	2001      	movs	r0, #1
}
 800604a:	b009      	add	sp, #36	; 0x24
 800604c:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim12);
 800604e:	4620      	mov	r0, r4
 8006050:	f007 fdea 	bl	800dc28 <HAL_TIM_Base_Start_IT>
}
 8006054:	b009      	add	sp, #36	; 0x24
 8006056:	bd30      	pop	{r4, r5, pc}
 8006058:	40023800 	.word	0x40023800
 800605c:	431bde83 	.word	0x431bde83
 8006060:	2001bdd4 	.word	0x2001bdd4
 8006064:	40001800 	.word	0x40001800

08006068 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop

0800606c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800606c:	e7fe      	b.n	800606c <HardFault_Handler>
 800606e:	bf00      	nop

08006070 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006070:	e7fe      	b.n	8006070 <MemManage_Handler>
 8006072:	bf00      	nop

08006074 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006074:	e7fe      	b.n	8006074 <BusFault_Handler>
 8006076:	bf00      	nop

08006078 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006078:	e7fe      	b.n	8006078 <UsageFault_Handler>
 800607a:	bf00      	nop

0800607c <RCC_IRQHandler>:
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop

08006080 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8006080:	4801      	ldr	r0, [pc, #4]	; (8006088 <DMA1_Stream0_IRQHandler+0x8>)
 8006082:	f002 b969 	b.w	8008358 <HAL_DMA_IRQHandler>
 8006086:	bf00      	nop
 8006088:	2001b9e8 	.word	0x2001b9e8

0800608c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 800608c:	4801      	ldr	r0, [pc, #4]	; (8006094 <DMA1_Stream1_IRQHandler+0x8>)
 800608e:	f002 b963 	b.w	8008358 <HAL_DMA_IRQHandler>
 8006092:	bf00      	nop
 8006094:	2001b2b0 	.word	0x2001b2b0

08006098 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8006098:	4801      	ldr	r0, [pc, #4]	; (80060a0 <DMA1_Stream5_IRQHandler+0x8>)
 800609a:	f002 b95d 	b.w	8008358 <HAL_DMA_IRQHandler>
 800609e:	bf00      	nop
 80060a0:	2001b3c0 	.word	0x2001b3c0

080060a4 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 80060a4:	4801      	ldr	r0, [pc, #4]	; (80060ac <DMA1_Stream6_IRQHandler+0x8>)
 80060a6:	f002 b957 	b.w	8008358 <HAL_DMA_IRQHandler>
 80060aa:	bf00      	nop
 80060ac:	2001b594 	.word	0x2001b594

080060b0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80060b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80060b2:	4805      	ldr	r0, [pc, #20]	; (80060c8 <ADC_IRQHandler+0x18>)
 80060b4:	f001 f8f6 	bl	80072a4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80060b8:	4804      	ldr	r0, [pc, #16]	; (80060cc <ADC_IRQHandler+0x1c>)
 80060ba:	f001 f8f3 	bl	80072a4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc3);
 80060be:	4804      	ldr	r0, [pc, #16]	; (80060d0 <ADC_IRQHandler+0x20>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80060c0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc3);
 80060c4:	f001 b8ee 	b.w	80072a4 <HAL_ADC_IRQHandler>
 80060c8:	2001b504 	.word	0x2001b504
 80060cc:	2001b144 	.word	0x2001b144
 80060d0:	2001b54c 	.word	0x2001b54c

080060d4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80060d4:	4801      	ldr	r0, [pc, #4]	; (80060dc <TIM2_IRQHandler+0x8>)
 80060d6:	f008 ba4d 	b.w	800e574 <HAL_TIM_IRQHandler>
 80060da:	bf00      	nop
 80060dc:	2001b918 	.word	0x2001b918

080060e0 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80060e0:	4801      	ldr	r0, [pc, #4]	; (80060e8 <TIM3_IRQHandler+0x8>)
 80060e2:	f008 ba47 	b.w	800e574 <HAL_TIM_IRQHandler>
 80060e6:	bf00      	nop
 80060e8:	2001b310 	.word	0x2001b310

080060ec <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80060ec:	4801      	ldr	r0, [pc, #4]	; (80060f4 <USART2_IRQHandler+0x8>)
 80060ee:	f00a bc9b 	b.w	8010a28 <HAL_UART_IRQHandler>
 80060f2:	bf00      	nop
 80060f4:	2001b964 	.word	0x2001b964

080060f8 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 80060f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80060fc:	f004 b8a2 	b.w	800a244 <HAL_GPIO_EXTI_IRQHandler>

08006100 <TIM8_BRK_TIM12_IRQHandler>:
void TIM8_BRK_TIM12_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8006100:	4801      	ldr	r0, [pc, #4]	; (8006108 <TIM8_BRK_TIM12_IRQHandler+0x8>)
 8006102:	f008 ba37 	b.w	800e574 <HAL_TIM_IRQHandler>
 8006106:	bf00      	nop
 8006108:	2001bdd4 	.word	0x2001bdd4

0800610c <TIM8_TRG_COM_TIM14_IRQHandler>:
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800610c:	4801      	ldr	r0, [pc, #4]	; (8006114 <TIM8_TRG_COM_TIM14_IRQHandler+0x8>)
 800610e:	f008 ba31 	b.w	800e574 <HAL_TIM_IRQHandler>
 8006112:	bf00      	nop
 8006114:	2001ba48 	.word	0x2001ba48

08006118 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8006118:	4801      	ldr	r0, [pc, #4]	; (8006120 <DMA1_Stream7_IRQHandler+0x8>)
 800611a:	f002 b91d 	b.w	8008358 <HAL_DMA_IRQHandler>
 800611e:	bf00      	nop
 8006120:	2001bae4 	.word	0x2001bae4

08006124 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8006124:	4801      	ldr	r0, [pc, #4]	; (800612c <TIM5_IRQHandler+0x8>)
 8006126:	f008 ba25 	b.w	800e574 <HAL_TIM_IRQHandler>
 800612a:	bf00      	nop
 800612c:	2001b264 	.word	0x2001b264

08006130 <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8006130:	4801      	ldr	r0, [pc, #4]	; (8006138 <UART5_IRQHandler+0x8>)
 8006132:	f00a bc79 	b.w	8010a28 <HAL_UART_IRQHandler>
 8006136:	bf00      	nop
 8006138:	2001b420 	.word	0x2001b420

0800613c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 800613c:	4804      	ldr	r0, [pc, #16]	; (8006150 <TIM6_DAC_IRQHandler+0x14>)
{
 800613e:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac);
 8006140:	f001 fd30 	bl	8007ba4 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8006144:	4803      	ldr	r0, [pc, #12]	; (8006154 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006146:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 800614a:	f008 ba13 	b.w	800e574 <HAL_TIM_IRQHandler>
 800614e:	bf00      	nop
 8006150:	2001b5f4 	.word	0x2001b5f4
 8006154:	2001b6dc 	.word	0x2001b6dc

08006158 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8006158:	4801      	ldr	r0, [pc, #4]	; (8006160 <DMA2_Stream1_IRQHandler+0x8>)
 800615a:	f002 b8fd 	b.w	8008358 <HAL_DMA_IRQHandler>
 800615e:	bf00      	nop
 8006160:	2001af2c 	.word	0x2001af2c

08006164 <DMA2_Stream4_IRQHandler>:
void DMA2_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006164:	4801      	ldr	r0, [pc, #4]	; (800616c <DMA2_Stream4_IRQHandler+0x8>)
 8006166:	f002 b8f7 	b.w	8008358 <HAL_DMA_IRQHandler>
 800616a:	bf00      	nop
 800616c:	2001b670 	.word	0x2001b670

08006170 <ETH_IRQHandler>:
void ETH_IRQHandler(void)
{
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8006170:	4801      	ldr	r0, [pc, #4]	; (8006178 <ETH_IRQHandler+0x8>)
 8006172:	f003 b893 	b.w	800929c <HAL_ETH_IRQHandler>
 8006176:	bf00      	nop
 8006178:	2001dc10 	.word	0x2001dc10

0800617c <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800617c:	4801      	ldr	r0, [pc, #4]	; (8006184 <OTG_FS_IRQHandler+0x8>)
 800617e:	f004 bf55 	b.w	800b02c <HAL_PCD_IRQHandler>
 8006182:	bf00      	nop
 8006184:	2002f9c8 	.word	0x2002f9c8

08006188 <DMA2_Stream6_IRQHandler>:
void DMA2_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8006188:	4801      	ldr	r0, [pc, #4]	; (8006190 <DMA2_Stream6_IRQHandler+0x8>)
 800618a:	f002 b8e5 	b.w	8008358 <HAL_DMA_IRQHandler>
 800618e:	bf00      	nop
 8006190:	2001b4a4 	.word	0x2001b4a4

08006194 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8006194:	4801      	ldr	r0, [pc, #4]	; (800619c <USART6_IRQHandler+0x8>)
 8006196:	f00a bc47 	b.w	8010a28 <HAL_UART_IRQHandler>
 800619a:	bf00      	nop
 800619c:	2001b80c 	.word	0x2001b80c

080061a0 <FPU_IRQHandler>:
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop

080061a4 <UART8_IRQHandler>:
void UART8_IRQHandler(void)
{
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 80061a4:	4801      	ldr	r0, [pc, #4]	; (80061ac <UART8_IRQHandler+0x8>)
 80061a6:	f00a bc3f 	b.w	8010a28 <HAL_UART_IRQHandler>
 80061aa:	bf00      	nop
 80061ac:	2001b788 	.word	0x2001b788

080061b0 <_getpid>:
void initialise_monitor_handles() {
}

int _getpid(void) {
	return 1;
}
 80061b0:	2001      	movs	r0, #1
 80061b2:	4770      	bx	lr

080061b4 <_kill>:

int _kill(int pid, int sig) {
	errno = EINVAL;
 80061b4:	4b02      	ldr	r3, [pc, #8]	; (80061c0 <_kill+0xc>)
 80061b6:	2216      	movs	r2, #22
	return -1;
}
 80061b8:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 80061bc:	601a      	str	r2, [r3, #0]
}
 80061be:	4770      	bx	lr
 80061c0:	2002e4f0 	.word	0x2002e4f0

080061c4 <_exit>:
	errno = EINVAL;
 80061c4:	4b01      	ldr	r3, [pc, #4]	; (80061cc <_exit+0x8>)
 80061c6:	2216      	movs	r2, #22
 80061c8:	601a      	str	r2, [r3, #0]

void _exit(int status) {
	_kill(status, -1);
	while (1) {
 80061ca:	e7fe      	b.n	80061ca <_exit+0x6>
 80061cc:	2002e4f0 	.word	0x2002e4f0

080061d0 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 80061d0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80061d2:	1e16      	subs	r6, r2, #0
 80061d4:	dd07      	ble.n	80061e6 <_read+0x16>
 80061d6:	460c      	mov	r4, r1
 80061d8:	198d      	adds	r5, r1, r6
		*ptr++ = __io_getchar();
 80061da:	f3af 8000 	nop.w
 80061de:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80061e2:	42a5      	cmp	r5, r4
 80061e4:	d1f9      	bne.n	80061da <_read+0xa>
	}

	return len;
}
 80061e6:	4630      	mov	r0, r6
 80061e8:	bd70      	pop	{r4, r5, r6, pc}
 80061ea:	bf00      	nop

080061ec <_close>:
	return len;
}

int _close(int file) {
	return -1;
}
 80061ec:	f04f 30ff 	mov.w	r0, #4294967295
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop

080061f4 <_fstat>:

int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 80061f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80061f8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80061fa:	604b      	str	r3, [r1, #4]
}
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop

08006200 <_isatty>:

int _isatty(int file) {
	return 1;
}
 8006200:	2001      	movs	r0, #1
 8006202:	4770      	bx	lr

08006204 <_lseek>:

int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8006204:	2000      	movs	r0, #0
 8006206:	4770      	bx	lr

08006208 <_sbrk>:
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initalize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8006208:	490d      	ldr	r1, [pc, #52]	; (8006240 <_sbrk+0x38>)
void* _sbrk(ptrdiff_t incr) {
 800620a:	4603      	mov	r3, r0
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 800620c:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <_sbrk+0x3c>)
	if (NULL == __sbrk_heap_end) {
 800620e:	6808      	ldr	r0, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 8006210:	b410      	push	{r4}
	const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 8006212:	4c0d      	ldr	r4, [pc, #52]	; (8006248 <_sbrk+0x40>)
 8006214:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 8006216:	b170      	cbz	r0, 8006236 <_sbrk+0x2e>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8006218:	4403      	add	r3, r0
 800621a:	4293      	cmp	r3, r2
 800621c:	d803      	bhi.n	8006226 <_sbrk+0x1e>

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;

	return (void*) prev_heap_end;
}
 800621e:	f85d 4b04 	ldr.w	r4, [sp], #4
	__sbrk_heap_end += incr;
 8006222:	600b      	str	r3, [r1, #0]
}
 8006224:	4770      	bx	lr
		errno = ENOMEM;
 8006226:	4b09      	ldr	r3, [pc, #36]	; (800624c <_sbrk+0x44>)
 8006228:	220c      	movs	r2, #12
		return (void*) -1;
 800622a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800622e:	f85d 4b04 	ldr.w	r4, [sp], #4
		errno = ENOMEM;
 8006232:	601a      	str	r2, [r3, #0]
}
 8006234:	4770      	bx	lr
		__sbrk_heap_end = &_end;
 8006236:	4c06      	ldr	r4, [pc, #24]	; (8006250 <_sbrk+0x48>)
 8006238:	4620      	mov	r0, r4
 800623a:	600c      	str	r4, [r1, #0]
 800623c:	e7ec      	b.n	8006218 <_sbrk+0x10>
 800623e:	bf00      	nop
 8006240:	20001cd0 	.word	0x20001cd0
 8006244:	20080000 	.word	0x20080000
 8006248:	00006800 	.word	0x00006800
 800624c:	2002e4f0 	.word	0x2002e4f0
 8006250:	2002fdd8 	.word	0x2002fdd8

08006254 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006254:	4a0f      	ldr	r2, [pc, #60]	; (8006294 <SystemInit+0x40>)
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 8006256:	4b10      	ldr	r3, [pc, #64]	; (8006298 <SystemInit+0x44>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006258:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800625c:	490f      	ldr	r1, [pc, #60]	; (800629c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800625e:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
void SystemInit(void) {
 8006262:	b470      	push	{r4, r5, r6}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006264:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
	RCC->CFGR = 0x00000000;
 8006268:	2400      	movs	r4, #0
	RCC->CR |= (uint32_t) 0x00000001;
 800626a:	6818      	ldr	r0, [r3, #0]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800626c:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
	RCC->PLLCFGR = 0x24003010;
 8006270:	4e0b      	ldr	r6, [pc, #44]	; (80062a0 <SystemInit+0x4c>)
	RCC->CR |= (uint32_t) 0x00000001;
 8006272:	f040 0001 	orr.w	r0, r0, #1
 8006276:	6018      	str	r0, [r3, #0]
	RCC->CFGR = 0x00000000;
 8006278:	609c      	str	r4, [r3, #8]
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800627a:	6818      	ldr	r0, [r3, #0]
 800627c:	4001      	ands	r1, r0
 800627e:	6019      	str	r1, [r3, #0]
	RCC->PLLCFGR = 0x24003010;
 8006280:	605e      	str	r6, [r3, #4]
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 8006282:	6819      	ldr	r1, [r3, #0]
 8006284:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8006288:	6019      	str	r1, [r3, #0]
	RCC->CIR = 0x00000000;
 800628a:	60dc      	str	r4, [r3, #12]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800628c:	6095      	str	r5, [r2, #8]
#endif
}
 800628e:	bc70      	pop	{r4, r5, r6}
 8006290:	4770      	bx	lr
 8006292:	bf00      	nop
 8006294:	e000ed00 	.word	0xe000ed00
 8006298:	40023800 	.word	0x40023800
 800629c:	fef6ffff 	.word	0xfef6ffff
 80062a0:	24003010 	.word	0x24003010

080062a4 <dnsfound>:
}

// Delayed DNS lookup result callback

void dnsfound(const char *name, const ip_addr_t *ipaddr, void *callback_arg) {
	if (ipaddr->addr == NULL) {
 80062a4:	680b      	ldr	r3, [r1, #0]
 80062a6:	4a03      	ldr	r2, [pc, #12]	; (80062b4 <dnsfound+0x10>)
 80062a8:	2b00      	cmp	r3, #0
		ip_ready = -1;
 80062aa:	bf08      	it	eq
 80062ac:	f04f 33ff 	moveq.w	r3, #4294967295
 80062b0:	6013      	str	r3, [r2, #0]
	} else
		ip_ready = ipaddr->addr;
}
 80062b2:	4770      	bx	lr
 80062b4:	20001cdc 	.word	0x20001cdc

080062b8 <myreboot>:
void myreboot(char *msg) {
 80062b8:	4601      	mov	r1, r0
	printf("%s, ... rebooting\n", msg);
 80062ba:	480a      	ldr	r0, [pc, #40]	; (80062e4 <myreboot+0x2c>)
void myreboot(char *msg) {
 80062bc:	b508      	push	{r3, lr}
	printf("%s, ... rebooting\n", msg);
 80062be:	f01d f8a9 	bl	8023414 <iprintf>
	osDelay(2000);
 80062c2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80062c6:	f00d fb3f 	bl	8013948 <osDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 80062ca:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80062ce:	4906      	ldr	r1, [pc, #24]	; (80062e8 <myreboot+0x30>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80062d0:	4b06      	ldr	r3, [pc, #24]	; (80062ec <myreboot+0x34>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80062d2:	68ca      	ldr	r2, [r1, #12]
 80062d4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80062d8:	4313      	orrs	r3, r2
 80062da:	60cb      	str	r3, [r1, #12]
 80062dc:	f3bf 8f4f 	dsb	sy
    __NOP();
 80062e0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80062e2:	e7fd      	b.n	80062e0 <myreboot+0x28>
 80062e4:	08029450 	.word	0x08029450
 80062e8:	e000ed00 	.word	0xe000ed00
 80062ec:	05fa0004 	.word	0x05fa0004

080062f0 <sendudp>:
/*inline*/err_t sendudp(struct udp_pcb *pcb, struct pbuf *ps, const ip_addr_t *dst_ip, u16_t dst_port) {
 80062f0:	b500      	push	{lr}
 80062f2:	b083      	sub	sp, #12
	err = udp_sendto(pcb, ps, &udpdestip, UDP_PORT_NO);
 80062f4:	f241 3388 	movw	r3, #5000	; 0x1388
 80062f8:	4a16      	ldr	r2, [pc, #88]	; (8006354 <sendudp+0x64>)
 80062fa:	f018 f9a9 	bl	801e650 <udp_sendto>
 80062fe:	f88d 0007 	strb.w	r0, [sp, #7]
	if (err != ERR_OK) {
 8006302:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006306:	b943      	cbnz	r3, 800631a <sendudp+0x2a>
 8006308:	b25a      	sxtb	r2, r3
		busycount = 0;
 800630a:	4b13      	ldr	r3, [pc, #76]	; (8006358 <sendudp+0x68>)
 800630c:	601a      	str	r2, [r3, #0]
	return (err);
 800630e:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8006312:	b240      	sxtb	r0, r0
 8006314:	b003      	add	sp, #12
 8006316:	f85d fb04 	ldr.w	pc, [sp], #4
		printf("sendudp: err %i\n", err);
 800631a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800631e:	480f      	ldr	r0, [pc, #60]	; (800635c <sendudp+0x6c>)
 8006320:	b249      	sxtb	r1, r1
 8006322:	f01d f877 	bl	8023414 <iprintf>
		vTaskDelay(100); //some delay!
 8006326:	2064      	movs	r0, #100	; 0x64
 8006328:	f00e fdc4 	bl	8014eb4 <vTaskDelay>
		if (err == ERR_MEM) {
 800632c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006330:	2bff      	cmp	r3, #255	; 0xff
 8006332:	d00c      	beq.n	800634e <sendudp+0x5e>
		if (err == ERR_USE) {
 8006334:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006338:	2bf8      	cmp	r3, #248	; 0xf8
 800633a:	d1e8      	bne.n	800630e <sendudp+0x1e>
			if (busycount++ > 10)
 800633c:	4a06      	ldr	r2, [pc, #24]	; (8006358 <sendudp+0x68>)
 800633e:	6813      	ldr	r3, [r2, #0]
 8006340:	1c59      	adds	r1, r3, #1
 8006342:	2b0a      	cmp	r3, #10
 8006344:	6011      	str	r1, [r2, #0]
 8006346:	dde2      	ble.n	800630e <sendudp+0x1e>
				myreboot("sendudp: udp always busy");
 8006348:	4805      	ldr	r0, [pc, #20]	; (8006360 <sendudp+0x70>)
 800634a:	f7ff ffb5 	bl	80062b8 <myreboot>
			myreboot("sendudp: out of mem");
 800634e:	4805      	ldr	r0, [pc, #20]	; (8006364 <sendudp+0x74>)
 8006350:	f7ff ffb2 	bl	80062b8 <myreboot>
 8006354:	2001be34 	.word	0x2001be34
 8006358:	20001cd4 	.word	0x20001cd4
 800635c:	08029464 	.word	0x08029464
 8006360:	0802948c 	.word	0x0802948c
 8006364:	08029478 	.word	0x08029478

08006368 <sendstatus>:
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 8006368:	4b28      	ldr	r3, [pc, #160]	; (800640c <sendstatus+0xa4>)
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 800636a:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800642c <sendstatus+0xc4>
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800636e:	f9b3 3000 	ldrsh.w	r3, [r3]
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8006372:	f8dc c000 	ldr.w	ip, [ip]
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8006376:	b5f0      	push	{r4, r5, r6, r7, lr}
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8006378:	4c25      	ldr	r4, [pc, #148]	; (8006410 <sendstatus+0xa8>)
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 800637a:	4607      	mov	r7, r0
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800637c:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8006380:	4610      	mov	r0, r2
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8006382:	f9b4 4000 	ldrsh.w	r4, [r4]
 8006386:	f3cc 0c0b 	ubfx	ip, ip, #0, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 800638a:	4a22      	ldr	r2, [pc, #136]	; (8006414 <sendstatus+0xac>)
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800638c:	eba5 75e3 	sub.w	r5, r5, r3, asr #31
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 8006390:	2c07      	cmp	r4, #7
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 8006392:	ea4f 3404 	mov.w	r4, r4, lsl #12
 8006396:	f8b2 e000 	ldrh.w	lr, [r2]
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 800639a:	f3c5 050b 	ubfx	r5, r5, #0, #12
 800639e:	4e1e      	ldr	r6, [pc, #120]	; (8006418 <sendstatus+0xb0>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063a0:	f404 42e0 	and.w	r2, r4, #28672	; 0x7000
 80063a4:	eba3 040e 	sub.w	r4, r3, lr
 80063a8:	bfc8      	it	gt
 80063aa:	f44c 5c80 	orrgt.w	ip, ip, #4096	; 0x1000
	statuspkt.adcnoise = abs(meanwindiff) & 0xfff;	// agc
 80063ae:	f8a6 5072 	strh.w	r5, [r6, #114]	; 0x72
/*inline*/void sendstatus(int stype, struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 80063b2:	b083      	sub	sp, #12
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063b4:	2c00      	cmp	r4, #0
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063b6:	4d19      	ldr	r5, [pc, #100]	; (800641c <sendstatus+0xb4>)
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063b8:	4b19      	ldr	r3, [pc, #100]	; (8006420 <sendstatus+0xb8>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063ba:	682d      	ldr	r5, [r5, #0]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063bc:	bfb8      	it	lt
 80063be:	4264      	neglt	r4, r4
 80063c0:	881b      	ldrh	r3, [r3, #0]
	statuspkt.adcbase = (globaladcavg & 0xfff) | (((pgagain > 7) ? (1 << 12) : 0)); 	// agc + boost gain
 80063c2:	f8a6 c062 	strh.w	ip, [r6, #98]	; 0x62
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063c6:	022d      	lsls	r5, r5, #8
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063c8:	441c      	add	r4, r3
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063ca:	f8df c064 	ldr.w	ip, [pc, #100]	; 8006430 <sendstatus+0xc8>
 80063ce:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80063d0:	b2ad      	uxth	r5, r5
 80063d2:	f89c c000 	ldrb.w	ip, [ip]
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063d6:	4314      	orrs	r4, r2
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063d8:	4a12      	ldr	r2, [pc, #72]	; (8006424 <sendstatus+0xbc>)
 80063da:	ea45 050c 	orr.w	r5, r5, ip
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063de:	b2a4      	uxth	r4, r4
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063e0:	401a      	ands	r2, r3
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 80063e2:	f8d1 c004 	ldr.w	ip, [r1, #4]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 80063e6:	f241 3388 	movw	r3, #5000	; 0x1388
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063ea:	4315      	orrs	r5, r2
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 80063ec:	4a0e      	ldr	r2, [pc, #56]	; (8006428 <sendstatus+0xc0>)
	statuspkt.auxstatus1 = (statuspkt.auxstatus1 & 0xffff0000) | (((jabbertimeout & 0xff) << 8) | adcbatchid);
 80063ee:	6775      	str	r5, [r6, #116]	; 0x74
	statuspkt.adctrigoff = abs(meanwindiff - lastmeanwindiff) + trigthresh | ((pgagain & 7) << 12);
 80063f0:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
	((uint8_t*) (ps->payload))[3] = stype; // timed status pkt type
 80063f4:	f88c 7003 	strb.w	r7, [ip, #3]
	err = sendudp(pcb, ps, &udpdestip, UDP_PORT_NO);
 80063f8:	f7ff ff7a 	bl	80062f0 <sendudp>
 80063fc:	f88d 0007 	strb.w	r0, [sp, #7]
	statuspkt.udppknum++;
 8006400:	6833      	ldr	r3, [r6, #0]
 8006402:	3301      	adds	r3, #1
 8006404:	6033      	str	r3, [r6, #0]
}
 8006406:	b003      	add	sp, #12
 8006408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800640a:	bf00      	nop
 800640c:	20000740 	.word	0x20000740
 8006410:	20001cc4 	.word	0x20001cc4
 8006414:	200006f8 	.word	0x200006f8
 8006418:	2001adc0 	.word	0x2001adc0
 800641c:	200006f4 	.word	0x200006f4
 8006420:	20000002 	.word	0x20000002
 8006424:	ffff0000 	.word	0xffff0000
 8006428:	2001be34 	.word	0x2001be34
 800642c:	200006ec 	.word	0x200006ec
 8006430:	200006dc 	.word	0x200006dc

08006434 <sendtimedstatus>:
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8006434:	4b0b      	ldr	r3, [pc, #44]	; (8006464 <sendtimedstatus+0x30>)
void sendtimedstatus(struct pbuf *ps, struct udp_pcb *pcb, uint8_t batchid) {
 8006436:	b470      	push	{r4, r5, r6}
	if ((t1sec != talive) && (t1sec % STAT_TIME == 0)) { // this is a temporary mech to send timed status pkts...
 8006438:	4d0b      	ldr	r5, [pc, #44]	; (8006468 <sendtimedstatus+0x34>)
 800643a:	681c      	ldr	r4, [r3, #0]
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	429c      	cmp	r4, r3
 8006440:	d006      	beq.n	8006450 <sendtimedstatus+0x1c>
 8006442:	4b0a      	ldr	r3, [pc, #40]	; (800646c <sendtimedstatus+0x38>)
 8006444:	4e0a      	ldr	r6, [pc, #40]	; (8006470 <sendtimedstatus+0x3c>)
 8006446:	fb03 f304 	mul.w	r3, r3, r4
 800644a:	ebb6 0ff3 	cmp.w	r6, r3, ror #3
 800644e:	d201      	bcs.n	8006454 <sendtimedstatus+0x20>
}
 8006450:	bc70      	pop	{r4, r5, r6}
 8006452:	4770      	bx	lr
		sendstatus(TIMED, ps, pcb, batchid);
 8006454:	4613      	mov	r3, r2
		talive = t1sec;
 8006456:	602c      	str	r4, [r5, #0]
		sendstatus(TIMED, ps, pcb, batchid);
 8006458:	460a      	mov	r2, r1
 800645a:	4601      	mov	r1, r0
 800645c:	2002      	movs	r0, #2
}
 800645e:	bc70      	pop	{r4, r5, r6}
		sendstatus(TIMED, ps, pcb, batchid);
 8006460:	f7ff bf82 	b.w	8006368 <sendstatus>
 8006464:	20001c64 	.word	0x20001c64
 8006468:	20001ce0 	.word	0x20001ce0
 800646c:	eeeeeeef 	.word	0xeeeeeeef
 8006470:	02222222 	.word	0x02222222

08006474 <dnslookup>:

// set destination server IP using DNS lookup
int dnslookup(char *name, struct ip4_addr *ip) {
 8006474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006476:	4604      	mov	r4, r0
 8006478:	460f      	mov	r7, r1
	int i, err = 0;

	printf("DNS Resolving %s ", name);
 800647a:	4818      	ldr	r0, [pc, #96]	; (80064dc <dnslookup+0x68>)
 800647c:	4621      	mov	r1, r4
//	osDelay(500);
	ip_ready = 0;
 800647e:	4e18      	ldr	r6, [pc, #96]	; (80064e0 <dnslookup+0x6c>)
	printf("DNS Resolving %s ", name);
 8006480:	f01c ffc8 	bl	8023414 <iprintf>
	ip_ready = 0;
 8006484:	2300      	movs	r3, #0
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 8006486:	4620      	mov	r0, r4
 8006488:	4639      	mov	r1, r7
 800648a:	4a16      	ldr	r2, [pc, #88]	; (80064e4 <dnslookup+0x70>)
	ip_ready = 0;
 800648c:	6033      	str	r3, [r6, #0]
	err = dns_gethostbyname(name, ip, dnsfound, 0);
 800648e:	f011 fd7b 	bl	8017f88 <dns_gethostbyname>
 8006492:	4604      	mov	r4, r0

	switch (err) {
 8006494:	3005      	adds	r0, #5
 8006496:	d005      	beq.n	80064a4 <dnslookup+0x30>
 8006498:	b114      	cbz	r4, 80064a0 <dnslookup+0x2c>
			}
			if (err == ERR_OK)
				break;
		} // falls through on timeout
	default:
		printf("****** gethostbyname failed *****\n ");
 800649a:	4813      	ldr	r0, [pc, #76]	; (80064e8 <dnslookup+0x74>)
 800649c:	f01c ffba 	bl	8023414 <iprintf>
		break;
	}
	return (err);
}
 80064a0:	4620      	mov	r0, r4
 80064a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		printf("gethostbyname INPROGRESS");
 80064a4:	4811      	ldr	r0, [pc, #68]	; (80064ec <dnslookup+0x78>)
 80064a6:	2514      	movs	r5, #20
 80064a8:	f01c ffb4 	bl	8023414 <iprintf>
		for (i = 0; i < 20; i++) {
 80064ac:	e001      	b.n	80064b2 <dnslookup+0x3e>
 80064ae:	3d01      	subs	r5, #1
 80064b0:	d0f3      	beq.n	800649a <dnslookup+0x26>
			osDelay(1000);		// give it 20 seconds
 80064b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064b6:	f00d fa47 	bl	8013948 <osDelay>
			printf(".");
 80064ba:	202e      	movs	r0, #46	; 0x2e
 80064bc:	f01c ffc2 	bl	8023444 <putchar>
			if (ip_ready) {
 80064c0:	6833      	ldr	r3, [r6, #0]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d0f3      	beq.n	80064ae <dnslookup+0x3a>
				if (ip_ready == -1) {
 80064c6:	1c5a      	adds	r2, r3, #1
 80064c8:	d002      	beq.n	80064d0 <dnslookup+0x5c>
				return (ERR_OK);
 80064ca:	2400      	movs	r4, #0
				ip->addr = ip_ready;
 80064cc:	603b      	str	r3, [r7, #0]
				return (ERR_OK);
 80064ce:	e7e7      	b.n	80064a0 <dnslookup+0x2c>
					ip->addr = "127.0.0.1";	// safe ?
 80064d0:	4b07      	ldr	r3, [pc, #28]	; (80064f0 <dnslookup+0x7c>)
					return (ERR_TIMEOUT);	// not always timeout, but some error
 80064d2:	f06f 0402 	mvn.w	r4, #2
					ip->addr = "127.0.0.1";	// safe ?
 80064d6:	603b      	str	r3, [r7, #0]
					return (ERR_TIMEOUT);	// not always timeout, but some error
 80064d8:	e7e2      	b.n	80064a0 <dnslookup+0x2c>
 80064da:	bf00      	nop
 80064dc:	080294a8 	.word	0x080294a8
 80064e0:	20001cdc 	.word	0x20001cdc
 80064e4:	080062a5 	.word	0x080062a5
 80064e8:	080294e4 	.word	0x080294e4
 80064ec:	080294bc 	.word	0x080294bc
 80064f0:	080294d8 	.word	0x080294d8

080064f4 <locateudp>:

uint32_t locateudp()		// called from LPtask every n seconds
{
 80064f4:	b530      	push	{r4, r5, lr}
	volatile err_t err;
	uint32_t ip = 0;

	printf("Finding %s for UDP streaming\n", udp_target);
 80064f6:	4914      	ldr	r1, [pc, #80]	; (8006548 <locateudp+0x54>)
{
 80064f8:	b085      	sub	sp, #20
	printf("Finding %s for UDP streaming\n", udp_target);
 80064fa:	4814      	ldr	r0, [pc, #80]	; (800654c <locateudp+0x58>)
 80064fc:	f01c ff8a 	bl	8023414 <iprintf>
	err = dnslookup(udp_target, &udpdestip);
 8006500:	4913      	ldr	r1, [pc, #76]	; (8006550 <locateudp+0x5c>)
 8006502:	4811      	ldr	r0, [pc, #68]	; (8006548 <locateudp+0x54>)
 8006504:	f7ff ffb6 	bl	8006474 <dnslookup>
 8006508:	b240      	sxtb	r0, r0
 800650a:	f88d 000f 	strb.w	r0, [sp, #15]
	if (err)
 800650e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8006512:	b9a3      	cbnz	r3, 800653e <locateudp+0x4a>
		rebootme(3);

	ip = udpdestip.addr;
 8006514:	4b0e      	ldr	r3, [pc, #56]	; (8006550 <locateudp+0x5c>)
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 8006516:	490f      	ldr	r1, [pc, #60]	; (8006554 <locateudp+0x60>)
	ip = udpdestip.addr;
 8006518:	681c      	ldr	r4, [r3, #0]
	sprintf(udp_ips, "%lu.%lu.%lu.%lu", ip & 0xff, (ip & 0xff00) >> 8, (ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);
 800651a:	480f      	ldr	r0, [pc, #60]	; (8006558 <locateudp+0x64>)
 800651c:	0e22      	lsrs	r2, r4, #24
 800651e:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8006522:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8006526:	9201      	str	r2, [sp, #4]
 8006528:	b2e2      	uxtb	r2, r4
 800652a:	9500      	str	r5, [sp, #0]
 800652c:	f01d f8ea 	bl	8023704 <siprintf>
	printf("\nUDP Target IP: %s\n", udp_ips);
 8006530:	4909      	ldr	r1, [pc, #36]	; (8006558 <locateudp+0x64>)
 8006532:	480a      	ldr	r0, [pc, #40]	; (800655c <locateudp+0x68>)
 8006534:	f01c ff6e 	bl	8023414 <iprintf>
	return (ip);
}
 8006538:	4620      	mov	r0, r4
 800653a:	b005      	add	sp, #20
 800653c:	bd30      	pop	{r4, r5, pc}
		rebootme(3);
 800653e:	2003      	movs	r0, #3
 8006540:	f7fb fe68 	bl	8002214 <rebootme>
 8006544:	e7e6      	b.n	8006514 <locateudp+0x20>
 8006546:	bf00      	nop
 8006548:	2001be38 	.word	0x2001be38
 800654c:	08029508 	.word	0x08029508
 8006550:	2001be34 	.word	0x2001be34
 8006554:	08029528 	.word	0x08029528
 8006558:	2001be20 	.word	0x2001be20
 800655c:	08029538 	.word	0x08029538

08006560 <startudp>:

void startudp(uint32_t ip) {
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	b085      	sub	sp, #20
	volatile err_t err;
	int i;

//printf("Startudp:\n");
	/* Store the handle of the calling task. */
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8006566:	f00e fdf9 	bl	801515c <xTaskGetCurrentTaskHandle>
 800656a:	4b68      	ldr	r3, [pc, #416]	; (800670c <startudp+0x1ac>)
 800656c:	4602      	mov	r2, r0
	osDelay(1000);
 800656e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	xTaskToNotify = xTaskGetCurrentTaskHandle();
 8006572:	601a      	str	r2, [r3, #0]
	osDelay(1000);
 8006574:	f00d f9e8 	bl	8013948 <osDelay>

	/* get new pcbs */
	pcb = udp_new();
 8006578:	f018 f936 	bl	801e7e8 <udp_new>
	if (pcb == NULL) {
 800657c:	2800      	cmp	r0, #0
 800657e:	f000 80b7 	beq.w	80066f0 <startudp+0x190>
			;
		return;
	}

	/* bind to any IP address on port UDP_PORT_NO */
	if (udp_bind(pcb, IP_ADDR_ANY, UDP_PORT_NO) != ERR_OK) {
 8006582:	f241 3288 	movw	r2, #5000	; 0x1388
 8006586:	4962      	ldr	r1, [pc, #392]	; (8006710 <startudp+0x1b0>)
 8006588:	4680      	mov	r8, r0
 800658a:	f017 fecd 	bl	801e328 <udp_bind>
 800658e:	4682      	mov	sl, r0
 8006590:	2800      	cmp	r0, #0
 8006592:	f040 80a9 	bne.w	80066e8 <startudp+0x188>
			;
	}

//	udp_recv(pcb, myudp_recv, NULL);

	p1 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 8006596:	2241      	movs	r2, #65	; 0x41
 8006598:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 800659c:	2036      	movs	r0, #54	; 0x36
 800659e:	f012 fe8f 	bl	80192c0 <pbuf_alloc>

	if (p1 == NULL) {
 80065a2:	9000      	str	r0, [sp, #0]
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f000 80ad 	beq.w	8006704 <startudp+0x1a4>
		printf("startudp: p1 buf_alloc failed!\n");
		return;
	}
	p1->payload = &(*pktbuf)[0];
 80065aa:	4c5a      	ldr	r4, [pc, #360]	; (8006714 <startudp+0x1b4>)
//	p1->len = ADCBUFSIZE;

	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80065ac:	2241      	movs	r2, #65	; 0x41
	p1->payload = &(*pktbuf)[0];
 80065ae:	9d00      	ldr	r5, [sp, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80065b0:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
	p1->payload = &(*pktbuf)[0];
 80065b4:	6823      	ldr	r3, [r4, #0]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80065b6:	2036      	movs	r0, #54	; 0x36
	p1->payload = &(*pktbuf)[0];
 80065b8:	606b      	str	r3, [r5, #4]
	p2 = pbuf_alloc(PBUF_TRANSPORT, UDPBUFSIZE, PBUF_REF /* PBUF_ROM */); // pk1 pbuf
 80065ba:	f012 fe81 	bl	80192c0 <pbuf_alloc>
	if (p2 == NULL) {
 80065be:	9001      	str	r0, [sp, #4]
 80065c0:	2800      	cmp	r0, #0
 80065c2:	f000 8099 	beq.w	80066f8 <startudp+0x198>
		printf("startudp: p2 buf_alloc failed!\n");
		return;
	}
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 80065c6:	6823      	ldr	r3, [r4, #0]

//	p2->len = ADCBUFSIZE;

// trailing packet status packet
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 80065c8:	2201      	movs	r2, #1
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 80065ca:	9c01      	ldr	r4, [sp, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 80065cc:	219c      	movs	r1, #156	; 0x9c
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 80065ce:	f503 63b8 	add.w	r3, r3, #1472	; 0x5c0
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 80065d2:	2036      	movs	r0, #54	; 0x36
	p2->payload = &(*pktbuf)[(UDPBUFSIZE / 4)];	// half way along physical buffer
 80065d4:	6063      	str	r3, [r4, #4]
	ps = pbuf_alloc(PBUF_TRANSPORT, sizeof(statuspkt), PBUF_ROM);	// pks pbuf
 80065d6:	f012 fe73 	bl	80192c0 <pbuf_alloc>
	if (ps == NULL) {
 80065da:	4681      	mov	r9, r0
 80065dc:	2800      	cmp	r0, #0
 80065de:	f000 8093 	beq.w	8006708 <startudp+0x1a8>
		printf("startudp: ps buf_alloc failed!\n");
		return;
	}
	ps->payload = &statuspkt;	// point at status / GPS data
 80065e2:	4c4d      	ldr	r4, [pc, #308]	; (8006718 <startudp+0x1b8>)

	osDelay(5000);
 80065e4:	f241 3088 	movw	r0, #5000	; 0x1388
 80065e8:	4f4c      	ldr	r7, [pc, #304]	; (800671c <startudp+0x1bc>)
	ps->payload = &statuspkt;	// point at status / GPS data
 80065ea:	f8c9 4004 	str.w	r4, [r9, #4]
	osDelay(5000);
 80065ee:	f00d f9ab 	bl	8013948 <osDelay>

	statuspkt.auxstatus1 = 0;
	statuspkt.adcudpover = 0;		// debug use count overruns
	statuspkt.trigcount = 0;		// debug use adc trigger count
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 80065f2:	4b4b      	ldr	r3, [pc, #300]	; (8006720 <startudp+0x1c0>)

	netup = 1; // this is incomplete - it should be set by the phys layer also
 80065f4:	2101      	movs	r1, #1
 80065f6:	4a4b      	ldr	r2, [pc, #300]	; (8006724 <startudp+0x1c4>)
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 80065f8:	484b      	ldr	r0, [pc, #300]	; (8006728 <startudp+0x1c8>)
	statuspkt.auxstatus1 = 0;
 80065fa:	f8c4 a074 	str.w	sl, [r4, #116]	; 0x74
	statuspkt.adcudpover = 0;		// debug use count overruns
 80065fe:	4e4b      	ldr	r6, [pc, #300]	; (800672c <startudp+0x1cc>)
 8006600:	f8c4 a078 	str.w	sl, [r4, #120]	; 0x78
	statuspkt.trigcount = 0;		// debug use adc trigger count
 8006604:	f8df b154 	ldr.w	fp, [pc, #340]	; 800675c <startudp+0x1fc>
 8006608:	f8c4 a07c 	str.w	sl, [r4, #124]	; 0x7c
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;

				while (pd->ref != 1) {	// old packet not finished with yet
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 800660c:	4d48      	ldr	r5, [pc, #288]	; (8006730 <startudp+0x1d0>)
	statuspkt.udpsent = 0;	// debug use adc udp sample packet sent count
 800660e:	f8c4 a080 	str.w	sl, [r4, #128]	; 0x80
	netup = 1; // this is incomplete - it should be set by the phys layer also
 8006612:	7011      	strb	r1, [r2, #0]
	statuspkt.telltale1 = 0xDEC0EDFE; //  0xFEEDC0DE marker at the end of each status packet
 8006614:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	printf("Arming UDP Railgun\nSystem ready and operating....\n");
 8006618:	f01c ff98 	bl	802354c <puts>
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 800661c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006620:	2001      	movs	r0, #1
 8006622:	f00e fee1 	bl	80153e8 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 8006626:	2800      	cmp	r0, #0
 8006628:	d057      	beq.n	80066da <startudp+0x17a>
			sigsend = 0;
 800662a:	2200      	movs	r2, #0
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 800662c:	7833      	ldrb	r3, [r6, #0]
			sigsend = 0;
 800662e:	603a      	str	r2, [r7, #0]
			if ((gpslocked) && (jabbertimeout == 0) && (!(globalfreeze))) { // only send if adc threshold was exceeded and GPS is locked
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0f3      	beq.n	800661c <startudp+0xbc>
 8006634:	4a3f      	ldr	r2, [pc, #252]	; (8006734 <startudp+0x1d4>)
 8006636:	f8db 3000 	ldr.w	r3, [fp]
 800663a:	6812      	ldr	r2, [r2, #0]
 800663c:	4313      	orrs	r3, r2
 800663e:	d1ed      	bne.n	800661c <startudp+0xbc>
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8006640:	4a3d      	ldr	r2, [pc, #244]	; (8006738 <startudp+0x1d8>)
 8006642:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006646:	6812      	ldr	r2, [r2, #0]
 8006648:	2a00      	cmp	r2, #0
 800664a:	bf08      	it	eq
 800664c:	4601      	moveq	r1, r0
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 800664e:	684a      	ldr	r2, [r1, #4]
				pd = (dmabufno) ? p2 : p1; // which dma buffer to send, dmabuf is last filled buffer, 0 or 1
 8006650:	468a      	mov	sl, r1
				((uint8_t*) (pd->payload))[3] = 0;	// pkt type
 8006652:	70d3      	strb	r3, [r2, #3]
				((uint8_t*) (pd->payload))[0] = statuspkt.udppknum & 0xff;
 8006654:	6822      	ldr	r2, [r4, #0]
 8006656:	684b      	ldr	r3, [r1, #4]
 8006658:	701a      	strb	r2, [r3, #0]
				((uint8_t*) (pd->payload))[1] = (statuspkt.udppknum & 0xff00) >> 8;
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	684a      	ldr	r2, [r1, #4]
 800665e:	0a1b      	lsrs	r3, r3, #8
 8006660:	7053      	strb	r3, [r2, #1]
				((uint8_t*) (pd->payload))[2] = (statuspkt.udppknum & 0xff0000) >> 16;
 8006662:	6823      	ldr	r3, [r4, #0]
 8006664:	684a      	ldr	r2, [r1, #4]
 8006666:	0c1b      	lsrs	r3, r3, #16
 8006668:	7093      	strb	r3, [r2, #2]
				while (pd->ref != 1) {	// old packet not finished with yet
 800666a:	7b89      	ldrb	r1, [r1, #14]
 800666c:	2901      	cmp	r1, #1
 800666e:	d006      	beq.n	800667e <startudp+0x11e>
					printf("*******send sample failed p->ref = %d *******\n", pd->ref);
 8006670:	4628      	mov	r0, r5
 8006672:	f01c fecf 	bl	8023414 <iprintf>
				while (pd->ref != 1) {	// old packet not finished with yet
 8006676:	f89a 100e 	ldrb.w	r1, [sl, #14]
 800667a:	2901      	cmp	r1, #1
 800667c:	d1f8      	bne.n	8006670 <startudp+0x110>
				}

				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 800667e:	f241 3388 	movw	r3, #5000	; 0x1388
 8006682:	4a2e      	ldr	r2, [pc, #184]	; (800673c <startudp+0x1dc>)
 8006684:	4651      	mov	r1, sl
 8006686:	4640      	mov	r0, r8
 8006688:	f7ff fe32 	bl	80062f0 <sendudp>
					printf("******* end sample status: ps->ref = %d *******\n", ps->ref);
					vTaskDelay(0); // but we need wait to update the data packet next, so wait
				}
#endif
				/* send end of sequence status packet if end of batch sequence */
				if (sendendstatus > 0) {
 800668c:	4b2c      	ldr	r3, [pc, #176]	; (8006740 <startudp+0x1e0>)
				err = sendudp(pcb, pd, &udpdestip, UDP_PORT_NO);		// send the sample packet
 800668e:	f88d 000f 	strb.w	r0, [sp, #15]
				if (sendendstatus > 0) {
 8006692:	781a      	ldrb	r2, [r3, #0]
				statuspkt.udpsent++;	// debug no of sample packets set
 8006694:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8006698:	3301      	adds	r3, #1
 800669a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
				statuspkt.adcpktssent++;	// UDP sample packet counter
 800669e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80066a2:	3301      	adds	r3, #1
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
				statuspkt.udppknum++;		// UDP packet number
 80066aa:	6823      	ldr	r3, [r4, #0]
 80066ac:	3301      	adds	r3, #1
 80066ae:	6023      	str	r3, [r4, #0]
				if (sendendstatus > 0) {
 80066b0:	2a00      	cmp	r2, #0
 80066b2:	d0b3      	beq.n	800661c <startudp+0xbc>
//					if (jabbertimeout == 0)	// terminate curtailed sequence???
						sendstatus(ENDSEQ, ps, pcb, adcbatchid); // send end of seq status
 80066b4:	4923      	ldr	r1, [pc, #140]	; (8006744 <startudp+0x1e4>)
 80066b6:	4642      	mov	r2, r8
 80066b8:	2001      	movs	r0, #1
 80066ba:	780b      	ldrb	r3, [r1, #0]
 80066bc:	4649      	mov	r1, r9
 80066be:	f7ff fe53 	bl	8006368 <sendstatus>
					sendendstatus = 0;	// cancel the flag
 80066c2:	2300      	movs	r3, #0
 80066c4:	4a1e      	ldr	r2, [pc, #120]	; (8006740 <startudp+0x1e0>)
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 80066c6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80066ca:	2001      	movs	r0, #1
					statuspkt.adcpktssent = 0;	// end of sequence so start again at 0
 80066cc:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
					sendendstatus = 0;	// cancel the flag
 80066d0:	7013      	strb	r3, [r2, #0]
		ulNotificationValue = ulTaskNotifyTake( pdTRUE, xMaxBlockTime);
 80066d2:	f00e fe89 	bl	80153e8 <ulTaskNotifyTake>
		if (ulNotificationValue > 0) {		// we were notified
 80066d6:	2800      	cmp	r0, #0
 80066d8:	d1a7      	bne.n	800662a <startudp+0xca>
		}
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		/* The transmission ended as expected. */
		else {
			/* The call to ulTaskNotifyTake() timed out. */
			sendtimedstatus(ps, pcb, adcbatchid);
 80066da:	4b1a      	ldr	r3, [pc, #104]	; (8006744 <startudp+0x1e4>)
 80066dc:	4641      	mov	r1, r8
 80066de:	4648      	mov	r0, r9
 80066e0:	781a      	ldrb	r2, [r3, #0]
 80066e2:	f7ff fea7 	bl	8006434 <sendtimedstatus>
 80066e6:	e799      	b.n	800661c <startudp+0xbc>
		printf("startudp: udp_bind failed!\n");
 80066e8:	4817      	ldr	r0, [pc, #92]	; (8006748 <startudp+0x1e8>)
 80066ea:	f01c ff2f 	bl	802354c <puts>
		for (;;)
 80066ee:	e7fe      	b.n	80066ee <startudp+0x18e>
		printf("startudp: udp_new failed!\n");
 80066f0:	4816      	ldr	r0, [pc, #88]	; (800674c <startudp+0x1ec>)
 80066f2:	f01c ff2b 	bl	802354c <puts>
		for (;;)
 80066f6:	e7fe      	b.n	80066f6 <startudp+0x196>
		printf("startudp: p2 buf_alloc failed!\n");
 80066f8:	4815      	ldr	r0, [pc, #84]	; (8006750 <startudp+0x1f0>)
//			printf("ulNotificationValue = %d\n",ulNotificationValue );
		}

	} // forever while
}
 80066fa:	b005      	add	sp, #20
 80066fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		printf("startudp: ps buf_alloc failed!\n");
 8006700:	f01c bf24 	b.w	802354c <puts>
		printf("startudp: p1 buf_alloc failed!\n");
 8006704:	4813      	ldr	r0, [pc, #76]	; (8006754 <startudp+0x1f4>)
 8006706:	e7f8      	b.n	80066fa <startudp+0x19a>
		printf("startudp: ps buf_alloc failed!\n");
 8006708:	4813      	ldr	r0, [pc, #76]	; (8006758 <startudp+0x1f8>)
 800670a:	e7f6      	b.n	80066fa <startudp+0x19a>
 800670c:	200007e8 	.word	0x200007e8
 8006710:	08042c1c 	.word	0x08042c1c
 8006714:	2001ae70 	.word	0x2001ae70
 8006718:	2001adc0 	.word	0x2001adc0
 800671c:	20000758 	.word	0x20000758
 8006720:	dec0edfe 	.word	0xdec0edfe
 8006724:	20000742 	.word	0x20000742
 8006728:	080295e4 	.word	0x080295e4
 800672c:	20001cd9 	.word	0x20001cd9
 8006730:	08029618 	.word	0x08029618
 8006734:	200006f4 	.word	0x200006f4
 8006738:	200006e8 	.word	0x200006e8
 800673c:	2001be34 	.word	0x2001be34
 8006740:	20000750 	.word	0x20000750
 8006744:	200006dc 	.word	0x200006dc
 8006748:	08029568 	.word	0x08029568
 800674c:	0802954c 	.word	0x0802954c
 8006750:	080295a4 	.word	0x080295a4
 8006754:	08029584 	.word	0x08029584
 8006758:	080295c4 	.word	0x080295c4
 800675c:	2001be30 	.word	0x2001be30

08006760 <tag_callback>:
const char *tagname[] = { "temp", "pressure", "time", "led1", "sw1A", "sw1B", "sw1C", "sw1D", "sw2A", "sw2B", "sw2C",
		"sw2D", "butt1", "PG0", "PG1", "PG2", "RF1", "devid", "detinfo", "GPS", "AGC", (void*) NULL };
int i, j;

// the tag callback handler
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8006760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//  LOCK_TCPIP_CORE();
	if (ledsenabled) {
 8006762:	4b53      	ldr	r3, [pc, #332]	; (80068b0 <tag_callback+0x150>)
tSSIHandler tag_callback(int index, char *newstring, int maxlen) {
 8006764:	4604      	mov	r4, r0
 8006766:	460f      	mov	r7, r1
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8006768:	4852      	ldr	r0, [pc, #328]	; (80068b4 <tag_callback+0x154>)
	if (ledsenabled) {
 800676a:	881a      	ldrh	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 800676c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	if (ledsenabled) {
 8006770:	2a00      	cmp	r2, #0
 8006772:	d03a      	beq.n	80067ea <tag_callback+0x8a>
		HAL_GPIO_TogglePin(GPIOD, LED_D3_Pin);
 8006774:	f003 fd4e 	bl	800a214 <HAL_GPIO_TogglePin>
 8006778:	4d4f      	ldr	r5, [pc, #316]	; (80068b8 <tag_callback+0x158>)
	} else {
		printf("semaphore take2 failed\n");
	}
#endif
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
		printf("sem wait 2\n");
 800677a:	4e50      	ldr	r6, [pc, #320]	; (80068bc <tag_callback+0x15c>)
 800677c:	e001      	b.n	8006782 <tag_callback+0x22>
 800677e:	f01c fee5 	bl	802354c <puts>
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 8006782:	2101      	movs	r1, #1
 8006784:	6828      	ldr	r0, [r5, #0]
 8006786:	f00d fe7f 	bl	8014488 <xQueueSemaphoreTake>
 800678a:	4603      	mov	r3, r0
		printf("sem wait 2\n");
 800678c:	4630      	mov	r0, r6
	while (!(xSemaphoreTake(ssicontentHandle,( TickType_t ) 1 ) == pdTRUE)) {// get the ssi generation semaphore (portMAX_DELAY == infinite)
 800678e:	2b01      	cmp	r3, #1
 8006790:	d1f5      	bne.n	800677e <tag_callback+0x1e>
	}
	{
//		printf("sem2 wait done\n");
	}

	if ((index > 3) && (index < 12)) {		// omux array
 8006792:	1f22      	subs	r2, r4, #4
 8006794:	2a07      	cmp	r2, #7
 8006796:	d819      	bhi.n	80067cc <tag_callback+0x6c>
		i = index - 4;		// 0 to 7
		i = (muxdat[0] & (1 << i));
 8006798:	4949      	ldr	r1, [pc, #292]	; (80068c0 <tag_callback+0x160>)
 800679a:	4093      	lsls	r3, r2
 800679c:	4a49      	ldr	r2, [pc, #292]	; (80068c4 <tag_callback+0x164>)
 800679e:	7809      	ldrb	r1, [r1, #0]
 80067a0:	400b      	ands	r3, r1
 80067a2:	6013      	str	r3, [r2, #0]
		if (i == 0)		// around the houses
 80067a4:	bb5b      	cbnz	r3, 80067fe <tag_callback+0x9e>
			strcpy(newstring, "0");
 80067a6:	4b48      	ldr	r3, [pc, #288]	; (80068c8 <tag_callback+0x168>)
 80067a8:	881b      	ldrh	r3, [r3, #0]
 80067aa:	803b      	strh	r3, [r7, #0]
			break;
		}
//		sprintf(newstring,"index=%d",index);
//  UNLOCK_TCPIP_CORE();

	if (xSemaphoreGive(ssicontentHandle) != pdTRUE) {		// give the ssi generation semaphore
 80067ac:	2300      	movs	r3, #0
 80067ae:	6828      	ldr	r0, [r5, #0]
 80067b0:	461a      	mov	r2, r3
 80067b2:	4619      	mov	r1, r3
 80067b4:	f00d fbe2 	bl	8013f7c <xQueueGenericSend>
 80067b8:	2801      	cmp	r0, #1
 80067ba:	d002      	beq.n	80067c2 <tag_callback+0x62>
		printf("semaphore give2 failed\n");		// expect this to fail as part of the normal setup
 80067bc:	4843      	ldr	r0, [pc, #268]	; (80068cc <tag_callback+0x16c>)
 80067be:	f01c fec5 	bl	802354c <puts>
	}
	return (strlen(newstring));
 80067c2:	4638      	mov	r0, r7
}
 80067c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return (strlen(newstring));
 80067c8:	f7f9 bd44 	b.w	8000254 <strlen>
		switch (index) {
 80067cc:	2c14      	cmp	r4, #20
 80067ce:	d868      	bhi.n	80068a2 <tag_callback+0x142>
 80067d0:	e8df f004 	tbb	[pc, r4]
 80067d4:	0e585d62 	.word	0x0e585d62
 80067d8:	67676767 	.word	0x67676767
 80067dc:	67676767 	.word	0x67676767
 80067e0:	3b444d54 	.word	0x3b444d54
 80067e4:	21262b30 	.word	0x21262b30
 80067e8:	19          	.byte	0x19
 80067e9:	00          	.byte	0x00
		HAL_GPIO_WritePin(GPIOD, LED_D3_Pin, GPIO_PIN_RESET);
 80067ea:	f003 fcf9 	bl	800a1e0 <HAL_GPIO_WritePin>
 80067ee:	e7c3      	b.n	8006778 <tag_callback+0x18>
			if (HAL_GPIO_ReadPin(GPIOD, LED_D4_Pin) == GPIO_PIN_SET)
 80067f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80067f4:	482f      	ldr	r0, [pc, #188]	; (80068b4 <tag_callback+0x154>)
 80067f6:	f003 fce1 	bl	800a1bc <HAL_GPIO_ReadPin>
 80067fa:	2801      	cmp	r0, #1
 80067fc:	d1d3      	bne.n	80067a6 <tag_callback+0x46>
			strcpy(newstring, "1");
 80067fe:	4b34      	ldr	r3, [pc, #208]	; (80068d0 <tag_callback+0x170>)
 8006800:	881b      	ldrh	r3, [r3, #0]
 8006802:	803b      	strh	r3, [r7, #0]
 8006804:	e7d2      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, (agc) ? "1" : "0");		// AGC Status
 8006806:	4b33      	ldr	r3, [pc, #204]	; (80068d4 <tag_callback+0x174>)
 8006808:	881b      	ldrh	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	bf14      	ite	ne
 800680e:	2331      	movne	r3, #49	; 0x31
 8006810:	2330      	moveq	r3, #48	; 0x30
 8006812:	803b      	strh	r3, [r7, #0]
			break;
 8006814:	e7ca      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, gpsstr);		// GPS Status
 8006816:	4930      	ldr	r1, [pc, #192]	; (80068d8 <tag_callback+0x178>)
 8006818:	4638      	mov	r0, r7
 800681a:	f01d f81a 	bl	8023852 <strcpy>
			break;
 800681e:	e7c5      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, statstr);		// Detector Status
 8006820:	492e      	ldr	r1, [pc, #184]	; (80068dc <tag_callback+0x17c>)
 8006822:	4638      	mov	r0, r7
 8006824:	f01d f815 	bl	8023852 <strcpy>
			break;
 8006828:	e7c0      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, snstr);			// Detector ID
 800682a:	492d      	ldr	r1, [pc, #180]	; (80068e0 <tag_callback+0x180>)
 800682c:	4638      	mov	r0, r7
 800682e:	f01d f810 	bl	8023852 <strcpy>
			break;
 8006832:	e7bb      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, (HAL_GPIO_ReadPin(GPIOE, LP_FILT_Pin) ? "0" : "1"));
 8006834:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006838:	482a      	ldr	r0, [pc, #168]	; (80068e4 <tag_callback+0x184>)
 800683a:	f003 fcbf 	bl	800a1bc <HAL_GPIO_ReadPin>
 800683e:	2800      	cmp	r0, #0
 8006840:	bf14      	ite	ne
 8006842:	2330      	movne	r3, #48	; 0x30
 8006844:	2331      	moveq	r3, #49	; 0x31
 8006846:	803b      	strh	r3, [r7, #0]
			break;
 8006848:	e7b0      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, (pgagain & 4) ? "1" : "0");
 800684a:	4b27      	ldr	r3, [pc, #156]	; (80068e8 <tag_callback+0x188>)
 800684c:	881b      	ldrh	r3, [r3, #0]
 800684e:	f013 0f04 	tst.w	r3, #4
 8006852:	bf14      	ite	ne
 8006854:	2331      	movne	r3, #49	; 0x31
 8006856:	2330      	moveq	r3, #48	; 0x30
 8006858:	803b      	strh	r3, [r7, #0]
			break;
 800685a:	e7a7      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, (pgagain & 2) ? "1" : "0");
 800685c:	4b22      	ldr	r3, [pc, #136]	; (80068e8 <tag_callback+0x188>)
 800685e:	881b      	ldrh	r3, [r3, #0]
 8006860:	f013 0f02 	tst.w	r3, #2
 8006864:	bf14      	ite	ne
 8006866:	2331      	movne	r3, #49	; 0x31
 8006868:	2330      	moveq	r3, #48	; 0x30
 800686a:	803b      	strh	r3, [r7, #0]
			break;
 800686c:	e79e      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, (pgagain & 1) ? "1" : "0");
 800686e:	4b1e      	ldr	r3, [pc, #120]	; (80068e8 <tag_callback+0x188>)
 8006870:	881b      	ldrh	r3, [r3, #0]
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	3330      	adds	r3, #48	; 0x30
 8006878:	803b      	strh	r3, [r7, #0]
			break;
 800687a:	e797      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, "5");
 800687c:	4b1b      	ldr	r3, [pc, #108]	; (80068ec <tag_callback+0x18c>)
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	803b      	strh	r3, [r7, #0]
			break;
 8006882:	e793      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, nowtimestr);
 8006884:	491a      	ldr	r1, [pc, #104]	; (80068f0 <tag_callback+0x190>)
 8006886:	4638      	mov	r0, r7
 8006888:	f01c ffe3 	bl	8023852 <strcpy>
			break;
 800688c:	e78e      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, pressstr);		// pressure
 800688e:	4919      	ldr	r1, [pc, #100]	; (80068f4 <tag_callback+0x194>)
 8006890:	4638      	mov	r0, r7
 8006892:	f01c ffde 	bl	8023852 <strcpy>
			break;
 8006896:	e789      	b.n	80067ac <tag_callback+0x4c>
			strcpy(newstring, tempstr);		// temperature
 8006898:	4917      	ldr	r1, [pc, #92]	; (80068f8 <tag_callback+0x198>)
 800689a:	4638      	mov	r0, r7
 800689c:	f01c ffd9 	bl	8023852 <strcpy>
			break;
 80068a0:	e784      	b.n	80067ac <tag_callback+0x4c>
			sprintf(newstring, "\"ssi_handler: bad tag index %d\"", index);
 80068a2:	4622      	mov	r2, r4
 80068a4:	4915      	ldr	r1, [pc, #84]	; (80068fc <tag_callback+0x19c>)
 80068a6:	4638      	mov	r0, r7
 80068a8:	f01c ff2c 	bl	8023704 <siprintf>
			break;
 80068ac:	e77e      	b.n	80067ac <tag_callback+0x4c>
 80068ae:	bf00      	nop
 80068b0:	20000270 	.word	0x20000270
 80068b4:	40020c00 	.word	0x40020c00
 80068b8:	2001b6d4 	.word	0x2001b6d4
 80068bc:	08029700 	.word	0x08029700
 80068c0:	20000274 	.word	0x20000274
 80068c4:	2001be7c 	.word	0x2001be7c
 80068c8:	080427f8 	.word	0x080427f8
 80068cc:	0802972c 	.word	0x0802972c
 80068d0:	080294e0 	.word	0x080294e0
 80068d4:	20000010 	.word	0x20000010
 80068d8:	20000014 	.word	0x20000014
 80068dc:	20000128 	.word	0x20000128
 80068e0:	20000084 	.word	0x20000084
 80068e4:	40021000 	.word	0x40021000
 80068e8:	20001cc4 	.word	0x20001cc4
 80068ec:	08040b70 	.word	0x08040b70
 80068f0:	20000054 	.word	0x20000054
 80068f4:	20000074 	.word	0x20000074
 80068f8:	20000230 	.word	0x20000230
 80068fc:	0802970c 	.word	0x0802970c

08006900 <returnpage>:
/* ---------------------------------------------- */
// http client
/* ---------------------------------------------- */

// callback with the page
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 8006900:	b5f0      	push	{r4, r5, r6, r7, lr}
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 8006902:	4d3d      	ldr	r5, [pc, #244]	; (80069f8 <returnpage+0xf8>)
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 8006904:	b08d      	sub	sp, #52	; 0x34
 8006906:	4616      	mov	r6, r2
 8006908:	f88d 000f 	strb.w	r0, [sp, #15]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 800690c:	ac07      	add	r4, sp, #28
void returnpage(volatile u8_t Num, volatile hc_errormsg errorm, volatile char *content, volatile u16_t charcount) {
 800690e:	f88d 100e 	strb.w	r1, [sp, #14]
 8006912:	f8ad 300c 	strh.w	r3, [sp, #12]
	volatile uint32_t sn;
	int nconv;
	volatile int p1, p2;

	if (errorm == 0) {
 8006916:	f89d 700e 	ldrb.w	r7, [sp, #14]
	char *errormsg[] = { "OK", "OUT_MEM", "TIMEOUT", "NOT_FOUND", "GEN_ERROR" };
 800691a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800691c:	682d      	ldr	r5, [r5, #0]
 800691e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006920:	6025      	str	r5, [r4, #0]
	if (errorm == 0) {
 8006922:	b10f      	cbz	r7, 8006928 <returnpage+0x28>
			}
		} else {
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
		}
	}
}
 8006924:	b00d      	add	sp, #52	; 0x34
 8006926:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nconv = sscanf(content, "%5u%48s%u%u", &sn, udp_target, &p1, &p2);
 8006928:	aa06      	add	r2, sp, #24
 800692a:	a905      	add	r1, sp, #20
 800692c:	4b33      	ldr	r3, [pc, #204]	; (80069fc <returnpage+0xfc>)
 800692e:	4630      	mov	r0, r6
 8006930:	9201      	str	r2, [sp, #4]
 8006932:	aa04      	add	r2, sp, #16
 8006934:	9100      	str	r1, [sp, #0]
 8006936:	4932      	ldr	r1, [pc, #200]	; (8006a00 <returnpage+0x100>)
 8006938:	f01c ff04 	bl	8023744 <siscanf>
		if (nconv != EOF) {
 800693c:	1c43      	adds	r3, r0, #1
 800693e:	d032      	beq.n	80069a6 <returnpage+0xa6>
			switch (nconv) {
 8006940:	2802      	cmp	r0, #2
 8006942:	d020      	beq.n	8006986 <returnpage+0x86>
 8006944:	dc13      	bgt.n	800696e <returnpage+0x6e>
 8006946:	2801      	cmp	r0, #1
 8006948:	d128      	bne.n	800699c <returnpage+0x9c>
				if (statuspkt.uid != sn) {
 800694a:	4a2e      	ldr	r2, [pc, #184]	; (8006a04 <returnpage+0x104>)
 800694c:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 8006950:	9904      	ldr	r1, [sp, #16]
 8006952:	b29b      	uxth	r3, r3
 8006954:	428b      	cmp	r3, r1
 8006956:	d0e5      	beq.n	8006924 <returnpage+0x24>
					statuspkt.uid = sn;
 8006958:	9b04      	ldr	r3, [sp, #16]
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 800695a:	482b      	ldr	r0, [pc, #172]	; (8006a08 <returnpage+0x108>)
					statuspkt.uid = sn;
 800695c:	b29b      	uxth	r3, r3
 800695e:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
					printf("Server -> Serial Number: %lu\n", statuspkt.uid);
 8006962:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 8006966:	b289      	uxth	r1, r1
 8006968:	f01c fd54 	bl	8023414 <iprintf>
 800696c:	e7da      	b.n	8006924 <returnpage+0x24>
			switch (nconv) {
 800696e:	1ec3      	subs	r3, r0, #3
 8006970:	2b01      	cmp	r3, #1
 8006972:	d813      	bhi.n	800699c <returnpage+0x9c>
				if (p1 == 1) {		// reboot
 8006974:	9b05      	ldr	r3, [sp, #20]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d033      	beq.n	80069e2 <returnpage+0xe2>
				if (p1 == 2) {		// freeze the UDP streaming
 800697a:	9b05      	ldr	r3, [sp, #20]
 800697c:	2b02      	cmp	r3, #2
					globalfreeze = 1;
 800697e:	4b23      	ldr	r3, [pc, #140]	; (8006a0c <returnpage+0x10c>)
				if (p1 == 2) {		// freeze the UDP streaming
 8006980:	d029      	beq.n	80069d6 <returnpage+0xd6>
					globalfreeze = 0;
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]
				if (strlen(udp_target) < 7) {					// bad url or ip address
 8006986:	4c1d      	ldr	r4, [pc, #116]	; (80069fc <returnpage+0xfc>)
 8006988:	4620      	mov	r0, r4
 800698a:	f7f9 fc63 	bl	8000254 <strlen>
 800698e:	2806      	cmp	r0, #6
 8006990:	d918      	bls.n	80069c4 <returnpage+0xc4>
				printf("Server -> Target UDP host: %s\n", udp_target);
 8006992:	491a      	ldr	r1, [pc, #104]	; (80069fc <returnpage+0xfc>)
 8006994:	481e      	ldr	r0, [pc, #120]	; (8006a10 <returnpage+0x110>)
 8006996:	f01c fd3d 	bl	8023414 <iprintf>
 800699a:	e7d6      	b.n	800694a <returnpage+0x4a>
				printf("Wrong number of params from Server -> %d\n", nconv);
 800699c:	4601      	mov	r1, r0
 800699e:	481d      	ldr	r0, [pc, #116]	; (8006a14 <returnpage+0x114>)
 80069a0:	f01c fd38 	bl	8023414 <iprintf>
				break;
 80069a4:	e7be      	b.n	8006924 <returnpage+0x24>
			printf("returnpage: (error returned) Num=%d, errno=%d, error=%s\n", Num, errorm, errormsg[errorm]);
 80069a6:	f89d 100f 	ldrb.w	r1, [sp, #15]
 80069aa:	ac0c      	add	r4, sp, #48	; 0x30
 80069ac:	f89d 200e 	ldrb.w	r2, [sp, #14]
 80069b0:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80069b4:	4818      	ldr	r0, [pc, #96]	; (8006a18 <returnpage+0x118>)
 80069b6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069ba:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80069be:	f01c fd29 	bl	8023414 <iprintf>
}
 80069c2:	e7af      	b.n	8006924 <returnpage+0x24>
					strcpy(udp_target, SERVER_DESTINATION);		// default it
 80069c4:	4d15      	ldr	r5, [pc, #84]	; (8006a1c <returnpage+0x11c>)
 80069c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80069c8:	6020      	str	r0, [r4, #0]
 80069ca:	6828      	ldr	r0, [r5, #0]
 80069cc:	6061      	str	r1, [r4, #4]
 80069ce:	6120      	str	r0, [r4, #16]
 80069d0:	60a2      	str	r2, [r4, #8]
 80069d2:	60e3      	str	r3, [r4, #12]
 80069d4:	e7dd      	b.n	8006992 <returnpage+0x92>
					globalfreeze = 1;
 80069d6:	2201      	movs	r2, #1
					printf("Server -> commands a streaming freeze\n");
 80069d8:	4811      	ldr	r0, [pc, #68]	; (8006a20 <returnpage+0x120>)
					globalfreeze = 1;
 80069da:	601a      	str	r2, [r3, #0]
					printf("Server -> commands a streaming freeze\n");
 80069dc:	f01c fdb6 	bl	802354c <puts>
 80069e0:	e7d1      	b.n	8006986 <returnpage+0x86>
					printf("Server -> commands a reboot...\n");
 80069e2:	4810      	ldr	r0, [pc, #64]	; (8006a24 <returnpage+0x124>)
 80069e4:	f01c fdb2 	bl	802354c <puts>
					osDelay(2000);
 80069e8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80069ec:	f00c ffac 	bl	8013948 <osDelay>
					rebootme(6);
 80069f0:	2006      	movs	r0, #6
 80069f2:	f7fb fc0f 	bl	8002214 <rebootme>
 80069f6:	e7c0      	b.n	800697a <returnpage+0x7a>
 80069f8:	08027724 	.word	0x08027724
 80069fc:	2001be38 	.word	0x2001be38
 8006a00:	08029744 	.word	0x08029744
 8006a04:	2001adc0 	.word	0x2001adc0
 8006a08:	080297cc 	.word	0x080297cc
 8006a0c:	2001be30 	.word	0x2001be30
 8006a10:	080297ac 	.word	0x080297ac
 8006a14:	080297ec 	.word	0x080297ec
 8006a18:	08029818 	.word	0x08029818
 8006a1c:	08029798 	.word	0x08029798
 8006a20:	08029770 	.word	0x08029770
 8006a24:	08029750 	.word	0x08029750

08006a28 <httpd_cgi_handler>:
		char **http_cgi_param_vals) {
 8006a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a2c:	b085      	sub	sp, #20
 8006a2e:	4615      	mov	r5, r2
 8006a30:	460c      	mov	r4, r1
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8006a32:	220a      	movs	r2, #10
 8006a34:	a903      	add	r1, sp, #12
 8006a36:	6818      	ldr	r0, [r3, #0]
		char **http_cgi_param_vals) {
 8006a38:	4699      	mov	r9, r3
 8006a3a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	j = strtol(*http_cgi_params, &ptr, 10);		// allow two chars len for the number
 8006a3c:	f01d fd1a 	bl	8024474 <strtol>
 8006a40:	4606      	mov	r6, r0
	printf("httpd_cgi_handler: uri=%s, count=%d j=%d\n", uri, count, j);
 8006a42:	4621      	mov	r1, r4
 8006a44:	462a      	mov	r2, r5
 8006a46:	4871      	ldr	r0, [pc, #452]	; (8006c0c <httpd_cgi_handler+0x1e4>)
 8006a48:	4633      	mov	r3, r6
 8006a4a:	f01c fce3 	bl	8023414 <iprintf>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006a4e:	2d00      	cmp	r5, #0
 8006a50:	dd37      	ble.n	8006ac2 <httpd_cgi_handler+0x9a>
 8006a52:	2400      	movs	r4, #0
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8006a54:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 8006c3c <httpd_cgi_handler+0x214>
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8006a58:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 8006c40 <httpd_cgi_handler+0x218>
		switch (j) {
 8006a5c:	f1a6 030a 	sub.w	r3, r6, #10
 8006a60:	2b0e      	cmp	r3, #14
 8006a62:	f200 80cc 	bhi.w	8006bfe <httpd_cgi_handler+0x1d6>
 8006a66:	e8df f003 	tbb	[pc, r3]
 8006a6a:	9eb6      	.short	0x9eb6
 8006a6c:	08080808 	.word	0x08080808
 8006a70:	08080808 	.word	0x08080808
 8006a74:	864d6073 	.word	0x864d6073
 8006a78:	3a          	.byte	0x3a
 8006a79:	00          	.byte	0x00
			if (((*http_cgi_param_vals)[i]) == '0') {
 8006a7a:	683a      	ldr	r2, [r7, #0]
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	f1a6 000c 	sub.w	r0, r6, #12
 8006a82:	4b63      	ldr	r3, [pc, #396]	; (8006c10 <httpd_cgi_handler+0x1e8>)
			if (((*http_cgi_param_vals)[i]) == '0') {
 8006a84:	5d12      	ldrb	r2, [r2, r4]
			j -= 11;	// now offset 0
 8006a86:	f1a6 080b 	sub.w	r8, r6, #11
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8006a8a:	4081      	lsls	r1, r0
			if (((*http_cgi_param_vals)[i]) == '0') {
 8006a8c:	2a30      	cmp	r2, #48	; 0x30
 8006a8e:	d01b      	beq.n	8006ac8 <httpd_cgi_handler+0xa0>
				muxdat[0] = muxdat[0] | (1 << (j - 1));
 8006a90:	781a      	ldrb	r2, [r3, #0]
 8006a92:	4311      	orrs	r1, r2
 8006a94:	b2c9      	uxtb	r1, r1
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8006a96:	f001 0202 	and.w	r2, r1, #2
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8006a9a:	4650      	mov	r0, sl
 8006a9c:	7019      	strb	r1, [r3, #0]
			j -= 11;	// now offset 0
 8006a9e:	4646      	mov	r6, r8
			logampmode = muxdat[0] & 2;		// lin/logamp output mux
 8006aa0:	f8cb 2000 	str.w	r2, [fp]
			printf("setting outmux to 0x%02x\n", muxdat[0]);
 8006aa4:	f01c fcb6 	bl	8023414 <iprintf>
			if (HAL_I2C_Master_Transmit(&hi2c1, 0x44 << 1, &muxdat[0], 1, 1000) != HAL_OK) {		// RF dual MUX
 8006aa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006aac:	2301      	movs	r3, #1
 8006aae:	4a58      	ldr	r2, [pc, #352]	; (8006c10 <httpd_cgi_handler+0x1e8>)
 8006ab0:	2188      	movs	r1, #136	; 0x88
 8006ab2:	9000      	str	r0, [sp, #0]
 8006ab4:	4857      	ldr	r0, [pc, #348]	; (8006c14 <httpd_cgi_handler+0x1ec>)
 8006ab6:	f003 feb3 	bl	800a820 <HAL_I2C_Master_Transmit>
 8006aba:	b960      	cbnz	r0, 8006ad6 <httpd_cgi_handler+0xae>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006abc:	3401      	adds	r4, #1
 8006abe:	42a5      	cmp	r5, r4
 8006ac0:	d1cc      	bne.n	8006a5c <httpd_cgi_handler+0x34>
}
 8006ac2:	b005      	add	sp, #20
 8006ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				muxdat[0] = muxdat[0] & ~(1 << (j - 1));
 8006ac8:	2201      	movs	r2, #1
 8006aca:	7819      	ldrb	r1, [r3, #0]
 8006acc:	fa02 f600 	lsl.w	r6, r2, r0
 8006ad0:	ea21 0106 	bic.w	r1, r1, r6
 8006ad4:	e7df      	b.n	8006a96 <httpd_cgi_handler+0x6e>
				printf("I2C HAL returned error 1\n\r");
 8006ad6:	4850      	ldr	r0, [pc, #320]	; (8006c18 <httpd_cgi_handler+0x1f0>)
 8006ad8:	f01c fc9c 	bl	8023414 <iprintf>
 8006adc:	e7ee      	b.n	8006abc <httpd_cgi_handler+0x94>
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8006ade:	6839      	ldr	r1, [r7, #0]
 8006ae0:	3c01      	subs	r4, #1
 8006ae2:	484e      	ldr	r0, [pc, #312]	; (8006c1c <httpd_cgi_handler+0x1f4>)
 8006ae4:	440c      	add	r4, r1
 8006ae6:	4623      	mov	r3, r4
 8006ae8:	f814 2f01 	ldrb.w	r2, [r4, #1]!
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006aec:	3302      	adds	r3, #2
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8006aee:	3a30      	subs	r2, #48	; 0x30
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006af0:	eba3 0301 	sub.w	r3, r3, r1
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8006af4:	bf18      	it	ne
 8006af6:	2201      	movne	r2, #1
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006af8:	429d      	cmp	r5, r3
			agc = (((*http_cgi_param_vals)[i]) == '0' ? 0 : 1);
 8006afa:	8002      	strh	r2, [r0, #0]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006afc:	dcf3      	bgt.n	8006ae6 <httpd_cgi_handler+0xbe>
}
 8006afe:	b005      	add	sp, #20
 8006b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b04:	4e46      	ldr	r6, [pc, #280]	; (8006c20 <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	f9b6 0000 	ldrsh.w	r0, [r6]
 8006b0c:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b0e:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~1 : pgagain | 1);
 8006b10:	2b30      	cmp	r3, #48	; 0x30
 8006b12:	bf0c      	ite	eq
 8006b14:	f020 0001 	biceq.w	r0, r0, #1
 8006b18:	f040 0001 	orrne.w	r0, r0, #1
			setpgagain(val);
 8006b1c:	f7fd fd08 	bl	8004530 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b20:	42a5      	cmp	r5, r4
 8006b22:	dcf0      	bgt.n	8006b06 <httpd_cgi_handler+0xde>
}
 8006b24:	b005      	add	sp, #20
 8006b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b2a:	4e3d      	ldr	r6, [pc, #244]	; (8006c20 <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	f9b6 0000 	ldrsh.w	r0, [r6]
 8006b32:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b34:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~2 : pgagain | 2);
 8006b36:	2b30      	cmp	r3, #48	; 0x30
 8006b38:	bf0c      	ite	eq
 8006b3a:	f020 0002 	biceq.w	r0, r0, #2
 8006b3e:	f040 0002 	orrne.w	r0, r0, #2
			setpgagain(val);
 8006b42:	f7fd fcf5 	bl	8004530 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b46:	42a5      	cmp	r5, r4
 8006b48:	dcf0      	bgt.n	8006b2c <httpd_cgi_handler+0x104>
}
 8006b4a:	b005      	add	sp, #20
 8006b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b50:	4e33      	ldr	r6, [pc, #204]	; (8006c20 <httpd_cgi_handler+0x1f8>)
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	f9b6 0000 	ldrsh.w	r0, [r6]
 8006b58:	5d1b      	ldrb	r3, [r3, r4]
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b5a:	3401      	adds	r4, #1
			val = (((*http_cgi_param_vals)[i]) == '0' ? pgagain & ~4 : pgagain | 4);
 8006b5c:	2b30      	cmp	r3, #48	; 0x30
 8006b5e:	bf0c      	ite	eq
 8006b60:	f020 0004 	biceq.w	r0, r0, #4
 8006b64:	f040 0004 	orrne.w	r0, r0, #4
			setpgagain(val);
 8006b68:	f7fd fce2 	bl	8004530 <setpgagain>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b6c:	42a5      	cmp	r5, r4
 8006b6e:	dcf0      	bgt.n	8006b52 <httpd_cgi_handler+0x12a>
}
 8006b70:	b005      	add	sp, #20
 8006b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b76:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8006b78:	4e2a      	ldr	r6, [pc, #168]	; (8006c24 <httpd_cgi_handler+0x1fc>)
 8006b7a:	e004      	b.n	8006b86 <httpd_cgi_handler+0x15e>
 8006b7c:	f003 fb30 	bl	800a1e0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006b80:	42a5      	cmp	r5, r4
 8006b82:	dd9e      	ble.n	8006ac2 <httpd_cgi_handler+0x9a>
 8006b84:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '1')
 8006b86:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_SET);		// select RF Switches to bypass LP filter
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006b8e:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '1')
 8006b90:	4423      	add	r3, r4
 8006b92:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006b96:	2b31      	cmp	r3, #49	; 0x31
 8006b98:	d1f0      	bne.n	8006b7c <httpd_cgi_handler+0x154>
				HAL_GPIO_WritePin(GPIOE, LP_FILT_Pin, GPIO_PIN_RESET);// select RF Switches to LP filter (normal route)
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f003 fb20 	bl	800a1e0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006ba0:	42a5      	cmp	r5, r4
 8006ba2:	dcef      	bgt.n	8006b84 <httpd_cgi_handler+0x15c>
 8006ba4:	e78d      	b.n	8006ac2 <httpd_cgi_handler+0x9a>
 8006ba6:	3401      	adds	r4, #1
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8006ba8:	4e1f      	ldr	r6, [pc, #124]	; (8006c28 <httpd_cgi_handler+0x200>)
 8006baa:	e004      	b.n	8006bb6 <httpd_cgi_handler+0x18e>
 8006bac:	f003 fb18 	bl	800a1e0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006bb0:	42ac      	cmp	r4, r5
 8006bb2:	da86      	bge.n	8006ac2 <httpd_cgi_handler+0x9a>
 8006bb4:	3401      	adds	r4, #1
			if (((*http_cgi_param_vals)[i]) == '0')
 8006bb6:	683b      	ldr	r3, [r7, #0]
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_SET);
 8006bb8:	2201      	movs	r2, #1
 8006bba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006bbe:	4630      	mov	r0, r6
			if (((*http_cgi_param_vals)[i]) == '0')
 8006bc0:	4423      	add	r3, r4
 8006bc2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006bc6:	2b30      	cmp	r3, #48	; 0x30
 8006bc8:	d1f0      	bne.n	8006bac <httpd_cgi_handler+0x184>
				HAL_GPIO_WritePin(GPIOD, LED_D4_Pin, GPIO_PIN_RESET);
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f003 fb08 	bl	800a1e0 <HAL_GPIO_WritePin>
	for (i = 0; i < count; i++) {			/// number of things sent from the form
 8006bd0:	42a5      	cmp	r5, r4
 8006bd2:	dcef      	bgt.n	8006bb4 <httpd_cgi_handler+0x18c>
 8006bd4:	e775      	b.n	8006ac2 <httpd_cgi_handler+0x9a>
			printf("Reboot command from wwww\n");
 8006bd6:	4815      	ldr	r0, [pc, #84]	; (8006c2c <httpd_cgi_handler+0x204>)
 8006bd8:	f01c fcb8 	bl	802354c <puts>
			osDelay(1000);
 8006bdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006be0:	f00c feb2 	bl	8013948 <osDelay>
 8006be4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006be8:	4911      	ldr	r1, [pc, #68]	; (8006c30 <httpd_cgi_handler+0x208>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006bea:	4b12      	ldr	r3, [pc, #72]	; (8006c34 <httpd_cgi_handler+0x20c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8006bec:	68ca      	ldr	r2, [r1, #12]
 8006bee:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	60cb      	str	r3, [r1, #12]
 8006bf6:	f3bf 8f4f 	dsb	sy
    __NOP();
 8006bfa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8006bfc:	e7fd      	b.n	8006bfa <httpd_cgi_handler+0x1d2>
			printf("Unknown id in cgi handler %s\n", *http_cgi_params);
 8006bfe:	f8d9 1000 	ldr.w	r1, [r9]
 8006c02:	480d      	ldr	r0, [pc, #52]	; (8006c38 <httpd_cgi_handler+0x210>)
 8006c04:	f01c fc06 	bl	8023414 <iprintf>
			break;
 8006c08:	e758      	b.n	8006abc <httpd_cgi_handler+0x94>
 8006c0a:	bf00      	nop
 8006c0c:	08029854 	.word	0x08029854
 8006c10:	20000274 	.word	0x20000274
 8006c14:	2001b18c 	.word	0x2001b18c
 8006c18:	08029050 	.word	0x08029050
 8006c1c:	20000010 	.word	0x20000010
 8006c20:	20001cc4 	.word	0x20001cc4
 8006c24:	40021000 	.word	0x40021000
 8006c28:	40020c00 	.word	0x40020c00
 8006c2c:	08029880 	.word	0x08029880
 8006c30:	e000ed00 	.word	0xe000ed00
 8006c34:	05fa0004 	.word	0x05fa0004
 8006c38:	080298b8 	.word	0x080298b8
 8006c3c:	20001cc0 	.word	0x20001cc0
 8006c40:	0802989c 	.word	0x0802989c

08006c44 <httpd_post_receive_data>:
err_t httpd_post_receive_data(void *connection, struct pbuf *p) {
 8006c44:	b508      	push	{r3, lr}
	printf("httpd_post_receive_data: \n");
 8006c46:	4802      	ldr	r0, [pc, #8]	; (8006c50 <httpd_post_receive_data+0xc>)
 8006c48:	f01c fc80 	bl	802354c <puts>
}
 8006c4c:	2000      	movs	r0, #0
 8006c4e:	bd08      	pop	{r3, pc}
 8006c50:	080298d8 	.word	0x080298d8

08006c54 <httpd_post_begin>:
		int content_len, char *response_uri, u16_t response_uri_len, u8_t *post_auto_wnd) {
 8006c54:	b508      	push	{r3, lr}
	printf("httpd_post_begin: \n");
 8006c56:	4802      	ldr	r0, [pc, #8]	; (8006c60 <httpd_post_begin+0xc>)
 8006c58:	f01c fc78 	bl	802354c <puts>
}
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	bd08      	pop	{r3, pc}
 8006c60:	080298f4 	.word	0x080298f4

08006c64 <httpd_post_finished>:
	printf("httpd_post_finished: \n");
 8006c64:	4801      	ldr	r0, [pc, #4]	; (8006c6c <httpd_post_finished+0x8>)
 8006c66:	f01c bc71 	b.w	802354c <puts>
 8006c6a:	bf00      	nop
 8006c6c:	08029908 	.word	0x08029908

08006c70 <init_httpd_ssi>:
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8006c70:	4803      	ldr	r0, [pc, #12]	; (8006c80 <init_httpd_ssi+0x10>)
 8006c72:	2215      	movs	r2, #21
 8006c74:	4903      	ldr	r1, [pc, #12]	; (8006c84 <init_httpd_ssi+0x14>)
init_httpd_ssi() {
 8006c76:	b508      	push	{r3, lr}
	http_set_ssi_handler(tag_callback, tagname, 21);	// was 32
 8006c78:	f010 fc28 	bl	80174cc <http_set_ssi_handler>
}
 8006c7c:	bd08      	pop	{r3, pc}
 8006c7e:	bf00      	nop
 8006c80:	08006761 	.word	0x08006761
 8006c84:	20000280 	.word	0x20000280

08006c88 <httpclient>:

void httpclient(char Page[64]) {
 8006c88:	b570      	push	{r4, r5, r6, lr}
	uint32_t ip;
	int err;

	static char *Postvars = NULL;

	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8006c8a:	4911      	ldr	r1, [pc, #68]	; (8006cd0 <httpclient+0x48>)
void httpclient(char Page[64]) {
 8006c8c:	b084      	sub	sp, #16
 8006c8e:	4604      	mov	r4, r0
	err = dnslookup(SERVER_DESTINATION, &remoteip);		// find serial number and udp target IP address
 8006c90:	4810      	ldr	r0, [pc, #64]	; (8006cd4 <httpclient+0x4c>)
 8006c92:	f7ff fbef 	bl	8006474 <dnslookup>
	if (err != ERR_OK)
 8006c96:	b9b0      	cbnz	r0, 8006cc6 <httpclient+0x3e>
		rebootme(7);
	ip = remoteip.addr;
 8006c98:	4d0d      	ldr	r5, [pc, #52]	; (8006cd0 <httpclient+0x48>)
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8006c9a:	490e      	ldr	r1, [pc, #56]	; (8006cd4 <httpclient+0x4c>)
	ip = remoteip.addr;
 8006c9c:	682a      	ldr	r2, [r5, #0]
	printf("\n%s Control Server IP: %lu.%lu.%lu.%lu\n", SERVER_DESTINATION, ip & 0xff, (ip & 0xff00) >> 8,
 8006c9e:	480e      	ldr	r0, [pc, #56]	; (8006cd8 <httpclient+0x50>)
 8006ca0:	0e13      	lsrs	r3, r2, #24
 8006ca2:	f3c2 4607 	ubfx	r6, r2, #16, #8
 8006ca6:	9301      	str	r3, [sp, #4]
 8006ca8:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8006cac:	9600      	str	r6, [sp, #0]
 8006cae:	b2d2      	uxtb	r2, r2
 8006cb0:	f01c fbb0 	bl	8023414 <iprintf>
			(ip & 0xff0000) >> 16, (ip & 0xff000000) >> 24);

	result = hc_open(remoteip, Page, Postvars, returnpage);
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	4b09      	ldr	r3, [pc, #36]	; (8006cdc <httpclient+0x54>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	6828      	ldr	r0, [r5, #0]
 8006cbc:	f7fa f902 	bl	8000ec4 <hc_open>
 8006cc0:	9003      	str	r0, [sp, #12]
//	printf("result=%d\n", result);

}
 8006cc2:	b004      	add	sp, #16
 8006cc4:	bd70      	pop	{r4, r5, r6, pc}
		rebootme(7);
 8006cc6:	2007      	movs	r0, #7
 8006cc8:	f7fb faa4 	bl	8002214 <rebootme>
 8006ccc:	e7e4      	b.n	8006c98 <httpclient+0x10>
 8006cce:	bf00      	nop
 8006cd0:	20001ce4 	.word	0x20001ce4
 8006cd4:	08029798 	.word	0x08029798
 8006cd8:	08029920 	.word	0x08029920
 8006cdc:	08006901 	.word	0x08006901

08006ce0 <apisn>:

void apisn() {
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8006ce0:	4909      	ldr	r1, [pc, #36]	; (8006d08 <apisn+0x28>)
 8006ce2:	4b0a      	ldr	r3, [pc, #40]	; (8006d0c <apisn+0x2c>)
 8006ce4:	6809      	ldr	r1, [r1, #0]
 8006ce6:	4a0a      	ldr	r2, [pc, #40]	; (8006d10 <apisn+0x30>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6812      	ldr	r2, [r2, #0]
void apisn() {
 8006cec:	b510      	push	{r4, lr}
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8006cee:	4c09      	ldr	r4, [pc, #36]	; (8006d14 <apisn+0x34>)
void apisn() {
 8006cf0:	b082      	sub	sp, #8
	sprintf(stmuid, "api/Device/%lx%lx%lx", STM32_UUID[0], STM32_UUID[1], STM32_UUID[2]);
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	9100      	str	r1, [sp, #0]
 8006cf6:	4908      	ldr	r1, [pc, #32]	; (8006d18 <apisn+0x38>)
 8006cf8:	f01c fd04 	bl	8023704 <siprintf>
	httpclient(stmuid);		// get sn and targ
 8006cfc:	4620      	mov	r0, r4
}
 8006cfe:	b002      	add	sp, #8
 8006d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	httpclient(stmuid);		// get sn and targ
 8006d04:	f7ff bfc0 	b.w	8006c88 <httpclient>
 8006d08:	1ff0f428 	.word	0x1ff0f428
 8006d0c:	1ff0f424 	.word	0x1ff0f424
 8006d10:	1ff0f420 	.word	0x1ff0f420
 8006d14:	20001ce8 	.word	0x20001ce8
 8006d18:	08029948 	.word	0x08029948

08006d1c <initialapisn>:

// get the serial number and udp target for this device
// reboot if fails
void initialapisn() {
 8006d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int i;

	i = 1;
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8006d20:	4e18      	ldr	r6, [pc, #96]	; (8006d84 <initialapisn+0x68>)
 8006d22:	f242 7329 	movw	r3, #10025	; 0x2729
 8006d26:	f8b6 505c 	ldrh.w	r5, [r6, #92]	; 0x5c
 8006d2a:	b2ad      	uxth	r5, r5
 8006d2c:	429d      	cmp	r5, r3
 8006d2e:	d126      	bne.n	8006d7e <initialapisn+0x62>
	{
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8006d30:	2101      	movs	r1, #1
 8006d32:	4815      	ldr	r0, [pc, #84]	; (8006d88 <initialapisn+0x6c>)
		apisn();
		osDelay(5000);

		i++;
 8006d34:	2402      	movs	r4, #2
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8006d36:	4f14      	ldr	r7, [pc, #80]	; (8006d88 <initialapisn+0x6c>)
		if (i > 10) {
			printf("************* ABORTED **************\n");
 8006d38:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8006d8c <initialapisn+0x70>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8006d3c:	f01c fb6a 	bl	8023414 <iprintf>
		apisn();
 8006d40:	f7ff ffce 	bl	8006ce0 <apisn>
		osDelay(5000);
 8006d44:	f241 3088 	movw	r0, #5000	; 0x1388
 8006d48:	f00c fdfe 	bl	8013948 <osDelay>
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8006d4c:	f8b6 305c 	ldrh.w	r3, [r6, #92]	; 0x5c
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8006d50:	4621      	mov	r1, r4
 8006d52:	4638      	mov	r0, r7
		i++;
 8006d54:	3401      	adds	r4, #1
	while (statuspkt.uid == BUILDNO)		// not yet found new S/N from server
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	42ab      	cmp	r3, r5
 8006d5a:	d110      	bne.n	8006d7e <initialapisn+0x62>
		printf("getting S/N and UDP target using http. Try=%d\n", i);
 8006d5c:	f01c fb5a 	bl	8023414 <iprintf>
		apisn();
 8006d60:	f7ff ffbe 	bl	8006ce0 <apisn>
		osDelay(5000);
 8006d64:	f241 3088 	movw	r0, #5000	; 0x1388
 8006d68:	f00c fdee 	bl	8013948 <osDelay>
		if (i > 10) {
 8006d6c:	2c0a      	cmp	r4, #10
 8006d6e:	dded      	ble.n	8006d4c <initialapisn+0x30>
			printf("************* ABORTED **************\n");
 8006d70:	4640      	mov	r0, r8
 8006d72:	f01c fbeb 	bl	802354c <puts>
			rebootme(8);
 8006d76:	2008      	movs	r0, #8
 8006d78:	f7fb fa4c 	bl	8002214 <rebootme>
 8006d7c:	e7e6      	b.n	8006d4c <initialapisn+0x30>
		}
	}
}
 8006d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d82:	bf00      	nop
 8006d84:	2001adc0 	.word	0x2001adc0
 8006d88:	08029960 	.word	0x08029960
 8006d8c:	08029990 	.word	0x08029990

08006d90 <requestapisn>:

void requestapisn() {
 8006d90:	b508      	push	{r3, lr}
	printf("updating S/N and UDP target using http\n");
 8006d92:	4804      	ldr	r0, [pc, #16]	; (8006da4 <requestapisn+0x14>)
 8006d94:	f01c fbda 	bl	802354c <puts>
	httpclient(stmuid);		// get sn and targ
 8006d98:	4803      	ldr	r0, [pc, #12]	; (8006da8 <requestapisn+0x18>)
}
 8006d9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	httpclient(stmuid);		// get sn and targ
 8006d9e:	f7ff bf73 	b.w	8006c88 <httpclient>
 8006da2:	bf00      	nop
 8006da4:	080299b8 	.word	0x080299b8
 8006da8:	20001ce8 	.word	0x20001ce8

08006dac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 ldr   sp, =_estack      /* set stack pointer */
 8006dac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006de4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006db0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006db2:	e003      	b.n	8006dbc <LoopCopyDataInit>

08006db4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006db4:	4b0c      	ldr	r3, [pc, #48]	; (8006de8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006db6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006db8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006dba:	3104      	adds	r1, #4

08006dbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006dbc:	480b      	ldr	r0, [pc, #44]	; (8006dec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006dbe:	4b0c      	ldr	r3, [pc, #48]	; (8006df0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006dc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006dc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006dc4:	d3f6      	bcc.n	8006db4 <CopyDataInit>
  ldr  r2, =_sbss
 8006dc6:	4a0b      	ldr	r2, [pc, #44]	; (8006df4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006dc8:	e002      	b.n	8006dd0 <LoopFillZerobss>

08006dca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006dca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006dcc:	f842 3b04 	str.w	r3, [r2], #4

08006dd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006dd0:	4b09      	ldr	r3, [pc, #36]	; (8006df8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006dd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006dd4:	d3f9      	bcc.n	8006dca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006dd6:	f7ff fa3d 	bl	8006254 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006dda:	f01b fa2b 	bl	8022234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006dde:	f7fc f853 	bl	8002e88 <main>
  bx  lr    
 8006de2:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8006de4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8006de8:	08043780 	.word	0x08043780
  ldr  r0, =_sdata
 8006dec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006df0:	200006bc 	.word	0x200006bc
  ldr  r2, =_sbss
 8006df4:	200006c0 	.word	0x200006c0
  ldr  r3, = _ebss
 8006df8:	2002fdd8 	.word	0x2002fdd8

08006dfc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006dfc:	e7fe      	b.n	8006dfc <CAN1_RX0_IRQHandler>
	...

08006e00 <HAL_Init>:
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e00:	4a07      	ldr	r2, [pc, #28]	; (8006e20 <HAL_Init+0x20>)
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e02:	2003      	movs	r0, #3
{
 8006e04:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e06:	6813      	ldr	r3, [r2, #0]
 8006e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e0c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e0e:	f000 fc51 	bl	80076b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e12:	2000      	movs	r0, #0
 8006e14:	f7ff f8ea 	bl	8005fec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e18:	f7fe f946 	bl	80050a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	bd08      	pop	{r3, pc}
 8006e20:	40023c00 	.word	0x40023c00

08006e24 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8006e24:	4a03      	ldr	r2, [pc, #12]	; (8006e34 <HAL_IncTick+0x10>)
 8006e26:	4b04      	ldr	r3, [pc, #16]	; (8006e38 <HAL_IncTick+0x14>)
 8006e28:	6811      	ldr	r1, [r2, #0]
 8006e2a:	781b      	ldrb	r3, [r3, #0]
 8006e2c:	440b      	add	r3, r1
 8006e2e:	6013      	str	r3, [r2, #0]
}
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	2001be80 	.word	0x2001be80
 8006e38:	200002d8 	.word	0x200002d8

08006e3c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8006e3c:	4b01      	ldr	r3, [pc, #4]	; (8006e44 <HAL_GetTick+0x8>)
 8006e3e:	6818      	ldr	r0, [r3, #0]
}
 8006e40:	4770      	bx	lr
 8006e42:	bf00      	nop
 8006e44:	2001be80 	.word	0x2001be80

08006e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006e4c:	f7ff fff6 	bl	8006e3c <HAL_GetTick>
 8006e50:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006e52:	1c63      	adds	r3, r4, #1
 8006e54:	d002      	beq.n	8006e5c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8006e56:	4b04      	ldr	r3, [pc, #16]	; (8006e68 <HAL_Delay+0x20>)
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006e5c:	f7ff ffee 	bl	8006e3c <HAL_GetTick>
 8006e60:	1b43      	subs	r3, r0, r5
 8006e62:	42a3      	cmp	r3, r4
 8006e64:	d3fa      	bcc.n	8006e5c <HAL_Delay+0x14>
  {
  }
}
 8006e66:	bd38      	pop	{r3, r4, r5, pc}
 8006e68:	200002d8 	.word	0x200002d8

08006e6c <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	f000 8146 	beq.w	80070fe <HAL_ADC_Init+0x292>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006e72:	49ae      	ldr	r1, [pc, #696]	; (800712c <HAL_ADC_Init+0x2c0>)
 8006e74:	4aae      	ldr	r2, [pc, #696]	; (8007130 <HAL_ADC_Init+0x2c4>)
{
 8006e76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006e78:	6803      	ldr	r3, [r0, #0]
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	428b      	cmp	r3, r1
 8006e7e:	bf18      	it	ne
 8006e80:	4293      	cmpne	r3, r2
 8006e82:	d003      	beq.n	8006e8c <HAL_ADC_Init+0x20>
 8006e84:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d177      	bne.n	8006f7c <HAL_ADC_Init+0x110>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8006e8c:	6863      	ldr	r3, [r4, #4]
 8006e8e:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8006e92:	d17c      	bne.n	8006f8e <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8006e94:	68a3      	ldr	r3, [r4, #8]
 8006e96:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8006e9a:	f040 8082 	bne.w	8006fa2 <HAL_ADC_Init+0x136>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8006e9e:	6923      	ldr	r3, [r4, #16]
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d84e      	bhi.n	8006f42 <HAL_ADC_Init+0xd6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006ea4:	69a3      	ldr	r3, [r4, #24]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d845      	bhi.n	8006f36 <HAL_ADC_Init+0xca>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8006eaa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006eac:	f022 7140 	bic.w	r1, r2, #50331648	; 0x3000000
 8006eb0:	f022 7080 	bic.w	r0, r2, #16777216	; 0x1000000
 8006eb4:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8006eb8:	bf18      	it	ne
 8006eba:	2900      	cmpne	r1, #0
 8006ebc:	bf14      	ite	ne
 8006ebe:	2301      	movne	r3, #1
 8006ec0:	2300      	moveq	r3, #0
 8006ec2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8006ec6:	bf0c      	ite	eq
 8006ec8:	2300      	moveq	r3, #0
 8006eca:	f003 0301 	andne.w	r3, r3, #1
 8006ece:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 8006ed2:	bf0c      	ite	eq
 8006ed4:	2300      	moveq	r3, #0
 8006ed6:	f003 0301 	andne.w	r3, r3, #1
 8006eda:	b123      	cbz	r3, 8006ee6 <HAL_ADC_Init+0x7a>
 8006edc:	f102 4271 	add.w	r2, r2, #4043309056	; 0xf1000000
 8006ee0:	2a01      	cmp	r2, #1
 8006ee2:	f200 8113 	bhi.w	800710c <HAL_ADC_Init+0x2a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8006ee6:	68e3      	ldr	r3, [r4, #12]
 8006ee8:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8006eec:	d165      	bne.n	8006fba <HAL_ADC_Init+0x14e>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8006eee:	69e3      	ldr	r3, [r4, #28]
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	2b0f      	cmp	r3, #15
 8006ef4:	d85b      	bhi.n	8006fae <HAL_ADC_Init+0x142>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8006ef6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d830      	bhi.n	8006f60 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8006efe:	6963      	ldr	r3, [r4, #20]
 8006f00:	2b02      	cmp	r3, #2
 8006f02:	d835      	bhi.n	8006f70 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8006f04:	f894 3020 	ldrb.w	r3, [r4, #32]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d823      	bhi.n	8006f54 <HAL_ADC_Init+0xe8>

  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006f0c:	4b89      	ldr	r3, [pc, #548]	; (8007134 <HAL_ADC_Init+0x2c8>)
 8006f0e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d004      	beq.n	8006f1e <HAL_ADC_Init+0xb2>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8006f14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006f16:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8006f1a:	f040 80ea 	bne.w	80070f2 <HAL_ADC_Init+0x286>
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f1e:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8006f20:	2d00      	cmp	r5, #0
 8006f22:	f000 80d6 	beq.w	80070d2 <HAL_ADC_Init+0x266>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006f28:	06db      	lsls	r3, r3, #27
 8006f2a:	d54c      	bpl.n	8006fc6 <HAL_ADC_Init+0x15a>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006f2c:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 8006f2e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8006f30:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 8006f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006f36:	f240 1151 	movw	r1, #337	; 0x151
 8006f3a:	487f      	ldr	r0, [pc, #508]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f3c:	f7fc ff6c 	bl	8003e18 <assert_failed>
 8006f40:	e7b3      	b.n	8006eaa <HAL_ADC_Init+0x3e>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8006f42:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8006f46:	487c      	ldr	r0, [pc, #496]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f48:	f7fc ff66 	bl	8003e18 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8006f4c:	69a3      	ldr	r3, [r4, #24]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d9ab      	bls.n	8006eaa <HAL_ADC_Init+0x3e>
 8006f52:	e7f0      	b.n	8006f36 <HAL_ADC_Init+0xca>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8006f54:	f240 1157 	movw	r1, #343	; 0x157
 8006f58:	4877      	ldr	r0, [pc, #476]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f5a:	f7fc ff5d 	bl	8003e18 <assert_failed>
 8006f5e:	e7d5      	b.n	8006f0c <HAL_ADC_Init+0xa0>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8006f60:	f240 1155 	movw	r1, #341	; 0x155
 8006f64:	4874      	ldr	r0, [pc, #464]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f66:	f7fc ff57 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8006f6a:	6963      	ldr	r3, [r4, #20]
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d9c9      	bls.n	8006f04 <HAL_ADC_Init+0x98>
 8006f70:	f44f 71ab 	mov.w	r1, #342	; 0x156
 8006f74:	4870      	ldr	r0, [pc, #448]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f76:	f7fc ff4f 	bl	8003e18 <assert_failed>
 8006f7a:	e7c3      	b.n	8006f04 <HAL_ADC_Init+0x98>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8006f7c:	f240 114d 	movw	r1, #333	; 0x14d
 8006f80:	486d      	ldr	r0, [pc, #436]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f82:	f7fc ff49 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8006f86:	6863      	ldr	r3, [r4, #4]
 8006f88:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8006f8c:	d082      	beq.n	8006e94 <HAL_ADC_Init+0x28>
 8006f8e:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 8006f92:	4869      	ldr	r0, [pc, #420]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006f94:	f7fc ff40 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8006f98:	68a3      	ldr	r3, [r4, #8]
 8006f9a:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8006f9e:	f43f af7e 	beq.w	8006e9e <HAL_ADC_Init+0x32>
 8006fa2:	f240 114f 	movw	r1, #335	; 0x14f
 8006fa6:	4864      	ldr	r0, [pc, #400]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006fa8:	f7fc ff36 	bl	8003e18 <assert_failed>
 8006fac:	e777      	b.n	8006e9e <HAL_ADC_Init+0x32>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8006fae:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8006fb2:	4861      	ldr	r0, [pc, #388]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006fb4:	f7fc ff30 	bl	8003e18 <assert_failed>
 8006fb8:	e79d      	b.n	8006ef6 <HAL_ADC_Init+0x8a>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8006fba:	f240 1153 	movw	r1, #339	; 0x153
 8006fbe:	485e      	ldr	r0, [pc, #376]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8006fc0:	f7fc ff2a 	bl	8003e18 <assert_failed>
 8006fc4:	e793      	b.n	8006eee <HAL_ADC_Init+0x82>
    ADC_STATE_CLR_SET(hadc->State,
 8006fc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006fc8:	4a5c      	ldr	r2, [pc, #368]	; (800713c <HAL_ADC_Init+0x2d0>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006fca:	495d      	ldr	r1, [pc, #372]	; (8007140 <HAL_ADC_Init+0x2d4>)
    ADC_STATE_CLR_SET(hadc->State,
 8006fcc:	401a      	ands	r2, r3
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006fce:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006fd0:	4d58      	ldr	r5, [pc, #352]	; (8007134 <HAL_ADC_Init+0x2c8>)
    ADC_STATE_CLR_SET(hadc->State,
 8006fd2:	f042 0202 	orr.w	r2, r2, #2
 8006fd6:	6422      	str	r2, [r4, #64]	; 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006fd8:	684a      	ldr	r2, [r1, #4]
 8006fda:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8006fde:	604a      	str	r2, [r1, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8006fe0:	684a      	ldr	r2, [r1, #4]
 8006fe2:	6860      	ldr	r0, [r4, #4]
 8006fe4:	4302      	orrs	r2, r0
 8006fe6:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006fe8:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006fea:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006fec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006ff0:	f8d4 c008 	ldr.w	ip, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006ff4:	68e7      	ldr	r7, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006ff6:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006ff8:	6858      	ldr	r0, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ffa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006ffc:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007000:	42ae      	cmp	r6, r5
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007002:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007004:	6858      	ldr	r0, [r3, #4]
 8007006:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800700a:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800700c:	6859      	ldr	r1, [r3, #4]
 800700e:	ea41 010c 	orr.w	r1, r1, ip
 8007012:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007014:	6899      	ldr	r1, [r3, #8]
 8007016:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800701a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800701c:	689a      	ldr	r2, [r3, #8]
 800701e:	ea42 0207 	orr.w	r2, r2, r7
 8007022:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007024:	d05c      	beq.n	80070e0 <HAL_ADC_Init+0x274>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007026:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007028:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800702a:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800702e:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007030:	689a      	ldr	r2, [r3, #8]
 8007032:	4316      	orrs	r6, r2
 8007034:	609e      	str	r6, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007036:	6899      	ldr	r1, [r3, #8]
 8007038:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800703c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	4302      	orrs	r2, r0
 8007042:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007044:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007046:	69a0      	ldr	r0, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007048:	f021 0102 	bic.w	r1, r1, #2
 800704c:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800704e:	689a      	ldr	r2, [r3, #8]
 8007050:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8007054:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007056:	f894 2020 	ldrb.w	r2, [r4, #32]
 800705a:	2a00      	cmp	r2, #0
 800705c:	d051      	beq.n	8007102 <HAL_ADC_Init+0x296>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 800705e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007060:	3a01      	subs	r2, #1
 8007062:	2a07      	cmp	r2, #7
 8007064:	d858      	bhi.n	8007118 <HAL_ADC_Init+0x2ac>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007066:	6859      	ldr	r1, [r3, #4]
 8007068:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800706c:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800706e:	6859      	ldr	r1, [r3, #4]
 8007070:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8007074:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007076:	6859      	ldr	r1, [r3, #4]
 8007078:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 800707c:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800707e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    ADC_CLEAR_ERRORCODE(hadc);
 8007080:	2500      	movs	r5, #0
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007082:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007084:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007088:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800708a:	1e4a      	subs	r2, r1, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800708c:	62d8      	str	r0, [r3, #44]	; 0x2c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800708e:	4628      	mov	r0, r5
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007090:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007092:	ea41 5102 	orr.w	r1, r1, r2, lsl #20
 8007096:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007098:	6899      	ldr	r1, [r3, #8]
 800709a:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800709e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80070a0:	6899      	ldr	r1, [r3, #8]
 80070a2:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80070a6:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 80070aa:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80070ac:	6899      	ldr	r1, [r3, #8]
 80070ae:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80070b2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80070b4:	689a      	ldr	r2, [r3, #8]
 80070b6:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 80070ba:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80070bc:	6465      	str	r5, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80070be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070c0:	f023 0303 	bic.w	r3, r3, #3
 80070c4:	f043 0301 	orr.w	r3, r3, #1
 80070c8:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80070ca:	2300      	movs	r3, #0
 80070cc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80070d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 80070d2:	4620      	mov	r0, r4
 80070d4:	f7fe f818 	bl	8005108 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80070d8:	6465      	str	r5, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 80070da:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
 80070de:	e722      	b.n	8006f26 <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80070e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80070e8:	689a      	ldr	r2, [r3, #8]
 80070ea:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80070ee:	609a      	str	r2, [r3, #8]
 80070f0:	e7a8      	b.n	8007044 <HAL_ADC_Init+0x1d8>
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80070f2:	f240 115b 	movw	r1, #347	; 0x15b
 80070f6:	4810      	ldr	r0, [pc, #64]	; (8007138 <HAL_ADC_Init+0x2cc>)
 80070f8:	f7fc fe8e 	bl	8003e18 <assert_failed>
 80070fc:	e70f      	b.n	8006f1e <HAL_ADC_Init+0xb2>
    return HAL_ERROR;
 80070fe:	2001      	movs	r0, #1
}
 8007100:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007102:	685a      	ldr	r2, [r3, #4]
 8007104:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007108:	605a      	str	r2, [r3, #4]
 800710a:	e7b8      	b.n	800707e <HAL_ADC_Init+0x212>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 800710c:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8007110:	4809      	ldr	r0, [pc, #36]	; (8007138 <HAL_ADC_Init+0x2cc>)
 8007112:	f7fc fe81 	bl	8003e18 <assert_failed>
 8007116:	e6e6      	b.n	8006ee6 <HAL_ADC_Init+0x7a>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8007118:	f240 71ac 	movw	r1, #1964	; 0x7ac
 800711c:	4806      	ldr	r0, [pc, #24]	; (8007138 <HAL_ADC_Init+0x2cc>)
 800711e:	f7fc fe7b 	bl	8003e18 <assert_failed>
 8007122:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	3a01      	subs	r2, #1
 8007128:	e79d      	b.n	8007066 <HAL_ADC_Init+0x1fa>
 800712a:	bf00      	nop
 800712c:	40012000 	.word	0x40012000
 8007130:	40012100 	.word	0x40012100
 8007134:	0f000001 	.word	0x0f000001
 8007138:	080299e0 	.word	0x080299e0
 800713c:	ffffeefd 	.word	0xffffeefd
 8007140:	40012300 	.word	0x40012300

08007144 <HAL_ADC_Start>:
{
 8007144:	b510      	push	{r4, lr}
  __IO uint32_t counter = 0;
 8007146:	2300      	movs	r3, #0
{
 8007148:	b082      	sub	sp, #8
 800714a:	4604      	mov	r4, r0
  __IO uint32_t counter = 0;
 800714c:	9301      	str	r3, [sp, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800714e:	6983      	ldr	r3, [r0, #24]
 8007150:	2b01      	cmp	r3, #1
 8007152:	d904      	bls.n	800715e <HAL_ADC_Start+0x1a>
 8007154:	f240 21df 	movw	r1, #735	; 0x2df
 8007158:	4848      	ldr	r0, [pc, #288]	; (800727c <HAL_ADC_Start+0x138>)
 800715a:	f7fc fe5d 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 800715e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007160:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8007164:	d174      	bne.n	8007250 <HAL_ADC_Start+0x10c>
  __HAL_LOCK(hadc);
 8007166:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800716a:	2b01      	cmp	r3, #1
 800716c:	d079      	beq.n	8007262 <HAL_ADC_Start+0x11e>
 800716e:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007170:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(hadc);
 8007172:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007176:	6893      	ldr	r3, [r2, #8]
 8007178:	07d8      	lsls	r0, r3, #31
 800717a:	d414      	bmi.n	80071a6 <HAL_ADC_Start+0x62>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800717c:	4b40      	ldr	r3, [pc, #256]	; (8007280 <HAL_ADC_Start+0x13c>)
 800717e:	4841      	ldr	r0, [pc, #260]	; (8007284 <HAL_ADC_Start+0x140>)
 8007180:	681b      	ldr	r3, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8007182:	6891      	ldr	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8007184:	fba0 0303 	umull	r0, r3, r0, r3
    __HAL_ADC_ENABLE(hadc);
 8007188:	f041 0101 	orr.w	r1, r1, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800718c:	0c9b      	lsrs	r3, r3, #18
    __HAL_ADC_ENABLE(hadc);
 800718e:	6091      	str	r1, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8007190:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007194:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 8007196:	9b01      	ldr	r3, [sp, #4]
 8007198:	b12b      	cbz	r3, 80071a6 <HAL_ADC_Start+0x62>
      counter--;
 800719a:	9b01      	ldr	r3, [sp, #4]
 800719c:	3b01      	subs	r3, #1
 800719e:	9301      	str	r3, [sp, #4]
    while(counter != 0)
 80071a0:	9b01      	ldr	r3, [sp, #4]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d1f9      	bne.n	800719a <HAL_ADC_Start+0x56>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80071a6:	6890      	ldr	r0, [r2, #8]
 80071a8:	f010 0001 	ands.w	r0, r0, #1
 80071ac:	d02c      	beq.n	8007208 <HAL_ADC_Start+0xc4>
    ADC_STATE_CLR_SET(hadc->State,
 80071ae:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80071b0:	4b35      	ldr	r3, [pc, #212]	; (8007288 <HAL_ADC_Start+0x144>)
 80071b2:	400b      	ands	r3, r1
 80071b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071b8:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80071ba:	6853      	ldr	r3, [r2, #4]
 80071bc:	0559      	lsls	r1, r3, #21
 80071be:	d505      	bpl.n	80071cc <HAL_ADC_Start+0x88>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80071c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80071c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80071ca:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80071cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071ce:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
 80071d2:	d02f      	beq.n	8007234 <HAL_ADC_Start+0xf0>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80071d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80071d6:	f023 0306 	bic.w	r3, r3, #6
 80071da:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80071dc:	f06f 0022 	mvn.w	r0, #34	; 0x22
    __HAL_UNLOCK(hadc);
 80071e0:	2100      	movs	r1, #0
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80071e2:	4b2a      	ldr	r3, [pc, #168]	; (800728c <HAL_ADC_Start+0x148>)
    __HAL_UNLOCK(hadc);
 80071e4:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80071e8:	6010      	str	r0, [r2, #0]
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80071ea:	6858      	ldr	r0, [r3, #4]
 80071ec:	f010 001f 	ands.w	r0, r0, #31
 80071f0:	d114      	bne.n	800721c <HAL_ADC_Start+0xd8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80071f2:	6893      	ldr	r3, [r2, #8]
 80071f4:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 80071f8:	d10e      	bne.n	8007218 <HAL_ADC_Start+0xd4>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80071fa:	6891      	ldr	r1, [r2, #8]
  return HAL_OK;
 80071fc:	4618      	mov	r0, r3
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80071fe:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8007202:	6091      	str	r1, [r2, #8]
}
 8007204:	b002      	add	sp, #8
 8007206:	bd10      	pop	{r4, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007208:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800720a:	f043 0310 	orr.w	r3, r3, #16
 800720e:	6423      	str	r3, [r4, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007210:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007212:	f043 0301 	orr.w	r3, r3, #1
 8007216:	6463      	str	r3, [r4, #68]	; 0x44
}
 8007218:	b002      	add	sp, #8
 800721a:	bd10      	pop	{r4, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800721c:	481c      	ldr	r0, [pc, #112]	; (8007290 <HAL_ADC_Start+0x14c>)
 800721e:	4282      	cmp	r2, r0
 8007220:	d00a      	beq.n	8007238 <HAL_ADC_Start+0xf4>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8007222:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007224:	06db      	lsls	r3, r3, #27
 8007226:	d402      	bmi.n	800722e <HAL_ADC_Start+0xea>
 8007228:	4c1a      	ldr	r4, [pc, #104]	; (8007294 <HAL_ADC_Start+0x150>)
 800722a:	42a2      	cmp	r2, r4
 800722c:	d01c      	beq.n	8007268 <HAL_ADC_Start+0x124>
  return HAL_OK;
 800722e:	2000      	movs	r0, #0
}
 8007230:	b002      	add	sp, #8
 8007232:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 8007234:	6463      	str	r3, [r4, #68]	; 0x44
 8007236:	e7d1      	b.n	80071dc <HAL_ADC_Start+0x98>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007238:	6893      	ldr	r3, [r2, #8]
 800723a:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 800723e:	d103      	bne.n	8007248 <HAL_ADC_Start+0x104>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007240:	6893      	ldr	r3, [r2, #8]
 8007242:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007246:	6093      	str	r3, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8007248:	4b10      	ldr	r3, [pc, #64]	; (800728c <HAL_ADC_Start+0x148>)
  return HAL_OK;
 800724a:	2000      	movs	r0, #0
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800724c:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800724e:	e7e3      	b.n	8007218 <HAL_ADC_Start+0xd4>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8007250:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8007254:	4809      	ldr	r0, [pc, #36]	; (800727c <HAL_ADC_Start+0x138>)
 8007256:	f7fc fddf 	bl	8003e18 <assert_failed>
  __HAL_LOCK(hadc);
 800725a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800725e:	2b01      	cmp	r3, #1
 8007260:	d185      	bne.n	800716e <HAL_ADC_Start+0x2a>
 8007262:	2002      	movs	r0, #2
}
 8007264:	b002      	add	sp, #8
 8007266:	bd10      	pop	{r4, pc}
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007268:	68a0      	ldr	r0, [r4, #8]
 800726a:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800726e:	d1de      	bne.n	800722e <HAL_ADC_Start+0xea>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007270:	68a3      	ldr	r3, [r4, #8]
 8007272:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007276:	60a3      	str	r3, [r4, #8]
 8007278:	e7ce      	b.n	8007218 <HAL_ADC_Start+0xd4>
 800727a:	bf00      	nop
 800727c:	080299e0 	.word	0x080299e0
 8007280:	2000027c 	.word	0x2000027c
 8007284:	431bde83 	.word	0x431bde83
 8007288:	fffff8fe 	.word	0xfffff8fe
 800728c:	40012300 	.word	0x40012300
 8007290:	40012000 	.word	0x40012000
 8007294:	40012200 	.word	0x40012200

08007298 <HAL_ADC_ConvCpltCallback>:
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop

0800729c <HAL_ADC_LevelOutOfWindowCallback>:
 800729c:	4770      	bx	lr
 800729e:	bf00      	nop

080072a0 <HAL_ADC_ErrorCallback>:
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop

080072a4 <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80072a4:	6982      	ldr	r2, [r0, #24]
  uint32_t tmp_sr = hadc->Instance->SR;
 80072a6:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80072a8:	2a01      	cmp	r2, #1
{
 80072aa:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 80072ac:	681d      	ldr	r5, [r3, #0]
{
 80072ae:	4604      	mov	r4, r0
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80072b0:	685e      	ldr	r6, [r3, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80072b2:	d904      	bls.n	80072be <HAL_ADC_IRQHandler+0x1a>
 80072b4:	f240 41c1 	movw	r1, #1217	; 0x4c1
 80072b8:	4851      	ldr	r0, [pc, #324]	; (8007400 <HAL_ADC_IRQHandler+0x15c>)
 80072ba:	f7fc fdad 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80072be:	69e3      	ldr	r3, [r4, #28]
 80072c0:	3b01      	subs	r3, #1
 80072c2:	2b0f      	cmp	r3, #15
 80072c4:	f200 8086 	bhi.w	80073d4 <HAL_ADC_IRQHandler+0x130>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80072c8:	6963      	ldr	r3, [r4, #20]
 80072ca:	2b02      	cmp	r3, #2
 80072cc:	d87c      	bhi.n	80073c8 <HAL_ADC_IRQHandler+0x124>
  if(tmp1 && tmp2)
 80072ce:	07ab      	lsls	r3, r5, #30
 80072d0:	d52c      	bpl.n	800732c <HAL_ADC_IRQHandler+0x88>
 80072d2:	06b0      	lsls	r0, r6, #26
 80072d4:	d52a      	bpl.n	800732c <HAL_ADC_IRQHandler+0x88>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80072d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072d8:	06d9      	lsls	r1, r3, #27
 80072da:	d403      	bmi.n	80072e4 <HAL_ADC_IRQHandler+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80072dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80072e2:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80072e4:	6823      	ldr	r3, [r4, #0]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80072ec:	d117      	bne.n	800731e <HAL_ADC_IRQHandler+0x7a>
 80072ee:	69a2      	ldr	r2, [r4, #24]
 80072f0:	b9aa      	cbnz	r2, 800731e <HAL_ADC_IRQHandler+0x7a>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80072f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80072f4:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80072f8:	d002      	beq.n	8007300 <HAL_ADC_IRQHandler+0x5c>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80072fa:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80072fc:	0552      	lsls	r2, r2, #21
 80072fe:	d40e      	bmi.n	800731e <HAL_ADC_IRQHandler+0x7a>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	f022 0220 	bic.w	r2, r2, #32
 8007306:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007308:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800730a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800730e:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007310:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007312:	04d8      	lsls	r0, r3, #19
 8007314:	d403      	bmi.n	800731e <HAL_ADC_IRQHandler+0x7a>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007316:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007318:	f043 0301 	orr.w	r3, r3, #1
 800731c:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800731e:	4620      	mov	r0, r4
 8007320:	f7ff ffba 	bl	8007298 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	f06f 0212 	mvn.w	r2, #18
 800732a:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 800732c:	0769      	lsls	r1, r5, #29
 800732e:	d530      	bpl.n	8007392 <HAL_ADC_IRQHandler+0xee>
 8007330:	0632      	lsls	r2, r6, #24
 8007332:	d52e      	bpl.n	8007392 <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007334:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007336:	06db      	lsls	r3, r3, #27
 8007338:	d403      	bmi.n	8007342 <HAL_ADC_IRQHandler+0x9e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800733a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800733c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007340:	6423      	str	r3, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8007342:	6823      	ldr	r3, [r4, #0]
 8007344:	689a      	ldr	r2, [r3, #8]
 8007346:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800734a:	d11b      	bne.n	8007384 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800734c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800734e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8007352:	d151      	bne.n	80073f8 <HAL_ADC_IRQHandler+0x154>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8007354:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8007356:	0551      	lsls	r1, r2, #21
 8007358:	d414      	bmi.n	8007384 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800735a:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800735c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8007360:	d110      	bne.n	8007384 <HAL_ADC_IRQHandler+0xe0>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8007362:	69a2      	ldr	r2, [r4, #24]
 8007364:	b972      	cbnz	r2, 8007384 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007366:	685a      	ldr	r2, [r3, #4]
 8007368:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800736c:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800736e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007370:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007374:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8007376:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007378:	05da      	lsls	r2, r3, #23
 800737a:	d403      	bmi.n	8007384 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800737c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800737e:	f043 0301 	orr.w	r3, r3, #1
 8007382:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007384:	4620      	mov	r0, r4
 8007386:	f000 f931 	bl	80075ec <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	f06f 020c 	mvn.w	r2, #12
 8007390:	601a      	str	r2, [r3, #0]
  if(tmp1 && tmp2)
 8007392:	0673      	lsls	r3, r6, #25
 8007394:	d505      	bpl.n	80073a2 <HAL_ADC_IRQHandler+0xfe>
 8007396:	07e8      	lsls	r0, r5, #31
 8007398:	d503      	bpl.n	80073a2 <HAL_ADC_IRQHandler+0xfe>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	07d9      	lsls	r1, r3, #31
 80073a0:	d41e      	bmi.n	80073e0 <HAL_ADC_IRQHandler+0x13c>
  if(tmp1 && tmp2)
 80073a2:	06aa      	lsls	r2, r5, #26
 80073a4:	d501      	bpl.n	80073aa <HAL_ADC_IRQHandler+0x106>
 80073a6:	0173      	lsls	r3, r6, #5
 80073a8:	d400      	bmi.n	80073ac <HAL_ADC_IRQHandler+0x108>
}
 80073aa:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80073ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80073ae:	f06f 0520 	mvn.w	r5, #32
 80073b2:	6822      	ldr	r2, [r4, #0]
      HAL_ADC_ErrorCallback(hadc);
 80073b4:	4620      	mov	r0, r4
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80073b6:	f043 0302 	orr.w	r3, r3, #2
 80073ba:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80073bc:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 80073be:	f7ff ff6f 	bl	80072a0 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80073c2:	6823      	ldr	r3, [r4, #0]
 80073c4:	601d      	str	r5, [r3, #0]
}
 80073c6:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 80073c8:	f240 41c3 	movw	r1, #1219	; 0x4c3
 80073cc:	480c      	ldr	r0, [pc, #48]	; (8007400 <HAL_ADC_IRQHandler+0x15c>)
 80073ce:	f7fc fd23 	bl	8003e18 <assert_failed>
 80073d2:	e77c      	b.n	80072ce <HAL_ADC_IRQHandler+0x2a>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 80073d4:	f240 41c2 	movw	r1, #1218	; 0x4c2
 80073d8:	4809      	ldr	r0, [pc, #36]	; (8007400 <HAL_ADC_IRQHandler+0x15c>)
 80073da:	f7fc fd1d 	bl	8003e18 <assert_failed>
 80073de:	e773      	b.n	80072c8 <HAL_ADC_IRQHandler+0x24>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80073e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80073e2:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80073e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073e8:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80073ea:	f7ff ff57 	bl	800729c <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80073ee:	6823      	ldr	r3, [r4, #0]
 80073f0:	f06f 0201 	mvn.w	r2, #1
 80073f4:	601a      	str	r2, [r3, #0]
 80073f6:	e7d4      	b.n	80073a2 <HAL_ADC_IRQHandler+0xfe>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80073f8:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80073fa:	0550      	lsls	r0, r2, #21
 80073fc:	d4c2      	bmi.n	8007384 <HAL_ADC_IRQHandler+0xe0>
 80073fe:	e7a9      	b.n	8007354 <HAL_ADC_IRQHandler+0xb0>
 8007400:	080299e0 	.word	0x080299e0

08007404 <HAL_ADC_ConfigChannel>:
{
 8007404:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0;
 8007406:	2300      	movs	r3, #0
{
 8007408:	b083      	sub	sp, #12
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 800740a:	4a72      	ldr	r2, [pc, #456]	; (80075d4 <HAL_ADC_ConfigChannel+0x1d0>)
{
 800740c:	460e      	mov	r6, r1
  __IO uint32_t counter = 0;
 800740e:	9301      	str	r3, [sp, #4]
{
 8007410:	4604      	mov	r4, r0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8007412:	680b      	ldr	r3, [r1, #0]
 8007414:	4293      	cmp	r3, r2
 8007416:	bf18      	it	ne
 8007418:	2b12      	cmpne	r3, #18
 800741a:	d902      	bls.n	8007422 <HAL_ADC_ConfigChannel+0x1e>
 800741c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007420:	d143      	bne.n	80074aa <HAL_ADC_ConfigChannel+0xa6>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8007422:	6873      	ldr	r3, [r6, #4]
 8007424:	3b01      	subs	r3, #1
 8007426:	2b0f      	cmp	r3, #15
 8007428:	d848      	bhi.n	80074bc <HAL_ADC_ConfigChannel+0xb8>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800742a:	68b3      	ldr	r3, [r6, #8]
 800742c:	2b07      	cmp	r3, #7
 800742e:	d84d      	bhi.n	80074cc <HAL_ADC_ConfigChannel+0xc8>
  __HAL_LOCK(hadc);
 8007430:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8007434:	2b01      	cmp	r3, #1
 8007436:	d052      	beq.n	80074de <HAL_ADC_ConfigChannel+0xda>
 8007438:	2301      	movs	r3, #1
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800743a:	2107      	movs	r1, #7
 800743c:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hadc);
 800743e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8007442:	6835      	ldr	r5, [r6, #0]
 8007444:	2d09      	cmp	r5, #9
 8007446:	b2af      	uxth	r7, r5
 8007448:	d94c      	bls.n	80074e4 <HAL_ADC_ConfigChannel+0xe0>
 800744a:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 800744e:	d049      	beq.n	80074e4 <HAL_ADC_ConfigChannel+0xe0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007450:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 8007454:	68c2      	ldr	r2, [r0, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007456:	f8df c17c 	ldr.w	ip, [pc, #380]	; 80075d4 <HAL_ADC_ConfigChannel+0x1d0>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800745a:	3b1e      	subs	r3, #30
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800745c:	4565      	cmp	r5, ip
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800745e:	fa01 f103 	lsl.w	r1, r1, r3
 8007462:	ea22 0201 	bic.w	r2, r2, r1
 8007466:	60c2      	str	r2, [r0, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007468:	f000 8086 	beq.w	8007578 <HAL_ADC_ConfigChannel+0x174>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800746c:	68b2      	ldr	r2, [r6, #8]
 800746e:	68c1      	ldr	r1, [r0, #12]
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	430b      	orrs	r3, r1
 8007476:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7)
 8007478:	6873      	ldr	r3, [r6, #4]
 800747a:	2b06      	cmp	r3, #6
 800747c:	d843      	bhi.n	8007506 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800747e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007482:	211f      	movs	r1, #31
 8007484:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8007486:	3b05      	subs	r3, #5
 8007488:	4099      	lsls	r1, r3
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800748a:	fa07 f303 	lsl.w	r3, r7, r3
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800748e:	ea22 0201 	bic.w	r2, r2, r1
 8007492:	6342      	str	r2, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007494:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8007496:	4313      	orrs	r3, r2
 8007498:	6343      	str	r3, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800749a:	4b4f      	ldr	r3, [pc, #316]	; (80075d8 <HAL_ADC_ConfigChannel+0x1d4>)
 800749c:	4298      	cmp	r0, r3
 800749e:	d047      	beq.n	8007530 <HAL_ADC_ConfigChannel+0x12c>
  __HAL_UNLOCK(hadc);
 80074a0:	2000      	movs	r0, #0
 80074a2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80074a6:	b003      	add	sp, #12
 80074a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80074aa:	f240 618b 	movw	r1, #1675	; 0x68b
 80074ae:	484b      	ldr	r0, [pc, #300]	; (80075dc <HAL_ADC_ConfigChannel+0x1d8>)
 80074b0:	f7fc fcb2 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80074b4:	6873      	ldr	r3, [r6, #4]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	2b0f      	cmp	r3, #15
 80074ba:	d9b6      	bls.n	800742a <HAL_ADC_ConfigChannel+0x26>
 80074bc:	f240 618c 	movw	r1, #1676	; 0x68c
 80074c0:	4846      	ldr	r0, [pc, #280]	; (80075dc <HAL_ADC_ConfigChannel+0x1d8>)
 80074c2:	f7fc fca9 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80074c6:	68b3      	ldr	r3, [r6, #8]
 80074c8:	2b07      	cmp	r3, #7
 80074ca:	d9b1      	bls.n	8007430 <HAL_ADC_ConfigChannel+0x2c>
 80074cc:	f240 618d 	movw	r1, #1677	; 0x68d
 80074d0:	4842      	ldr	r0, [pc, #264]	; (80075dc <HAL_ADC_ConfigChannel+0x1d8>)
 80074d2:	f7fc fca1 	bl	8003e18 <assert_failed>
  __HAL_LOCK(hadc);
 80074d6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d1ac      	bne.n	8007438 <HAL_ADC_ConfigChannel+0x34>
 80074de:	2002      	movs	r0, #2
}
 80074e0:	b003      	add	sp, #12
 80074e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80074e4:	eb07 0c47 	add.w	ip, r7, r7, lsl #1
 80074e8:	6902      	ldr	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80074ea:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80074ec:	fa01 f10c 	lsl.w	r1, r1, ip
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80074f0:	fa03 f30c 	lsl.w	r3, r3, ip
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80074f4:	ea22 0201 	bic.w	r2, r2, r1
 80074f8:	6102      	str	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80074fa:	6902      	ldr	r2, [r0, #16]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	6103      	str	r3, [r0, #16]
  if (sConfig->Rank < 7)
 8007500:	6873      	ldr	r3, [r6, #4]
 8007502:	2b06      	cmp	r3, #6
 8007504:	d9bb      	bls.n	800747e <HAL_ADC_ConfigChannel+0x7a>
  else if (sConfig->Rank < 13)
 8007506:	2b0c      	cmp	r3, #12
 8007508:	d821      	bhi.n	800754e <HAL_ADC_ConfigChannel+0x14a>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800750a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800750e:	261f      	movs	r6, #31
 8007510:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8007512:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8007516:	fa06 f301 	lsl.w	r3, r6, r1
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800751a:	fa07 f101 	lsl.w	r1, r7, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800751e:	ea22 0303 	bic.w	r3, r2, r3
 8007522:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007524:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8007526:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8007528:	4b2b      	ldr	r3, [pc, #172]	; (80075d8 <HAL_ADC_ConfigChannel+0x1d4>)
 800752a:	4298      	cmp	r0, r3
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800752c:	6301      	str	r1, [r0, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800752e:	d1b7      	bne.n	80074a0 <HAL_ADC_ConfigChannel+0x9c>
 8007530:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8007534:	d01a      	beq.n	800756c <HAL_ADC_ConfigChannel+0x168>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007536:	2d12      	cmp	r5, #18
 8007538:	d125      	bne.n	8007586 <HAL_ADC_ConfigChannel+0x182>
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800753a:	4b29      	ldr	r3, [pc, #164]	; (80075e0 <HAL_ADC_ConfigChannel+0x1dc>)
 800753c:	685a      	ldr	r2, [r3, #4]
 800753e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007542:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_VBATE;
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800754a:	605a      	str	r2, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800754c:	e7a8      	b.n	80074a0 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800754e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007552:	261f      	movs	r6, #31
 8007554:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8007556:	3a41      	subs	r2, #65	; 0x41
 8007558:	4096      	lsls	r6, r2
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800755a:	fa07 f102 	lsl.w	r1, r7, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800755e:	ea23 0306 	bic.w	r3, r3, r6
 8007562:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007564:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8007566:	4311      	orrs	r1, r2
 8007568:	62c1      	str	r1, [r0, #44]	; 0x2c
 800756a:	e796      	b.n	800749a <HAL_ADC_ConfigChannel+0x96>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800756c:	4a1c      	ldr	r2, [pc, #112]	; (80075e0 <HAL_ADC_ConfigChannel+0x1dc>)
 800756e:	6853      	ldr	r3, [r2, #4]
 8007570:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8007574:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007576:	e793      	b.n	80074a0 <HAL_ADC_ConfigChannel+0x9c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8007578:	68c3      	ldr	r3, [r0, #12]
 800757a:	2712      	movs	r7, #18
 800757c:	68b2      	ldr	r2, [r6, #8]
 800757e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007582:	60c3      	str	r3, [r0, #12]
 8007584:	e778      	b.n	8007478 <HAL_ADC_ConfigChannel+0x74>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007586:	4b13      	ldr	r3, [pc, #76]	; (80075d4 <HAL_ADC_ConfigChannel+0x1d0>)
 8007588:	429d      	cmp	r5, r3
 800758a:	d001      	beq.n	8007590 <HAL_ADC_ConfigChannel+0x18c>
 800758c:	2d11      	cmp	r5, #17
 800758e:	d187      	bne.n	80074a0 <HAL_ADC_ConfigChannel+0x9c>
    ADC->CCR &= ~ADC_CCR_VBATE;
 8007590:	4b13      	ldr	r3, [pc, #76]	; (80075e0 <HAL_ADC_ConfigChannel+0x1dc>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007592:	4910      	ldr	r1, [pc, #64]	; (80075d4 <HAL_ADC_ConfigChannel+0x1d0>)
    ADC->CCR &= ~ADC_CCR_VBATE;
 8007594:	685a      	ldr	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007596:	428d      	cmp	r5, r1
    ADC->CCR &= ~ADC_CCR_VBATE;
 8007598:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800759c:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_TSVREFE;
 800759e:	685a      	ldr	r2, [r3, #4]
 80075a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80075a4:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80075a6:	f47f af7b 	bne.w	80074a0 <HAL_ADC_ConfigChannel+0x9c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80075aa:	4b0e      	ldr	r3, [pc, #56]	; (80075e4 <HAL_ADC_ConfigChannel+0x1e0>)
 80075ac:	4a0e      	ldr	r2, [pc, #56]	; (80075e8 <HAL_ADC_ConfigChannel+0x1e4>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	fba2 2303 	umull	r2, r3, r2, r3
 80075b4:	0c9b      	lsrs	r3, r3, #18
 80075b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80075ba:	005b      	lsls	r3, r3, #1
 80075bc:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80075be:	9b01      	ldr	r3, [sp, #4]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f43f af6d 	beq.w	80074a0 <HAL_ADC_ConfigChannel+0x9c>
        counter--;
 80075c6:	9b01      	ldr	r3, [sp, #4]
 80075c8:	3b01      	subs	r3, #1
 80075ca:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80075cc:	9b01      	ldr	r3, [sp, #4]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1f9      	bne.n	80075c6 <HAL_ADC_ConfigChannel+0x1c2>
 80075d2:	e765      	b.n	80074a0 <HAL_ADC_ConfigChannel+0x9c>
 80075d4:	10000012 	.word	0x10000012
 80075d8:	40012000 	.word	0x40012000
 80075dc:	080299e0 	.word	0x080299e0
 80075e0:	40012300 	.word	0x40012300
 80075e4:	2000027c 	.word	0x2000027c
 80075e8:	431bde83 	.word	0x431bde83

080075ec <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80075ec:	4770      	bx	lr
 80075ee:	bf00      	nop

080075f0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
  /* Check the parameters */
  assert_param(IS_ADC_MODE(multimode->Mode));
 80075f0:	680b      	ldr	r3, [r1, #0]
 80075f2:	2b19      	cmp	r3, #25
{
 80075f4:	b570      	push	{r4, r5, r6, lr}
 80075f6:	460c      	mov	r4, r1
 80075f8:	4605      	mov	r5, r0
  assert_param(IS_ADC_MODE(multimode->Mode));
 80075fa:	d93e      	bls.n	800767a <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 80075fc:	f240 31af 	movw	r1, #943	; 0x3af
 8007600:	4829      	ldr	r0, [pc, #164]	; (80076a8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8007602:	f7fc fc09 	bl	8003e18 <assert_failed>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8007606:	6863      	ldr	r3, [r4, #4]
 8007608:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 800760c:	d13e      	bne.n	800768c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 800760e:	68a3      	ldr	r3, [r4, #8]
 8007610:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007618:	bf18      	it	ne
 800761a:	2b00      	cmpne	r3, #0
 800761c:	bf14      	ite	ne
 800761e:	2201      	movne	r2, #1
 8007620:	2200      	moveq	r2, #0
 8007622:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007626:	bf0c      	ite	eq
 8007628:	2200      	moveq	r2, #0
 800762a:	f002 0201 	andne.w	r2, r2, #1
 800762e:	b112      	cbz	r2, 8007636 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8007630:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007634:	d132      	bne.n	800769c <HAL_ADCEx_MultiModeConfigChannel+0xac>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007636:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800763a:	2b01      	cmp	r3, #1
 800763c:	d02c      	beq.n	8007698 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
  
  /* Set ADC mode */
  ADC->CCR &= ~(ADC_CCR_MULTI);
 800763e:	4b1b      	ldr	r3, [pc, #108]	; (80076ac <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
  /* Set delay between two sampling phases */
  ADC->CCR &= ~(ADC_CCR_DELAY);
  ADC->CCR |= multimode->TwoSamplingDelay;
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007640:	2100      	movs	r1, #0
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8007642:	685a      	ldr	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8007644:	4608      	mov	r0, r1
  ADC->CCR &= ~(ADC_CCR_MULTI);
 8007646:	f022 021f 	bic.w	r2, r2, #31
 800764a:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->Mode;
 800764c:	685a      	ldr	r2, [r3, #4]
 800764e:	6826      	ldr	r6, [r4, #0]
 8007650:	4332      	orrs	r2, r6
 8007652:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DMA);
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800765a:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->DMAAccessMode;
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	6866      	ldr	r6, [r4, #4]
 8007660:	4332      	orrs	r2, r6
 8007662:	605a      	str	r2, [r3, #4]
  ADC->CCR &= ~(ADC_CCR_DELAY);
 8007664:	685a      	ldr	r2, [r3, #4]
 8007666:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 800766a:	605a      	str	r2, [r3, #4]
  ADC->CCR |= multimode->TwoSamplingDelay;
 800766c:	68a4      	ldr	r4, [r4, #8]
 800766e:	685a      	ldr	r2, [r3, #4]
 8007670:	4322      	orrs	r2, r4
 8007672:	605a      	str	r2, [r3, #4]
  __HAL_UNLOCK(hadc);
 8007674:	f885 103c 	strb.w	r1, [r5, #60]	; 0x3c
}
 8007678:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_MODE(multimode->Mode));
 800767a:	4a0d      	ldr	r2, [pc, #52]	; (80076b0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 800767c:	fa22 f303 	lsr.w	r3, r2, r3
 8007680:	07db      	lsls	r3, r3, #31
 8007682:	d5bb      	bpl.n	80075fc <HAL_ADCEx_MultiModeConfigChannel+0xc>
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8007684:	6863      	ldr	r3, [r4, #4]
 8007686:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 800768a:	d0c0      	beq.n	800760e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800768c:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 8007690:	4805      	ldr	r0, [pc, #20]	; (80076a8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8007692:	f7fc fbc1 	bl	8003e18 <assert_failed>
 8007696:	e7ba      	b.n	800760e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
  __HAL_LOCK(hadc);
 8007698:	2002      	movs	r0, #2
}
 800769a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 800769c:	f240 31b1 	movw	r1, #945	; 0x3b1
 80076a0:	4801      	ldr	r0, [pc, #4]	; (80076a8 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 80076a2:	f7fc fbb9 	bl	8003e18 <assert_failed>
 80076a6:	e7c6      	b.n	8007636 <HAL_ADCEx_MultiModeConfigChannel+0x46>
 80076a8:	08029a18 	.word	0x08029a18
 80076ac:	40012300 	.word	0x40012300
 80076b0:	02e602e7 	.word	0x02e602e7

080076b4 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80076b4:	1ec3      	subs	r3, r0, #3
 80076b6:	2b04      	cmp	r3, #4
{
 80076b8:	b510      	push	{r4, lr}
 80076ba:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80076bc:	d80c      	bhi.n	80076d8 <HAL_NVIC_SetPriorityGrouping+0x24>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076be:	4909      	ldr	r1, [pc, #36]	; (80076e4 <HAL_NVIC_SetPriorityGrouping+0x30>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80076c0:	0224      	lsls	r4, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076c2:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 80076c6:	4b08      	ldr	r3, [pc, #32]	; (80076e8 <HAL_NVIC_SetPriorityGrouping+0x34>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076c8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80076ca:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076ce:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80076d0:	4314      	orrs	r4, r2
  reg_value  =  (reg_value                                   |
 80076d2:	4323      	orrs	r3, r4
  SCB->AIRCR =  reg_value;
 80076d4:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80076d6:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80076d8:	2191      	movs	r1, #145	; 0x91
 80076da:	4804      	ldr	r0, [pc, #16]	; (80076ec <HAL_NVIC_SetPriorityGrouping+0x38>)
 80076dc:	f7fc fb9c 	bl	8003e18 <assert_failed>
 80076e0:	e7ed      	b.n	80076be <HAL_NVIC_SetPriorityGrouping+0xa>
 80076e2:	bf00      	nop
 80076e4:	e000ed00 	.word	0xe000ed00
 80076e8:	05fa0000 	.word	0x05fa0000
 80076ec:	08029a54 	.word	0x08029a54

080076f0 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80076f0:	2a0f      	cmp	r2, #15
{ 
 80076f2:	b570      	push	{r4, r5, r6, lr}
 80076f4:	4616      	mov	r6, r2
 80076f6:	4605      	mov	r5, r0
 80076f8:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80076fa:	d836      	bhi.n	800776a <HAL_NVIC_SetPriority+0x7a>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80076fc:	2c0f      	cmp	r4, #15
 80076fe:	d82f      	bhi.n	8007760 <HAL_NVIC_SetPriority+0x70>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007700:	4b1c      	ldr	r3, [pc, #112]	; (8007774 <HAL_NVIC_SetPriority+0x84>)
 8007702:	68db      	ldr	r3, [r3, #12]
 8007704:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007708:	f1c3 0007 	rsb	r0, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800770c:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800770e:	2804      	cmp	r0, #4
 8007710:	bf28      	it	cs
 8007712:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007714:	2a06      	cmp	r2, #6
 8007716:	d918      	bls.n	800774a <HAL_NVIC_SetPriority+0x5a>
 8007718:	3b03      	subs	r3, #3
 800771a:	f04f 32ff 	mov.w	r2, #4294967295
 800771e:	409a      	lsls	r2, r3
 8007720:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007724:	f04f 31ff 	mov.w	r1, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8007728:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800772a:	fa01 f100 	lsl.w	r1, r1, r0
 800772e:	ea24 0401 	bic.w	r4, r4, r1
 8007732:	fa04 f403 	lsl.w	r4, r4, r3
 8007736:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 800773a:	db09      	blt.n	8007750 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800773c:	0124      	lsls	r4, r4, #4
 800773e:	4b0e      	ldr	r3, [pc, #56]	; (8007778 <HAL_NVIC_SetPriority+0x88>)
 8007740:	b2e4      	uxtb	r4, r4
 8007742:	442b      	add	r3, r5
 8007744:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8007748:	bd70      	pop	{r4, r5, r6, pc}
 800774a:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800774c:	4633      	mov	r3, r6
 800774e:	e7e9      	b.n	8007724 <HAL_NVIC_SetPriority+0x34>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007750:	f005 050f 	and.w	r5, r5, #15
 8007754:	0124      	lsls	r4, r4, #4
 8007756:	4b09      	ldr	r3, [pc, #36]	; (800777c <HAL_NVIC_SetPriority+0x8c>)
 8007758:	b2e4      	uxtb	r4, r4
 800775a:	442b      	add	r3, r5
 800775c:	761c      	strb	r4, [r3, #24]
 800775e:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8007760:	21aa      	movs	r1, #170	; 0xaa
 8007762:	4807      	ldr	r0, [pc, #28]	; (8007780 <HAL_NVIC_SetPriority+0x90>)
 8007764:	f7fc fb58 	bl	8003e18 <assert_failed>
 8007768:	e7ca      	b.n	8007700 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800776a:	21a9      	movs	r1, #169	; 0xa9
 800776c:	4804      	ldr	r0, [pc, #16]	; (8007780 <HAL_NVIC_SetPriority+0x90>)
 800776e:	f7fc fb53 	bl	8003e18 <assert_failed>
 8007772:	e7c3      	b.n	80076fc <HAL_NVIC_SetPriority+0xc>
 8007774:	e000ed00 	.word	0xe000ed00
 8007778:	e000e100 	.word	0xe000e100
 800777c:	e000ecfc 	.word	0xe000ecfc
 8007780:	08029a54 	.word	0x08029a54

08007784 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8007784:	2800      	cmp	r0, #0
 8007786:	db08      	blt.n	800779a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007788:	f000 011f 	and.w	r1, r0, #31
 800778c:	2301      	movs	r3, #1
 800778e:	0940      	lsrs	r0, r0, #5
 8007790:	4a04      	ldr	r2, [pc, #16]	; (80077a4 <HAL_NVIC_EnableIRQ+0x20>)
 8007792:	408b      	lsls	r3, r1
 8007794:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8007798:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800779a:	21bd      	movs	r1, #189	; 0xbd
 800779c:	4802      	ldr	r0, [pc, #8]	; (80077a8 <HAL_NVIC_EnableIRQ+0x24>)
 800779e:	f7fc bb3b 	b.w	8003e18 <assert_failed>
 80077a2:	bf00      	nop
 80077a4:	e000e100 	.word	0xe000e100
 80077a8:	08029a54 	.word	0x08029a54

080077ac <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80077ac:	2800      	cmp	r0, #0
 80077ae:	db0e      	blt.n	80077ce <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80077b0:	0943      	lsrs	r3, r0, #5
 80077b2:	2201      	movs	r2, #1
 80077b4:	f000 001f 	and.w	r0, r0, #31
 80077b8:	4907      	ldr	r1, [pc, #28]	; (80077d8 <HAL_NVIC_DisableIRQ+0x2c>)
 80077ba:	3320      	adds	r3, #32
 80077bc:	fa02 f000 	lsl.w	r0, r2, r0
 80077c0:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 80077c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80077c8:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80077cc:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80077ce:	21cd      	movs	r1, #205	; 0xcd
 80077d0:	4802      	ldr	r0, [pc, #8]	; (80077dc <HAL_NVIC_DisableIRQ+0x30>)
 80077d2:	f7fc bb21 	b.w	8003e18 <assert_failed>
 80077d6:	bf00      	nop
 80077d8:	e000e100 	.word	0xe000e100
 80077dc:	08029a54 	.word	0x08029a54

080077e0 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d075      	beq.n	80078d0 <HAL_CRC_Init+0xf0>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80077e4:	4b3b      	ldr	r3, [pc, #236]	; (80078d4 <HAL_CRC_Init+0xf4>)
 80077e6:	6802      	ldr	r2, [r0, #0]
 80077e8:	429a      	cmp	r2, r3
{
 80077ea:	b510      	push	{r4, lr}
 80077ec:	4604      	mov	r4, r0
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80077ee:	d003      	beq.n	80077f8 <HAL_CRC_Init+0x18>
 80077f0:	2170      	movs	r1, #112	; 0x70
 80077f2:	4839      	ldr	r0, [pc, #228]	; (80078d8 <HAL_CRC_Init+0xf8>)
 80077f4:	f7fc fb10 	bl	8003e18 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80077f8:	7f63      	ldrb	r3, [r4, #29]
 80077fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d055      	beq.n	80078ae <HAL_CRC_Init+0xce>

  hcrc->State = HAL_CRC_STATE_BUSY;

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8007802:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8007804:	2202      	movs	r2, #2
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8007806:	2b01      	cmp	r3, #1
  hcrc->State = HAL_CRC_STATE_BUSY;
 8007808:	7762      	strb	r2, [r4, #29]
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800780a:	d838      	bhi.n	800787e <HAL_CRC_Init+0x9e>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800780c:	2b00      	cmp	r3, #0
 800780e:	d13d      	bne.n	800788c <HAL_CRC_Init+0xac>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	4a32      	ldr	r2, [pc, #200]	; (80078dc <HAL_CRC_Init+0xfc>)
 8007814:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8007816:	689a      	ldr	r2, [r3, #8]
 8007818:	f022 0218 	bic.w	r2, r2, #24
 800781c:	609a      	str	r2, [r3, #8]
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 800781e:	7963      	ldrb	r3, [r4, #5]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d83c      	bhi.n	800789e <HAL_CRC_Init+0xbe>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8007824:	b1e3      	cbz	r3, 8007860 <HAL_CRC_Init+0x80>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8007826:	6922      	ldr	r2, [r4, #16]
 8007828:	6823      	ldr	r3, [r4, #0]
 800782a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 800782c:	6962      	ldr	r2, [r4, #20]
 800782e:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 8007832:	d11d      	bne.n	8007870 <HAL_CRC_Init+0x90>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8007834:	6899      	ldr	r1, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8007836:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8007838:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 800783c:	4311      	orrs	r1, r2
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 800783e:	f030 0280 	bics.w	r2, r0, #128	; 0x80
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8007842:	6099      	str	r1, [r3, #8]
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8007844:	d13d      	bne.n	80078c2 <HAL_CRC_Init+0xe2>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007846:	689a      	ldr	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8007848:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800784a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 800784e:	3901      	subs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007850:	4302      	orrs	r2, r0
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8007852:	2902      	cmp	r1, #2
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8007854:	609a      	str	r2, [r3, #8]
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8007856:	d82f      	bhi.n	80078b8 <HAL_CRC_Init+0xd8>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8007858:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800785a:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 800785c:	7763      	strb	r3, [r4, #29]
}
 800785e:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8007860:	f04f 32ff 	mov.w	r2, #4294967295
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	611a      	str	r2, [r3, #16]
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8007868:	6962      	ldr	r2, [r4, #20]
 800786a:	f032 0160 	bics.w	r1, r2, #96	; 0x60
 800786e:	d0e1      	beq.n	8007834 <HAL_CRC_Init+0x54>
 8007870:	219c      	movs	r1, #156	; 0x9c
 8007872:	4819      	ldr	r0, [pc, #100]	; (80078d8 <HAL_CRC_Init+0xf8>)
 8007874:	f7fc fad0 	bl	8003e18 <assert_failed>
 8007878:	6962      	ldr	r2, [r4, #20]
 800787a:	6823      	ldr	r3, [r4, #0]
 800787c:	e7da      	b.n	8007834 <HAL_CRC_Init+0x54>
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 800787e:	217e      	movs	r1, #126	; 0x7e
 8007880:	4815      	ldr	r0, [pc, #84]	; (80078d8 <HAL_CRC_Init+0xf8>)
 8007882:	f7fc fac9 	bl	8003e18 <assert_failed>
 8007886:	7923      	ldrb	r3, [r4, #4]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8007888:	2b00      	cmp	r3, #0
 800788a:	d0c1      	beq.n	8007810 <HAL_CRC_Init+0x30>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800788c:	68e2      	ldr	r2, [r4, #12]
 800788e:	4620      	mov	r0, r4
 8007890:	68a1      	ldr	r1, [r4, #8]
 8007892:	f000 f825 	bl	80078e0 <HAL_CRCEx_Polynomial_Set>
 8007896:	2800      	cmp	r0, #0
 8007898:	d0c1      	beq.n	800781e <HAL_CRC_Init+0x3e>
    return HAL_ERROR;
 800789a:	2001      	movs	r0, #1
}
 800789c:	bd10      	pop	{r4, pc}
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 800789e:	2190      	movs	r1, #144	; 0x90
 80078a0:	480d      	ldr	r0, [pc, #52]	; (80078d8 <HAL_CRC_Init+0xf8>)
 80078a2:	f7fc fab9 	bl	8003e18 <assert_failed>
 80078a6:	7963      	ldrb	r3, [r4, #5]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d1bc      	bne.n	8007826 <HAL_CRC_Init+0x46>
 80078ac:	e7d8      	b.n	8007860 <HAL_CRC_Init+0x80>
    HAL_CRC_MspInit(hcrc);
 80078ae:	4620      	mov	r0, r4
    hcrc->Lock = HAL_UNLOCKED;
 80078b0:	7722      	strb	r2, [r4, #28]
    HAL_CRC_MspInit(hcrc);
 80078b2:	f7fd fccd 	bl	8005250 <HAL_CRC_MspInit>
 80078b6:	e7a4      	b.n	8007802 <HAL_CRC_Init+0x22>
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 80078b8:	21a5      	movs	r1, #165	; 0xa5
 80078ba:	4807      	ldr	r0, [pc, #28]	; (80078d8 <HAL_CRC_Init+0xf8>)
 80078bc:	f7fc faac 	bl	8003e18 <assert_failed>
 80078c0:	e7ca      	b.n	8007858 <HAL_CRC_Init+0x78>
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 80078c2:	4805      	ldr	r0, [pc, #20]	; (80078d8 <HAL_CRC_Init+0xf8>)
 80078c4:	21a0      	movs	r1, #160	; 0xa0
 80078c6:	f7fc faa7 	bl	8003e18 <assert_failed>
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	69a0      	ldr	r0, [r4, #24]
 80078ce:	e7ba      	b.n	8007846 <HAL_CRC_Init+0x66>
    return HAL_ERROR;
 80078d0:	2001      	movs	r0, #1
}
 80078d2:	4770      	bx	lr
 80078d4:	40023000 	.word	0x40023000
 80078d8:	08029a90 	.word	0x08029a90
 80078dc:	04c11db7 	.word	0x04c11db7

080078e0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80078e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 80078e2:	f032 0318 	bics.w	r3, r2, #24
{
 80078e6:	4617      	mov	r7, r2
 80078e8:	4606      	mov	r6, r0
 80078ea:	460d      	mov	r5, r1
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 80078ec:	d003      	beq.n	80078f6 <HAL_CRCEx_Polynomial_Set+0x16>
 80078ee:	215f      	movs	r1, #95	; 0x5f
 80078f0:	4817      	ldr	r0, [pc, #92]	; (8007950 <HAL_CRCEx_Polynomial_Set+0x70>)
 80078f2:	f7fc fa91 	bl	8003e18 <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80078f6:	231e      	movs	r3, #30
 80078f8:	e001      	b.n	80078fe <HAL_CRCEx_Polynomial_Set+0x1e>
 80078fa:	3b01      	subs	r3, #1
 80078fc:	d314      	bcc.n	8007928 <HAL_CRCEx_Polynomial_Set+0x48>
 80078fe:	fa25 f403 	lsr.w	r4, r5, r3
 8007902:	07e2      	lsls	r2, r4, #31
 8007904:	d5f9      	bpl.n	80078fa <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8007906:	2f18      	cmp	r7, #24
 8007908:	d80f      	bhi.n	800792a <HAL_CRCEx_Polynomial_Set+0x4a>
 800790a:	e8df f007 	tbb	[pc, r7]
 800790e:	0e12      	.short	0x0e12
 8007910:	0e0e0e0e 	.word	0x0e0e0e0e
 8007914:	0e1b0e0e 	.word	0x0e1b0e0e
 8007918:	0e0e0e0e 	.word	0x0e0e0e0e
 800791c:	0e1e0e0e 	.word	0x0e1e0e0e
 8007920:	0e0e0e0e 	.word	0x0e0e0e0e
 8007924:	0e0e      	.short	0x0e0e
 8007926:	10          	.byte	0x10
 8007927:	00          	.byte	0x00
 8007928:	b11f      	cbz	r7, 8007932 <HAL_CRCEx_Polynomial_Set+0x52>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
      {
        status =   HAL_ERROR;
 800792a:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 800792c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (msb >= HAL_CRC_LENGTH_7B)
 800792e:	2b06      	cmp	r3, #6
 8007930:	d8fb      	bhi.n	800792a <HAL_CRCEx_Polynomial_Set+0x4a>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8007932:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8007934:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8007936:	614d      	str	r5, [r1, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8007938:	688b      	ldr	r3, [r1, #8]
 800793a:	f023 0318 	bic.w	r3, r3, #24
 800793e:	433b      	orrs	r3, r7
 8007940:	608b      	str	r3, [r1, #8]
}
 8007942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (msb >= HAL_CRC_LENGTH_16B)
 8007944:	2b0f      	cmp	r3, #15
 8007946:	d9f4      	bls.n	8007932 <HAL_CRCEx_Polynomial_Set+0x52>
 8007948:	e7ef      	b.n	800792a <HAL_CRCEx_Polynomial_Set+0x4a>
      if (msb >= HAL_CRC_LENGTH_8B)
 800794a:	2b07      	cmp	r3, #7
 800794c:	d9f1      	bls.n	8007932 <HAL_CRCEx_Polynomial_Set+0x52>
 800794e:	e7ec      	b.n	800792a <HAL_CRCEx_Polynomial_Set+0x4a>
 8007950:	08029ac8 	.word	0x08029ac8

08007954 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8007954:	b1d8      	cbz	r0, 800798e <HAL_DAC_Init+0x3a>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8007956:	4b0f      	ldr	r3, [pc, #60]	; (8007994 <HAL_DAC_Init+0x40>)
 8007958:	6802      	ldr	r2, [r0, #0]
 800795a:	429a      	cmp	r2, r3
{
 800795c:	b510      	push	{r4, lr}
 800795e:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 8007960:	d004      	beq.n	800796c <HAL_DAC_Init+0x18>
 8007962:	f240 1115 	movw	r1, #277	; 0x115
 8007966:	480c      	ldr	r0, [pc, #48]	; (8007998 <HAL_DAC_Init+0x44>)
 8007968:	f7fc fa56 	bl	8003e18 <assert_failed>

  if (hdac->State == HAL_DAC_STATE_RESET)
 800796c:	7923      	ldrb	r3, [r4, #4]
 800796e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007972:	b13b      	cbz	r3, 8007984 <HAL_DAC_Init+0x30>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007974:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8007976:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007978:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800797a:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800797c:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800797e:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8007980:	7122      	strb	r2, [r4, #4]
}
 8007982:	bd10      	pop	{r4, pc}
    HAL_DAC_MspInit(hdac);
 8007984:	4620      	mov	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 8007986:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 8007988:	f7fd fc78 	bl	800527c <HAL_DAC_MspInit>
 800798c:	e7f2      	b.n	8007974 <HAL_DAC_Init+0x20>
    return HAL_ERROR;
 800798e:	2001      	movs	r0, #1
}
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	40007400 	.word	0x40007400
 8007998:	08029b04 	.word	0x08029b04

0800799c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800799c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a0:	4698      	mov	r8, r3
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 80079a2:	f031 0310 	bics.w	r3, r1, #16
{
 80079a6:	460d      	mov	r5, r1
 80079a8:	4604      	mov	r4, r0
 80079aa:	4617      	mov	r7, r2
 80079ac:	9e06      	ldr	r6, [sp, #24]
  assert_param(IS_DAC_CHANNEL(Channel));
 80079ae:	d16b      	bne.n	8007a88 <HAL_DAC_Start_DMA+0xec>
  assert_param(IS_DAC_ALIGN(Alignment));
 80079b0:	f036 0304 	bics.w	r3, r6, #4
 80079b4:	d001      	beq.n	80079ba <HAL_DAC_Start_DMA+0x1e>
 80079b6:	2e08      	cmp	r6, #8
 80079b8:	d15b      	bne.n	8007a72 <HAL_DAC_Start_DMA+0xd6>

  /* Process locked */
  __HAL_LOCK(hdac);
 80079ba:	7962      	ldrb	r2, [r4, #5]
 80079bc:	2a01      	cmp	r2, #1
 80079be:	d060      	beq.n	8007a82 <HAL_DAC_Start_DMA+0xe6>
 80079c0:	2201      	movs	r2, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80079c2:	2302      	movs	r3, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80079c4:	f8d4 c000 	ldr.w	ip, [r4]
  __HAL_LOCK(hdac);
 80079c8:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80079ca:	7123      	strb	r3, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 80079cc:	bb35      	cbnz	r5, 8007a1c <HAL_DAC_Start_DMA+0x80>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80079ce:	f8dc 3000 	ldr.w	r3, [ip]

    /* Case of use of channel 1 */
    switch (Alignment)
 80079d2:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80079d4:	68a0      	ldr	r0, [r4, #8]
 80079d6:	4a38      	ldr	r2, [pc, #224]	; (8007ab8 <HAL_DAC_Start_DMA+0x11c>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80079d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80079dc:	4937      	ldr	r1, [pc, #220]	; (8007abc <HAL_DAC_Start_DMA+0x120>)
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80079de:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80079e0:	4a37      	ldr	r2, [pc, #220]	; (8007ac0 <HAL_DAC_Start_DMA+0x124>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80079e2:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80079e4:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80079e6:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 80079ea:	d059      	beq.n	8007aa0 <HAL_DAC_Start_DMA+0x104>
 80079ec:	2e08      	cmp	r6, #8
 80079ee:	d054      	beq.n	8007a9a <HAL_DAC_Start_DMA+0xfe>
 80079f0:	2e00      	cmp	r6, #0
 80079f2:	d04f      	beq.n	8007a94 <HAL_DAC_Start_DMA+0xf8>
 80079f4:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80079f6:	f8dc 6000 	ldr.w	r6, [ip]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80079fa:	4643      	mov	r3, r8
 80079fc:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80079fe:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8007a02:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007a06:	f000 fbef 	bl	80081e8 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8007a0e:	b330      	cbz	r0, 8007a5e <HAL_DAC_Start_DMA+0xc2>
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	f043 0304 	orr.w	r3, r3, #4
 8007a16:	6123      	str	r3, [r4, #16]
  }

  /* Return function status */
  return status;
}
 8007a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007a1c:	f8dc 3000 	ldr.w	r3, [ip]
    switch (Alignment)
 8007a20:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007a22:	68e0      	ldr	r0, [r4, #12]
 8007a24:	4a27      	ldr	r2, [pc, #156]	; (8007ac4 <HAL_DAC_Start_DMA+0x128>)
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007a26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007a2a:	4927      	ldr	r1, [pc, #156]	; (8007ac8 <HAL_DAC_Start_DMA+0x12c>)
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007a2c:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007a2e:	4a27      	ldr	r2, [pc, #156]	; (8007acc <HAL_DAC_Start_DMA+0x130>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007a30:	6401      	str	r1, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007a32:	64c2      	str	r2, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007a34:	f8cc 3000 	str.w	r3, [ip]
    switch (Alignment)
 8007a38:	d03b      	beq.n	8007ab2 <HAL_DAC_Start_DMA+0x116>
 8007a3a:	2e08      	cmp	r6, #8
 8007a3c:	d036      	beq.n	8007aac <HAL_DAC_Start_DMA+0x110>
 8007a3e:	b396      	cbz	r6, 8007aa6 <HAL_DAC_Start_DMA+0x10a>
 8007a40:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007a42:	f8dc 6000 	ldr.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007a46:	4643      	mov	r3, r8
 8007a48:	4639      	mov	r1, r7
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007a4a:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8007a4e:	f8cc 6000 	str.w	r6, [ip]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007a52:	f000 fbc9 	bl	80081e8 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8007a56:	2300      	movs	r3, #0
 8007a58:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	d1d8      	bne.n	8007a10 <HAL_DAC_Start_DMA+0x74>
    __HAL_DAC_ENABLE(hdac, Channel);
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	f005 0110 	and.w	r1, r5, #16
 8007a64:	2501      	movs	r5, #1
 8007a66:	681a      	ldr	r2, [r3, #0]
 8007a68:	408d      	lsls	r5, r1
 8007a6a:	4315      	orrs	r5, r2
 8007a6c:	601d      	str	r5, [r3, #0]
}
 8007a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_ALIGN(Alignment));
 8007a72:	f44f 7104 	mov.w	r1, #528	; 0x210
 8007a76:	4816      	ldr	r0, [pc, #88]	; (8007ad0 <HAL_DAC_Start_DMA+0x134>)
 8007a78:	f7fc f9ce 	bl	8003e18 <assert_failed>
  __HAL_LOCK(hdac);
 8007a7c:	7962      	ldrb	r2, [r4, #5]
 8007a7e:	2a01      	cmp	r2, #1
 8007a80:	d19e      	bne.n	80079c0 <HAL_DAC_Start_DMA+0x24>
 8007a82:	2002      	movs	r0, #2
}
 8007a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8007a88:	f240 210f 	movw	r1, #527	; 0x20f
 8007a8c:	4810      	ldr	r0, [pc, #64]	; (8007ad0 <HAL_DAC_Start_DMA+0x134>)
 8007a8e:	f7fc f9c3 	bl	8003e18 <assert_failed>
 8007a92:	e78d      	b.n	80079b0 <HAL_DAC_Start_DMA+0x14>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007a94:	f10c 0208 	add.w	r2, ip, #8
        break;
 8007a98:	e7ad      	b.n	80079f6 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007a9a:	f10c 0210 	add.w	r2, ip, #16
        break;
 8007a9e:	e7aa      	b.n	80079f6 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007aa0:	f10c 020c 	add.w	r2, ip, #12
        break;
 8007aa4:	e7a7      	b.n	80079f6 <HAL_DAC_Start_DMA+0x5a>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007aa6:	f10c 0214 	add.w	r2, ip, #20
        break;
 8007aaa:	e7ca      	b.n	8007a42 <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007aac:	f10c 021c 	add.w	r2, ip, #28
        break;
 8007ab0:	e7c7      	b.n	8007a42 <HAL_DAC_Start_DMA+0xa6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007ab2:	f10c 0218 	add.w	r2, ip, #24
        break;
 8007ab6:	e7c4      	b.n	8007a42 <HAL_DAC_Start_DMA+0xa6>
 8007ab8:	08007b65 	.word	0x08007b65
 8007abc:	08007b79 	.word	0x08007b79
 8007ac0:	08007b89 	.word	0x08007b89
 8007ac4:	08007cdd 	.word	0x08007cdd
 8007ac8:	08007ced 	.word	0x08007ced
 8007acc:	08007cf9 	.word	0x08007cf9
 8007ad0:	08029b04 	.word	0x08029b04

08007ad4 <HAL_DAC_Stop_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
 8007ad4:	f031 0310 	bics.w	r3, r1, #16
{
 8007ad8:	b570      	push	{r4, r5, r6, lr}
 8007ada:	460d      	mov	r5, r1
 8007adc:	4604      	mov	r4, r0
  assert_param(IS_DAC_CHANNEL(Channel));
 8007ade:	d11d      	bne.n	8007b1c <HAL_DAC_Stop_DMA+0x48>

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007ae0:	6803      	ldr	r3, [r0, #0]
 8007ae2:	f001 0110 	and.w	r1, r1, #16
 8007ae6:	f44f 5680 	mov.w	r6, #4096	; 0x1000

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007aea:	2201      	movs	r2, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007aec:	6818      	ldr	r0, [r3, #0]
 8007aee:	408e      	lsls	r6, r1
  __HAL_DAC_DISABLE(hdac, Channel);
 8007af0:	fa02 f101 	lsl.w	r1, r2, r1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007af4:	ea20 0006 	bic.w	r0, r0, r6
 8007af8:	6018      	str	r0, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	ea22 0201 	bic.w	r2, r2, r1
 8007b00:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007b02:	bb0d      	cbnz	r5, 8007b48 <HAL_DAC_Stop_DMA+0x74>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8007b04:	68a0      	ldr	r0, [r4, #8]
 8007b06:	f000 fbcb 	bl	80082a0 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007b0a:	6822      	ldr	r2, [r4, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8007b0c:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007b0e:	6813      	ldr	r3, [r2, #0]
 8007b10:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b14:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8007b16:	2301      	movs	r3, #1
 8007b18:	7123      	strb	r3, [r4, #4]
}
 8007b1a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8007b1c:	f240 218f 	movw	r1, #655	; 0x28f
 8007b20:	480f      	ldr	r0, [pc, #60]	; (8007b60 <HAL_DAC_Stop_DMA+0x8c>)
 8007b22:	f7fc f979 	bl	8003e18 <assert_failed>
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007b26:	f005 0510 	and.w	r5, r5, #16
 8007b2a:	6823      	ldr	r3, [r4, #0]
 8007b2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  __HAL_DAC_DISABLE(hdac, Channel);
 8007b30:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007b32:	fa02 f005 	lsl.w	r0, r2, r5
 8007b36:	681a      	ldr	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8007b38:	40a9      	lsls	r1, r5
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007b3a:	ea22 0200 	bic.w	r2, r2, r0
 8007b3e:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, Channel);
 8007b40:	681d      	ldr	r5, [r3, #0]
 8007b42:	ea25 0501 	bic.w	r5, r5, r1
 8007b46:	601d      	str	r5, [r3, #0]
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007b48:	68e0      	ldr	r0, [r4, #12]
 8007b4a:	f000 fba9 	bl	80082a0 <HAL_DMA_Abort>
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007b4e:	6822      	ldr	r2, [r4, #0]
}
 8007b50:	2000      	movs	r0, #0
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007b52:	6813      	ldr	r3, [r2, #0]
 8007b54:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007b58:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	7123      	strb	r3, [r4, #4]
}
 8007b5e:	bd70      	pop	{r4, r5, r6, pc}
 8007b60:	08029b04 	.word	0x08029b04

08007b64 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007b64:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b66:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f7fb f83f 	bl	8002bec <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	7123      	strb	r3, [r4, #4]
}
 8007b72:	bd10      	pop	{r4, pc}

08007b74 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop

08007b78 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007b78:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8007b7a:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007b7c:	f7ff fffa 	bl	8007b74 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007b80:	bd08      	pop	{r3, pc}
 8007b82:	bf00      	nop

08007b84 <HAL_DAC_ErrorCallbackCh1>:
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop

08007b88 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8007b88:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b8a:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007b8c:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007b8e:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007b90:	f043 0304 	orr.w	r3, r3, #4
 8007b94:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007b96:	f7ff fff5 	bl	8007b84 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	7123      	strb	r3, [r4, #4]
}
 8007b9e:	bd10      	pop	{r4, pc}

08007ba0 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop

08007ba4 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007ba4:	6803      	ldr	r3, [r0, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	0491      	lsls	r1, r2, #18
{
 8007baa:	b510      	push	{r4, lr}
 8007bac:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8007bae:	d502      	bpl.n	8007bb6 <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8007bb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007bb2:	0492      	lsls	r2, r2, #18
 8007bb4:	d418      	bmi.n	8007be8 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	0091      	lsls	r1, r2, #2
 8007bba:	d502      	bpl.n	8007bc2 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8007bbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007bbe:	0092      	lsls	r2, r2, #2
 8007bc0:	d400      	bmi.n	8007bc4 <HAL_DAC_IRQHandler+0x20>
}
 8007bc2:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8007bc4:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007bc6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007bca:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8007bcc:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007bce:	6922      	ldr	r2, [r4, #16]
 8007bd0:	f042 0202 	orr.w	r2, r2, #2
 8007bd4:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007bd6:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8007bde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007be2:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007be4:	f000 b878 	b.w	8007cd8 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8007be8:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007bea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8007bee:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007bf0:	6902      	ldr	r2, [r0, #16]
 8007bf2:	f042 0201 	orr.w	r2, r2, #1
 8007bf6:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007bf8:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007c00:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007c02:	f7ff ffcd 	bl	8007ba0 <HAL_DAC_DMAUnderrunCallbackCh1>
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	e7d5      	b.n	8007bb6 <HAL_DAC_IRQHandler+0x12>
 8007c0a:	bf00      	nop

08007c0c <HAL_DAC_ConfigChannel>:
{
 8007c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c0e:	4604      	mov	r4, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8007c10:	6808      	ldr	r0, [r1, #0]
{
 8007c12:	460d      	mov	r5, r1
 8007c14:	4616      	mov	r6, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8007c16:	f020 0308 	bic.w	r3, r0, #8
 8007c1a:	f020 0104 	bic.w	r1, r0, #4
 8007c1e:	f020 0210 	bic.w	r2, r0, #16
 8007c22:	2b24      	cmp	r3, #36	; 0x24
 8007c24:	bf18      	it	ne
 8007c26:	2900      	cmpne	r1, #0
 8007c28:	bf14      	ite	ne
 8007c2a:	2301      	movne	r3, #1
 8007c2c:	2300      	moveq	r3, #0
 8007c2e:	283c      	cmp	r0, #60	; 0x3c
 8007c30:	bf0c      	ite	eq
 8007c32:	2300      	moveq	r3, #0
 8007c34:	f003 0301 	andne.w	r3, r3, #1
 8007c38:	2a0c      	cmp	r2, #12
 8007c3a:	bf0c      	ite	eq
 8007c3c:	2300      	moveq	r3, #0
 8007c3e:	f003 0301 	andne.w	r3, r3, #1
 8007c42:	b11b      	cbz	r3, 8007c4c <HAL_DAC_ConfigChannel+0x40>
 8007c44:	f020 0020 	bic.w	r0, r0, #32
 8007c48:	2814      	cmp	r0, #20
 8007c4a:	d137      	bne.n	8007cbc <HAL_DAC_ConfigChannel+0xb0>
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8007c4c:	686b      	ldr	r3, [r5, #4]
 8007c4e:	f033 0302 	bics.w	r3, r3, #2
 8007c52:	d12d      	bne.n	8007cb0 <HAL_DAC_ConfigChannel+0xa4>
  assert_param(IS_DAC_CHANNEL(Channel));
 8007c54:	f036 0310 	bics.w	r3, r6, #16
 8007c58:	d120      	bne.n	8007c9c <HAL_DAC_ConfigChannel+0x90>
  __HAL_LOCK(hdac);
 8007c5a:	7963      	ldrb	r3, [r4, #5]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d025      	beq.n	8007cac <HAL_DAC_ConfigChannel+0xa0>
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c60:	2302      	movs	r3, #2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007c62:	f006 0210 	and.w	r2, r6, #16
  tmpreg1 = hdac->Instance->CR;
 8007c66:	6821      	ldr	r1, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007c68:	f640 76fe 	movw	r6, #4094	; 0xffe
  hdac->State = HAL_DAC_STATE_BUSY;
 8007c6c:	7123      	strb	r3, [r4, #4]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007c6e:	27c0      	movs	r7, #192	; 0xc0
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007c70:	6868      	ldr	r0, [r5, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007c72:	4096      	lsls	r6, r2
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007c74:	682b      	ldr	r3, [r5, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007c76:	fa07 f502 	lsl.w	r5, r7, r2
  hdac->State = HAL_DAC_STATE_READY;
 8007c7a:	2701      	movs	r7, #1
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8007c7c:	4303      	orrs	r3, r0
  tmpreg1 = hdac->Instance->CR;
 8007c7e:	6808      	ldr	r0, [r1, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007c80:	4093      	lsls	r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007c82:	ea20 0206 	bic.w	r2, r0, r6
  __HAL_UNLOCK(hdac);
 8007c86:	2600      	movs	r6, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007c88:	4313      	orrs	r3, r2
  return HAL_OK;
 8007c8a:	4630      	mov	r0, r6
  hdac->Instance->CR = tmpreg1;
 8007c8c:	600b      	str	r3, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007c8e:	680b      	ldr	r3, [r1, #0]
 8007c90:	ea23 0305 	bic.w	r3, r3, r5
 8007c94:	600b      	str	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8007c96:	7127      	strb	r7, [r4, #4]
  __HAL_UNLOCK(hdac);
 8007c98:	7166      	strb	r6, [r4, #5]
}
 8007c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_CHANNEL(Channel));
 8007c9c:	f240 31a6 	movw	r1, #934	; 0x3a6
 8007ca0:	4809      	ldr	r0, [pc, #36]	; (8007cc8 <HAL_DAC_ConfigChannel+0xbc>)
 8007ca2:	f7fc f8b9 	bl	8003e18 <assert_failed>
  __HAL_LOCK(hdac);
 8007ca6:	7963      	ldrb	r3, [r4, #5]
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d1d9      	bne.n	8007c60 <HAL_DAC_ConfigChannel+0x54>
 8007cac:	2002      	movs	r0, #2
}
 8007cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
 8007cb0:	f240 31a5 	movw	r1, #933	; 0x3a5
 8007cb4:	4804      	ldr	r0, [pc, #16]	; (8007cc8 <HAL_DAC_ConfigChannel+0xbc>)
 8007cb6:	f7fc f8af 	bl	8003e18 <assert_failed>
 8007cba:	e7cb      	b.n	8007c54 <HAL_DAC_ConfigChannel+0x48>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8007cbc:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8007cc0:	4801      	ldr	r0, [pc, #4]	; (8007cc8 <HAL_DAC_ConfigChannel+0xbc>)
 8007cc2:	f7fc f8a9 	bl	8003e18 <assert_failed>
 8007cc6:	e7c1      	b.n	8007c4c <HAL_DAC_ConfigChannel+0x40>
 8007cc8:	08029b04 	.word	0x08029b04

08007ccc <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop

08007cd0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop

08007cd4 <HAL_DACEx_ErrorCallbackCh2>:
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop

08007cd8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop

08007cdc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007cdc:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cde:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f7ff fff3 	bl	8007ccc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	7123      	strb	r3, [r4, #4]
}
 8007cea:	bd10      	pop	{r4, pc}

08007cec <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8007cec:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8007cee:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8007cf0:	f7ff ffee 	bl	8007cd0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007cf4:	bd08      	pop	{r3, pc}
 8007cf6:	bf00      	nop

08007cf8 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8007cf8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007cfa:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007cfc:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007cfe:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007d00:	f043 0304 	orr.w	r3, r3, #4
 8007d04:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007d06:	f7ff ffe5 	bl	8007cd4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	7123      	strb	r3, [r4, #4]
}
 8007d0e:	bd10      	pop	{r4, pc}

08007d10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d12:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8007d14:	f7ff f892 	bl	8006e3c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007d18:	2c00      	cmp	r4, #0
 8007d1a:	f000 8145 	beq.w	8007fa8 <HAL_DMA_Init+0x298>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8007d1e:	6822      	ldr	r2, [r4, #0]
 8007d20:	4605      	mov	r5, r0
 8007d22:	4bb8      	ldr	r3, [pc, #736]	; (8008004 <HAL_DMA_Init+0x2f4>)
 8007d24:	48b8      	ldr	r0, [pc, #736]	; (8008008 <HAL_DMA_Init+0x2f8>)
 8007d26:	49b9      	ldr	r1, [pc, #740]	; (800800c <HAL_DMA_Init+0x2fc>)
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	bf18      	it	ne
 8007d2c:	4282      	cmpne	r2, r0
 8007d2e:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8007d32:	bf14      	ite	ne
 8007d34:	2301      	movne	r3, #1
 8007d36:	2300      	moveq	r3, #0
 8007d38:	428a      	cmp	r2, r1
 8007d3a:	bf0c      	ite	eq
 8007d3c:	2300      	moveq	r3, #0
 8007d3e:	f003 0301 	andne.w	r3, r3, #1
 8007d42:	3130      	adds	r1, #48	; 0x30
 8007d44:	4282      	cmp	r2, r0
 8007d46:	bf0c      	ite	eq
 8007d48:	2300      	moveq	r3, #0
 8007d4a:	f003 0301 	andne.w	r3, r3, #1
 8007d4e:	3030      	adds	r0, #48	; 0x30
 8007d50:	428a      	cmp	r2, r1
 8007d52:	bf0c      	ite	eq
 8007d54:	2300      	moveq	r3, #0
 8007d56:	f003 0301 	andne.w	r3, r3, #1
 8007d5a:	3130      	adds	r1, #48	; 0x30
 8007d5c:	4282      	cmp	r2, r0
 8007d5e:	bf0c      	ite	eq
 8007d60:	2300      	moveq	r3, #0
 8007d62:	f003 0301 	andne.w	r3, r3, #1
 8007d66:	3030      	adds	r0, #48	; 0x30
 8007d68:	428a      	cmp	r2, r1
 8007d6a:	bf0c      	ite	eq
 8007d6c:	2300      	moveq	r3, #0
 8007d6e:	f003 0301 	andne.w	r3, r3, #1
 8007d72:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8007d76:	4282      	cmp	r2, r0
 8007d78:	bf0c      	ite	eq
 8007d7a:	2300      	moveq	r3, #0
 8007d7c:	f003 0301 	andne.w	r3, r3, #1
 8007d80:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8007d84:	428a      	cmp	r2, r1
 8007d86:	bf0c      	ite	eq
 8007d88:	2300      	moveq	r3, #0
 8007d8a:	f003 0301 	andne.w	r3, r3, #1
 8007d8e:	3130      	adds	r1, #48	; 0x30
 8007d90:	4282      	cmp	r2, r0
 8007d92:	bf0c      	ite	eq
 8007d94:	2300      	moveq	r3, #0
 8007d96:	f003 0301 	andne.w	r3, r3, #1
 8007d9a:	3030      	adds	r0, #48	; 0x30
 8007d9c:	428a      	cmp	r2, r1
 8007d9e:	bf0c      	ite	eq
 8007da0:	2300      	moveq	r3, #0
 8007da2:	f003 0301 	andne.w	r3, r3, #1
 8007da6:	3130      	adds	r1, #48	; 0x30
 8007da8:	4282      	cmp	r2, r0
 8007daa:	bf0c      	ite	eq
 8007dac:	2300      	moveq	r3, #0
 8007dae:	f003 0301 	andne.w	r3, r3, #1
 8007db2:	3030      	adds	r0, #48	; 0x30
 8007db4:	428a      	cmp	r2, r1
 8007db6:	bf0c      	ite	eq
 8007db8:	2300      	moveq	r3, #0
 8007dba:	f003 0301 	andne.w	r3, r3, #1
 8007dbe:	3130      	adds	r1, #48	; 0x30
 8007dc0:	4282      	cmp	r2, r0
 8007dc2:	bf0c      	ite	eq
 8007dc4:	2300      	moveq	r3, #0
 8007dc6:	f003 0301 	andne.w	r3, r3, #1
 8007dca:	428a      	cmp	r2, r1
 8007dcc:	bf0c      	ite	eq
 8007dce:	2300      	moveq	r3, #0
 8007dd0:	f003 0301 	andne.w	r3, r3, #1
 8007dd4:	b11b      	cbz	r3, 8007dde <HAL_DMA_Init+0xce>
 8007dd6:	4b8e      	ldr	r3, [pc, #568]	; (8008010 <HAL_DMA_Init+0x300>)
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	f040 812c 	bne.w	8008036 <HAL_DMA_Init+0x326>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8007dde:	6863      	ldr	r3, [r4, #4]
 8007de0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007de4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007de8:	bf18      	it	ne
 8007dea:	2b00      	cmpne	r3, #0
 8007dec:	bf14      	ite	ne
 8007dee:	2201      	movne	r2, #1
 8007df0:	2200      	moveq	r2, #0
 8007df2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007df6:	bf0c      	ite	eq
 8007df8:	2200      	moveq	r2, #0
 8007dfa:	f002 0201 	andne.w	r2, r2, #1
 8007dfe:	b11a      	cbz	r2, 8007e08 <HAL_DMA_Init+0xf8>
 8007e00:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8007e04:	f040 811c 	bne.w	8008040 <HAL_DMA_Init+0x330>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007e08:	68a3      	ldr	r3, [r4, #8]
 8007e0a:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8007e0e:	d002      	beq.n	8007e16 <HAL_DMA_Init+0x106>
 8007e10:	2b80      	cmp	r3, #128	; 0x80
 8007e12:	f040 80ab 	bne.w	8007f6c <HAL_DMA_Init+0x25c>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007e16:	68e3      	ldr	r3, [r4, #12]
 8007e18:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8007e1c:	f040 80af 	bne.w	8007f7e <HAL_DMA_Init+0x26e>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007e20:	6923      	ldr	r3, [r4, #16]
 8007e22:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8007e26:	f040 80b3 	bne.w	8007f90 <HAL_DMA_Init+0x280>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007e2a:	6963      	ldr	r3, [r4, #20]
 8007e2c:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8007e30:	d003      	beq.n	8007e3a <HAL_DMA_Init+0x12a>
 8007e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e36:	f040 8094 	bne.w	8007f62 <HAL_DMA_Init+0x252>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007e3a:	69a3      	ldr	r3, [r4, #24]
 8007e3c:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 8007e40:	d003      	beq.n	8007e4a <HAL_DMA_Init+0x13a>
 8007e42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e46:	f040 8087 	bne.w	8007f58 <HAL_DMA_Init+0x248>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007e4a:	69e3      	ldr	r3, [r4, #28]
 8007e4c:	f033 0220 	bics.w	r2, r3, #32
 8007e50:	d002      	beq.n	8007e58 <HAL_DMA_Init+0x148>
 8007e52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e56:	d172      	bne.n	8007f3e <HAL_DMA_Init+0x22e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007e58:	6a23      	ldr	r3, [r4, #32]
 8007e5a:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8007e5e:	d176      	bne.n	8007f4e <HAL_DMA_Init+0x23e>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8007e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e62:	f033 0204 	bics.w	r2, r3, #4
 8007e66:	d162      	bne.n	8007f2e <HAL_DMA_Init+0x21e>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d150      	bne.n	8007f0e <HAL_DMA_Init+0x1fe>
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007e6c:	2200      	movs	r2, #0

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007e6e:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8007e70:	2102      	movs	r1, #2
  __HAL_UNLOCK(hdma);
 8007e72:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8007e76:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	f022 0201 	bic.w	r2, r2, #1
 8007e80:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e82:	e006      	b.n	8007e92 <HAL_DMA_Init+0x182>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007e84:	f7fe ffda 	bl	8006e3c <HAL_GetTick>
 8007e88:	1b40      	subs	r0, r0, r5
 8007e8a:	2805      	cmp	r0, #5
 8007e8c:	f200 8085 	bhi.w	8007f9a <HAL_DMA_Init+0x28a>
 8007e90:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	07d1      	lsls	r1, r2, #31
 8007e96:	d4f5      	bmi.n	8007e84 <HAL_DMA_Init+0x174>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007e98:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8007e9c:	68e5      	ldr	r5, [r4, #12]
 8007e9e:	430a      	orrs	r2, r1
  tmp = hdma->Instance->CR;
 8007ea0:	681f      	ldr	r7, [r3, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ea2:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007ea6:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007ea8:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 8007eaa:	6a20      	ldr	r0, [r4, #32]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007eac:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007eb0:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007eb2:	4958      	ldr	r1, [pc, #352]	; (8008014 <HAL_DMA_Init+0x304>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007eb4:	4332      	orrs	r2, r6
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007eb6:	4039      	ands	r1, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007eb8:	432a      	orrs	r2, r5

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007eba:	6a65      	ldr	r5, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ebc:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007ebe:	2d04      	cmp	r5, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007ec0:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007ec4:	d072      	beq.n	8007fac <HAL_DMA_Init+0x29c>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007ec6:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007ec8:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007eca:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007ece:	4315      	orrs	r5, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007ed0:	b2da      	uxtb	r2, r3
 8007ed2:	4951      	ldr	r1, [pc, #324]	; (8008018 <HAL_DMA_Init+0x308>)
  hdma->Instance->FCR = tmp;
 8007ed4:	615d      	str	r5, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007ed6:	3a10      	subs	r2, #16
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007ed8:	4850      	ldr	r0, [pc, #320]	; (800801c <HAL_DMA_Init+0x30c>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007eda:	fba1 5102 	umull	r5, r1, r1, r2
  
  if (stream_number > 3U)
 8007ede:	2a5f      	cmp	r2, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007ee0:	4a4f      	ldr	r2, [pc, #316]	; (8008020 <HAL_DMA_Init+0x310>)
  hdma->State = HAL_DMA_STATE_READY;
 8007ee2:	f04f 0501 	mov.w	r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007ee6:	ea4f 1111 	mov.w	r1, r1, lsr #4
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007eea:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007eee:	f04f 033f 	mov.w	r3, #63	; 0x3f
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007ef2:	5c40      	ldrb	r0, [r0, r1]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ef4:	f04f 0100 	mov.w	r1, #0
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007ef8:	bf88      	it	hi
 8007efa:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007efc:	4083      	lsls	r3, r0
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007efe:	65e0      	str	r0, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007f00:	65a2      	str	r2, [r4, #88]	; 0x58
  return HAL_OK;
 8007f02:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007f04:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f06:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8007f08:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 8007f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8007f0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007f10:	2b03      	cmp	r3, #3
 8007f12:	d86c      	bhi.n	8007fee <HAL_DMA_Init+0x2de>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8007f14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007f16:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 8007f1a:	d16d      	bne.n	8007ff8 <HAL_DMA_Init+0x2e8>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8007f1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007f1e:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8007f22:	d0a3      	beq.n	8007e6c <HAL_DMA_Init+0x15c>
 8007f24:	21c8      	movs	r1, #200	; 0xc8
 8007f26:	483f      	ldr	r0, [pc, #252]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f28:	f7fb ff76 	bl	8003e18 <assert_failed>
 8007f2c:	e79e      	b.n	8007e6c <HAL_DMA_Init+0x15c>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8007f2e:	21c1      	movs	r1, #193	; 0xc1
 8007f30:	483c      	ldr	r0, [pc, #240]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f32:	f7fb ff71 	bl	8003e18 <assert_failed>
 8007f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d097      	beq.n	8007e6c <HAL_DMA_Init+0x15c>
 8007f3c:	e7e7      	b.n	8007f0e <HAL_DMA_Init+0x1fe>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8007f3e:	21bf      	movs	r1, #191	; 0xbf
 8007f40:	4838      	ldr	r0, [pc, #224]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f42:	f7fb ff69 	bl	8003e18 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8007f46:	6a23      	ldr	r3, [r4, #32]
 8007f48:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8007f4c:	d088      	beq.n	8007e60 <HAL_DMA_Init+0x150>
 8007f4e:	21c0      	movs	r1, #192	; 0xc0
 8007f50:	4834      	ldr	r0, [pc, #208]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f52:	f7fb ff61 	bl	8003e18 <assert_failed>
 8007f56:	e783      	b.n	8007e60 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8007f58:	21be      	movs	r1, #190	; 0xbe
 8007f5a:	4832      	ldr	r0, [pc, #200]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f5c:	f7fb ff5c 	bl	8003e18 <assert_failed>
 8007f60:	e773      	b.n	8007e4a <HAL_DMA_Init+0x13a>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8007f62:	21bd      	movs	r1, #189	; 0xbd
 8007f64:	482f      	ldr	r0, [pc, #188]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f66:	f7fb ff57 	bl	8003e18 <assert_failed>
 8007f6a:	e766      	b.n	8007e3a <HAL_DMA_Init+0x12a>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8007f6c:	21ba      	movs	r1, #186	; 0xba
 8007f6e:	482d      	ldr	r0, [pc, #180]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f70:	f7fb ff52 	bl	8003e18 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8007f74:	68e3      	ldr	r3, [r4, #12]
 8007f76:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8007f7a:	f43f af51 	beq.w	8007e20 <HAL_DMA_Init+0x110>
 8007f7e:	21bb      	movs	r1, #187	; 0xbb
 8007f80:	4828      	ldr	r0, [pc, #160]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f82:	f7fb ff49 	bl	8003e18 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8007f86:	6923      	ldr	r3, [r4, #16]
 8007f88:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8007f8c:	f43f af4d 	beq.w	8007e2a <HAL_DMA_Init+0x11a>
 8007f90:	21bc      	movs	r1, #188	; 0xbc
 8007f92:	4824      	ldr	r0, [pc, #144]	; (8008024 <HAL_DMA_Init+0x314>)
 8007f94:	f7fb ff40 	bl	8003e18 <assert_failed>
 8007f98:	e747      	b.n	8007e2a <HAL_DMA_Init+0x11a>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007f9a:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007f9c:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8007f9e:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007fa0:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007fa2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8007fa8:	2001      	movs	r0, #1
}
 8007faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007fac:	e9d4 700b 	ldrd	r7, r0, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8007fb0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007fb2:	4338      	orrs	r0, r7
 8007fb4:	4301      	orrs	r1, r0
  hdma->Instance->CR = tmp;  
 8007fb6:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8007fb8:	695d      	ldr	r5, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007fba:	f025 0507 	bic.w	r5, r5, #7
 8007fbe:	4315      	orrs	r5, r2
    tmp |= hdma->Init.FIFOThreshold;
 8007fc0:	f045 0504 	orr.w	r5, r5, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007fc4:	2f00      	cmp	r7, #0
 8007fc6:	d083      	beq.n	8007ed0 <HAL_DMA_Init+0x1c0>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007fc8:	b376      	cbz	r6, 8008028 <HAL_DMA_Init+0x318>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007fca:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8007fce:	d03c      	beq.n	800804a <HAL_DMA_Init+0x33a>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007fd0:	2a02      	cmp	r2, #2
 8007fd2:	d905      	bls.n	8007fe0 <HAL_DMA_Init+0x2d0>
 8007fd4:	2a03      	cmp	r2, #3
 8007fd6:	f47f af7b 	bne.w	8007ed0 <HAL_DMA_Init+0x1c0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fda:	01fa      	lsls	r2, r7, #7
 8007fdc:	f57f af78 	bpl.w	8007ed0 <HAL_DMA_Init+0x1c0>
        hdma->State = HAL_DMA_STATE_READY;
 8007fe0:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007fe2:	2240      	movs	r2, #64	; 0x40
        return HAL_ERROR; 
 8007fe4:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007fe6:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8007fe8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8007fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8007fee:	21c6      	movs	r1, #198	; 0xc6
 8007ff0:	480c      	ldr	r0, [pc, #48]	; (8008024 <HAL_DMA_Init+0x314>)
 8007ff2:	f7fb ff11 	bl	8003e18 <assert_failed>
 8007ff6:	e78d      	b.n	8007f14 <HAL_DMA_Init+0x204>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8007ff8:	21c7      	movs	r1, #199	; 0xc7
 8007ffa:	480a      	ldr	r0, [pc, #40]	; (8008024 <HAL_DMA_Init+0x314>)
 8007ffc:	f7fb ff0c 	bl	8003e18 <assert_failed>
 8008000:	e78c      	b.n	8007f1c <HAL_DMA_Init+0x20c>
 8008002:	bf00      	nop
 8008004:	40026010 	.word	0x40026010
 8008008:	40026028 	.word	0x40026028
 800800c:	40026040 	.word	0x40026040
 8008010:	400264b8 	.word	0x400264b8
 8008014:	e010803f 	.word	0xe010803f
 8008018:	aaaaaaab 	.word	0xaaaaaaab
 800801c:	08029b74 	.word	0x08029b74
 8008020:	fffffc00 	.word	0xfffffc00
 8008024:	08029b3c 	.word	0x08029b3c
    switch (tmp)
 8008028:	2a01      	cmp	r2, #1
 800802a:	d01d      	beq.n	8008068 <HAL_DMA_Init+0x358>
 800802c:	f032 0202 	bics.w	r2, r2, #2
 8008030:	f47f af4e 	bne.w	8007ed0 <HAL_DMA_Init+0x1c0>
 8008034:	e7d1      	b.n	8007fda <HAL_DMA_Init+0x2ca>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8008036:	21b8      	movs	r1, #184	; 0xb8
 8008038:	480e      	ldr	r0, [pc, #56]	; (8008074 <HAL_DMA_Init+0x364>)
 800803a:	f7fb feed 	bl	8003e18 <assert_failed>
 800803e:	e6ce      	b.n	8007dde <HAL_DMA_Init+0xce>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8008040:	21b9      	movs	r1, #185	; 0xb9
 8008042:	480c      	ldr	r0, [pc, #48]	; (8008074 <HAL_DMA_Init+0x364>)
 8008044:	f7fb fee8 	bl	8003e18 <assert_failed>
 8008048:	e6de      	b.n	8007e08 <HAL_DMA_Init+0xf8>
    switch (tmp)
 800804a:	2a03      	cmp	r2, #3
 800804c:	f63f af40 	bhi.w	8007ed0 <HAL_DMA_Init+0x1c0>
 8008050:	a101      	add	r1, pc, #4	; (adr r1, 8008058 <HAL_DMA_Init+0x348>)
 8008052:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008056:	bf00      	nop
 8008058:	08007fe1 	.word	0x08007fe1
 800805c:	08007fdb 	.word	0x08007fdb
 8008060:	08007fe1 	.word	0x08007fe1
 8008064:	08008069 	.word	0x08008069
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008068:	f1b7 7fc0 	cmp.w	r7, #25165824	; 0x1800000
 800806c:	f47f af30 	bne.w	8007ed0 <HAL_DMA_Init+0x1c0>
 8008070:	e7b6      	b.n	8007fe0 <HAL_DMA_Init+0x2d0>
 8008072:	bf00      	nop
 8008074:	08029b3c 	.word	0x08029b3c

08008078 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8008078:	2800      	cmp	r0, #0
 800807a:	f000 8099 	beq.w	80081b0 <HAL_DMA_DeInit+0x138>
{
 800807e:	b570      	push	{r4, r5, r6, lr}
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8008080:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8008084:	4604      	mov	r4, r0
 8008086:	2b02      	cmp	r3, #2
 8008088:	b2d8      	uxtb	r0, r3
 800808a:	f000 808b 	beq.w	80081a4 <HAL_DMA_DeInit+0x12c>
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800808e:	6822      	ldr	r2, [r4, #0]
 8008090:	4b4c      	ldr	r3, [pc, #304]	; (80081c4 <HAL_DMA_DeInit+0x14c>)
 8008092:	484d      	ldr	r0, [pc, #308]	; (80081c8 <HAL_DMA_DeInit+0x150>)
 8008094:	494d      	ldr	r1, [pc, #308]	; (80081cc <HAL_DMA_DeInit+0x154>)
 8008096:	429a      	cmp	r2, r3
 8008098:	bf18      	it	ne
 800809a:	4282      	cmpne	r2, r0
 800809c:	4d4c      	ldr	r5, [pc, #304]	; (80081d0 <HAL_DMA_DeInit+0x158>)
 800809e:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80080a2:	bf14      	ite	ne
 80080a4:	2301      	movne	r3, #1
 80080a6:	2300      	moveq	r3, #0
 80080a8:	428a      	cmp	r2, r1
 80080aa:	bf0c      	ite	eq
 80080ac:	2300      	moveq	r3, #0
 80080ae:	f003 0301 	andne.w	r3, r3, #1
 80080b2:	3148      	adds	r1, #72	; 0x48
 80080b4:	42aa      	cmp	r2, r5
 80080b6:	bf0c      	ite	eq
 80080b8:	2300      	moveq	r3, #0
 80080ba:	f003 0301 	andne.w	r3, r3, #1
 80080be:	3548      	adds	r5, #72	; 0x48
 80080c0:	4282      	cmp	r2, r0
 80080c2:	bf0c      	ite	eq
 80080c4:	2300      	moveq	r3, #0
 80080c6:	f003 0301 	andne.w	r3, r3, #1
 80080ca:	3048      	adds	r0, #72	; 0x48
 80080cc:	428a      	cmp	r2, r1
 80080ce:	bf0c      	ite	eq
 80080d0:	2300      	moveq	r3, #0
 80080d2:	f003 0301 	andne.w	r3, r3, #1
 80080d6:	f501 7162 	add.w	r1, r1, #904	; 0x388
 80080da:	42aa      	cmp	r2, r5
 80080dc:	bf0c      	ite	eq
 80080de:	2300      	moveq	r3, #0
 80080e0:	f003 0301 	andne.w	r3, r3, #1
 80080e4:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80080e8:	4282      	cmp	r2, r0
 80080ea:	bf0c      	ite	eq
 80080ec:	2300      	moveq	r3, #0
 80080ee:	f003 0301 	andne.w	r3, r3, #1
 80080f2:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80080f6:	428a      	cmp	r2, r1
 80080f8:	bf0c      	ite	eq
 80080fa:	2300      	moveq	r3, #0
 80080fc:	f003 0301 	andne.w	r3, r3, #1
 8008100:	3148      	adds	r1, #72	; 0x48
 8008102:	42aa      	cmp	r2, r5
 8008104:	bf0c      	ite	eq
 8008106:	2300      	moveq	r3, #0
 8008108:	f003 0301 	andne.w	r3, r3, #1
 800810c:	3548      	adds	r5, #72	; 0x48
 800810e:	4282      	cmp	r2, r0
 8008110:	bf0c      	ite	eq
 8008112:	2300      	moveq	r3, #0
 8008114:	f003 0301 	andne.w	r3, r3, #1
 8008118:	3048      	adds	r0, #72	; 0x48
 800811a:	428a      	cmp	r2, r1
 800811c:	bf0c      	ite	eq
 800811e:	2300      	moveq	r3, #0
 8008120:	f003 0301 	andne.w	r3, r3, #1
 8008124:	3148      	adds	r1, #72	; 0x48
 8008126:	42aa      	cmp	r2, r5
 8008128:	bf0c      	ite	eq
 800812a:	2300      	moveq	r3, #0
 800812c:	f003 0301 	andne.w	r3, r3, #1
 8008130:	4282      	cmp	r2, r0
 8008132:	bf0c      	ite	eq
 8008134:	2300      	moveq	r3, #0
 8008136:	f003 0301 	andne.w	r3, r3, #1
 800813a:	428a      	cmp	r2, r1
 800813c:	bf0c      	ite	eq
 800813e:	2300      	moveq	r3, #0
 8008140:	f003 0301 	andne.w	r3, r3, #1
 8008144:	b113      	cbz	r3, 800814c <HAL_DMA_DeInit+0xd4>
 8008146:	4b23      	ldr	r3, [pc, #140]	; (80081d4 <HAL_DMA_DeInit+0x15c>)
 8008148:	429a      	cmp	r2, r3
 800814a:	d133      	bne.n	80081b4 <HAL_DMA_DeInit+0x13c>
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800814c:	b2d3      	uxtb	r3, r2
 800814e:	4822      	ldr	r0, [pc, #136]	; (80081d8 <HAL_DMA_DeInit+0x160>)
  __HAL_DMA_DISABLE(hdma);
 8008150:	6815      	ldr	r5, [r2, #0]
  hdma->Instance->CR   = 0U;
 8008152:	2100      	movs	r1, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008154:	3b10      	subs	r3, #16
  __HAL_DMA_DISABLE(hdma);
 8008156:	f025 0501 	bic.w	r5, r5, #1
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800815a:	fba0 6003 	umull	r6, r0, r0, r3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800815e:	4e1f      	ldr	r6, [pc, #124]	; (80081dc <HAL_DMA_DeInit+0x164>)
  __HAL_DMA_DISABLE(hdma);
 8008160:	6015      	str	r5, [r2, #0]
  if (stream_number > 3U)
 8008162:	2b5f      	cmp	r3, #95	; 0x5f
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008164:	ea4f 1010 	mov.w	r0, r0, lsr #4
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8008168:	f04f 0521 	mov.w	r5, #33	; 0x21
  hdma->Instance->CR   = 0U;
 800816c:	6011      	str	r1, [r2, #0]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800816e:	5c30      	ldrb	r0, [r6, r0]
  hdma->Instance->NDTR = 0U;
 8008170:	6051      	str	r1, [r2, #4]
  hdma->Instance->PAR  = 0U;
 8008172:	6091      	str	r1, [r2, #8]
  hdma->Instance->M0AR = 0U;
 8008174:	60d1      	str	r1, [r2, #12]
  hdma->Instance->M1AR = 0U;
 8008176:	6111      	str	r1, [r2, #16]
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8008178:	6155      	str	r5, [r2, #20]
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800817a:	65e0      	str	r0, [r4, #92]	; 0x5c
  if (stream_number > 3U)
 800817c:	d813      	bhi.n	80081a6 <HAL_DMA_DeInit+0x12e>
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800817e:	4918      	ldr	r1, [pc, #96]	; (80081e0 <HAL_DMA_DeInit+0x168>)
 8008180:	4011      	ands	r1, r2
  hdma->XferCpltCallback = NULL;
 8008182:	2300      	movs	r3, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008184:	223f      	movs	r2, #63	; 0x3f
 8008186:	65a1      	str	r1, [r4, #88]	; 0x58
 8008188:	4082      	lsls	r2, r0
  return HAL_OK;
 800818a:	4618      	mov	r0, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800818c:	608a      	str	r2, [r1, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800818e:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hdma);
 8008190:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_RESET;
 8008194:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hdma->XferHalfCpltCallback = NULL;
 8008198:	e9c4 330f 	strd	r3, r3, [r4, #60]	; 0x3c
  hdma->XferM1HalfCpltCallback = NULL;
 800819c:	e9c4 3311 	strd	r3, r3, [r4, #68]	; 0x44
  hdma->XferAbortCallback = NULL;  
 80081a0:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
}
 80081a4:	bd70      	pop	{r4, r5, r6, pc}
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80081a6:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 80081aa:	4011      	ands	r1, r2
 80081ac:	3104      	adds	r1, #4
 80081ae:	e7e8      	b.n	8008182 <HAL_DMA_DeInit+0x10a>
    return HAL_ERROR;
 80081b0:	2001      	movs	r0, #1
}
 80081b2:	4770      	bx	lr
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80081b4:	f240 1149 	movw	r1, #329	; 0x149
 80081b8:	480a      	ldr	r0, [pc, #40]	; (80081e4 <HAL_DMA_DeInit+0x16c>)
 80081ba:	f7fb fe2d 	bl	8003e18 <assert_failed>
 80081be:	6822      	ldr	r2, [r4, #0]
 80081c0:	e7c4      	b.n	800814c <HAL_DMA_DeInit+0xd4>
 80081c2:	bf00      	nop
 80081c4:	40026010 	.word	0x40026010
 80081c8:	40026028 	.word	0x40026028
 80081cc:	40026040 	.word	0x40026040
 80081d0:	40026058 	.word	0x40026058
 80081d4:	400264b8 	.word	0x400264b8
 80081d8:	aaaaaaab 	.word	0xaaaaaaab
 80081dc:	08029b74 	.word	0x08029b74
 80081e0:	fffffc00 	.word	0xfffffc00
 80081e4:	08029b3c 	.word	0x08029b3c

080081e8 <HAL_DMA_Start_IT>:
{
 80081e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081ec:	461e      	mov	r6, r3
 80081ee:	4604      	mov	r4, r0
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80081f0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
{
 80081f4:	4688      	mov	r8, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80081f6:	1e70      	subs	r0, r6, #1
{
 80081f8:	4617      	mov	r7, r2
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80081fa:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80081fe:	4298      	cmp	r0, r3
 8008200:	d83b      	bhi.n	800827a <HAL_DMA_Start_IT+0x92>
  __HAL_LOCK(hdma);
 8008202:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8008206:	2b01      	cmp	r3, #1
 8008208:	d040      	beq.n	800828c <HAL_DMA_Start_IT+0xa4>
 800820a:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800820c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8008210:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8008212:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8008216:	d005      	beq.n	8008224 <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 8008218:	2300      	movs	r3, #0
    status = HAL_BUSY;
 800821a:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 800821c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8008220:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008224:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8008226:	2202      	movs	r2, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008228:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800822a:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800822e:	68a2      	ldr	r2, [r4, #8]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008230:	6563      	str	r3, [r4, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008232:	682b      	ldr	r3, [r5, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008234:	2a40      	cmp	r2, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008236:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800823a:	602b      	str	r3, [r5, #0]
  hdma->Instance->NDTR = DataLength;
 800823c:	606e      	str	r6, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800823e:	d028      	beq.n	8008292 <HAL_DMA_Start_IT+0xaa>
    hdma->Instance->PAR = SrcAddress;
 8008240:	f8c5 8008 	str.w	r8, [r5, #8]
    hdma->Instance->M0AR = DstAddress;
 8008244:	60ef      	str	r7, [r5, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008246:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008248:	233f      	movs	r3, #63	; 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 800824a:	6c22      	ldr	r2, [r4, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800824c:	408b      	lsls	r3, r1
 800824e:	f8c9 3008 	str.w	r3, [r9, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008252:	682b      	ldr	r3, [r5, #0]
 8008254:	f043 0316 	orr.w	r3, r3, #22
 8008258:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800825a:	696b      	ldr	r3, [r5, #20]
 800825c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008260:	616b      	str	r3, [r5, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8008262:	b11a      	cbz	r2, 800826c <HAL_DMA_Start_IT+0x84>
      hdma->Instance->CR  |= DMA_IT_HT;
 8008264:	682b      	ldr	r3, [r5, #0]
 8008266:	f043 0308 	orr.w	r3, r3, #8
 800826a:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 800826c:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800826e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8008270:	f043 0301 	orr.w	r3, r3, #1
 8008274:	602b      	str	r3, [r5, #0]
}
 8008276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800827a:	f240 11cd 	movw	r1, #461	; 0x1cd
 800827e:	4807      	ldr	r0, [pc, #28]	; (800829c <HAL_DMA_Start_IT+0xb4>)
 8008280:	f7fb fdca 	bl	8003e18 <assert_failed>
  __HAL_LOCK(hdma);
 8008284:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8008288:	2b01      	cmp	r3, #1
 800828a:	d1be      	bne.n	800820a <HAL_DMA_Start_IT+0x22>
 800828c:	2002      	movs	r0, #2
}
 800828e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    hdma->Instance->PAR = DstAddress;
 8008292:	60af      	str	r7, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 8008294:	f8c5 800c 	str.w	r8, [r5, #12]
 8008298:	e7d5      	b.n	8008246 <HAL_DMA_Start_IT+0x5e>
 800829a:	bf00      	nop
 800829c:	08029b3c 	.word	0x08029b3c

080082a0 <HAL_DMA_Abort>:
{
 80082a0:	b570      	push	{r4, r5, r6, lr}
 80082a2:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80082a4:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 80082a6:	f7fe fdc9 	bl	8006e3c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80082aa:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80082ae:	2b02      	cmp	r3, #2
 80082b0:	d006      	beq.n	80082c0 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082b2:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 80082b4:	2300      	movs	r3, #0
    return HAL_ERROR;
 80082b6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80082b8:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80082ba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 80082be:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	4605      	mov	r5, r0
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80082c4:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	f022 0216 	bic.w	r2, r2, #22
 80082cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80082ce:	695a      	ldr	r2, [r3, #20]
 80082d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80082d4:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80082d6:	b339      	cbz	r1, 8008328 <HAL_DMA_Abort+0x88>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	f022 0208 	bic.w	r2, r2, #8
 80082de:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80082e0:	681a      	ldr	r2, [r3, #0]
 80082e2:	f022 0201 	bic.w	r2, r2, #1
 80082e6:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80082e8:	e005      	b.n	80082f6 <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80082ea:	f7fe fda7 	bl	8006e3c <HAL_GetTick>
 80082ee:	1b43      	subs	r3, r0, r5
 80082f0:	2b05      	cmp	r3, #5
 80082f2:	d80f      	bhi.n	8008314 <HAL_DMA_Abort+0x74>
 80082f4:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f013 0301 	ands.w	r3, r3, #1
 80082fc:	d1f5      	bne.n	80082ea <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80082fe:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008300:	223f      	movs	r2, #63	; 0x3f
  return HAL_OK;
 8008302:	4618      	mov	r0, r3
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008304:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 8008306:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008308:	60b2      	str	r2, [r6, #8]
    __HAL_UNLOCK(hdma);
 800830a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 800830e:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 8008312:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008314:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008316:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8008318:	2200      	movs	r2, #0
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800831a:	6561      	str	r1, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 800831c:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800831e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8008322:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
}
 8008326:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008328:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800832a:	2a00      	cmp	r2, #0
 800832c:	d1d4      	bne.n	80082d8 <HAL_DMA_Abort+0x38>
 800832e:	e7d7      	b.n	80082e0 <HAL_DMA_Abort+0x40>

08008330 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008330:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
{
 8008334:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008336:	2a02      	cmp	r2, #2
 8008338:	d003      	beq.n	8008342 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800833a:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 800833c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800833e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008340:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8008342:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8008344:	2105      	movs	r1, #5
  return HAL_OK;
 8008346:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8008348:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800834c:	6813      	ldr	r3, [r2, #0]
 800834e:	f023 0301 	bic.w	r3, r3, #1
 8008352:	6013      	str	r3, [r2, #0]
}
 8008354:	4770      	bx	lr
 8008356:	bf00      	nop

08008358 <HAL_DMA_IRQHandler>:
  uint32_t timeout = SystemCoreClock / 9600;
 8008358:	4b75      	ldr	r3, [pc, #468]	; (8008530 <HAL_DMA_IRQHandler+0x1d8>)
  __IO uint32_t count = 0;
 800835a:	2100      	movs	r1, #0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800835c:	2208      	movs	r2, #8
{
 800835e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t timeout = SystemCoreClock / 9600;
 8008362:	681d      	ldr	r5, [r3, #0]
{
 8008364:	b082      	sub	sp, #8
 8008366:	4680      	mov	r8, r0
  __IO uint32_t count = 0;
 8008368:	9101      	str	r1, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800836a:	e9d0 6316 	ldrd	r6, r3, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 800836e:	6834      	ldr	r4, [r6, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008370:	409a      	lsls	r2, r3
 8008372:	4222      	tst	r2, r4
 8008374:	d004      	beq.n	8008380 <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008376:	6801      	ldr	r1, [r0, #0]
 8008378:	680f      	ldr	r7, [r1, #0]
 800837a:	0778      	lsls	r0, r7, #29
 800837c:	f100 808a 	bmi.w	8008494 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008380:	2201      	movs	r2, #1
 8008382:	409a      	lsls	r2, r3
 8008384:	4222      	tst	r2, r4
 8008386:	d004      	beq.n	8008392 <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008388:	f8d8 1000 	ldr.w	r1, [r8]
 800838c:	6949      	ldr	r1, [r1, #20]
 800838e:	0609      	lsls	r1, r1, #24
 8008390:	d478      	bmi.n	8008484 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008392:	2204      	movs	r2, #4
 8008394:	409a      	lsls	r2, r3
 8008396:	4222      	tst	r2, r4
 8008398:	d004      	beq.n	80083a4 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800839a:	f8d8 1000 	ldr.w	r1, [r8]
 800839e:	6809      	ldr	r1, [r1, #0]
 80083a0:	078f      	lsls	r7, r1, #30
 80083a2:	d467      	bmi.n	8008474 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80083a4:	2210      	movs	r2, #16
 80083a6:	409a      	lsls	r2, r3
 80083a8:	4222      	tst	r2, r4
 80083aa:	d004      	beq.n	80083b6 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80083ac:	f8d8 1000 	ldr.w	r1, [r8]
 80083b0:	680f      	ldr	r7, [r1, #0]
 80083b2:	0738      	lsls	r0, r7, #28
 80083b4:	d449      	bmi.n	800844a <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80083b6:	2220      	movs	r2, #32
 80083b8:	409a      	lsls	r2, r3
 80083ba:	4222      	tst	r2, r4
 80083bc:	d017      	beq.n	80083ee <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80083be:	f8d8 1000 	ldr.w	r1, [r8]
 80083c2:	680c      	ldr	r4, [r1, #0]
 80083c4:	06e0      	lsls	r0, r4, #27
 80083c6:	d512      	bpl.n	80083ee <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80083c8:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80083ca:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 80083ce:	2a05      	cmp	r2, #5
 80083d0:	d073      	beq.n	80084ba <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80083d2:	680b      	ldr	r3, [r1, #0]
 80083d4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80083d8:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80083da:	f000 8090 	beq.w	80084fe <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80083de:	0319      	lsls	r1, r3, #12
 80083e0:	f140 809b 	bpl.w	800851a <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 80083e4:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 80083e8:	b10b      	cbz	r3, 80083ee <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 80083ea:	4640      	mov	r0, r8
 80083ec:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80083ee:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 80083f2:	b33b      	cbz	r3, 8008444 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80083f4:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 80083f8:	07da      	lsls	r2, r3, #31
 80083fa:	d51b      	bpl.n	8008434 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 80083fc:	f8d8 2000 	ldr.w	r2, [r8]
      hdma->State = HAL_DMA_STATE_ABORT;
 8008400:	2105      	movs	r1, #5
  uint32_t timeout = SystemCoreClock / 9600;
 8008402:	4b4c      	ldr	r3, [pc, #304]	; (8008534 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8008404:	f888 1035 	strb.w	r1, [r8, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8008408:	fba3 3505 	umull	r3, r5, r3, r5
      __HAL_DMA_DISABLE(hdma);
 800840c:	6813      	ldr	r3, [r2, #0]
 800840e:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 8008412:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	e002      	b.n	800841e <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008418:	6813      	ldr	r3, [r2, #0]
 800841a:	07db      	lsls	r3, r3, #31
 800841c:	d504      	bpl.n	8008428 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 800841e:	9b01      	ldr	r3, [sp, #4]
 8008420:	3301      	adds	r3, #1
 8008422:	42ab      	cmp	r3, r5
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	d9f7      	bls.n	8008418 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8008428:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 800842a:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 800842c:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8008430:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8008434:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8008438:	b123      	cbz	r3, 8008444 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 800843a:	4640      	mov	r0, r8
}
 800843c:	b002      	add	sp, #8
 800843e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 8008442:	4718      	bx	r3
}
 8008444:	b002      	add	sp, #8
 8008446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800844a:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800844c:	680a      	ldr	r2, [r1, #0]
 800844e:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008452:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008454:	d12a      	bne.n	80084ac <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008456:	05d7      	lsls	r7, r2, #23
 8008458:	d403      	bmi.n	8008462 <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800845a:	680a      	ldr	r2, [r1, #0]
 800845c:	f022 0208 	bic.w	r2, r2, #8
 8008460:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8008462:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8008466:	2a00      	cmp	r2, #0
 8008468:	d0a5      	beq.n	80083b6 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 800846a:	4640      	mov	r0, r8
 800846c:	4790      	blx	r2
 800846e:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 8008472:	e7a0      	b.n	80083b6 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008474:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008476:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800847a:	f042 0204 	orr.w	r2, r2, #4
 800847e:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8008482:	e78f      	b.n	80083a4 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008484:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008486:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800848a:	f042 0202 	orr.w	r2, r2, #2
 800848e:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8008492:	e77e      	b.n	8008392 <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008494:	680f      	ldr	r7, [r1, #0]
 8008496:	f027 0704 	bic.w	r7, r7, #4
 800849a:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800849c:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800849e:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80084a2:	f042 0201 	orr.w	r2, r2, #1
 80084a6:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80084aa:	e769      	b.n	8008380 <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80084ac:	0312      	lsls	r2, r2, #12
 80084ae:	d5d8      	bpl.n	8008462 <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80084b0:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80084b4:	2a00      	cmp	r2, #0
 80084b6:	d1d8      	bne.n	800846a <HAL_DMA_IRQHandler+0x112>
 80084b8:	e77d      	b.n	80083b6 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084ba:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80084bc:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084c0:	f022 0216 	bic.w	r2, r2, #22
 80084c4:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80084c6:	694a      	ldr	r2, [r1, #20]
 80084c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80084cc:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80084ce:	b354      	cbz	r4, 8008526 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80084d0:	680a      	ldr	r2, [r1, #0]
 80084d2:	f022 0208 	bic.w	r2, r2, #8
 80084d6:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084d8:	223f      	movs	r2, #63	; 0x3f
        hdma->State = HAL_DMA_STATE_READY;
 80084da:	2401      	movs	r4, #1
        __HAL_UNLOCK(hdma);
 80084dc:	2100      	movs	r1, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084de:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 80084e2:	f8d8 2050 	ldr.w	r2, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084e6:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 80084e8:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80084ec:	f888 1034 	strb.w	r1, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 80084f0:	2a00      	cmp	r2, #0
 80084f2:	d0a7      	beq.n	8008444 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 80084f4:	4640      	mov	r0, r8
}
 80084f6:	b002      	add	sp, #8
 80084f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 80084fc:	4710      	bx	r2
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80084fe:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8008502:	f47f af6f 	bne.w	80083e4 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008506:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8008508:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800850a:	f022 0210 	bic.w	r2, r2, #16
 800850e:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8008510:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8008514:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8008518:	e764      	b.n	80083e4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 800851a:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800851e:	2b00      	cmp	r3, #0
 8008520:	f47f af63 	bne.w	80083ea <HAL_DMA_IRQHandler+0x92>
 8008524:	e763      	b.n	80083ee <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008526:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 800852a:	2a00      	cmp	r2, #0
 800852c:	d1d0      	bne.n	80084d0 <HAL_DMA_IRQHandler+0x178>
 800852e:	e7d3      	b.n	80084d8 <HAL_DMA_IRQHandler+0x180>
 8008530:	2000027c 	.word	0x2000027c
 8008534:	1b4e81b5 	.word	0x1b4e81b5

08008538 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8008538:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 800853a:	4770      	bx	lr

0800853c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800853c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008540:	f8dd 8020 	ldr.w	r8, [sp, #32]
  HAL_StatusTypeDef status = HAL_OK;
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008544:	f64f 75fe 	movw	r5, #65534	; 0xfffe
{
 8008548:	4604      	mov	r4, r0
 800854a:	4689      	mov	r9, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800854c:	f108 36ff 	add.w	r6, r8, #4294967295
{
 8008550:	4692      	mov	sl, r2
 8008552:	461f      	mov	r7, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008554:	42ae      	cmp	r6, r5
 8008556:	d85f      	bhi.n	8008618 <HAL_DMAEx_MultiBufferStart_IT+0xdc>
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008558:	68a0      	ldr	r0, [r4, #8]
 800855a:	2880      	cmp	r0, #128	; 0x80
 800855c:	d063      	beq.n	8008626 <HAL_DMAEx_MultiBufferStart_IT+0xea>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800855e:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8008562:	2b01      	cmp	r3, #1
 8008564:	f000 8090 	beq.w	8008688 <HAL_DMAEx_MultiBufferStart_IT+0x14c>
 8008568:	2201      	movs	r2, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800856a:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800856e:	4293      	cmp	r3, r2
  __HAL_LOCK(hdma);
 8008570:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8008574:	d005      	beq.n	8008582 <HAL_DMAEx_MultiBufferStart_IT+0x46>
    __HAL_DMA_ENABLE(hdma); 
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008576:	2300      	movs	r3, #0
    
    /* Return error status */
    status = HAL_BUSY;
 8008578:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);	  
 800857a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }  
  return status; 
}
 800857e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8008582:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008584:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8008586:	2202      	movs	r2, #2
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008588:	2840      	cmp	r0, #64	; 0x40
    hdma->State = HAL_DMA_STATE_BUSY;
 800858a:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800858e:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8008590:	682b      	ldr	r3, [r5, #0]
 8008592:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008596:	602b      	str	r3, [r5, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8008598:	612f      	str	r7, [r5, #16]
  hdma->Instance->NDTR = DataLength;
 800859a:	f8c5 8004 	str.w	r8, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800859e:	d06a      	beq.n	8008676 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80085a0:	f8c5 9008 	str.w	r9, [r5, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80085a4:	f8c5 a00c 	str.w	sl, [r5, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80085a8:	4ba4      	ldr	r3, [pc, #656]	; (800883c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80085aa:	429d      	cmp	r5, r3
 80085ac:	d941      	bls.n	8008632 <HAL_DMAEx_MultiBufferStart_IT+0xf6>
 80085ae:	3b48      	subs	r3, #72	; 0x48
 80085b0:	49a3      	ldr	r1, [pc, #652]	; (8008840 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80085b2:	4aa4      	ldr	r2, [pc, #656]	; (8008844 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80085b4:	429d      	cmp	r5, r3
 80085b6:	bf18      	it	ne
 80085b8:	428d      	cmpne	r5, r1
 80085ba:	bf14      	ite	ne
 80085bc:	2301      	movne	r3, #1
 80085be:	2300      	moveq	r3, #0
 80085c0:	4295      	cmp	r5, r2
 80085c2:	bf0c      	ite	eq
 80085c4:	2300      	moveq	r3, #0
 80085c6:	f003 0301 	andne.w	r3, r3, #1
 80085ca:	b11b      	cbz	r3, 80085d4 <HAL_DMAEx_MultiBufferStart_IT+0x98>
 80085cc:	4b9e      	ldr	r3, [pc, #632]	; (8008848 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80085ce:	429d      	cmp	r5, r3
 80085d0:	f040 8111 	bne.w	80087f6 <HAL_DMAEx_MultiBufferStart_IT+0x2ba>
 80085d4:	4b9d      	ldr	r3, [pc, #628]	; (800884c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80085d6:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80085d8:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80085da:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80085dc:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80085de:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80085e0:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80085e2:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80085e4:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80085e6:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80085e8:	4b98      	ldr	r3, [pc, #608]	; (800884c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 80085ea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80085ec:	682b      	ldr	r3, [r5, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80085ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80085f0:	f043 0316 	orr.w	r3, r3, #22
 80085f4:	602b      	str	r3, [r5, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80085f6:	696b      	ldr	r3, [r5, #20]
 80085f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085fc:	616b      	str	r3, [r5, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80085fe:	2a00      	cmp	r2, #0
 8008600:	d03e      	beq.n	8008680 <HAL_DMAEx_MultiBufferStart_IT+0x144>
      hdma->Instance->CR  |= DMA_IT_HT;
 8008602:	682b      	ldr	r3, [r5, #0]
 8008604:	f043 0308 	orr.w	r3, r3, #8
 8008608:	602b      	str	r3, [r5, #0]
    __HAL_DMA_ENABLE(hdma); 
 800860a:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800860c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma); 
 800860e:	f043 0301 	orr.w	r3, r3, #1
 8008612:	602b      	str	r3, [r5, #0]
}
 8008614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8008618:	488d      	ldr	r0, [pc, #564]	; (8008850 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 800861a:	21a1      	movs	r1, #161	; 0xa1
 800861c:	f7fb fbfc 	bl	8003e18 <assert_failed>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008620:	68a0      	ldr	r0, [r4, #8]
 8008622:	2880      	cmp	r0, #128	; 0x80
 8008624:	d19b      	bne.n	800855e <HAL_DMAEx_MultiBufferStart_IT+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8008626:	f44f 7380 	mov.w	r3, #256	; 0x100
    return HAL_ERROR;
 800862a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800862c:	6563      	str	r3, [r4, #84]	; 0x54
}
 800862e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008632:	4b88      	ldr	r3, [pc, #544]	; (8008854 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 8008634:	429d      	cmp	r5, r3
 8008636:	d929      	bls.n	800868c <HAL_DMAEx_MultiBufferStart_IT+0x150>
 8008638:	3ba8      	subs	r3, #168	; 0xa8
 800863a:	4987      	ldr	r1, [pc, #540]	; (8008858 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 800863c:	4a81      	ldr	r2, [pc, #516]	; (8008844 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 800863e:	429d      	cmp	r5, r3
 8008640:	bf18      	it	ne
 8008642:	428d      	cmpne	r5, r1
 8008644:	bf14      	ite	ne
 8008646:	2301      	movne	r3, #1
 8008648:	2300      	moveq	r3, #0
 800864a:	4295      	cmp	r5, r2
 800864c:	bf0c      	ite	eq
 800864e:	2300      	moveq	r3, #0
 8008650:	f003 0301 	andne.w	r3, r3, #1
 8008654:	b113      	cbz	r3, 800865c <HAL_DMAEx_MultiBufferStart_IT+0x120>
 8008656:	4b7c      	ldr	r3, [pc, #496]	; (8008848 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8008658:	429d      	cmp	r5, r3
 800865a:	d15a      	bne.n	8008712 <HAL_DMAEx_MultiBufferStart_IT+0x1d6>
 800865c:	4b7b      	ldr	r3, [pc, #492]	; (800884c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800865e:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008660:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008662:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008664:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008666:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008668:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800866a:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800866c:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800866e:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008670:	4b76      	ldr	r3, [pc, #472]	; (800884c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 8008672:	609a      	str	r2, [r3, #8]
 8008674:	e7ba      	b.n	80085ec <HAL_DMAEx_MultiBufferStart_IT+0xb0>
    hdma->Instance->PAR = DstAddress;
 8008676:	f8c5 a008 	str.w	sl, [r5, #8]
    hdma->Instance->M0AR = SrcAddress;
 800867a:	f8c5 900c 	str.w	r9, [r5, #12]
 800867e:	e793      	b.n	80085a8 <HAL_DMAEx_MultiBufferStart_IT+0x6c>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008680:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1bd      	bne.n	8008602 <HAL_DMAEx_MultiBufferStart_IT+0xc6>
 8008686:	e7c0      	b.n	800860a <HAL_DMAEx_MultiBufferStart_IT+0xce>
  __HAL_LOCK(hdma);
 8008688:	2002      	movs	r0, #2
 800868a:	e778      	b.n	800857e <HAL_DMAEx_MultiBufferStart_IT+0x42>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800868c:	4b73      	ldr	r3, [pc, #460]	; (800885c <HAL_DMAEx_MultiBufferStart_IT+0x320>)
 800868e:	429d      	cmp	r5, r3
 8008690:	d91f      	bls.n	80086d2 <HAL_DMAEx_MultiBufferStart_IT+0x196>
 8008692:	3b48      	subs	r3, #72	; 0x48
 8008694:	4970      	ldr	r1, [pc, #448]	; (8008858 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 8008696:	4a6b      	ldr	r2, [pc, #428]	; (8008844 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 8008698:	429d      	cmp	r5, r3
 800869a:	bf18      	it	ne
 800869c:	428d      	cmpne	r5, r1
 800869e:	bf14      	ite	ne
 80086a0:	2301      	movne	r3, #1
 80086a2:	2300      	moveq	r3, #0
 80086a4:	4295      	cmp	r5, r2
 80086a6:	bf0c      	ite	eq
 80086a8:	2300      	moveq	r3, #0
 80086aa:	f003 0301 	andne.w	r3, r3, #1
 80086ae:	b11b      	cbz	r3, 80086b8 <HAL_DMAEx_MultiBufferStart_IT+0x17c>
 80086b0:	4b65      	ldr	r3, [pc, #404]	; (8008848 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80086b2:	429d      	cmp	r5, r3
 80086b4:	f040 8152 	bne.w	800895c <HAL_DMAEx_MultiBufferStart_IT+0x420>
 80086b8:	4b69      	ldr	r3, [pc, #420]	; (8008860 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80086ba:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80086bc:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80086be:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80086c0:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80086c2:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80086c4:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80086c6:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80086c8:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80086ca:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80086cc:	4b64      	ldr	r3, [pc, #400]	; (8008860 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80086ce:	60da      	str	r2, [r3, #12]
 80086d0:	e78c      	b.n	80085ec <HAL_DMAEx_MultiBufferStart_IT+0xb0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80086d2:	4b61      	ldr	r3, [pc, #388]	; (8008858 <HAL_DMAEx_MultiBufferStart_IT+0x31c>)
 80086d4:	495a      	ldr	r1, [pc, #360]	; (8008840 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80086d6:	4a5b      	ldr	r2, [pc, #364]	; (8008844 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80086d8:	429d      	cmp	r5, r3
 80086da:	bf18      	it	ne
 80086dc:	428d      	cmpne	r5, r1
 80086de:	bf14      	ite	ne
 80086e0:	2301      	movne	r3, #1
 80086e2:	2300      	moveq	r3, #0
 80086e4:	4295      	cmp	r5, r2
 80086e6:	bf0c      	ite	eq
 80086e8:	2300      	moveq	r3, #0
 80086ea:	f003 0301 	andne.w	r3, r3, #1
 80086ee:	b11b      	cbz	r3, 80086f8 <HAL_DMAEx_MultiBufferStart_IT+0x1bc>
 80086f0:	4b55      	ldr	r3, [pc, #340]	; (8008848 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 80086f2:	429d      	cmp	r5, r3
 80086f4:	f040 80be 	bne.w	8008874 <HAL_DMAEx_MultiBufferStart_IT+0x338>
 80086f8:	4b59      	ldr	r3, [pc, #356]	; (8008860 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 80086fa:	2120      	movs	r1, #32
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80086fc:	2210      	movs	r2, #16
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80086fe:	2008      	movs	r0, #8
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008700:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008702:	2104      	movs	r1, #4
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008704:	609a      	str	r2, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008706:	2201      	movs	r2, #1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008708:	6098      	str	r0, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800870a:	6099      	str	r1, [r3, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800870c:	4b54      	ldr	r3, [pc, #336]	; (8008860 <HAL_DMAEx_MultiBufferStart_IT+0x324>)
 800870e:	609a      	str	r2, [r3, #8]
 8008710:	e76c      	b.n	80085ec <HAL_DMAEx_MultiBufferStart_IT+0xb0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008712:	3b48      	subs	r3, #72	; 0x48
 8008714:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8008718:	3218      	adds	r2, #24
 800871a:	429d      	cmp	r5, r3
 800871c:	bf18      	it	ne
 800871e:	428d      	cmpne	r5, r1
 8008720:	bf14      	ite	ne
 8008722:	2301      	movne	r3, #1
 8008724:	2300      	moveq	r3, #0
 8008726:	4295      	cmp	r5, r2
 8008728:	bf0c      	ite	eq
 800872a:	2300      	moveq	r3, #0
 800872c:	f003 0301 	andne.w	r3, r3, #1
 8008730:	b11b      	cbz	r3, 800873a <HAL_DMAEx_MultiBufferStart_IT+0x1fe>
 8008732:	4b4c      	ldr	r3, [pc, #304]	; (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8008734:	429d      	cmp	r5, r3
 8008736:	f040 8215 	bne.w	8008b64 <HAL_DMAEx_MultiBufferStart_IT+0x628>
 800873a:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800873e:	4b4a      	ldr	r3, [pc, #296]	; (8008868 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 8008740:	4a4a      	ldr	r2, [pc, #296]	; (800886c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8008742:	484b      	ldr	r0, [pc, #300]	; (8008870 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8008744:	429d      	cmp	r5, r3
 8008746:	bf18      	it	ne
 8008748:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800874a:	f842 1c20 	str.w	r1, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800874e:	bf14      	ite	ne
 8008750:	2301      	movne	r3, #1
 8008752:	2300      	moveq	r3, #0
 8008754:	4285      	cmp	r5, r0
 8008756:	bf0c      	ite	eq
 8008758:	2300      	moveq	r3, #0
 800875a:	f003 0301 	andne.w	r3, r3, #1
 800875e:	b11b      	cbz	r3, 8008768 <HAL_DMAEx_MultiBufferStart_IT+0x22c>
 8008760:	4b40      	ldr	r3, [pc, #256]	; (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8008762:	429d      	cmp	r5, r3
 8008764:	f040 8218 	bne.w	8008b98 <HAL_DMAEx_MultiBufferStart_IT+0x65c>
 8008768:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800876c:	4b3e      	ldr	r3, [pc, #248]	; (8008868 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800876e:	493f      	ldr	r1, [pc, #252]	; (800886c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 8008770:	483f      	ldr	r0, [pc, #252]	; (8008870 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 8008772:	429d      	cmp	r5, r3
 8008774:	bf18      	it	ne
 8008776:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008778:	f841 2c20 	str.w	r2, [r1, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800877c:	bf14      	ite	ne
 800877e:	2301      	movne	r3, #1
 8008780:	2300      	moveq	r3, #0
 8008782:	4285      	cmp	r5, r0
 8008784:	bf0c      	ite	eq
 8008786:	2300      	moveq	r3, #0
 8008788:	f003 0301 	andne.w	r3, r3, #1
 800878c:	b11b      	cbz	r3, 8008796 <HAL_DMAEx_MultiBufferStart_IT+0x25a>
 800878e:	4b35      	ldr	r3, [pc, #212]	; (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8008790:	429d      	cmp	r5, r3
 8008792:	f040 8231 	bne.w	8008bf8 <HAL_DMAEx_MultiBufferStart_IT+0x6bc>
 8008796:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800879a:	4b34      	ldr	r3, [pc, #208]	; (800886c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 800879c:	4932      	ldr	r1, [pc, #200]	; (8008868 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 800879e:	4834      	ldr	r0, [pc, #208]	; (8008870 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80087a0:	429d      	cmp	r5, r3
 80087a2:	bf18      	it	ne
 80087a4:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80087a6:	f8c1 23e0 	str.w	r2, [r1, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80087aa:	bf14      	ite	ne
 80087ac:	2301      	movne	r3, #1
 80087ae:	2300      	moveq	r3, #0
 80087b0:	4285      	cmp	r5, r0
 80087b2:	bf0c      	ite	eq
 80087b4:	2300      	moveq	r3, #0
 80087b6:	f003 0301 	andne.w	r3, r3, #1
 80087ba:	b11b      	cbz	r3, 80087c4 <HAL_DMAEx_MultiBufferStart_IT+0x288>
 80087bc:	4b29      	ldr	r3, [pc, #164]	; (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80087be:	429d      	cmp	r5, r3
 80087c0:	f040 8202 	bne.w	8008bc8 <HAL_DMAEx_MultiBufferStart_IT+0x68c>
 80087c4:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80087c8:	4b28      	ldr	r3, [pc, #160]	; (800886c <HAL_DMAEx_MultiBufferStart_IT+0x330>)
 80087ca:	4927      	ldr	r1, [pc, #156]	; (8008868 <HAL_DMAEx_MultiBufferStart_IT+0x32c>)
 80087cc:	4828      	ldr	r0, [pc, #160]	; (8008870 <HAL_DMAEx_MultiBufferStart_IT+0x334>)
 80087ce:	429d      	cmp	r5, r3
 80087d0:	bf18      	it	ne
 80087d2:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80087d4:	f8c1 23e0 	str.w	r2, [r1, #992]	; 0x3e0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 80087d8:	bf14      	ite	ne
 80087da:	2301      	movne	r3, #1
 80087dc:	2300      	moveq	r3, #0
 80087de:	4285      	cmp	r5, r0
 80087e0:	bf0c      	ite	eq
 80087e2:	2300      	moveq	r3, #0
 80087e4:	f003 0301 	andne.w	r3, r3, #1
 80087e8:	b11b      	cbz	r3, 80087f2 <HAL_DMAEx_MultiBufferStart_IT+0x2b6>
 80087ea:	4b1e      	ldr	r3, [pc, #120]	; (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 80087ec:	429d      	cmp	r5, r3
 80087ee:	f040 821b 	bne.w	8008c28 <HAL_DMAEx_MultiBufferStart_IT+0x6ec>
 80087f2:	2240      	movs	r2, #64	; 0x40
 80087f4:	e73c      	b.n	8008670 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80087f6:	3b48      	subs	r3, #72	; 0x48
 80087f8:	3118      	adds	r1, #24
 80087fa:	3218      	adds	r2, #24
 80087fc:	429d      	cmp	r5, r3
 80087fe:	bf18      	it	ne
 8008800:	428d      	cmpne	r5, r1
 8008802:	bf14      	ite	ne
 8008804:	2301      	movne	r3, #1
 8008806:	2300      	moveq	r3, #0
 8008808:	4295      	cmp	r5, r2
 800880a:	bf0c      	ite	eq
 800880c:	2300      	moveq	r3, #0
 800880e:	f003 0301 	andne.w	r3, r3, #1
 8008812:	b11b      	cbz	r3, 800881c <HAL_DMAEx_MultiBufferStart_IT+0x2e0>
 8008814:	4b13      	ldr	r3, [pc, #76]	; (8008864 <HAL_DMAEx_MultiBufferStart_IT+0x328>)
 8008816:	429d      	cmp	r5, r3
 8008818:	f040 8115 	bne.w	8008a46 <HAL_DMAEx_MultiBufferStart_IT+0x50a>
 800881c:	4b0b      	ldr	r3, [pc, #44]	; (800884c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800881e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008822:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008826:	f44f 7000 	mov.w	r0, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800882a:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800882c:	f44f 7180 	mov.w	r1, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008830:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008832:	2240      	movs	r2, #64	; 0x40
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008834:	60d8      	str	r0, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008836:	60d9      	str	r1, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008838:	e6d6      	b.n	80085e8 <HAL_DMAEx_MultiBufferStart_IT+0xac>
 800883a:	bf00      	nop
 800883c:	40026458 	.word	0x40026458
 8008840:	40026010 	.word	0x40026010
 8008844:	40026070 	.word	0x40026070
 8008848:	40026470 	.word	0x40026470
 800884c:	40026400 	.word	0x40026400
 8008850:	08029b7c 	.word	0x08029b7c
 8008854:	400260b8 	.word	0x400260b8
 8008858:	40026410 	.word	0x40026410
 800885c:	40026058 	.word	0x40026058
 8008860:	40026000 	.word	0x40026000
 8008864:	40026488 	.word	0x40026488
 8008868:	40026028 	.word	0x40026028
 800886c:	40026428 	.word	0x40026428
 8008870:	40026088 	.word	0x40026088
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008874:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8008878:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 800887c:	3218      	adds	r2, #24
 800887e:	429d      	cmp	r5, r3
 8008880:	bf18      	it	ne
 8008882:	428d      	cmpne	r5, r1
 8008884:	bf14      	ite	ne
 8008886:	2301      	movne	r3, #1
 8008888:	2300      	moveq	r3, #0
 800888a:	4295      	cmp	r5, r2
 800888c:	bf0c      	ite	eq
 800888e:	2300      	moveq	r3, #0
 8008890:	f003 0301 	andne.w	r3, r3, #1
 8008894:	b11b      	cbz	r3, 800889e <HAL_DMAEx_MultiBufferStart_IT+0x362>
 8008896:	4bab      	ldr	r3, [pc, #684]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008898:	429d      	cmp	r5, r3
 800889a:	f040 81dd 	bne.w	8008c58 <HAL_DMAEx_MultiBufferStart_IT+0x71c>
 800889e:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80088a2:	4ba9      	ldr	r3, [pc, #676]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80088a4:	4aa9      	ldr	r2, [pc, #676]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80088a6:	48aa      	ldr	r0, [pc, #680]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80088a8:	429d      	cmp	r5, r3
 80088aa:	bf18      	it	ne
 80088ac:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80088ae:	f842 1c20 	str.w	r1, [r2, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80088b2:	bf14      	ite	ne
 80088b4:	2301      	movne	r3, #1
 80088b6:	2300      	moveq	r3, #0
 80088b8:	4285      	cmp	r5, r0
 80088ba:	bf0c      	ite	eq
 80088bc:	2300      	moveq	r3, #0
 80088be:	f003 0301 	andne.w	r3, r3, #1
 80088c2:	b11b      	cbz	r3, 80088cc <HAL_DMAEx_MultiBufferStart_IT+0x390>
 80088c4:	4b9f      	ldr	r3, [pc, #636]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80088c6:	429d      	cmp	r5, r3
 80088c8:	f040 81df 	bne.w	8008c8a <HAL_DMAEx_MultiBufferStart_IT+0x74e>
 80088cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80088d0:	4b9d      	ldr	r3, [pc, #628]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80088d2:	499e      	ldr	r1, [pc, #632]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80088d4:	489e      	ldr	r0, [pc, #632]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80088d6:	429d      	cmp	r5, r3
 80088d8:	bf18      	it	ne
 80088da:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80088dc:	f841 2c20 	str.w	r2, [r1, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80088e0:	bf14      	ite	ne
 80088e2:	2301      	movne	r3, #1
 80088e4:	2300      	moveq	r3, #0
 80088e6:	4285      	cmp	r5, r0
 80088e8:	bf0c      	ite	eq
 80088ea:	2300      	moveq	r3, #0
 80088ec:	f003 0301 	andne.w	r3, r3, #1
 80088f0:	b11b      	cbz	r3, 80088fa <HAL_DMAEx_MultiBufferStart_IT+0x3be>
 80088f2:	4b94      	ldr	r3, [pc, #592]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80088f4:	429d      	cmp	r5, r3
 80088f6:	f040 8228 	bne.w	8008d4a <HAL_DMAEx_MultiBufferStart_IT+0x80e>
 80088fa:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80088fe:	4b93      	ldr	r3, [pc, #588]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008900:	4991      	ldr	r1, [pc, #580]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 8008902:	4893      	ldr	r0, [pc, #588]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 8008904:	429d      	cmp	r5, r3
 8008906:	bf18      	it	ne
 8008908:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800890a:	f5a1 6185 	sub.w	r1, r1, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800890e:	bf14      	ite	ne
 8008910:	2301      	movne	r3, #1
 8008912:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008914:	608a      	str	r2, [r1, #8]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008916:	4285      	cmp	r5, r0
 8008918:	bf0c      	ite	eq
 800891a:	2300      	moveq	r3, #0
 800891c:	f003 0301 	andne.w	r3, r3, #1
 8008920:	b11b      	cbz	r3, 800892a <HAL_DMAEx_MultiBufferStart_IT+0x3ee>
 8008922:	4b88      	ldr	r3, [pc, #544]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008924:	429d      	cmp	r5, r3
 8008926:	f040 81e0 	bne.w	8008cea <HAL_DMAEx_MultiBufferStart_IT+0x7ae>
 800892a:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800892e:	4b86      	ldr	r3, [pc, #536]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 8008930:	4986      	ldr	r1, [pc, #536]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008932:	4887      	ldr	r0, [pc, #540]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 8008934:	429d      	cmp	r5, r3
 8008936:	bf18      	it	ne
 8008938:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 800893a:	f841 2c20 	str.w	r2, [r1, #-32]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800893e:	bf14      	ite	ne
 8008940:	2301      	movne	r3, #1
 8008942:	2300      	moveq	r3, #0
 8008944:	4285      	cmp	r5, r0
 8008946:	bf0c      	ite	eq
 8008948:	2300      	moveq	r3, #0
 800894a:	f003 0301 	andne.w	r3, r3, #1
 800894e:	b11b      	cbz	r3, 8008958 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
 8008950:	4b7c      	ldr	r3, [pc, #496]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008952:	429d      	cmp	r5, r3
 8008954:	f040 8229 	bne.w	8008daa <HAL_DMAEx_MultiBufferStart_IT+0x86e>
 8008958:	2240      	movs	r2, #64	; 0x40
 800895a:	e6d7      	b.n	800870c <HAL_DMAEx_MultiBufferStart_IT+0x1d0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800895c:	3b48      	subs	r3, #72	; 0x48
 800895e:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8008962:	3218      	adds	r2, #24
 8008964:	429d      	cmp	r5, r3
 8008966:	bf18      	it	ne
 8008968:	428d      	cmpne	r5, r1
 800896a:	bf14      	ite	ne
 800896c:	2301      	movne	r3, #1
 800896e:	2300      	moveq	r3, #0
 8008970:	4295      	cmp	r5, r2
 8008972:	bf0c      	ite	eq
 8008974:	2300      	moveq	r3, #0
 8008976:	f003 0301 	andne.w	r3, r3, #1
 800897a:	b11b      	cbz	r3, 8008984 <HAL_DMAEx_MultiBufferStart_IT+0x448>
 800897c:	4b71      	ldr	r3, [pc, #452]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 800897e:	429d      	cmp	r5, r3
 8008980:	f040 81cb 	bne.w	8008d1a <HAL_DMAEx_MultiBufferStart_IT+0x7de>
 8008984:	f44f 6100 	mov.w	r1, #2048	; 0x800
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008988:	4b70      	ldr	r3, [pc, #448]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 800898a:	4a6f      	ldr	r2, [pc, #444]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 800898c:	4870      	ldr	r0, [pc, #448]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 800898e:	429d      	cmp	r5, r3
 8008990:	bf18      	it	ne
 8008992:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008994:	f5a2 6285 	sub.w	r2, r2, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008998:	bf14      	ite	ne
 800899a:	2301      	movne	r3, #1
 800899c:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800899e:	60d1      	str	r1, [r2, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80089a0:	4285      	cmp	r5, r0
 80089a2:	bf0c      	ite	eq
 80089a4:	2300      	moveq	r3, #0
 80089a6:	f003 0301 	andne.w	r3, r3, #1
 80089aa:	b11b      	cbz	r3, 80089b4 <HAL_DMAEx_MultiBufferStart_IT+0x478>
 80089ac:	4b65      	ldr	r3, [pc, #404]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80089ae:	429d      	cmp	r5, r3
 80089b0:	f040 8183 	bne.w	8008cba <HAL_DMAEx_MultiBufferStart_IT+0x77e>
 80089b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80089b8:	4b63      	ldr	r3, [pc, #396]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80089ba:	4964      	ldr	r1, [pc, #400]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80089bc:	4864      	ldr	r0, [pc, #400]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80089be:	429d      	cmp	r5, r3
 80089c0:	bf18      	it	ne
 80089c2:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80089c4:	f841 2c1c 	str.w	r2, [r1, #-28]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80089c8:	bf14      	ite	ne
 80089ca:	2301      	movne	r3, #1
 80089cc:	2300      	moveq	r3, #0
 80089ce:	4285      	cmp	r5, r0
 80089d0:	bf0c      	ite	eq
 80089d2:	2300      	moveq	r3, #0
 80089d4:	f003 0301 	andne.w	r3, r3, #1
 80089d8:	b11b      	cbz	r3, 80089e2 <HAL_DMAEx_MultiBufferStart_IT+0x4a6>
 80089da:	4b5a      	ldr	r3, [pc, #360]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 80089dc:	429d      	cmp	r5, r3
 80089de:	f040 81fa 	bne.w	8008dd6 <HAL_DMAEx_MultiBufferStart_IT+0x89a>
 80089e2:	f44f 7200 	mov.w	r2, #512	; 0x200
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80089e6:	4b59      	ldr	r3, [pc, #356]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 80089e8:	4957      	ldr	r1, [pc, #348]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 80089ea:	4859      	ldr	r0, [pc, #356]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 80089ec:	429d      	cmp	r5, r3
 80089ee:	bf18      	it	ne
 80089f0:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80089f2:	f5a1 6185 	sub.w	r1, r1, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80089f6:	bf14      	ite	ne
 80089f8:	2301      	movne	r3, #1
 80089fa:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80089fc:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80089fe:	4285      	cmp	r5, r0
 8008a00:	bf0c      	ite	eq
 8008a02:	2300      	moveq	r3, #0
 8008a04:	f003 0301 	andne.w	r3, r3, #1
 8008a08:	b11b      	cbz	r3, 8008a12 <HAL_DMAEx_MultiBufferStart_IT+0x4d6>
 8008a0a:	4b4e      	ldr	r3, [pc, #312]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008a0c:	429d      	cmp	r5, r3
 8008a0e:	f040 81b4 	bne.w	8008d7a <HAL_DMAEx_MultiBufferStart_IT+0x83e>
 8008a12:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008a16:	4b4d      	ldr	r3, [pc, #308]	; (8008b4c <HAL_DMAEx_MultiBufferStart_IT+0x610>)
 8008a18:	494b      	ldr	r1, [pc, #300]	; (8008b48 <HAL_DMAEx_MultiBufferStart_IT+0x60c>)
 8008a1a:	484d      	ldr	r0, [pc, #308]	; (8008b50 <HAL_DMAEx_MultiBufferStart_IT+0x614>)
 8008a1c:	429d      	cmp	r5, r3
 8008a1e:	bf18      	it	ne
 8008a20:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008a22:	f5a1 6185 	sub.w	r1, r1, #1064	; 0x428
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008a26:	bf14      	ite	ne
 8008a28:	2301      	movne	r3, #1
 8008a2a:	2300      	moveq	r3, #0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008a2c:	60ca      	str	r2, [r1, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008a2e:	4285      	cmp	r5, r0
 8008a30:	bf0c      	ite	eq
 8008a32:	2300      	moveq	r3, #0
 8008a34:	f003 0301 	andne.w	r3, r3, #1
 8008a38:	b11b      	cbz	r3, 8008a42 <HAL_DMAEx_MultiBufferStart_IT+0x506>
 8008a3a:	4b42      	ldr	r3, [pc, #264]	; (8008b44 <HAL_DMAEx_MultiBufferStart_IT+0x608>)
 8008a3c:	429d      	cmp	r5, r3
 8008a3e:	f040 81e0 	bne.w	8008e02 <HAL_DMAEx_MultiBufferStart_IT+0x8c6>
 8008a42:	2240      	movs	r2, #64	; 0x40
 8008a44:	e642      	b.n	80086cc <HAL_DMAEx_MultiBufferStart_IT+0x190>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008a46:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8008a4a:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8008a4e:	3218      	adds	r2, #24
 8008a50:	429d      	cmp	r5, r3
 8008a52:	bf18      	it	ne
 8008a54:	428d      	cmpne	r5, r1
 8008a56:	bf14      	ite	ne
 8008a58:	2301      	movne	r3, #1
 8008a5a:	2300      	moveq	r3, #0
 8008a5c:	4295      	cmp	r5, r2
 8008a5e:	bf0c      	ite	eq
 8008a60:	2300      	moveq	r3, #0
 8008a62:	f003 0301 	andne.w	r3, r3, #1
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f000 81f5 	beq.w	8008e56 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 8008a6c:	4b39      	ldr	r3, [pc, #228]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 8008a6e:	429d      	cmp	r5, r3
 8008a70:	f000 81f1 	beq.w	8008e56 <HAL_DMAEx_MultiBufferStart_IT+0x91a>
 8008a74:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008a78:	4b37      	ldr	r3, [pc, #220]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 8008a7a:	4a38      	ldr	r2, [pc, #224]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 8008a7c:	4838      	ldr	r0, [pc, #224]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 8008a7e:	429d      	cmp	r5, r3
 8008a80:	bf18      	it	ne
 8008a82:	4295      	cmpne	r5, r2
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008a84:	f842 1c34 	str.w	r1, [r2, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008a88:	bf14      	ite	ne
 8008a8a:	2301      	movne	r3, #1
 8008a8c:	2300      	moveq	r3, #0
 8008a8e:	4285      	cmp	r5, r0
 8008a90:	bf0c      	ite	eq
 8008a92:	2300      	moveq	r3, #0
 8008a94:	f003 0301 	andne.w	r3, r3, #1
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f000 81d9 	beq.w	8008e50 <HAL_DMAEx_MultiBufferStart_IT+0x914>
 8008a9e:	4b2d      	ldr	r3, [pc, #180]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 8008aa0:	429d      	cmp	r5, r3
 8008aa2:	f000 81d5 	beq.w	8008e50 <HAL_DMAEx_MultiBufferStart_IT+0x914>
 8008aa6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008aaa:	4b2b      	ldr	r3, [pc, #172]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 8008aac:	492b      	ldr	r1, [pc, #172]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 8008aae:	482c      	ldr	r0, [pc, #176]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 8008ab0:	429d      	cmp	r5, r3
 8008ab2:	bf18      	it	ne
 8008ab4:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008ab6:	f841 2c34 	str.w	r2, [r1, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008aba:	bf14      	ite	ne
 8008abc:	2301      	movne	r3, #1
 8008abe:	2300      	moveq	r3, #0
 8008ac0:	4285      	cmp	r5, r0
 8008ac2:	bf0c      	ite	eq
 8008ac4:	2300      	moveq	r3, #0
 8008ac6:	f003 0301 	andne.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 81b5 	beq.w	8008e3a <HAL_DMAEx_MultiBufferStart_IT+0x8fe>
 8008ad0:	4b20      	ldr	r3, [pc, #128]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 8008ad2:	429d      	cmp	r5, r3
 8008ad4:	f000 81b1 	beq.w	8008e3a <HAL_DMAEx_MultiBufferStart_IT+0x8fe>
 8008ad8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008adc:	4b1e      	ldr	r3, [pc, #120]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 8008ade:	491f      	ldr	r1, [pc, #124]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 8008ae0:	481f      	ldr	r0, [pc, #124]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 8008ae2:	429d      	cmp	r5, r3
 8008ae4:	bf18      	it	ne
 8008ae6:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008ae8:	f841 2c34 	str.w	r2, [r1, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008aec:	bf14      	ite	ne
 8008aee:	2301      	movne	r3, #1
 8008af0:	2300      	moveq	r3, #0
 8008af2:	4285      	cmp	r5, r0
 8008af4:	bf0c      	ite	eq
 8008af6:	2300      	moveq	r3, #0
 8008af8:	f003 0301 	andne.w	r3, r3, #1
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	f000 8199 	beq.w	8008e34 <HAL_DMAEx_MultiBufferStart_IT+0x8f8>
 8008b02:	4b14      	ldr	r3, [pc, #80]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 8008b04:	429d      	cmp	r5, r3
 8008b06:	f000 8195 	beq.w	8008e34 <HAL_DMAEx_MultiBufferStart_IT+0x8f8>
 8008b0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008b0e:	4b12      	ldr	r3, [pc, #72]	; (8008b58 <HAL_DMAEx_MultiBufferStart_IT+0x61c>)
 8008b10:	4912      	ldr	r1, [pc, #72]	; (8008b5c <HAL_DMAEx_MultiBufferStart_IT+0x620>)
 8008b12:	4813      	ldr	r0, [pc, #76]	; (8008b60 <HAL_DMAEx_MultiBufferStart_IT+0x624>)
 8008b14:	429d      	cmp	r5, r3
 8008b16:	bf18      	it	ne
 8008b18:	428d      	cmpne	r5, r1
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008b1a:	f841 2c34 	str.w	r2, [r1, #-52]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008b1e:	bf14      	ite	ne
 8008b20:	2301      	movne	r3, #1
 8008b22:	2300      	moveq	r3, #0
 8008b24:	4285      	cmp	r5, r0
 8008b26:	bf0c      	ite	eq
 8008b28:	2300      	moveq	r3, #0
 8008b2a:	f003 0301 	andne.w	r3, r3, #1
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 817c 	beq.w	8008e2c <HAL_DMAEx_MultiBufferStart_IT+0x8f0>
 8008b34:	4b07      	ldr	r3, [pc, #28]	; (8008b54 <HAL_DMAEx_MultiBufferStart_IT+0x618>)
 8008b36:	429d      	cmp	r5, r3
 8008b38:	f000 8178 	beq.w	8008e2c <HAL_DMAEx_MultiBufferStart_IT+0x8f0>
 8008b3c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008b40:	e552      	b.n	80085e8 <HAL_DMAEx_MultiBufferStart_IT+0xac>
 8008b42:	bf00      	nop
 8008b44:	40026488 	.word	0x40026488
 8008b48:	40026428 	.word	0x40026428
 8008b4c:	40026028 	.word	0x40026028
 8008b50:	40026088 	.word	0x40026088
 8008b54:	400264a0 	.word	0x400264a0
 8008b58:	40026040 	.word	0x40026040
 8008b5c:	40026440 	.word	0x40026440
 8008b60:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008b64:	f5a3 6389 	sub.w	r3, r3, #1096	; 0x448
 8008b68:	f501 6183 	add.w	r1, r1, #1048	; 0x418
 8008b6c:	3218      	adds	r2, #24
 8008b6e:	429d      	cmp	r5, r3
 8008b70:	bf18      	it	ne
 8008b72:	428d      	cmpne	r5, r1
 8008b74:	bf14      	ite	ne
 8008b76:	2301      	movne	r3, #1
 8008b78:	2300      	moveq	r3, #0
 8008b7a:	4295      	cmp	r5, r2
 8008b7c:	bf0c      	ite	eq
 8008b7e:	2300      	moveq	r3, #0
 8008b80:	f003 0301 	andne.w	r3, r3, #1
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	f000 816c 	beq.w	8008e62 <HAL_DMAEx_MultiBufferStart_IT+0x926>
 8008b8a:	4bad      	ldr	r3, [pc, #692]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008b8c:	429d      	cmp	r5, r3
 8008b8e:	f000 8168 	beq.w	8008e62 <HAL_DMAEx_MultiBufferStart_IT+0x926>
 8008b92:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8008b96:	e5d2      	b.n	800873e <HAL_DMAEx_MultiBufferStart_IT+0x202>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008b98:	4baa      	ldr	r3, [pc, #680]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008b9a:	49ab      	ldr	r1, [pc, #684]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008b9c:	4aab      	ldr	r2, [pc, #684]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008b9e:	429d      	cmp	r5, r3
 8008ba0:	bf18      	it	ne
 8008ba2:	428d      	cmpne	r5, r1
 8008ba4:	bf14      	ite	ne
 8008ba6:	2301      	movne	r3, #1
 8008ba8:	2300      	moveq	r3, #0
 8008baa:	4295      	cmp	r5, r2
 8008bac:	bf0c      	ite	eq
 8008bae:	2300      	moveq	r3, #0
 8008bb0:	f003 0301 	andne.w	r3, r3, #1
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	f000 815a 	beq.w	8008e6e <HAL_DMAEx_MultiBufferStart_IT+0x932>
 8008bba:	4ba1      	ldr	r3, [pc, #644]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008bbc:	429d      	cmp	r5, r3
 8008bbe:	f000 8156 	beq.w	8008e6e <HAL_DMAEx_MultiBufferStart_IT+0x932>
 8008bc2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008bc6:	e5d1      	b.n	800876c <HAL_DMAEx_MultiBufferStart_IT+0x230>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008bc8:	4b9f      	ldr	r3, [pc, #636]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008bca:	499e      	ldr	r1, [pc, #632]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008bcc:	4a9f      	ldr	r2, [pc, #636]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008bce:	429d      	cmp	r5, r3
 8008bd0:	bf18      	it	ne
 8008bd2:	428d      	cmpne	r5, r1
 8008bd4:	bf14      	ite	ne
 8008bd6:	2301      	movne	r3, #1
 8008bd8:	2300      	moveq	r3, #0
 8008bda:	4295      	cmp	r5, r2
 8008bdc:	bf0c      	ite	eq
 8008bde:	2300      	moveq	r3, #0
 8008be0:	f003 0301 	andne.w	r3, r3, #1
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 813f 	beq.w	8008e68 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 8008bea:	4b95      	ldr	r3, [pc, #596]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008bec:	429d      	cmp	r5, r3
 8008bee:	f000 813b 	beq.w	8008e68 <HAL_DMAEx_MultiBufferStart_IT+0x92c>
 8008bf2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008bf6:	e5e7      	b.n	80087c8 <HAL_DMAEx_MultiBufferStart_IT+0x28c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008bf8:	4b93      	ldr	r3, [pc, #588]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008bfa:	4992      	ldr	r1, [pc, #584]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008bfc:	4a93      	ldr	r2, [pc, #588]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008bfe:	429d      	cmp	r5, r3
 8008c00:	bf18      	it	ne
 8008c02:	428d      	cmpne	r5, r1
 8008c04:	bf14      	ite	ne
 8008c06:	2301      	movne	r3, #1
 8008c08:	2300      	moveq	r3, #0
 8008c0a:	4295      	cmp	r5, r2
 8008c0c:	bf0c      	ite	eq
 8008c0e:	2300      	moveq	r3, #0
 8008c10:	f003 0301 	andne.w	r3, r3, #1
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f000 812d 	beq.w	8008e74 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 8008c1a:	4b89      	ldr	r3, [pc, #548]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008c1c:	429d      	cmp	r5, r3
 8008c1e:	f000 8129 	beq.w	8008e74 <HAL_DMAEx_MultiBufferStart_IT+0x938>
 8008c22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008c26:	e5b8      	b.n	800879a <HAL_DMAEx_MultiBufferStart_IT+0x25e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008c28:	4b87      	ldr	r3, [pc, #540]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008c2a:	4986      	ldr	r1, [pc, #536]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008c2c:	4a87      	ldr	r2, [pc, #540]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008c2e:	429d      	cmp	r5, r3
 8008c30:	bf18      	it	ne
 8008c32:	428d      	cmpne	r5, r1
 8008c34:	bf14      	ite	ne
 8008c36:	2301      	movne	r3, #1
 8008c38:	2300      	moveq	r3, #0
 8008c3a:	4295      	cmp	r5, r2
 8008c3c:	bf0c      	ite	eq
 8008c3e:	2300      	moveq	r3, #0
 8008c40:	f003 0301 	andne.w	r3, r3, #1
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	f000 8109 	beq.w	8008e5c <HAL_DMAEx_MultiBufferStart_IT+0x920>
 8008c4a:	4b7d      	ldr	r3, [pc, #500]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008c4c:	429d      	cmp	r5, r3
 8008c4e:	f000 8105 	beq.w	8008e5c <HAL_DMAEx_MultiBufferStart_IT+0x920>
 8008c52:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008c56:	e50b      	b.n	8008670 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008c58:	3b48      	subs	r3, #72	; 0x48
 8008c5a:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 8008c5e:	3218      	adds	r2, #24
 8008c60:	429d      	cmp	r5, r3
 8008c62:	bf18      	it	ne
 8008c64:	428d      	cmpne	r5, r1
 8008c66:	bf14      	ite	ne
 8008c68:	2301      	movne	r3, #1
 8008c6a:	2300      	moveq	r3, #0
 8008c6c:	4295      	cmp	r5, r2
 8008c6e:	bf0c      	ite	eq
 8008c70:	2300      	moveq	r3, #0
 8008c72:	f003 0301 	andne.w	r3, r3, #1
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	f000 8111 	beq.w	8008e9e <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8008c7c:	4b70      	ldr	r3, [pc, #448]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008c7e:	429d      	cmp	r5, r3
 8008c80:	f000 810d 	beq.w	8008e9e <HAL_DMAEx_MultiBufferStart_IT+0x962>
 8008c84:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8008c88:	e60b      	b.n	80088a2 <HAL_DMAEx_MultiBufferStart_IT+0x366>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008c8a:	4b6f      	ldr	r3, [pc, #444]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008c8c:	496d      	ldr	r1, [pc, #436]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008c8e:	4a6f      	ldr	r2, [pc, #444]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008c90:	429d      	cmp	r5, r3
 8008c92:	bf18      	it	ne
 8008c94:	428d      	cmpne	r5, r1
 8008c96:	bf14      	ite	ne
 8008c98:	2301      	movne	r3, #1
 8008c9a:	2300      	moveq	r3, #0
 8008c9c:	4295      	cmp	r5, r2
 8008c9e:	bf0c      	ite	eq
 8008ca0:	2300      	moveq	r3, #0
 8008ca2:	f003 0301 	andne.w	r3, r3, #1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	f000 80ed 	beq.w	8008e86 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 8008cac:	4b64      	ldr	r3, [pc, #400]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008cae:	429d      	cmp	r5, r3
 8008cb0:	f000 80e9 	beq.w	8008e86 <HAL_DMAEx_MultiBufferStart_IT+0x94a>
 8008cb4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008cb8:	e60a      	b.n	80088d0 <HAL_DMAEx_MultiBufferStart_IT+0x394>
 8008cba:	4b62      	ldr	r3, [pc, #392]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008cbc:	4962      	ldr	r1, [pc, #392]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008cbe:	4a63      	ldr	r2, [pc, #396]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008cc0:	429d      	cmp	r5, r3
 8008cc2:	bf18      	it	ne
 8008cc4:	428d      	cmpne	r5, r1
 8008cc6:	bf14      	ite	ne
 8008cc8:	2301      	movne	r3, #1
 8008cca:	2300      	moveq	r3, #0
 8008ccc:	4295      	cmp	r5, r2
 8008cce:	bf0c      	ite	eq
 8008cd0:	2300      	moveq	r3, #0
 8008cd2:	f003 0301 	andne.w	r3, r3, #1
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f000 80e7 	beq.w	8008eaa <HAL_DMAEx_MultiBufferStart_IT+0x96e>
 8008cdc:	4b58      	ldr	r3, [pc, #352]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008cde:	429d      	cmp	r5, r3
 8008ce0:	f000 80e3 	beq.w	8008eaa <HAL_DMAEx_MultiBufferStart_IT+0x96e>
 8008ce4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8008ce8:	e666      	b.n	80089b8 <HAL_DMAEx_MultiBufferStart_IT+0x47c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008cea:	4b56      	ldr	r3, [pc, #344]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008cec:	4956      	ldr	r1, [pc, #344]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008cee:	4a57      	ldr	r2, [pc, #348]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008cf0:	429d      	cmp	r5, r3
 8008cf2:	bf18      	it	ne
 8008cf4:	428d      	cmpne	r5, r1
 8008cf6:	bf14      	ite	ne
 8008cf8:	2301      	movne	r3, #1
 8008cfa:	2300      	moveq	r3, #0
 8008cfc:	4295      	cmp	r5, r2
 8008cfe:	bf0c      	ite	eq
 8008d00:	2300      	moveq	r3, #0
 8008d02:	f003 0301 	andne.w	r3, r3, #1
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f000 80ba 	beq.w	8008e80 <HAL_DMAEx_MultiBufferStart_IT+0x944>
 8008d0c:	4b4c      	ldr	r3, [pc, #304]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008d0e:	429d      	cmp	r5, r3
 8008d10:	f000 80b6 	beq.w	8008e80 <HAL_DMAEx_MultiBufferStart_IT+0x944>
 8008d14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008d18:	e609      	b.n	800892e <HAL_DMAEx_MultiBufferStart_IT+0x3f2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008d1a:	3b48      	subs	r3, #72	; 0x48
 8008d1c:	3118      	adds	r1, #24
 8008d1e:	3218      	adds	r2, #24
 8008d20:	429d      	cmp	r5, r3
 8008d22:	bf18      	it	ne
 8008d24:	428d      	cmpne	r5, r1
 8008d26:	bf14      	ite	ne
 8008d28:	2301      	movne	r3, #1
 8008d2a:	2300      	moveq	r3, #0
 8008d2c:	4295      	cmp	r5, r2
 8008d2e:	bf0c      	ite	eq
 8008d30:	2300      	moveq	r3, #0
 8008d32:	f003 0301 	andne.w	r3, r3, #1
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f000 80b4 	beq.w	8008ea4 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 8008d3c:	4b40      	ldr	r3, [pc, #256]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008d3e:	429d      	cmp	r5, r3
 8008d40:	f000 80b0 	beq.w	8008ea4 <HAL_DMAEx_MultiBufferStart_IT+0x968>
 8008d44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8008d48:	e61e      	b.n	8008988 <HAL_DMAEx_MultiBufferStart_IT+0x44c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008d4a:	4b3f      	ldr	r3, [pc, #252]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008d4c:	493d      	ldr	r1, [pc, #244]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008d4e:	4a3f      	ldr	r2, [pc, #252]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008d50:	429d      	cmp	r5, r3
 8008d52:	bf18      	it	ne
 8008d54:	428d      	cmpne	r5, r1
 8008d56:	bf14      	ite	ne
 8008d58:	2301      	movne	r3, #1
 8008d5a:	2300      	moveq	r3, #0
 8008d5c:	4295      	cmp	r5, r2
 8008d5e:	bf0c      	ite	eq
 8008d60:	2300      	moveq	r3, #0
 8008d62:	f003 0301 	andne.w	r3, r3, #1
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f000 8093 	beq.w	8008e92 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8008d6c:	4b34      	ldr	r3, [pc, #208]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008d6e:	429d      	cmp	r5, r3
 8008d70:	f000 808f 	beq.w	8008e92 <HAL_DMAEx_MultiBufferStart_IT+0x956>
 8008d74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008d78:	e5c1      	b.n	80088fe <HAL_DMAEx_MultiBufferStart_IT+0x3c2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008d7a:	4b32      	ldr	r3, [pc, #200]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008d7c:	4932      	ldr	r1, [pc, #200]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008d7e:	4a33      	ldr	r2, [pc, #204]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008d80:	429d      	cmp	r5, r3
 8008d82:	bf18      	it	ne
 8008d84:	428d      	cmpne	r5, r1
 8008d86:	bf14      	ite	ne
 8008d88:	2301      	movne	r3, #1
 8008d8a:	2300      	moveq	r3, #0
 8008d8c:	4295      	cmp	r5, r2
 8008d8e:	bf0c      	ite	eq
 8008d90:	2300      	moveq	r3, #0
 8008d92:	f003 0301 	andne.w	r3, r3, #1
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	f000 808a 	beq.w	8008eb0 <HAL_DMAEx_MultiBufferStart_IT+0x974>
 8008d9c:	4b28      	ldr	r3, [pc, #160]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008d9e:	429d      	cmp	r5, r3
 8008da0:	f000 8086 	beq.w	8008eb0 <HAL_DMAEx_MultiBufferStart_IT+0x974>
 8008da4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008da8:	e635      	b.n	8008a16 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008daa:	4b27      	ldr	r3, [pc, #156]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008dac:	4925      	ldr	r1, [pc, #148]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008dae:	4a27      	ldr	r2, [pc, #156]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008db0:	429d      	cmp	r5, r3
 8008db2:	bf18      	it	ne
 8008db4:	428d      	cmpne	r5, r1
 8008db6:	bf14      	ite	ne
 8008db8:	2301      	movne	r3, #1
 8008dba:	2300      	moveq	r3, #0
 8008dbc:	4295      	cmp	r5, r2
 8008dbe:	bf0c      	ite	eq
 8008dc0:	2300      	moveq	r3, #0
 8008dc2:	f003 0301 	andne.w	r3, r3, #1
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d060      	beq.n	8008e8c <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8008dca:	4b1d      	ldr	r3, [pc, #116]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008dcc:	429d      	cmp	r5, r3
 8008dce:	d05d      	beq.n	8008e8c <HAL_DMAEx_MultiBufferStart_IT+0x950>
 8008dd0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008dd4:	e49a      	b.n	800870c <HAL_DMAEx_MultiBufferStart_IT+0x1d0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008dd6:	4b1c      	ldr	r3, [pc, #112]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008dd8:	491a      	ldr	r1, [pc, #104]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008dda:	4a1c      	ldr	r2, [pc, #112]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008ddc:	429d      	cmp	r5, r3
 8008dde:	bf18      	it	ne
 8008de0:	428d      	cmpne	r5, r1
 8008de2:	bf14      	ite	ne
 8008de4:	2301      	movne	r3, #1
 8008de6:	2300      	moveq	r3, #0
 8008de8:	4295      	cmp	r5, r2
 8008dea:	bf0c      	ite	eq
 8008dec:	2300      	moveq	r3, #0
 8008dee:	f003 0301 	andne.w	r3, r3, #1
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d050      	beq.n	8008e98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8008df6:	4b12      	ldr	r3, [pc, #72]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008df8:	429d      	cmp	r5, r3
 8008dfa:	d04d      	beq.n	8008e98 <HAL_DMAEx_MultiBufferStart_IT+0x95c>
 8008dfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008e00:	e5f1      	b.n	80089e6 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008e02:	4b11      	ldr	r3, [pc, #68]	; (8008e48 <HAL_DMAEx_MultiBufferStart_IT+0x90c>)
 8008e04:	490f      	ldr	r1, [pc, #60]	; (8008e44 <HAL_DMAEx_MultiBufferStart_IT+0x908>)
 8008e06:	4a11      	ldr	r2, [pc, #68]	; (8008e4c <HAL_DMAEx_MultiBufferStart_IT+0x910>)
 8008e08:	429d      	cmp	r5, r3
 8008e0a:	bf18      	it	ne
 8008e0c:	428d      	cmpne	r5, r1
 8008e0e:	bf14      	ite	ne
 8008e10:	2301      	movne	r3, #1
 8008e12:	2300      	moveq	r3, #0
 8008e14:	4295      	cmp	r5, r2
 8008e16:	bf0c      	ite	eq
 8008e18:	2300      	moveq	r3, #0
 8008e1a:	f003 0301 	andne.w	r3, r3, #1
 8008e1e:	b363      	cbz	r3, 8008e7a <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 8008e20:	4b07      	ldr	r3, [pc, #28]	; (8008e40 <HAL_DMAEx_MultiBufferStart_IT+0x904>)
 8008e22:	429d      	cmp	r5, r3
 8008e24:	d029      	beq.n	8008e7a <HAL_DMAEx_MultiBufferStart_IT+0x93e>
 8008e26:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8008e2a:	e44f      	b.n	80086cc <HAL_DMAEx_MultiBufferStart_IT+0x190>
 8008e2c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008e30:	f7ff bbda 	b.w	80085e8 <HAL_DMAEx_MultiBufferStart_IT+0xac>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008e34:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008e38:	e669      	b.n	8008b0e <HAL_DMAEx_MultiBufferStart_IT+0x5d2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008e3a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008e3e:	e64d      	b.n	8008adc <HAL_DMAEx_MultiBufferStart_IT+0x5a0>
 8008e40:	400264a0 	.word	0x400264a0
 8008e44:	40026440 	.word	0x40026440
 8008e48:	40026040 	.word	0x40026040
 8008e4c:	400260a0 	.word	0x400260a0
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008e50:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008e54:	e629      	b.n	8008aaa <HAL_DMAEx_MultiBufferStart_IT+0x56e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008e56:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e5a:	e60d      	b.n	8008a78 <HAL_DMAEx_MultiBufferStart_IT+0x53c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008e5c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008e60:	e406      	b.n	8008670 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008e62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e66:	e46a      	b.n	800873e <HAL_DMAEx_MultiBufferStart_IT+0x202>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008e68:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008e6c:	e4ac      	b.n	80087c8 <HAL_DMAEx_MultiBufferStart_IT+0x28c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008e6e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008e72:	e47b      	b.n	800876c <HAL_DMAEx_MultiBufferStart_IT+0x230>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008e74:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008e78:	e48f      	b.n	800879a <HAL_DMAEx_MultiBufferStart_IT+0x25e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008e7a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008e7e:	e425      	b.n	80086cc <HAL_DMAEx_MultiBufferStart_IT+0x190>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008e80:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008e84:	e553      	b.n	800892e <HAL_DMAEx_MultiBufferStart_IT+0x3f2>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008e86:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008e8a:	e521      	b.n	80088d0 <HAL_DMAEx_MultiBufferStart_IT+0x394>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8008e8c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8008e90:	e43c      	b.n	800870c <HAL_DMAEx_MultiBufferStart_IT+0x1d0>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8008e92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008e96:	e532      	b.n	80088fe <HAL_DMAEx_MultiBufferStart_IT+0x3c2>
 8008e98:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008e9c:	e5a3      	b.n	80089e6 <HAL_DMAEx_MultiBufferStart_IT+0x4aa>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008e9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ea2:	e4fe      	b.n	80088a2 <HAL_DMAEx_MultiBufferStart_IT+0x366>
 8008ea4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ea8:	e56e      	b.n	8008988 <HAL_DMAEx_MultiBufferStart_IT+0x44c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8008eaa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008eae:	e583      	b.n	80089b8 <HAL_DMAEx_MultiBufferStart_IT+0x47c>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8008eb0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008eb4:	e5af      	b.n	8008a16 <HAL_DMAEx_MultiBufferStart_IT+0x4da>
 8008eb6:	bf00      	nop

08008eb8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8008eb8:	b530      	push	{r4, r5, lr}
  __IO uint32_t tmpreg = 0;
 8008eba:	2300      	movs	r3, #0
{
 8008ebc:	b083      	sub	sp, #12
 8008ebe:	4605      	mov	r5, r0
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8008ec0:	f241 0418 	movw	r4, #4120	; 0x1018
  __IO uint32_t tmpreg = 0;
 8008ec4:	9301      	str	r3, [sp, #4]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008ec6:	2001      	movs	r0, #1
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8008ec8:	682b      	ldr	r3, [r5, #0]
 8008eca:	591a      	ldr	r2, [r3, r4]
 8008ecc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008ed0:	511a      	str	r2, [r3, r4]
  tmpreg = (heth->Instance)->DMAOMR;
 8008ed2:	591b      	ldr	r3, [r3, r4]
 8008ed4:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008ed6:	f7fd ffb7 	bl	8006e48 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8008eda:	682b      	ldr	r3, [r5, #0]
 8008edc:	9a01      	ldr	r2, [sp, #4]
 8008ede:	511a      	str	r2, [r3, r4]
}
 8008ee0:	b003      	add	sp, #12
 8008ee2:	bd30      	pop	{r4, r5, pc}

08008ee4 <ETH_MACDMAConfig>:
{
 8008ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee6:	4604      	mov	r4, r0
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8008ee8:	2900      	cmp	r1, #0
 8008eea:	d15e      	bne.n	8008faa <ETH_MACDMAConfig+0xc6>
 8008eec:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 8008ef0:	4319      	orrs	r1, r3
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8008ef2:	69e3      	ldr	r3, [r4, #28]
 8008ef4:	b90b      	cbnz	r3, 8008efa <ETH_MACDMAConfig+0x16>
 8008ef6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  tmpreg = (heth->Instance)->MACCR;
 8008efa:	6822      	ldr	r2, [r4, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008efc:	2001      	movs	r0, #1
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8008efe:	4b2f      	ldr	r3, [pc, #188]	; (8008fbc <ETH_MACDMAConfig+0xd8>)
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8008f00:	2600      	movs	r6, #0
  tmpreg = (heth->Instance)->MACCR;
 8008f02:	6815      	ldr	r5, [r2, #0]
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8008f04:	402b      	ands	r3, r5
    tmpreg = (heth->Instance)->DMAOMR;
 8008f06:	f241 0518 	movw	r5, #4120	; 0x1018
 8008f0a:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8008f0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8008f10:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 8008f12:	6817      	ldr	r7, [r2, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f14:	f7fd ff98 	bl	8006e48 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8008f18:	6823      	ldr	r3, [r4, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008f1a:	2240      	movs	r2, #64	; 0x40
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f1c:	2001      	movs	r0, #1
  (heth->Instance)->MACCR = tmpreg; 
 8008f1e:	601f      	str	r7, [r3, #0]
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008f20:	605a      	str	r2, [r3, #4]
   tmpreg = (heth->Instance)->MACFFR;
 8008f22:	685f      	ldr	r7, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f24:	f7fd ff90 	bl	8006e48 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8008f28:	6823      	ldr	r3, [r4, #0]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8008f2a:	f64f 7141 	movw	r1, #65345	; 0xff41
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f2e:	2001      	movs	r0, #1
   (heth->Instance)->MACFFR = tmpreg;
 8008f30:	605f      	str	r7, [r3, #4]
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8008f32:	609e      	str	r6, [r3, #8]
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8008f34:	60de      	str	r6, [r3, #12]
   tmpreg = (heth->Instance)->MACFCR;
 8008f36:	699a      	ldr	r2, [r3, #24]
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8008f38:	400a      	ands	r2, r1
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8008f3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8008f3e:	619a      	str	r2, [r3, #24]
   tmpreg = (heth->Instance)->MACFCR;
 8008f40:	699f      	ldr	r7, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f42:	f7fd ff81 	bl	8006e48 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8008f46:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f48:	2001      	movs	r0, #1
   (heth->Instance)->MACFCR = tmpreg;
 8008f4a:	619f      	str	r7, [r3, #24]
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8008f4c:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->MACVLANTR;
 8008f4e:	69de      	ldr	r6, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f50:	f7fd ff7a 	bl	8006e48 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8008f54:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f56:	2001      	movs	r0, #1
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8008f58:	4919      	ldr	r1, [pc, #100]	; (8008fc0 <ETH_MACDMAConfig+0xdc>)
    (heth->Instance)->MACVLANTR = tmpreg;
 8008f5a:	61de      	str	r6, [r3, #28]
    tmpreg = (heth->Instance)->DMAOMR;
 8008f5c:	595a      	ldr	r2, [r3, r5]
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8008f5e:	4011      	ands	r1, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8008f60:	4a18      	ldr	r2, [pc, #96]	; (8008fc4 <ETH_MACDMAConfig+0xe0>)
 8008f62:	430a      	orrs	r2, r1
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8008f64:	515a      	str	r2, [r3, r5]
    tmpreg = (heth->Instance)->DMAOMR;
 8008f66:	595e      	ldr	r6, [r3, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f68:	f7fd ff6e 	bl	8006e48 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8008f6c:	6823      	ldr	r3, [r4, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f6e:	2001      	movs	r0, #1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8008f70:	4a15      	ldr	r2, [pc, #84]	; (8008fc8 <ETH_MACDMAConfig+0xe4>)
    (heth->Instance)->DMAOMR = tmpreg;
 8008f72:	515e      	str	r6, [r3, r5]
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8008f74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f78:	601a      	str	r2, [r3, #0]
     tmpreg = (heth->Instance)->DMABMR;
 8008f7a:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8008f7c:	f7fd ff64 	bl	8006e48 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8008f80:	6823      	ldr	r3, [r4, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008f82:	69a2      	ldr	r2, [r4, #24]
     (heth->Instance)->DMABMR = tmpreg;
 8008f84:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008f88:	2a01      	cmp	r2, #1
     (heth->Instance)->DMABMR = tmpreg;
 8008f8a:	600d      	str	r5, [r1, #0]
     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008f8c:	d105      	bne.n	8008f9a <ETH_MACDMAConfig+0xb6>
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8008f8e:	f241 011c 	movw	r1, #4124	; 0x101c
 8008f92:	4a0e      	ldr	r2, [pc, #56]	; (8008fcc <ETH_MACDMAConfig+0xe8>)
 8008f94:	5858      	ldr	r0, [r3, r1]
 8008f96:	4302      	orrs	r2, r0
 8008f98:	505a      	str	r2, [r3, r1]
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8008f9a:	6963      	ldr	r3, [r4, #20]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8008f9c:	490c      	ldr	r1, [pc, #48]	; (8008fd0 <ETH_MACDMAConfig+0xec>)
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8008f9e:	8898      	ldrh	r0, [r3, #4]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8008fa0:	4a0c      	ldr	r2, [pc, #48]	; (8008fd4 <ETH_MACDMAConfig+0xf0>)
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8008fa2:	6008      	str	r0, [r1, #0]
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8008fa4:	681b      	ldr	r3, [r3, #0]
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8008fa6:	6013      	str	r3, [r2, #0]
}
 8008fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8008faa:	f44f 6200 	mov.w	r2, #2048	; 0x800
    (heth->Init).Speed = ETH_SPEED_100M;
 8008fae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008fb2:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8008fb6:	e9c0 3202 	strd	r3, r2, [r0, #8]
 8008fba:	e79a      	b.n	8008ef2 <ETH_MACDMAConfig+0xe>
 8008fbc:	ff20810f 	.word	0xff20810f
 8008fc0:	f8de3f23 	.word	0xf8de3f23
 8008fc4:	02200004 	.word	0x02200004
 8008fc8:	02c12080 	.word	0x02c12080
 8008fcc:	00010040 	.word	0x00010040
 8008fd0:	40028040 	.word	0x40028040
 8008fd4:	40028044 	.word	0x40028044

08008fd8 <HAL_ETH_DMATxDescListInit>:
{
 8008fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fdc:	469e      	mov	lr, r3
  __HAL_LOCK(heth);
 8008fde:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d045      	beq.n	8009072 <HAL_ETH_DMATxDescListInit+0x9a>
 8008fe6:	4680      	mov	r8, r0
  heth->State = HAL_ETH_STATE_BUSY;
 8008fe8:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 8008fea:	2001      	movs	r0, #1
  heth->TxDesc = DMATxDescTab;
 8008fec:	f8c8 102c 	str.w	r1, [r8, #44]	; 0x2c
  __HAL_LOCK(heth);
 8008ff0:	f888 0045 	strb.w	r0, [r8, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8008ff4:	f888 3044 	strb.w	r3, [r8, #68]	; 0x44
  for(i=0; i < TxBuffCount; i++)
 8008ff8:	f1be 0f00 	cmp.w	lr, #0
 8008ffc:	d02b      	beq.n	8009056 <HAL_ETH_DMATxDescListInit+0x7e>
 8008ffe:	f8d8 a01c 	ldr.w	sl, [r8, #28]
 8009002:	f10e 39ff 	add.w	r9, lr, #4294967295
 8009006:	460c      	mov	r4, r1
 8009008:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800900a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800900e:	e009      	b.n	8009024 <HAL_ETH_DMATxDescListInit+0x4c>
 8009010:	f105 0c01 	add.w	ip, r5, #1
 8009014:	4637      	mov	r7, r6
 8009016:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
  for(i=0; i < TxBuffCount; i++)
 800901a:	45e6      	cmp	lr, ip
 800901c:	60e7      	str	r7, [r4, #12]
 800901e:	4665      	mov	r5, ip
 8009020:	4634      	mov	r4, r6
 8009022:	d918      	bls.n	8009056 <HAL_ETH_DMATxDescListInit+0x7e>
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8009024:	f104 0620 	add.w	r6, r4, #32
 8009028:	f105 0c01 	add.w	ip, r5, #1
 800902c:	460f      	mov	r7, r1
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800902e:	6020      	str	r0, [r4, #0]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8009030:	60a2      	str	r2, [r4, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8009032:	f1ba 0f00 	cmp.w	sl, #0
 8009036:	d103      	bne.n	8009040 <HAL_ETH_DMATxDescListInit+0x68>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8009038:	6823      	ldr	r3, [r4, #0]
 800903a:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800903e:	6023      	str	r3, [r4, #0]
    if(i < (TxBuffCount-1))
 8009040:	45a9      	cmp	r9, r5
 8009042:	d8e5      	bhi.n	8009010 <HAL_ETH_DMATxDescListInit+0x38>
 8009044:	f104 0620 	add.w	r6, r4, #32
  for(i=0; i < TxBuffCount; i++)
 8009048:	45e6      	cmp	lr, ip
 800904a:	60e7      	str	r7, [r4, #12]
 800904c:	4665      	mov	r5, ip
 800904e:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 8009052:	4634      	mov	r4, r6
 8009054:	d8e6      	bhi.n	8009024 <HAL_ETH_DMATxDescListInit+0x4c>
  __HAL_UNLOCK(heth);
 8009056:	2300      	movs	r3, #0
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8009058:	f8d8 4000 	ldr.w	r4, [r8]
 800905c:	f241 0010 	movw	r0, #4112	; 0x1010
  heth->State= HAL_ETH_STATE_READY;
 8009060:	2201      	movs	r2, #1
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8009062:	5021      	str	r1, [r4, r0]
  return HAL_OK;
 8009064:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 8009066:	f888 2044 	strb.w	r2, [r8, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800906a:	f888 3045 	strb.w	r3, [r8, #69]	; 0x45
}
 800906e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(heth);
 8009072:	2002      	movs	r0, #2
}
 8009074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009078 <HAL_ETH_DMARxDescListInit>:
{
 8009078:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800907c:	4686      	mov	lr, r0
  __HAL_LOCK(heth);
 800907e:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 8009082:	2801      	cmp	r0, #1
 8009084:	d033      	beq.n	80090ee <HAL_ETH_DMARxDescListInit+0x76>
 8009086:	2401      	movs	r4, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8009088:	2002      	movs	r0, #2
  heth->RxDesc = DMARxDescTab; 
 800908a:	f8ce 1028 	str.w	r1, [lr, #40]	; 0x28
  __HAL_LOCK(heth);
 800908e:	f88e 4045 	strb.w	r4, [lr, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8009092:	f88e 0044 	strb.w	r0, [lr, #68]	; 0x44
  for(i=0; i < RxBuffCount; i++)
 8009096:	b1e3      	cbz	r3, 80090d2 <HAL_ETH_DMARxDescListInit+0x5a>
 8009098:	f103 39ff 	add.w	r9, r3, #4294967295
 800909c:	460c      	mov	r4, r1
 800909e:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80090a0:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80090a4:	f244 50f4 	movw	r0, #17908	; 0x45f4
    if(i < (RxBuffCount-1))
 80090a8:	45a9      	cmp	r9, r5
 80090aa:	f104 0620 	add.w	r6, r4, #32
 80090ae:	f105 0c01 	add.w	ip, r5, #1
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80090b2:	460f      	mov	r7, r1
 80090b4:	bf94      	ite	ls
 80090b6:	f104 0620 	addls.w	r6, r4, #32
 80090ba:	4637      	movhi	r7, r6
  for(i=0; i < RxBuffCount; i++)
 80090bc:	4563      	cmp	r3, ip
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80090be:	60a2      	str	r2, [r4, #8]
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80090c0:	f8c4 8000 	str.w	r8, [r4]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80090c4:	4665      	mov	r5, ip
 80090c6:	6060      	str	r0, [r4, #4]
    if(i < (RxBuffCount-1))
 80090c8:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 80090cc:	60e7      	str	r7, [r4, #12]
  for(i=0; i < RxBuffCount; i++)
 80090ce:	4634      	mov	r4, r6
 80090d0:	d8ea      	bhi.n	80090a8 <HAL_ETH_DMARxDescListInit+0x30>
  __HAL_UNLOCK(heth);
 80090d2:	2300      	movs	r3, #0
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80090d4:	f8de 4000 	ldr.w	r4, [lr]
 80090d8:	f241 000c 	movw	r0, #4108	; 0x100c
  heth->State= HAL_ETH_STATE_READY;
 80090dc:	2201      	movs	r2, #1
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80090de:	5021      	str	r1, [r4, r0]
  return HAL_OK;
 80090e0:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 80090e2:	f88e 2044 	strb.w	r2, [lr, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80090e6:	f88e 3045 	strb.w	r3, [lr, #69]	; 0x45
}
 80090ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(heth);
 80090ee:	2002      	movs	r0, #2
}
 80090f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080090f4 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 80090f4:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	d074      	beq.n	80091e6 <HAL_ETH_TransmitFrame+0xf2>
 80090fc:	4602      	mov	r2, r0
  heth->State = HAL_ETH_STATE_BUSY;
 80090fe:	2302      	movs	r3, #2
  __HAL_LOCK(heth);
 8009100:	2001      	movs	r0, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8009102:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
  __HAL_LOCK(heth);
 8009106:	f882 0045 	strb.w	r0, [r2, #69]	; 0x45
  if (FrameLength == 0) 
 800910a:	2900      	cmp	r1, #0
 800910c:	d038      	beq.n	8009180 <HAL_ETH_TransmitFrame+0x8c>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800910e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
{
 8009110:	b4f0      	push	{r4, r5, r6, r7}
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009112:	681c      	ldr	r4, [r3, #0]
 8009114:	2c00      	cmp	r4, #0
 8009116:	db5c      	blt.n	80091d2 <HAL_ETH_TransmitFrame+0xde>
  if (FrameLength > ETH_TX_BUF_SIZE)
 8009118:	f240 50f4 	movw	r0, #1524	; 0x5f4
 800911c:	4281      	cmp	r1, r0
 800911e:	d936      	bls.n	800918e <HAL_ETH_TransmitFrame+0x9a>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8009120:	4d32      	ldr	r5, [pc, #200]	; (80091ec <HAL_ETH_TransmitFrame+0xf8>)
 8009122:	fba5 4501 	umull	r4, r5, r5, r1
 8009126:	0aad      	lsrs	r5, r5, #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8009128:	fb00 1015 	mls	r0, r0, r5, r1
 800912c:	b368      	cbz	r0, 800918a <HAL_ETH_TransmitFrame+0x96>
      bufcount++;
 800912e:	3501      	adds	r5, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8009130:	f201 51f4 	addw	r1, r1, #1524	; 0x5f4
 8009134:	4c2e      	ldr	r4, [pc, #184]	; (80091f0 <HAL_ETH_TransmitFrame+0xfc>)
    for (i=0; i< bufcount; i++)
 8009136:	2000      	movs	r0, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8009138:	f240 56f4 	movw	r6, #1524	; 0x5f4
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800913c:	fb04 1105 	mla	r1, r4, r5, r1
      if (i == (bufcount-1))
 8009140:	1e6f      	subs	r7, r5, #1
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8009142:	f3c1 010c 	ubfx	r1, r1, #0, #13
 8009146:	e00f      	b.n	8009168 <HAL_ETH_TransmitFrame+0x74>
      if (i == (bufcount-1))
 8009148:	4287      	cmp	r7, r0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800914a:	605e      	str	r6, [r3, #4]
      if (i == (bufcount-1))
 800914c:	d104      	bne.n	8009158 <HAL_ETH_TransmitFrame+0x64>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800914e:	681c      	ldr	r4, [r3, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8009150:	6059      	str	r1, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8009152:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 8009156:	601c      	str	r4, [r3, #0]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8009158:	681c      	ldr	r4, [r3, #0]
    for (i=0; i< bufcount; i++)
 800915a:	3001      	adds	r0, #1
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800915c:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
    for (i=0; i< bufcount; i++)
 8009160:	42a8      	cmp	r0, r5
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8009162:	601c      	str	r4, [r3, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8009164:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< bufcount; i++)
 8009166:	d03c      	beq.n	80091e2 <HAL_ETH_TransmitFrame+0xee>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8009168:	681c      	ldr	r4, [r3, #0]
 800916a:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 800916e:	601c      	str	r4, [r3, #0]
      if (i == 0) 
 8009170:	2800      	cmp	r0, #0
 8009172:	d1e9      	bne.n	8009148 <HAL_ETH_TransmitFrame+0x54>
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8009174:	681c      	ldr	r4, [r3, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8009176:	605e      	str	r6, [r3, #4]
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8009178:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 800917c:	601c      	str	r4, [r3, #0]
      if (i == (bufcount-1))
 800917e:	e7eb      	b.n	8009158 <HAL_ETH_TransmitFrame+0x64>
    heth->State = HAL_ETH_STATE_READY;
 8009180:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8009184:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
    return  HAL_ERROR;                                    
 8009188:	4770      	bx	lr
  if (bufcount == 1)
 800918a:	2d01      	cmp	r5, #1
 800918c:	d1d0      	bne.n	8009130 <HAL_ETH_TransmitFrame+0x3c>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800918e:	6818      	ldr	r0, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8009190:	f3c1 010c 	ubfx	r1, r1, #0, #13
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8009194:	68dc      	ldr	r4, [r3, #12]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8009196:	f040 5040 	orr.w	r0, r0, #805306368	; 0x30000000
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800919a:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800919c:	6018      	str	r0, [r3, #0]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800919e:	6819      	ldr	r1, [r3, #0]
 80091a0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80091a4:	6019      	str	r1, [r3, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80091a6:	62d4      	str	r4, [r2, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80091a8:	6813      	ldr	r3, [r2, #0]
 80091aa:	f241 0114 	movw	r1, #4116	; 0x1014
 80091ae:	5858      	ldr	r0, [r3, r1]
 80091b0:	0740      	lsls	r0, r0, #29
 80091b2:	d505      	bpl.n	80091c0 <HAL_ETH_TransmitFrame+0xcc>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80091b4:	2504      	movs	r5, #4
    (heth->Instance)->DMATPDR = 0;
 80091b6:	f241 0004 	movw	r0, #4100	; 0x1004
 80091ba:	2400      	movs	r4, #0
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80091bc:	505d      	str	r5, [r3, r1]
    (heth->Instance)->DMATPDR = 0;
 80091be:	501c      	str	r4, [r3, r0]
  __HAL_UNLOCK(heth);
 80091c0:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 80091c2:	2101      	movs	r1, #1
  return HAL_OK;
 80091c4:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 80091c6:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80091ca:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 80091ce:	bcf0      	pop	{r4, r5, r6, r7}
 80091d0:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80091d2:	2112      	movs	r1, #18
    __HAL_UNLOCK(heth);
 80091d4:	2300      	movs	r3, #0
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80091d6:	f882 1044 	strb.w	r1, [r2, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80091da:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 80091de:	bcf0      	pop	{r4, r5, r6, r7}
 80091e0:	4770      	bx	lr
 80091e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80091e4:	e7e0      	b.n	80091a8 <HAL_ETH_TransmitFrame+0xb4>
  __HAL_LOCK(heth);
 80091e6:	2002      	movs	r0, #2
}
 80091e8:	4770      	bx	lr
 80091ea:	bf00      	nop
 80091ec:	ac02b00b 	.word	0xac02b00b
 80091f0:	fffffa0c 	.word	0xfffffa0c

080091f4 <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 80091f4:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d02f      	beq.n	800925c <HAL_ETH_GetReceivedFrame_IT+0x68>
 80091fc:	4602      	mov	r2, r0
 80091fe:	2101      	movs	r1, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8009200:	2002      	movs	r0, #2
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8009202:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8009204:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(heth);
 8009206:	f882 1045 	strb.w	r1, [r2, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800920a:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800920e:	6818      	ldr	r0, [r3, #0]
 8009210:	2800      	cmp	r0, #0
 8009212:	db16      	blt.n	8009242 <HAL_ETH_GetReceivedFrame_IT+0x4e>
      heth->RxFrameInfos.SegCount = 1;   
 8009214:	460c      	mov	r4, r1
  uint32_t descriptorscancounter = 0;
 8009216:	2000      	movs	r0, #0
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8009218:	6819      	ldr	r1, [r3, #0]
    descriptorscancounter++;
 800921a:	3001      	adds	r0, #1
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800921c:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8009220:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009224:	d015      	beq.n	8009252 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8009226:	6819      	ldr	r1, [r3, #0]
 8009228:	f411 7f40 	tst.w	r1, #768	; 0x300
      (heth->RxFrameInfos.SegCount)++;
 800922c:	6b91      	ldr	r1, [r2, #56]	; 0x38
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800922e:	d117      	bne.n	8009260 <HAL_ETH_GetReceivedFrame_IT+0x6c>
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8009230:	68db      	ldr	r3, [r3, #12]
      (heth->RxFrameInfos.SegCount)++;
 8009232:	3101      	adds	r1, #1
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8009234:	6293      	str	r3, [r2, #40]	; 0x28
      (heth->RxFrameInfos.SegCount)++;
 8009236:	6391      	str	r1, [r2, #56]	; 0x38
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8009238:	6819      	ldr	r1, [r3, #0]
 800923a:	2900      	cmp	r1, #0
 800923c:	db01      	blt.n	8009242 <HAL_ETH_GetReceivedFrame_IT+0x4e>
 800923e:	2804      	cmp	r0, #4
 8009240:	d1ea      	bne.n	8009218 <HAL_ETH_GetReceivedFrame_IT+0x24>
  heth->State = HAL_ETH_STATE_READY;
 8009242:	2001      	movs	r0, #1
  __HAL_UNLOCK(heth);
 8009244:	2300      	movs	r3, #0
  heth->State = HAL_ETH_STATE_READY;
 8009246:	f882 0044 	strb.w	r0, [r2, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800924a:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
}
 800924e:	bc70      	pop	{r4, r5, r6}
 8009250:	4770      	bx	lr
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8009252:	6313      	str	r3, [r2, #48]	; 0x30
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8009254:	68db      	ldr	r3, [r3, #12]
      heth->RxFrameInfos.SegCount = 1;   
 8009256:	6394      	str	r4, [r2, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8009258:	6293      	str	r3, [r2, #40]	; 0x28
 800925a:	e7ed      	b.n	8009238 <HAL_ETH_GetReceivedFrame_IT+0x44>
  __HAL_LOCK(heth);
 800925c:	2002      	movs	r0, #2
}
 800925e:	4770      	bx	lr
      (heth->RxFrameInfos.SegCount)++;
 8009260:	3101      	adds	r1, #1
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8009262:	6353      	str	r3, [r2, #52]	; 0x34
      if ((heth->RxFrameInfos.SegCount) == 1)
 8009264:	2901      	cmp	r1, #1
      (heth->RxFrameInfos.SegCount)++;
 8009266:	6391      	str	r1, [r2, #56]	; 0x38
      if ((heth->RxFrameInfos.SegCount) == 1)
 8009268:	d011      	beq.n	800928e <HAL_ETH_GetReceivedFrame_IT+0x9a>
 800926a:	6b10      	ldr	r0, [r2, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800926c:	6819      	ldr	r1, [r3, #0]
      __HAL_UNLOCK(heth);
 800926e:	2400      	movs	r4, #0
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8009270:	6880      	ldr	r0, [r0, #8]
      heth->State = HAL_ETH_STATE_READY;
 8009272:	2501      	movs	r5, #1
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8009274:	f3c1 410d 	ubfx	r1, r1, #16, #14
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8009278:	68de      	ldr	r6, [r3, #12]
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800927a:	6410      	str	r0, [r2, #64]	; 0x40
      return HAL_OK;
 800927c:	4620      	mov	r0, r4
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800927e:	3904      	subs	r1, #4
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8009280:	6296      	str	r6, [r2, #40]	; 0x28
      heth->State = HAL_ETH_STATE_READY;
 8009282:	f882 5044 	strb.w	r5, [r2, #68]	; 0x44
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8009286:	63d1      	str	r1, [r2, #60]	; 0x3c
      __HAL_UNLOCK(heth);
 8009288:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
      return HAL_OK;
 800928c:	e7df      	b.n	800924e <HAL_ETH_GetReceivedFrame_IT+0x5a>
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800928e:	4618      	mov	r0, r3
 8009290:	6313      	str	r3, [r2, #48]	; 0x30
 8009292:	e7eb      	b.n	800926c <HAL_ETH_GetReceivedFrame_IT+0x78>

08009294 <HAL_ETH_TxCpltCallback>:
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop

08009298 <HAL_ETH_ErrorCallback>:
 8009298:	4770      	bx	lr
 800929a:	bf00      	nop

0800929c <HAL_ETH_IRQHandler>:
{
 800929c:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800929e:	6803      	ldr	r3, [r0, #0]
 80092a0:	f241 0614 	movw	r6, #4116	; 0x1014
{
 80092a4:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80092a6:	599d      	ldr	r5, [r3, r6]
 80092a8:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80092ac:	d123      	bne.n	80092f6 <HAL_ETH_IRQHandler+0x5a>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 80092ae:	599a      	ldr	r2, [r3, r6]
 80092b0:	07d2      	lsls	r2, r2, #31
 80092b2:	d416      	bmi.n	80092e2 <HAL_ETH_IRQHandler+0x46>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80092b4:	f241 0514 	movw	r5, #4116	; 0x1014
 80092b8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80092bc:	515a      	str	r2, [r3, r5]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80092be:	595b      	ldr	r3, [r3, r5]
 80092c0:	041b      	lsls	r3, r3, #16
 80092c2:	d400      	bmi.n	80092c6 <HAL_ETH_IRQHandler+0x2a>
}
 80092c4:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_ErrorCallback(heth);
 80092c6:	4620      	mov	r0, r4
 80092c8:	f7ff ffe6 	bl	8009298 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80092cc:	6821      	ldr	r1, [r4, #0]
 80092ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    heth->State = HAL_ETH_STATE_READY;
 80092d2:	2201      	movs	r2, #1
    __HAL_UNLOCK(heth);
 80092d4:	2300      	movs	r3, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80092d6:	5148      	str	r0, [r1, r5]
    heth->State = HAL_ETH_STATE_READY;
 80092d8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80092dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80092e0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_TxCpltCallback(heth);
 80092e2:	f7ff ffd7 	bl	8009294 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80092e6:	2201      	movs	r2, #1
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	519a      	str	r2, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 80092ec:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80092f0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 80092f4:	e7de      	b.n	80092b4 <HAL_ETH_IRQHandler+0x18>
    HAL_ETH_RxCpltCallback(heth);
 80092f6:	f009 fb49 	bl	801298c <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	2040      	movs	r0, #64	; 0x40
    heth->State = HAL_ETH_STATE_READY;
 80092fe:	2101      	movs	r1, #1
    __HAL_UNLOCK(heth);
 8009300:	2200      	movs	r2, #0
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8009302:	5198      	str	r0, [r3, r6]
    heth->State = HAL_ETH_STATE_READY;
 8009304:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8009308:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800930c:	e7d2      	b.n	80092b4 <HAL_ETH_IRQHandler+0x18>
 800930e:	bf00      	nop

08009310 <HAL_ETH_ReadPHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8009310:	8a03      	ldrh	r3, [r0, #16]
 8009312:	2b20      	cmp	r3, #32
{
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	4604      	mov	r4, r0
 8009318:	460e      	mov	r6, r1
 800931a:	4615      	mov	r5, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800931c:	d834      	bhi.n	8009388 <HAL_ETH_ReadPHYRegister+0x78>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800931e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009322:	2b82      	cmp	r3, #130	; 0x82
 8009324:	d039      	beq.n	800939a <HAL_ETH_ReadPHYRegister+0x8a>
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8009326:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8009328:	01b1      	lsls	r1, r6, #6
  tmpreg = heth->Instance->MACMIIAR;
 800932a:	6820      	ldr	r0, [r4, #0]
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800932c:	2282      	movs	r2, #130	; 0x82
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800932e:	02db      	lsls	r3, r3, #11
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8009330:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8009334:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8009338:	b29b      	uxth	r3, r3
  tmpreg = heth->Instance->MACMIIAR;
 800933a:	6902      	ldr	r2, [r0, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800933c:	430b      	orrs	r3, r1
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800933e:	f002 021c 	and.w	r2, r2, #28
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8009342:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8009344:	f043 0301 	orr.w	r3, r3, #1
  heth->Instance->MACMIIAR = tmpreg;
 8009348:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 800934a:	f7fd fd77 	bl	8006e3c <HAL_GetTick>
 800934e:	4606      	mov	r6, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8009350:	e004      	b.n	800935c <HAL_ETH_ReadPHYRegister+0x4c>
    tmpreg = heth->Instance->MACMIIAR;
 8009352:	6821      	ldr	r1, [r4, #0]
 8009354:	690b      	ldr	r3, [r1, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8009356:	f013 0301 	ands.w	r3, r3, #1
 800935a:	d00d      	beq.n	8009378 <HAL_ETH_ReadPHYRegister+0x68>
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800935c:	f7fd fd6e 	bl	8006e3c <HAL_GetTick>
 8009360:	1b83      	subs	r3, r0, r6
 8009362:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009366:	d3f4      	bcc.n	8009352 <HAL_ETH_ReadPHYRegister+0x42>
      heth->State= HAL_ETH_STATE_READY;
 8009368:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 800936a:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 800936c:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 800936e:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8009372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8009376:	bd70      	pop	{r4, r5, r6, pc}
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8009378:	694a      	ldr	r2, [r1, #20]
  heth->State = HAL_ETH_STATE_READY;
 800937a:	2101      	movs	r1, #1
  return HAL_OK;
 800937c:	4618      	mov	r0, r3
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800937e:	b292      	uxth	r2, r2
 8009380:	602a      	str	r2, [r5, #0]
  heth->State = HAL_ETH_STATE_READY;
 8009382:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
}
 8009386:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 8009388:	f240 5116 	movw	r1, #1302	; 0x516
 800938c:	4804      	ldr	r0, [pc, #16]	; (80093a0 <HAL_ETH_ReadPHYRegister+0x90>)
 800938e:	f7fa fd43 	bl	8003e18 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8009392:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009396:	2b82      	cmp	r3, #130	; 0x82
 8009398:	d1c5      	bne.n	8009326 <HAL_ETH_ReadPHYRegister+0x16>
    return HAL_BUSY;
 800939a:	2002      	movs	r0, #2
}
 800939c:	bd70      	pop	{r4, r5, r6, pc}
 800939e:	bf00      	nop
 80093a0:	08029bb8 	.word	0x08029bb8

080093a4 <HAL_ETH_WritePHYRegister>:
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80093a4:	8a03      	ldrh	r3, [r0, #16]
 80093a6:	2b20      	cmp	r3, #32
{
 80093a8:	b570      	push	{r4, r5, r6, lr}
 80093aa:	4604      	mov	r4, r0
 80093ac:	460d      	mov	r5, r1
 80093ae:	4616      	mov	r6, r2
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 80093b0:	d833      	bhi.n	800941a <HAL_ETH_WritePHYRegister+0x76>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80093b2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80093b6:	2b42      	cmp	r3, #66	; 0x42
 80093b8:	d038      	beq.n	800942c <HAL_ETH_WritePHYRegister+0x88>
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80093ba:	8a23      	ldrh	r3, [r4, #16]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80093bc:	01a9      	lsls	r1, r5, #6
  tmpreg = heth->Instance->MACMIIAR;
 80093be:	6820      	ldr	r0, [r4, #0]
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80093c0:	2242      	movs	r2, #66	; 0x42
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80093c2:	02db      	lsls	r3, r3, #11
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80093c4:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80093c8:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 80093cc:	b2b6      	uxth	r6, r6
 80093ce:	6905      	ldr	r5, [r0, #16]
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80093d0:	b29b      	uxth	r3, r3
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80093d2:	6146      	str	r6, [r0, #20]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80093d4:	f005 021c 	and.w	r2, r5, #28
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80093d8:	430b      	orrs	r3, r1
 80093da:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 80093dc:	f043 0303 	orr.w	r3, r3, #3
  heth->Instance->MACMIIAR = tmpreg;
 80093e0:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 80093e2:	f7fd fd2b 	bl	8006e3c <HAL_GetTick>
 80093e6:	4605      	mov	r5, r0
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80093e8:	e004      	b.n	80093f4 <HAL_ETH_WritePHYRegister+0x50>
    tmpreg = heth->Instance->MACMIIAR;
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	691b      	ldr	r3, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80093ee:	f013 0301 	ands.w	r3, r3, #1
 80093f2:	d00d      	beq.n	8009410 <HAL_ETH_WritePHYRegister+0x6c>
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80093f4:	f7fd fd22 	bl	8006e3c <HAL_GetTick>
 80093f8:	1b43      	subs	r3, r0, r5
 80093fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80093fe:	d3f4      	bcc.n	80093ea <HAL_ETH_WritePHYRegister+0x46>
      heth->State= HAL_ETH_STATE_READY;
 8009400:	2201      	movs	r2, #1
      __HAL_UNLOCK(heth);
 8009402:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8009404:	2003      	movs	r0, #3
      heth->State= HAL_ETH_STATE_READY;
 8009406:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800940a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800940e:	bd70      	pop	{r4, r5, r6, pc}
  heth->State = HAL_ETH_STATE_READY;
 8009410:	2201      	movs	r2, #1
  return HAL_OK; 
 8009412:	4618      	mov	r0, r3
  heth->State = HAL_ETH_STATE_READY;
 8009414:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
}
 8009418:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
 800941a:	f240 515e 	movw	r1, #1374	; 0x55e
 800941e:	4804      	ldr	r0, [pc, #16]	; (8009430 <HAL_ETH_WritePHYRegister+0x8c>)
 8009420:	f7fa fcfa 	bl	8003e18 <assert_failed>
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8009424:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009428:	2b42      	cmp	r3, #66	; 0x42
 800942a:	d1c6      	bne.n	80093ba <HAL_ETH_WritePHYRegister+0x16>
    return HAL_BUSY;
 800942c:	2002      	movs	r0, #2
}
 800942e:	bd70      	pop	{r4, r5, r6, pc}
 8009430:	08029bb8 	.word	0x08029bb8

08009434 <HAL_ETH_Init>:
{
 8009434:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tempreg = 0, phyreg = 0;
 8009436:	2300      	movs	r3, #0
{
 8009438:	b083      	sub	sp, #12
  uint32_t tempreg = 0, phyreg = 0;
 800943a:	9300      	str	r3, [sp, #0]
  if(heth == NULL)
 800943c:	2800      	cmp	r0, #0
 800943e:	f000 80f3 	beq.w	8009628 <HAL_ETH_Init+0x1f4>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8009442:	6843      	ldr	r3, [r0, #4]
 8009444:	4604      	mov	r4, r0
 8009446:	2b01      	cmp	r3, #1
 8009448:	f200 809c 	bhi.w	8009584 <HAL_ETH_Init+0x150>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800944c:	69a3      	ldr	r3, [r4, #24]
 800944e:	2b01      	cmp	r3, #1
 8009450:	f200 808f 	bhi.w	8009572 <HAL_ETH_Init+0x13e>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8009454:	69e3      	ldr	r3, [r4, #28]
 8009456:	2b01      	cmp	r3, #1
 8009458:	d873      	bhi.n	8009542 <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 800945a:	6a23      	ldr	r3, [r4, #32]
 800945c:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8009460:	d177      	bne.n	8009552 <HAL_ETH_Init+0x11e>
  if(heth->State == HAL_ETH_STATE_RESET)
 8009462:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009466:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800946a:	2b00      	cmp	r3, #0
 800946c:	d07b      	beq.n	8009566 <HAL_ETH_Init+0x132>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800946e:	4a90      	ldr	r2, [pc, #576]	; (80096b0 <HAL_ETH_Init+0x27c>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8009470:	6823      	ldr	r3, [r4, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009472:	6c51      	ldr	r1, [r2, #68]	; 0x44
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8009474:	488f      	ldr	r0, [pc, #572]	; (80096b4 <HAL_ETH_Init+0x280>)
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8009476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800947a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800947e:	6451      	str	r1, [r2, #68]	; 0x44
 8009480:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009482:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8009486:	9201      	str	r2, [sp, #4]
 8009488:	9a01      	ldr	r2, [sp, #4]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800948a:	6842      	ldr	r2, [r0, #4]
 800948c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8009490:	6042      	str	r2, [r0, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8009492:	6842      	ldr	r2, [r0, #4]
 8009494:	6a21      	ldr	r1, [r4, #32]
 8009496:	430a      	orrs	r2, r1
 8009498:	6042      	str	r2, [r0, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800949a:	681a      	ldr	r2, [r3, #0]
 800949c:	f042 0201 	orr.w	r2, r2, #1
 80094a0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 80094a2:	f7fd fccb 	bl	8006e3c <HAL_GetTick>
 80094a6:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80094a8:	e005      	b.n	80094b6 <HAL_ETH_Init+0x82>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80094aa:	f7fd fcc7 	bl	8006e3c <HAL_GetTick>
 80094ae:	1b43      	subs	r3, r0, r5
 80094b0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80094b4:	d86f      	bhi.n	8009596 <HAL_ETH_Init+0x162>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80094b6:	6823      	ldr	r3, [r4, #0]
 80094b8:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 80094bc:	6812      	ldr	r2, [r2, #0]
 80094be:	07d0      	lsls	r0, r2, #31
 80094c0:	d4f3      	bmi.n	80094aa <HAL_ETH_Init+0x76>
  tempreg = (heth->Instance)->MACMIIAR;
 80094c2:	691d      	ldr	r5, [r3, #16]
  hclk = HAL_RCC_GetHCLKFreq();
 80094c4:	f002 feb4 	bl	800c230 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 80094c8:	4b7b      	ldr	r3, [pc, #492]	; (80096b8 <HAL_ETH_Init+0x284>)
 80094ca:	4a7c      	ldr	r2, [pc, #496]	; (80096bc <HAL_ETH_Init+0x288>)
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80094cc:	f025 051c 	bic.w	r5, r5, #28
  if((hclk >= 20000000)&&(hclk < 35000000))
 80094d0:	4403      	add	r3, r0
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d272      	bcs.n	80095bc <HAL_ETH_Init+0x188>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80094d6:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80094da:	6823      	ldr	r3, [r4, #0]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80094dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80094e0:	2100      	movs	r1, #0
 80094e2:	4620      	mov	r0, r4
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80094e4:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80094e6:	f7ff ff5d 	bl	80093a4 <HAL_ETH_WritePHYRegister>
 80094ea:	4605      	mov	r5, r0
 80094ec:	2800      	cmp	r0, #0
 80094ee:	d15b      	bne.n	80095a8 <HAL_ETH_Init+0x174>
  HAL_Delay(PHY_RESET_DELAY);
 80094f0:	20ff      	movs	r0, #255	; 0xff
 80094f2:	f7fd fca9 	bl	8006e48 <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80094f6:	6863      	ldr	r3, [r4, #4]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d176      	bne.n	80095ea <HAL_ETH_Init+0x1b6>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80094fc:	68a3      	ldr	r3, [r4, #8]
 80094fe:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8009502:	f040 809c 	bne.w	800963e <HAL_ETH_Init+0x20a>
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8009506:	68e3      	ldr	r3, [r4, #12]
 8009508:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800950c:	f040 8090 	bne.w	8009630 <HAL_ETH_Init+0x1fc>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8009510:	08db      	lsrs	r3, r3, #3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8009512:	68a2      	ldr	r2, [r4, #8]
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8009514:	2100      	movs	r1, #0
 8009516:	4620      	mov	r0, r4
 8009518:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 800951c:	b292      	uxth	r2, r2
 800951e:	f7ff ff41 	bl	80093a4 <HAL_ETH_WritePHYRegister>
 8009522:	2800      	cmp	r0, #0
 8009524:	d140      	bne.n	80095a8 <HAL_ETH_Init+0x174>
    HAL_Delay(PHY_CONFIG_DELAY);
 8009526:	f640 70ff 	movw	r0, #4095	; 0xfff
 800952a:	f7fd fc8d 	bl	8006e48 <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 800952e:	4620      	mov	r0, r4
 8009530:	2100      	movs	r1, #0
 8009532:	f7ff fcd7 	bl	8008ee4 <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8009536:	2301      	movs	r3, #1
}
 8009538:	4628      	mov	r0, r5
  heth->State= HAL_ETH_STATE_READY;
 800953a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 800953e:	b003      	add	sp, #12
 8009540:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 8009542:	21e0      	movs	r1, #224	; 0xe0
 8009544:	485e      	ldr	r0, [pc, #376]	; (80096c0 <HAL_ETH_Init+0x28c>)
 8009546:	f7fa fc67 	bl	8003e18 <assert_failed>
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
 800954a:	6a23      	ldr	r3, [r4, #32]
 800954c:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8009550:	d087      	beq.n	8009462 <HAL_ETH_Init+0x2e>
 8009552:	21e1      	movs	r1, #225	; 0xe1
 8009554:	485a      	ldr	r0, [pc, #360]	; (80096c0 <HAL_ETH_Init+0x28c>)
 8009556:	f7fa fc5f 	bl	8003e18 <assert_failed>
  if(heth->State == HAL_ETH_STATE_RESET)
 800955a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800955e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009562:	2b00      	cmp	r3, #0
 8009564:	d183      	bne.n	800946e <HAL_ETH_Init+0x3a>
    HAL_ETH_MspInit(heth);
 8009566:	4620      	mov	r0, r4
    heth->Lock = HAL_UNLOCKED;
 8009568:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800956c:	f009 f97e 	bl	801286c <HAL_ETH_MspInit>
 8009570:	e77d      	b.n	800946e <HAL_ETH_Init+0x3a>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 8009572:	21df      	movs	r1, #223	; 0xdf
 8009574:	4852      	ldr	r0, [pc, #328]	; (80096c0 <HAL_ETH_Init+0x28c>)
 8009576:	f7fa fc4f 	bl	8003e18 <assert_failed>
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
 800957a:	69e3      	ldr	r3, [r4, #28]
 800957c:	2b01      	cmp	r3, #1
 800957e:	f67f af6c 	bls.w	800945a <HAL_ETH_Init+0x26>
 8009582:	e7de      	b.n	8009542 <HAL_ETH_Init+0x10e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
 8009584:	21de      	movs	r1, #222	; 0xde
 8009586:	484e      	ldr	r0, [pc, #312]	; (80096c0 <HAL_ETH_Init+0x28c>)
 8009588:	f7fa fc46 	bl	8003e18 <assert_failed>
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
 800958c:	69a3      	ldr	r3, [r4, #24]
 800958e:	2b01      	cmp	r3, #1
 8009590:	f67f af60 	bls.w	8009454 <HAL_ETH_Init+0x20>
 8009594:	e7ed      	b.n	8009572 <HAL_ETH_Init+0x13e>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8009596:	2503      	movs	r5, #3
      __HAL_UNLOCK(heth);
 8009598:	2300      	movs	r3, #0
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800959a:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800959e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80095a2:	4628      	mov	r0, r5
 80095a4:	b003      	add	sp, #12
 80095a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      heth->State = HAL_ETH_STATE_READY;
 80095a8:	2501      	movs	r5, #1
      ETH_MACDMAConfig(heth, err);
 80095aa:	4620      	mov	r0, r4
 80095ac:	2101      	movs	r1, #1
 80095ae:	f7ff fc99 	bl	8008ee4 <ETH_MACDMAConfig>
}
 80095b2:	4628      	mov	r0, r5
      heth->State = HAL_ETH_STATE_READY;
 80095b4:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
}
 80095b8:	b003      	add	sp, #12
 80095ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80095bc:	4b41      	ldr	r3, [pc, #260]	; (80096c4 <HAL_ETH_Init+0x290>)
 80095be:	4a42      	ldr	r2, [pc, #264]	; (80096c8 <HAL_ETH_Init+0x294>)
 80095c0:	4403      	add	r3, r0
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d90e      	bls.n	80095e4 <HAL_ETH_Init+0x1b0>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80095c6:	4b41      	ldr	r3, [pc, #260]	; (80096cc <HAL_ETH_Init+0x298>)
 80095c8:	4a41      	ldr	r2, [pc, #260]	; (80096d0 <HAL_ETH_Init+0x29c>)
 80095ca:	4403      	add	r3, r0
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d384      	bcc.n	80094da <HAL_ETH_Init+0xa6>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80095d0:	4b40      	ldr	r3, [pc, #256]	; (80096d4 <HAL_ETH_Init+0x2a0>)
 80095d2:	4a41      	ldr	r2, [pc, #260]	; (80096d8 <HAL_ETH_Init+0x2a4>)
 80095d4:	4403      	add	r3, r0
 80095d6:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80095d8:	bf94      	ite	ls
 80095da:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80095de:	f045 0510 	orrhi.w	r5, r5, #16
 80095e2:	e77a      	b.n	80094da <HAL_ETH_Init+0xa6>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80095e4:	f045 050c 	orr.w	r5, r5, #12
 80095e8:	e777      	b.n	80094da <HAL_ETH_Init+0xa6>
    tickstart = HAL_GetTick();
 80095ea:	f7fd fc27 	bl	8006e3c <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80095ee:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80095f2:	4606      	mov	r6, r0
 80095f4:	e002      	b.n	80095fc <HAL_ETH_Init+0x1c8>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80095f6:	9b00      	ldr	r3, [sp, #0]
 80095f8:	0759      	lsls	r1, r3, #29
 80095fa:	d426      	bmi.n	800964a <HAL_ETH_Init+0x216>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80095fc:	466a      	mov	r2, sp
 80095fe:	2101      	movs	r1, #1
 8009600:	4620      	mov	r0, r4
 8009602:	f7ff fe85 	bl	8009310 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8009606:	f7fd fc19 	bl	8006e3c <HAL_GetTick>
 800960a:	1b80      	subs	r0, r0, r6
 800960c:	42b8      	cmp	r0, r7
 800960e:	d9f2      	bls.n	80095f6 <HAL_ETH_Init+0x1c2>
        ETH_MACDMAConfig(heth, err);
 8009610:	2101      	movs	r1, #1
 8009612:	4620      	mov	r0, r4
 8009614:	f7ff fc66 	bl	8008ee4 <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 8009618:	2201      	movs	r2, #1
        __HAL_UNLOCK(heth);
 800961a:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800961c:	2503      	movs	r5, #3
        heth->State= HAL_ETH_STATE_READY;
 800961e:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 8009622:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 8009626:	e7bc      	b.n	80095a2 <HAL_ETH_Init+0x16e>
    return HAL_ERROR;
 8009628:	2501      	movs	r5, #1
}
 800962a:	4628      	mov	r0, r5
 800962c:	b003      	add	sp, #12
 800962e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
 8009630:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8009634:	4822      	ldr	r0, [pc, #136]	; (80096c0 <HAL_ETH_Init+0x28c>)
 8009636:	f7fa fbef 	bl	8003e18 <assert_failed>
 800963a:	68e3      	ldr	r3, [r4, #12]
 800963c:	e768      	b.n	8009510 <HAL_ETH_Init+0xdc>
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
 800963e:	f240 11c5 	movw	r1, #453	; 0x1c5
 8009642:	481f      	ldr	r0, [pc, #124]	; (80096c0 <HAL_ETH_Init+0x28c>)
 8009644:	f7fa fbe8 	bl	8003e18 <assert_failed>
 8009648:	e75d      	b.n	8009506 <HAL_ETH_Init+0xd2>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800964a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800964e:	2100      	movs	r1, #0
 8009650:	4620      	mov	r0, r4
 8009652:	f7ff fea7 	bl	80093a4 <HAL_ETH_WritePHYRegister>
 8009656:	2800      	cmp	r0, #0
 8009658:	d1a6      	bne.n	80095a8 <HAL_ETH_Init+0x174>
    tickstart = HAL_GetTick();
 800965a:	f7fd fbef 	bl	8006e3c <HAL_GetTick>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800965e:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8009662:	4606      	mov	r6, r0
 8009664:	e002      	b.n	800966c <HAL_ETH_Init+0x238>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8009666:	9b00      	ldr	r3, [sp, #0]
 8009668:	069a      	lsls	r2, r3, #26
 800966a:	d40a      	bmi.n	8009682 <HAL_ETH_Init+0x24e>
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800966c:	466a      	mov	r2, sp
 800966e:	2101      	movs	r1, #1
 8009670:	4620      	mov	r0, r4
 8009672:	f7ff fe4d 	bl	8009310 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8009676:	f7fd fbe1 	bl	8006e3c <HAL_GetTick>
 800967a:	1b80      	subs	r0, r0, r6
 800967c:	42b8      	cmp	r0, r7
 800967e:	d9f2      	bls.n	8009666 <HAL_ETH_Init+0x232>
 8009680:	e7c6      	b.n	8009610 <HAL_ETH_Init+0x1dc>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8009682:	466a      	mov	r2, sp
 8009684:	2110      	movs	r1, #16
 8009686:	4620      	mov	r0, r4
 8009688:	f7ff fe42 	bl	8009310 <HAL_ETH_ReadPHYRegister>
 800968c:	2800      	cmp	r0, #0
 800968e:	d18b      	bne.n	80095a8 <HAL_ETH_Init+0x174>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8009690:	9b00      	ldr	r3, [sp, #0]
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8009692:	f013 0204 	ands.w	r2, r3, #4
 8009696:	bf18      	it	ne
 8009698:	f44f 6200 	movne.w	r2, #2048	; 0x800
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800969c:	079b      	lsls	r3, r3, #30
 800969e:	60e2      	str	r2, [r4, #12]
 80096a0:	d501      	bpl.n	80096a6 <HAL_ETH_Init+0x272>
      (heth->Init).Speed = ETH_SPEED_10M; 
 80096a2:	60a0      	str	r0, [r4, #8]
 80096a4:	e743      	b.n	800952e <HAL_ETH_Init+0xfa>
      (heth->Init).Speed = ETH_SPEED_100M;
 80096a6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80096aa:	60a3      	str	r3, [r4, #8]
 80096ac:	e73f      	b.n	800952e <HAL_ETH_Init+0xfa>
 80096ae:	bf00      	nop
 80096b0:	40023800 	.word	0x40023800
 80096b4:	40013800 	.word	0x40013800
 80096b8:	feced300 	.word	0xfeced300
 80096bc:	00e4e1c0 	.word	0x00e4e1c0
 80096c0:	08029bb8 	.word	0x08029bb8
 80096c4:	fde9f140 	.word	0xfde9f140
 80096c8:	017d783f 	.word	0x017d783f
 80096cc:	fc6c7900 	.word	0xfc6c7900
 80096d0:	02625a00 	.word	0x02625a00
 80096d4:	fa0a1f00 	.word	0xfa0a1f00
 80096d8:	02faf07f 	.word	0x02faf07f

080096dc <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 80096dc:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d039      	beq.n	8009758 <HAL_ETH_Start+0x7c>
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80096e4:	6803      	ldr	r3, [r0, #0]
  heth->State = HAL_ETH_STATE_BUSY;
 80096e6:	2202      	movs	r2, #2
{  
 80096e8:	b570      	push	{r4, r5, r6, lr}
 80096ea:	4604      	mov	r4, r0
 80096ec:	b082      	sub	sp, #8
  __HAL_LOCK(heth);
 80096ee:	2601      	movs	r6, #1
  __IO uint32_t tmpreg = 0;
 80096f0:	2500      	movs	r5, #0
  heth->State = HAL_ETH_STATE_BUSY;
 80096f2:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  __IO uint32_t tmpreg = 0;
 80096f6:	9501      	str	r5, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80096f8:	4630      	mov	r0, r6
  __HAL_LOCK(heth);
 80096fa:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	f042 0208 	orr.w	r2, r2, #8
 8009704:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800970a:	f7fd fb9d 	bl	8006e48 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800970e:	9a01      	ldr	r2, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8009710:	4630      	mov	r0, r6
  (heth->Instance)->MACCR = tmpreg;
 8009712:	6823      	ldr	r3, [r4, #0]
 8009714:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 8009716:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	f042 0204 	orr.w	r2, r2, #4
 800971e:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8009724:	f7fd fb90 	bl	8006e48 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8009728:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 800972a:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 800972c:	9a00      	ldr	r2, [sp, #0]
 800972e:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8009730:	f7ff fbc2 	bl	8008eb8 <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8009734:	6822      	ldr	r2, [r4, #0]
 8009736:	f241 0318 	movw	r3, #4120	; 0x1018
  return HAL_OK;
 800973a:	4628      	mov	r0, r5
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800973c:	58d1      	ldr	r1, [r2, r3]
 800973e:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8009742:	50d1      	str	r1, [r2, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8009744:	58d1      	ldr	r1, [r2, r3]
 8009746:	f041 0102 	orr.w	r1, r1, #2
 800974a:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 800974c:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8009750:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 8009754:	b002      	add	sp, #8
 8009756:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8009758:	2002      	movs	r0, #2
}
 800975a:	4770      	bx	lr

0800975c <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 800975c:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 8009760:	2b01      	cmp	r3, #1
 8009762:	d039      	beq.n	80097d8 <HAL_ETH_Stop+0x7c>
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8009764:	6803      	ldr	r3, [r0, #0]
 8009766:	f241 0218 	movw	r2, #4120	; 0x1018
  heth->State = HAL_ETH_STATE_BUSY;
 800976a:	2102      	movs	r1, #2
{  
 800976c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(heth);
 800976e:	2601      	movs	r6, #1
  heth->State = HAL_ETH_STATE_BUSY;
 8009770:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
{  
 8009774:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0;
 8009776:	2500      	movs	r5, #0
  __HAL_LOCK(heth);
 8009778:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
 800977c:	4604      	mov	r4, r0
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800977e:	5899      	ldr	r1, [r3, r2]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8009780:	4630      	mov	r0, r6
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8009782:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8009786:	5099      	str	r1, [r3, r2]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8009788:	5899      	ldr	r1, [r3, r2]
 800978a:	f021 0102 	bic.w	r1, r1, #2
 800978e:	5099      	str	r1, [r3, r2]
  __IO uint32_t tmpreg = 0;
 8009790:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	f022 0204 	bic.w	r2, r2, #4
 8009798:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800979e:	f7fd fb53 	bl	8006e48 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80097a2:	6823      	ldr	r3, [r4, #0]
  ETH_FlushTransmitFIFO(heth);
 80097a4:	4620      	mov	r0, r4
  (heth->Instance)->MACCR = tmpreg;
 80097a6:	9a01      	ldr	r2, [sp, #4]
 80097a8:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 80097aa:	f7ff fb85 	bl	8008eb8 <ETH_FlushTransmitFIFO>
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80097ae:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t tmpreg = 0;
 80097b0:	9500      	str	r5, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80097b2:	4630      	mov	r0, r6
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	f022 0208 	bic.w	r2, r2, #8
 80097ba:	601a      	str	r2, [r3, #0]
  tmpreg = (heth->Instance)->MACCR;
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80097c0:	f7fd fb42 	bl	8006e48 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80097c4:	9a00      	ldr	r2, [sp, #0]
  return HAL_OK;
 80097c6:	4628      	mov	r0, r5
  (heth->Instance)->MACCR = tmpreg;
 80097c8:	6823      	ldr	r3, [r4, #0]
 80097ca:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 80097cc:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80097d0:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
}
 80097d4:	b002      	add	sp, #8
 80097d6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 80097d8:	2002      	movs	r0, #2
}
 80097da:	4770      	bx	lr

080097dc <HAL_ETH_ConfigMAC>:
{
 80097dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(heth);
 80097de:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	f000 8242 	beq.w	8009c6c <HAL_ETH_ConfigMAC+0x490>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80097e8:	6883      	ldr	r3, [r0, #8]
 80097ea:	460c      	mov	r4, r1
  heth->State= HAL_ETH_STATE_BUSY;
 80097ec:	2202      	movs	r2, #2
  __HAL_LOCK(heth);
 80097ee:	2101      	movs	r1, #1
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80097f0:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 80097f4:	4605      	mov	r5, r0
  __HAL_LOCK(heth);
 80097f6:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  heth->State= HAL_ETH_STATE_BUSY;
 80097fa:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 80097fe:	f040 8207 	bne.w	8009c10 <HAL_ETH_ConfigMAC+0x434>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8009802:	68eb      	ldr	r3, [r5, #12]
 8009804:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8009808:	f040 8114 	bne.w	8009a34 <HAL_ETH_ConfigMAC+0x258>
  if (macconf != NULL)
 800980c:	2c00      	cmp	r4, #0
 800980e:	f000 8119 	beq.w	8009a44 <HAL_ETH_ConfigMAC+0x268>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8009812:	6823      	ldr	r3, [r4, #0]
 8009814:	f433 0300 	bics.w	r3, r3, #8388608	; 0x800000
 8009818:	f040 8139 	bne.w	8009a8e <HAL_ETH_ConfigMAC+0x2b2>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 800981c:	6863      	ldr	r3, [r4, #4]
 800981e:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8009822:	f040 816b 	bne.w	8009afc <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8009826:	68a3      	ldr	r3, [r4, #8]
 8009828:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 800982c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009830:	d002      	beq.n	8009838 <HAL_ETH_ConfigMAC+0x5c>
 8009832:	2b00      	cmp	r3, #0
 8009834:	f040 821c 	bne.w	8009c70 <HAL_ETH_ConfigMAC+0x494>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8009838:	68e3      	ldr	r3, [r4, #12]
 800983a:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800983e:	f040 8152 	bne.w	8009ae6 <HAL_ETH_ConfigMAC+0x30a>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8009842:	6923      	ldr	r3, [r4, #16]
 8009844:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8009848:	f040 8142 	bne.w	8009ad0 <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 800984c:	6963      	ldr	r3, [r4, #20]
 800984e:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8009852:	f040 8132 	bne.w	8009aba <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8009856:	69a3      	ldr	r3, [r4, #24]
 8009858:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800985c:	f040 8122 	bne.w	8009aa4 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8009860:	69e3      	ldr	r3, [r4, #28]
 8009862:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8009866:	f040 81a3 	bne.w	8009bb0 <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 800986a:	6a23      	ldr	r3, [r4, #32]
 800986c:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009870:	f040 818e 	bne.w	8009b90 <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8009874:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009876:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 800987a:	f040 8193 	bne.w	8009ba4 <HAL_ETH_ConfigMAC+0x3c8>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 800987e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009880:	f033 0310 	bics.w	r3, r3, #16
 8009884:	f040 8179 	bne.w	8009b7a <HAL_ETH_ConfigMAC+0x39e>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8009888:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800988a:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 800988e:	f040 819a 	bne.w	8009bc6 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8009892:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009894:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8009898:	d003      	beq.n	80098a2 <HAL_ETH_ConfigMAC+0xc6>
 800989a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800989e:	f040 81d3 	bne.w	8009c48 <HAL_ETH_ConfigMAC+0x46c>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 80098a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098a4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80098a8:	2a40      	cmp	r2, #64	; 0x40
 80098aa:	d002      	beq.n	80098b2 <HAL_ETH_ConfigMAC+0xd6>
 80098ac:	2b80      	cmp	r3, #128	; 0x80
 80098ae:	f040 81b5 	bne.w	8009c1c <HAL_ETH_ConfigMAC+0x440>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 80098b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80098b4:	f033 0320 	bics.w	r3, r3, #32
 80098b8:	f040 80de 	bne.w	8009a78 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 80098bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80098be:	f033 0308 	bics.w	r3, r3, #8
 80098c2:	f040 80cf 	bne.w	8009a64 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 80098c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	f200 80a5 	bhi.w	8009a18 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 80098ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80098d0:	f240 4204 	movw	r2, #1028	; 0x404
 80098d4:	4293      	cmp	r3, r2
 80098d6:	bf18      	it	ne
 80098d8:	2b10      	cmpne	r3, #16
 80098da:	d003      	beq.n	80098e4 <HAL_ETH_ConfigMAC+0x108>
 80098dc:	f033 0304 	bics.w	r3, r3, #4
 80098e0:	f040 81be 	bne.w	8009c60 <HAL_ETH_ConfigMAC+0x484>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 80098e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80098e6:	f033 0202 	bics.w	r2, r3, #2
 80098ea:	d004      	beq.n	80098f6 <HAL_ETH_ConfigMAC+0x11a>
 80098ec:	f240 4202 	movw	r2, #1026	; 0x402
 80098f0:	4293      	cmp	r3, r2
 80098f2:	f040 819e 	bne.w	8009c32 <HAL_ETH_ConfigMAC+0x456>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 80098f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80098f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098fc:	f080 816e 	bcs.w	8009bdc <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8009900:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009902:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009906:	f040 8173 	bne.w	8009bf0 <HAL_ETH_ConfigMAC+0x414>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 800990a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800990c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8009910:	f040 8178 	bne.w	8009c04 <HAL_ETH_ConfigMAC+0x428>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8009914:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8009916:	f033 0308 	bics.w	r3, r3, #8
 800991a:	f040 8123 	bne.w	8009b64 <HAL_ETH_ConfigMAC+0x388>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 800991e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009920:	f033 0304 	bics.w	r3, r3, #4
 8009924:	f040 8113 	bne.w	8009b4e <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8009928:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800992a:	f033 0302 	bics.w	r3, r3, #2
 800992e:	f040 8103 	bne.w	8009b38 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8009932:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8009934:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8009938:	f040 80f3 	bne.w	8009b22 <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 800993c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800993e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009942:	f080 80e8 	bcs.w	8009b16 <HAL_ETH_ConfigMAC+0x33a>
                         macconf->BackOffLimit | 
 8009946:	6823      	ldr	r3, [r4, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009948:	2001      	movs	r0, #1
                         macconf->BackOffLimit | 
 800994a:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 800994e:	430b      	orrs	r3, r1
 8009950:	e9d4 6103 	ldrd	r6, r1, [r4, #12]
 8009954:	4313      	orrs	r3, r2
 8009956:	6962      	ldr	r2, [r4, #20]
 8009958:	4333      	orrs	r3, r6
 800995a:	69a6      	ldr	r6, [r4, #24]
 800995c:	430b      	orrs	r3, r1
 800995e:	69e1      	ldr	r1, [r4, #28]
 8009960:	4313      	orrs	r3, r2
 8009962:	6a22      	ldr	r2, [r4, #32]
 8009964:	4333      	orrs	r3, r6
 8009966:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009968:	430b      	orrs	r3, r1
 800996a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800996c:	4313      	orrs	r3, r2
 800996e:	68aa      	ldr	r2, [r5, #8]
 8009970:	4333      	orrs	r3, r6
    tmpreg = (heth->Instance)->MACCR;
 8009972:	682e      	ldr	r6, [r5, #0]
                         macconf->BackOffLimit | 
 8009974:	430b      	orrs	r3, r1
    tmpreg = (heth->Instance)->MACCR;
 8009976:	6837      	ldr	r7, [r6, #0]
                         macconf->BackOffLimit | 
 8009978:	68e9      	ldr	r1, [r5, #12]
 800997a:	4313      	orrs	r3, r2
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800997c:	4abf      	ldr	r2, [pc, #764]	; (8009c7c <HAL_ETH_ConfigMAC+0x4a0>)
                         macconf->BackOffLimit | 
 800997e:	430b      	orrs	r3, r1
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8009980:	403a      	ands	r2, r7
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8009982:	f64f 7741 	movw	r7, #65345	; 0xff41
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8009986:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8009988:	6033      	str	r3, [r6, #0]
    tmpreg = (heth->Instance)->MACCR;
 800998a:	6836      	ldr	r6, [r6, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800998c:	f7fd fa5c 	bl	8006e48 <HAL_Delay>
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8009990:	6b21      	ldr	r1, [r4, #48]	; 0x30
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8009992:	2001      	movs	r0, #1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8009994:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    (heth->Instance)->MACCR = tmpreg; 
 8009996:	682a      	ldr	r2, [r5, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8009998:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 800999a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    (heth->Instance)->MACCR = tmpreg; 
 800999c:	6016      	str	r6, [r2, #0]
                                          macconf->SourceAddrFilter |
 800999e:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 80099a0:	e9d4 160e 	ldrd	r1, r6, [r4, #56]	; 0x38
                                          macconf->PassControlFrames |
 80099a4:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 80099a6:	6c21      	ldr	r1, [r4, #64]	; 0x40
                                          macconf->BroadcastFramesReception | 
 80099a8:	4333      	orrs	r3, r6
                                          macconf->PromiscuousMode |
 80099aa:	6c66      	ldr	r6, [r4, #68]	; 0x44
                                          macconf->DestinationAddrFilter |
 80099ac:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 80099ae:	6ca1      	ldr	r1, [r4, #72]	; 0x48
                                          macconf->PromiscuousMode |
 80099b0:	4333      	orrs	r3, r6
                                          macconf->MulticastFramesFilter |
 80099b2:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80099b4:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 80099b6:	6856      	ldr	r6, [r2, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80099b8:	f7fd fa46 	bl	8006e48 <HAL_Delay>
                          macconf->ReceiveFlowControl |
 80099bc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80099be:	6da3      	ldr	r3, [r4, #88]	; 0x58
     (heth->Instance)->MACFFR = tmpreg;
 80099c0:	682a      	ldr	r2, [r5, #0]
                          macconf->ReceiveFlowControl |
 80099c2:	430b      	orrs	r3, r1
 80099c4:	6e21      	ldr	r1, [r4, #96]	; 0x60
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80099c6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
                          macconf->ReceiveFlowControl |
 80099c8:	430b      	orrs	r3, r1
 80099ca:	6e61      	ldr	r1, [r4, #100]	; 0x64
     (heth->Instance)->MACFFR = tmpreg;
 80099cc:	6056      	str	r6, [r2, #4]
                          macconf->ReceiveFlowControl |
 80099ce:	430b      	orrs	r3, r1
 80099d0:	6ea6      	ldr	r6, [r4, #104]	; 0x68
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80099d2:	6d21      	ldr	r1, [r4, #80]	; 0x50
                          macconf->ReceiveFlowControl |
 80099d4:	4333      	orrs	r3, r6
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80099d6:	6090      	str	r0, [r2, #8]
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80099d8:	6d66      	ldr	r6, [r4, #84]	; 0x54
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80099da:	2001      	movs	r0, #1
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80099dc:	60d1      	str	r1, [r2, #12]
     tmpreg = (heth->Instance)->MACFCR;
 80099de:	6991      	ldr	r1, [r2, #24]
                          macconf->ReceiveFlowControl |
 80099e0:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 80099e4:	4039      	ands	r1, r7
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 80099e6:	430b      	orrs	r3, r1
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 80099e8:	6193      	str	r3, [r2, #24]
     tmpreg = (heth->Instance)->MACFCR;
 80099ea:	6996      	ldr	r6, [r2, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80099ec:	f7fd fa2c 	bl	8006e48 <HAL_Delay>
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80099f0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
      HAL_Delay(ETH_REG_WRITE_DELAY);
 80099f2:	2001      	movs	r0, #1
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80099f4:	6f21      	ldr	r1, [r4, #112]	; 0x70
     (heth->Instance)->MACFCR = tmpreg;
 80099f6:	682b      	ldr	r3, [r5, #0]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80099f8:	430a      	orrs	r2, r1
     (heth->Instance)->MACFCR = tmpreg;
 80099fa:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80099fc:	61da      	str	r2, [r3, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 80099fe:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8009a00:	f7fd fa22 	bl	8006e48 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8009a04:	682b      	ldr	r3, [r5, #0]
 8009a06:	61dc      	str	r4, [r3, #28]
  __HAL_UNLOCK(heth);
 8009a08:	2300      	movs	r3, #0
  heth->State= HAL_ETH_STATE_READY;
 8009a0a:	2201      	movs	r2, #1
  return HAL_OK;  
 8009a0c:	4618      	mov	r0, r3
  heth->State= HAL_ETH_STATE_READY;
 8009a0e:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8009a12:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
}
 8009a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8009a18:	f240 6123 	movw	r1, #1571	; 0x623
 8009a1c:	4898      	ldr	r0, [pc, #608]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009a1e:	f7fa f9fb 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8009a22:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8009a24:	f240 4204 	movw	r2, #1028	; 0x404
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	bf18      	it	ne
 8009a2c:	2b10      	cmpne	r3, #16
 8009a2e:	f47f af55 	bne.w	80098dc <HAL_ETH_ConfigMAC+0x100>
 8009a32:	e757      	b.n	80098e4 <HAL_ETH_ConfigMAC+0x108>
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
 8009a34:	f240 610e 	movw	r1, #1550	; 0x60e
 8009a38:	4891      	ldr	r0, [pc, #580]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009a3a:	f7fa f9ed 	bl	8003e18 <assert_failed>
  if (macconf != NULL)
 8009a3e:	2c00      	cmp	r4, #0
 8009a40:	f47f aee7 	bne.w	8009812 <HAL_ETH_ConfigMAC+0x36>
    tmpreg = (heth->Instance)->MACCR;
 8009a44:	682a      	ldr	r2, [r5, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009a46:	2001      	movs	r0, #1
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8009a48:	68ec      	ldr	r4, [r5, #12]
    tmpreg = (heth->Instance)->MACCR;
 8009a4a:	6811      	ldr	r1, [r2, #0]
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8009a4c:	68ab      	ldr	r3, [r5, #8]
    tmpreg &= ~((uint32_t)0x00004800);
 8009a4e:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8009a52:	4323      	orrs	r3, r4
 8009a54:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8009a56:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 8009a58:	6814      	ldr	r4, [r2, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8009a5a:	f7fd f9f5 	bl	8006e48 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8009a5e:	682b      	ldr	r3, [r5, #0]
 8009a60:	601c      	str	r4, [r3, #0]
 8009a62:	e7d1      	b.n	8009a08 <HAL_ETH_ConfigMAC+0x22c>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8009a64:	f240 6122 	movw	r1, #1570	; 0x622
 8009a68:	4885      	ldr	r0, [pc, #532]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009a6a:	f7fa f9d5 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_PROMISCUOUS_MODE(macconf->PromiscuousMode));
 8009a6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	f67f af2c 	bls.w	80098ce <HAL_ETH_ConfigMAC+0xf2>
 8009a76:	e7cf      	b.n	8009a18 <HAL_ETH_ConfigMAC+0x23c>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8009a78:	f240 6121 	movw	r1, #1569	; 0x621
 8009a7c:	4880      	ldr	r0, [pc, #512]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009a7e:	f7fa f9cb 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_DESTINATION_ADDR_FILTER(macconf->DestinationAddrFilter));
 8009a82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009a84:	f033 0308 	bics.w	r3, r3, #8
 8009a88:	f43f af1d 	beq.w	80098c6 <HAL_ETH_ConfigMAC+0xea>
 8009a8c:	e7ea      	b.n	8009a64 <HAL_ETH_ConfigMAC+0x288>
    assert_param(IS_ETH_WATCHDOG(macconf->Watchdog));
 8009a8e:	f240 6113 	movw	r1, #1555	; 0x613
 8009a92:	487b      	ldr	r0, [pc, #492]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009a94:	f7fa f9c0 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8009a98:	6863      	ldr	r3, [r4, #4]
 8009a9a:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8009a9e:	f43f aec2 	beq.w	8009826 <HAL_ETH_ConfigMAC+0x4a>
 8009aa2:	e02b      	b.n	8009afc <HAL_ETH_ConfigMAC+0x320>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8009aa4:	f240 6119 	movw	r1, #1561	; 0x619
 8009aa8:	4875      	ldr	r0, [pc, #468]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009aaa:	f7fa f9b5 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8009aae:	69e3      	ldr	r3, [r4, #28]
 8009ab0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8009ab4:	f43f aed9 	beq.w	800986a <HAL_ETH_ConfigMAC+0x8e>
 8009ab8:	e07a      	b.n	8009bb0 <HAL_ETH_ConfigMAC+0x3d4>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8009aba:	f44f 61c3 	mov.w	r1, #1560	; 0x618
 8009abe:	4870      	ldr	r0, [pc, #448]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009ac0:	f7fa f9aa 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_CHECKSUM_OFFLOAD(macconf->ChecksumOffload));
 8009ac4:	69a3      	ldr	r3, [r4, #24]
 8009ac6:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8009aca:	f43f aec9 	beq.w	8009860 <HAL_ETH_ConfigMAC+0x84>
 8009ace:	e7e9      	b.n	8009aa4 <HAL_ETH_ConfigMAC+0x2c8>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8009ad0:	f240 6117 	movw	r1, #1559	; 0x617
 8009ad4:	486a      	ldr	r0, [pc, #424]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009ad6:	f7fa f99f 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_LOOPBACK_MODE(macconf->LoopbackMode));
 8009ada:	6963      	ldr	r3, [r4, #20]
 8009adc:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8009ae0:	f43f aeb9 	beq.w	8009856 <HAL_ETH_ConfigMAC+0x7a>
 8009ae4:	e7e9      	b.n	8009aba <HAL_ETH_ConfigMAC+0x2de>
    assert_param(IS_ETH_CARRIER_SENSE(macconf->CarrierSense));
 8009ae6:	f240 6116 	movw	r1, #1558	; 0x616
 8009aea:	4865      	ldr	r0, [pc, #404]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009aec:	f7fa f994 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_RECEIVE_OWN(macconf->ReceiveOwn));
 8009af0:	6923      	ldr	r3, [r4, #16]
 8009af2:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8009af6:	f43f aea9 	beq.w	800984c <HAL_ETH_ConfigMAC+0x70>
 8009afa:	e7e9      	b.n	8009ad0 <HAL_ETH_ConfigMAC+0x2f4>
    assert_param(IS_ETH_JABBER(macconf->Jabber));
 8009afc:	f240 6114 	movw	r1, #1556	; 0x614
 8009b00:	485f      	ldr	r0, [pc, #380]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b02:	f7fa f989 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8009b06:	68a3      	ldr	r3, [r4, #8]
 8009b08:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8009b0c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009b10:	f47f ae8f 	bne.w	8009832 <HAL_ETH_ConfigMAC+0x56>
 8009b14:	e690      	b.n	8009838 <HAL_ETH_ConfigMAC+0x5c>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 8009b16:	f240 612d 	movw	r1, #1581	; 0x62d
 8009b1a:	4859      	ldr	r0, [pc, #356]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b1c:	f7fa f97c 	bl	8003e18 <assert_failed>
 8009b20:	e711      	b.n	8009946 <HAL_ETH_ConfigMAC+0x16a>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8009b22:	f240 612c 	movw	r1, #1580	; 0x62c
 8009b26:	4856      	ldr	r0, [pc, #344]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b28:	f7fa f976 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
 8009b2c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b32:	f4ff af08 	bcc.w	8009946 <HAL_ETH_ConfigMAC+0x16a>
 8009b36:	e7ee      	b.n	8009b16 <HAL_ETH_ConfigMAC+0x33a>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8009b38:	f240 612b 	movw	r1, #1579	; 0x62b
 8009b3c:	4850      	ldr	r0, [pc, #320]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b3e:	f7fa f96b 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
 8009b42:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8009b44:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8009b48:	f43f aef8 	beq.w	800993c <HAL_ETH_ConfigMAC+0x160>
 8009b4c:	e7e9      	b.n	8009b22 <HAL_ETH_ConfigMAC+0x346>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8009b4e:	f240 612a 	movw	r1, #1578	; 0x62a
 8009b52:	484b      	ldr	r0, [pc, #300]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b54:	f7fa f960 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_TRANSMIT_FLOWCONTROL(macconf->TransmitFlowControl));
 8009b58:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8009b5a:	f033 0302 	bics.w	r3, r3, #2
 8009b5e:	f43f aee8 	beq.w	8009932 <HAL_ETH_ConfigMAC+0x156>
 8009b62:	e7e9      	b.n	8009b38 <HAL_ETH_ConfigMAC+0x35c>
    assert_param(IS_ETH_UNICAST_PAUSE_FRAME_DETECT(macconf->UnicastPauseFrameDetect));
 8009b64:	f240 6129 	movw	r1, #1577	; 0x629
 8009b68:	4845      	ldr	r0, [pc, #276]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b6a:	f7fa f955 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_RECEIVE_FLOWCONTROL(macconf->ReceiveFlowControl));
 8009b6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b70:	f033 0304 	bics.w	r3, r3, #4
 8009b74:	f43f aed8 	beq.w	8009928 <HAL_ETH_ConfigMAC+0x14c>
 8009b78:	e7e9      	b.n	8009b4e <HAL_ETH_ConfigMAC+0x372>
    assert_param(IS_ETH_DEFERRAL_CHECK(macconf->DeferralCheck));
 8009b7a:	f240 611d 	movw	r1, #1565	; 0x61d
 8009b7e:	4840      	ldr	r0, [pc, #256]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b80:	f7fa f94a 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8009b84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009b86:	f033 4300 	bics.w	r3, r3, #2147483648	; 0x80000000
 8009b8a:	f43f ae82 	beq.w	8009892 <HAL_ETH_ConfigMAC+0xb6>
 8009b8e:	e01a      	b.n	8009bc6 <HAL_ETH_ConfigMAC+0x3ea>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8009b90:	f240 611b 	movw	r1, #1563	; 0x61b
 8009b94:	483a      	ldr	r0, [pc, #232]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009b96:	f7fa f93f 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_BACKOFF_LIMIT(macconf->BackOffLimit));
 8009b9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b9c:	f033 0360 	bics.w	r3, r3, #96	; 0x60
 8009ba0:	f43f ae6d 	beq.w	800987e <HAL_ETH_ConfigMAC+0xa2>
 8009ba4:	f240 611c 	movw	r1, #1564	; 0x61c
 8009ba8:	4835      	ldr	r0, [pc, #212]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009baa:	f7fa f935 	bl	8003e18 <assert_failed>
 8009bae:	e666      	b.n	800987e <HAL_ETH_ConfigMAC+0xa2>
    assert_param(IS_ETH_RETRY_TRANSMISSION(macconf->RetryTransmission));
 8009bb0:	f240 611a 	movw	r1, #1562	; 0x61a
 8009bb4:	4832      	ldr	r0, [pc, #200]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009bb6:	f7fa f92f 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_AUTOMATIC_PADCRC_STRIP(macconf->AutomaticPadCRCStrip));
 8009bba:	6a23      	ldr	r3, [r4, #32]
 8009bbc:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009bc0:	f43f ae58 	beq.w	8009874 <HAL_ETH_ConfigMAC+0x98>
 8009bc4:	e7e4      	b.n	8009b90 <HAL_ETH_ConfigMAC+0x3b4>
    assert_param(IS_ETH_RECEIVE_ALL(macconf->ReceiveAll));
 8009bc6:	f240 611e 	movw	r1, #1566	; 0x61e
 8009bca:	482d      	ldr	r0, [pc, #180]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009bcc:	f7fa f924 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8009bd0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009bd2:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8009bd6:	f47f ae60 	bne.w	800989a <HAL_ETH_ConfigMAC+0xbe>
 8009bda:	e662      	b.n	80098a2 <HAL_ETH_ConfigMAC+0xc6>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8009bdc:	f240 6126 	movw	r1, #1574	; 0x626
 8009be0:	4827      	ldr	r0, [pc, #156]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009be2:	f7fa f919 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_ZEROQUANTA_PAUSE(macconf->ZeroQuantaPause));
 8009be6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009be8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8009bec:	f43f ae8d 	beq.w	800990a <HAL_ETH_ConfigMAC+0x12e>
 8009bf0:	f240 6127 	movw	r1, #1575	; 0x627
 8009bf4:	4822      	ldr	r0, [pc, #136]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009bf6:	f7fa f90f 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_PAUSE_LOW_THRESHOLD(macconf->PauseLowThreshold));
 8009bfa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8009bfc:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8009c00:	f43f ae88 	beq.w	8009914 <HAL_ETH_ConfigMAC+0x138>
 8009c04:	f44f 61c5 	mov.w	r1, #1576	; 0x628
 8009c08:	481d      	ldr	r0, [pc, #116]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c0a:	f7fa f905 	bl	8003e18 <assert_failed>
 8009c0e:	e681      	b.n	8009914 <HAL_ETH_ConfigMAC+0x138>
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
 8009c10:	f240 610d 	movw	r1, #1549	; 0x60d
 8009c14:	481a      	ldr	r0, [pc, #104]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c16:	f7fa f8ff 	bl	8003e18 <assert_failed>
 8009c1a:	e5f2      	b.n	8009802 <HAL_ETH_ConfigMAC+0x26>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 8009c1c:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8009c20:	4817      	ldr	r0, [pc, #92]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c22:	f7fa f8f9 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_BROADCAST_FRAMES_RECEPTION(macconf->BroadcastFramesReception));
 8009c26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009c28:	f033 0320 	bics.w	r3, r3, #32
 8009c2c:	f43f ae46 	beq.w	80098bc <HAL_ETH_ConfigMAC+0xe0>
 8009c30:	e722      	b.n	8009a78 <HAL_ETH_ConfigMAC+0x29c>
    assert_param(IS_ETH_UNICAST_FRAMES_FILTER(macconf->UnicastFramesFilter));
 8009c32:	f240 6125 	movw	r1, #1573	; 0x625
 8009c36:	4812      	ldr	r0, [pc, #72]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c38:	f7fa f8ee 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_PAUSE_TIME(macconf->PauseTime));
 8009c3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c42:	f4ff ae5d 	bcc.w	8009900 <HAL_ETH_ConfigMAC+0x124>
 8009c46:	e7c9      	b.n	8009bdc <HAL_ETH_ConfigMAC+0x400>
    assert_param(IS_ETH_SOURCE_ADDR_FILTER(macconf->SourceAddrFilter));
 8009c48:	f240 611f 	movw	r1, #1567	; 0x61f
 8009c4c:	480c      	ldr	r0, [pc, #48]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c4e:	f7fa f8e3 	bl	8003e18 <assert_failed>
    assert_param(IS_ETH_CONTROL_FRAMES(macconf->PassControlFrames));
 8009c52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c54:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009c58:	2a40      	cmp	r2, #64	; 0x40
 8009c5a:	f47f ae27 	bne.w	80098ac <HAL_ETH_ConfigMAC+0xd0>
 8009c5e:	e628      	b.n	80098b2 <HAL_ETH_ConfigMAC+0xd6>
    assert_param(IS_ETH_MULTICAST_FRAMES_FILTER(macconf->MulticastFramesFilter));
 8009c60:	f240 6124 	movw	r1, #1572	; 0x624
 8009c64:	4806      	ldr	r0, [pc, #24]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c66:	f7fa f8d7 	bl	8003e18 <assert_failed>
 8009c6a:	e63b      	b.n	80098e4 <HAL_ETH_ConfigMAC+0x108>
  __HAL_LOCK(heth);
 8009c6c:	2002      	movs	r0, #2
}
 8009c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ETH_INTER_FRAME_GAP(macconf->InterFrameGap));
 8009c70:	f240 6115 	movw	r1, #1557	; 0x615
 8009c74:	4802      	ldr	r0, [pc, #8]	; (8009c80 <HAL_ETH_ConfigMAC+0x4a4>)
 8009c76:	f7fa f8cf 	bl	8003e18 <assert_failed>
 8009c7a:	e5dd      	b.n	8009838 <HAL_ETH_ConfigMAC+0x5c>
 8009c7c:	ff20810f 	.word	0xff20810f
 8009c80:	08029bb8 	.word	0x08029bb8

08009c84 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009c84:	4bc0      	ldr	r3, [pc, #768]	; (8009f88 <HAL_GPIO_Init+0x304>)
 8009c86:	4ac1      	ldr	r2, [pc, #772]	; (8009f8c <HAL_GPIO_Init+0x308>)
 8009c88:	4290      	cmp	r0, r2
 8009c8a:	bf18      	it	ne
 8009c8c:	4298      	cmpne	r0, r3
{
 8009c8e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009c92:	bf18      	it	ne
 8009c94:	2301      	movne	r3, #1
{
 8009c96:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009c98:	bf08      	it	eq
 8009c9a:	2300      	moveq	r3, #0
{
 8009c9c:	4606      	mov	r6, r0
 8009c9e:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009ca0:	9301      	str	r3, [sp, #4]
 8009ca2:	d026      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009ca4:	4bba      	ldr	r3, [pc, #744]	; (8009f90 <HAL_GPIO_Init+0x30c>)
 8009ca6:	4298      	cmp	r0, r3
 8009ca8:	d023      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009caa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cae:	4298      	cmp	r0, r3
 8009cb0:	d01f      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cb6:	4298      	cmp	r0, r3
 8009cb8:	d01b      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009cba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cbe:	4298      	cmp	r0, r3
 8009cc0:	d017      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009cc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cc6:	4298      	cmp	r0, r3
 8009cc8:	d013      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009cca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009cce:	4298      	cmp	r0, r3
 8009cd0:	d00f      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009cd2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8009cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cda:	4290      	cmp	r0, r2
 8009cdc:	bf18      	it	ne
 8009cde:	4298      	cmpne	r0, r3
 8009ce0:	d007      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009ce2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ce6:	4298      	cmp	r0, r3
 8009ce8:	d003      	beq.n	8009cf2 <HAL_GPIO_Init+0x6e>
 8009cea:	21aa      	movs	r1, #170	; 0xaa
 8009cec:	48a9      	ldr	r0, [pc, #676]	; (8009f94 <HAL_GPIO_Init+0x310>)
 8009cee:	f7fa f893 	bl	8003e18 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8009cf2:	883b      	ldrh	r3, [r7, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f000 811a 	beq.w	8009f2e <HAL_GPIO_Init+0x2aa>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8009cfa:	687a      	ldr	r2, [r7, #4]
 8009cfc:	f5b2 1f04 	cmp.w	r2, #2162688	; 0x210000
 8009d00:	bf18      	it	ne
 8009d02:	2a03      	cmpne	r2, #3
 8009d04:	f1a2 0011 	sub.w	r0, r2, #17
 8009d08:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8009d0c:	bf8c      	ite	hi
 8009d0e:	2301      	movhi	r3, #1
 8009d10:	2300      	movls	r3, #0
 8009d12:	f5b2 1f08 	cmp.w	r2, #2228224	; 0x220000
 8009d16:	bf0c      	ite	eq
 8009d18:	2300      	moveq	r3, #0
 8009d1a:	f003 0301 	andne.w	r3, r3, #1
 8009d1e:	2801      	cmp	r0, #1
 8009d20:	bf94      	ite	ls
 8009d22:	2300      	movls	r3, #0
 8009d24:	f003 0301 	andhi.w	r3, r3, #1
 8009d28:	f5b1 1f88 	cmp.w	r1, #1114112	; 0x110000
 8009d2c:	bf0c      	ite	eq
 8009d2e:	2300      	moveq	r3, #0
 8009d30:	f003 0301 	andne.w	r3, r3, #1
 8009d34:	b11b      	cbz	r3, 8009d3e <HAL_GPIO_Init+0xba>
 8009d36:	f5b1 1f90 	cmp.w	r1, #1179648	; 0x120000
 8009d3a:	f040 8120 	bne.w	8009f7e <HAL_GPIO_Init+0x2fa>
{
 8009d3e:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009d40:	f8df b278 	ldr.w	fp, [pc, #632]	; 8009fbc <HAL_GPIO_Init+0x338>
 8009d44:	e003      	b.n	8009d4e <HAL_GPIO_Init+0xca>
  for(position = 0; position < GPIO_NUMBER; position++)
 8009d46:	3501      	adds	r5, #1
 8009d48:	2d10      	cmp	r5, #16
 8009d4a:	f000 80b4 	beq.w	8009eb6 <HAL_GPIO_Init+0x232>
    ioposition = ((uint32_t)0x01) << position;
 8009d4e:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009d50:	683b      	ldr	r3, [r7, #0]
    ioposition = ((uint32_t)0x01) << position;
 8009d52:	40ac      	lsls	r4, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009d54:	ea04 0903 	and.w	r9, r4, r3
    if(iocurrent == ioposition)
 8009d58:	ea34 0303 	bics.w	r3, r4, r3
 8009d5c:	d1f3      	bne.n	8009d46 <HAL_GPIO_Init+0xc2>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	f002 0303 	and.w	r3, r2, #3
 8009d64:	1e59      	subs	r1, r3, #1
 8009d66:	2901      	cmp	r1, #1
 8009d68:	f240 80a8 	bls.w	8009ebc <HAL_GPIO_Init+0x238>
 8009d6c:	ea4f 0a45 	mov.w	sl, r5, lsl #1
 8009d70:	f04f 0803 	mov.w	r8, #3
 8009d74:	fa08 f80a 	lsl.w	r8, r8, sl
 8009d78:	ea6f 0808 	mvn.w	r8, r8
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d024      	beq.n	8009dca <HAL_GPIO_Init+0x146>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8009d80:	68b9      	ldr	r1, [r7, #8]
 8009d82:	2902      	cmp	r1, #2
 8009d84:	f200 80b7 	bhi.w	8009ef6 <HAL_GPIO_Init+0x272>
        temp = GPIOx->PUPDR;
 8009d88:	68f0      	ldr	r0, [r6, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8009d8a:	fa01 f10a 	lsl.w	r1, r1, sl
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009d8e:	2b02      	cmp	r3, #2
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8009d90:	ea00 0008 	and.w	r0, r0, r8
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8009d94:	ea41 0100 	orr.w	r1, r1, r0
        GPIOx->PUPDR = temp;
 8009d98:	60f1      	str	r1, [r6, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009d9a:	d116      	bne.n	8009dca <HAL_GPIO_Init+0x146>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8009d9c:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8009da0:	f1be 0f0f 	cmp.w	lr, #15
 8009da4:	f200 80c8 	bhi.w	8009f38 <HAL_GPIO_Init+0x2b4>
        temp = GPIOx->AFR[position >> 3];
 8009da8:	08e8      	lsrs	r0, r5, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009daa:	f005 0107 	and.w	r1, r5, #7
 8009dae:	f04f 0c0f 	mov.w	ip, #15
 8009db2:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8009db6:	0089      	lsls	r1, r1, #2
        temp = GPIOx->AFR[position >> 3];
 8009db8:	6a04      	ldr	r4, [r0, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009dba:	fa0c fc01 	lsl.w	ip, ip, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009dbe:	fa0e f101 	lsl.w	r1, lr, r1
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009dc2:	ea24 040c 	bic.w	r4, r4, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009dc6:	4321      	orrs	r1, r4
        GPIOx->AFR[position >> 3] = temp;
 8009dc8:	6201      	str	r1, [r0, #32]
      temp = GPIOx->MODER;
 8009dca:	6831      	ldr	r1, [r6, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009dcc:	fa03 f30a 	lsl.w	r3, r3, sl
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009dd0:	f412 3f40 	tst.w	r2, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009dd4:	ea01 0808 	and.w	r8, r1, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009dd8:	ea43 0308 	orr.w	r3, r3, r8
      GPIOx->MODER = temp;
 8009ddc:	6033      	str	r3, [r6, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009dde:	d0b2      	beq.n	8009d46 <HAL_GPIO_Init+0xc2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009de0:	f8db 0044 	ldr.w	r0, [fp, #68]	; 0x44
 8009de4:	f025 0c03 	bic.w	ip, r5, #3
 8009de8:	4c6b      	ldr	r4, [pc, #428]	; (8009f98 <HAL_GPIO_Init+0x314>)

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009dea:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009dee:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009df2:	210f      	movs	r1, #15
 8009df4:	4464      	add	r4, ip
 8009df6:	009b      	lsls	r3, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009df8:	f8cb 0044 	str.w	r0, [fp, #68]	; 0x44
 8009dfc:	f8db 0044 	ldr.w	r0, [fp, #68]	; 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009e00:	4099      	lsls	r1, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8009e02:	f8df c188 	ldr.w	ip, [pc, #392]	; 8009f8c <HAL_GPIO_Init+0x308>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e06:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8009e0a:	4566      	cmp	r6, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009e0c:	9003      	str	r0, [sp, #12]
 8009e0e:	9803      	ldr	r0, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8009e10:	68a0      	ldr	r0, [r4, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009e12:	ea20 0101 	bic.w	r1, r0, r1
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8009e16:	d025      	beq.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009e18:	9801      	ldr	r0, [sp, #4]
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d07d      	beq.n	8009f1a <HAL_GPIO_Init+0x296>
 8009e1e:	485c      	ldr	r0, [pc, #368]	; (8009f90 <HAL_GPIO_Init+0x30c>)
 8009e20:	4286      	cmp	r6, r0
 8009e22:	d07f      	beq.n	8009f24 <HAL_GPIO_Init+0x2a0>
 8009e24:	485d      	ldr	r0, [pc, #372]	; (8009f9c <HAL_GPIO_Init+0x318>)
 8009e26:	4286      	cmp	r6, r0
 8009e28:	f000 8090 	beq.w	8009f4c <HAL_GPIO_Init+0x2c8>
 8009e2c:	485c      	ldr	r0, [pc, #368]	; (8009fa0 <HAL_GPIO_Init+0x31c>)
 8009e2e:	4286      	cmp	r6, r0
 8009e30:	f000 8091 	beq.w	8009f56 <HAL_GPIO_Init+0x2d2>
 8009e34:	485b      	ldr	r0, [pc, #364]	; (8009fa4 <HAL_GPIO_Init+0x320>)
 8009e36:	4286      	cmp	r6, r0
 8009e38:	f000 8097 	beq.w	8009f6a <HAL_GPIO_Init+0x2e6>
 8009e3c:	485a      	ldr	r0, [pc, #360]	; (8009fa8 <HAL_GPIO_Init+0x324>)
 8009e3e:	4286      	cmp	r6, r0
 8009e40:	f000 8098 	beq.w	8009f74 <HAL_GPIO_Init+0x2f0>
 8009e44:	4859      	ldr	r0, [pc, #356]	; (8009fac <HAL_GPIO_Init+0x328>)
 8009e46:	4286      	cmp	r6, r0
 8009e48:	f000 808a 	beq.w	8009f60 <HAL_GPIO_Init+0x2dc>
 8009e4c:	4858      	ldr	r0, [pc, #352]	; (8009fb0 <HAL_GPIO_Init+0x32c>)
 8009e4e:	4286      	cmp	r6, r0
 8009e50:	f000 80b6 	beq.w	8009fc0 <HAL_GPIO_Init+0x33c>
 8009e54:	4857      	ldr	r0, [pc, #348]	; (8009fb4 <HAL_GPIO_Init+0x330>)
 8009e56:	4286      	cmp	r6, r0
 8009e58:	bf0c      	ite	eq
 8009e5a:	2009      	moveq	r0, #9
 8009e5c:	200a      	movne	r0, #10
 8009e5e:	fa00 f303 	lsl.w	r3, r0, r3
 8009e62:	4319      	orrs	r1, r3
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009e64:	4b54      	ldr	r3, [pc, #336]	; (8009fb8 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009e66:	ea6f 0009 	mvn.w	r0, r9
        SYSCFG->EXTICR[position >> 2] = temp;
 8009e6a:	60a1      	str	r1, [r4, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8009e6c:	02d4      	lsls	r4, r2, #11
        temp = EXTI->RTSR;
 8009e6e:	6899      	ldr	r1, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8009e70:	f105 0501 	add.w	r5, r5, #1
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8009e74:	4b50      	ldr	r3, [pc, #320]	; (8009fb8 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009e76:	bf54      	ite	pl
 8009e78:	4001      	andpl	r1, r0
          temp |= iocurrent;
 8009e7a:	ea49 0101 	orrmi.w	r1, r9, r1
        EXTI->RTSR = temp;
 8009e7e:	6099      	str	r1, [r3, #8]

        temp = EXTI->FTSR;
 8009e80:	68d9      	ldr	r1, [r3, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8009e82:	0293      	lsls	r3, r2, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8009e84:	4b4c      	ldr	r3, [pc, #304]	; (8009fb8 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009e86:	bf54      	ite	pl
 8009e88:	4001      	andpl	r1, r0
          temp |= iocurrent;
 8009e8a:	ea49 0101 	orrmi.w	r1, r9, r1

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8009e8e:	0394      	lsls	r4, r2, #14
        EXTI->FTSR = temp;
 8009e90:	60d9      	str	r1, [r3, #12]
        temp = EXTI->EMR;
 8009e92:	6859      	ldr	r1, [r3, #4]
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8009e94:	4b48      	ldr	r3, [pc, #288]	; (8009fb8 <HAL_GPIO_Init+0x334>)
        temp &= ~((uint32_t)iocurrent);
 8009e96:	bf54      	ite	pl
 8009e98:	4001      	andpl	r1, r0
          temp |= iocurrent;
 8009e9a:	ea49 0101 	orrmi.w	r1, r9, r1

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8009e9e:	03d2      	lsls	r2, r2, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8009ea0:	4a45      	ldr	r2, [pc, #276]	; (8009fb8 <HAL_GPIO_Init+0x334>)
        EXTI->EMR = temp;
 8009ea2:	6059      	str	r1, [r3, #4]
        temp = EXTI->IMR;
 8009ea4:	681b      	ldr	r3, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8009ea6:	bf54      	ite	pl
 8009ea8:	4003      	andpl	r3, r0
          temp |= iocurrent;
 8009eaa:	ea49 0303 	orrmi.w	r3, r9, r3
  for(position = 0; position < GPIO_NUMBER; position++)
 8009eae:	2d10      	cmp	r5, #16
        EXTI->IMR = temp;
 8009eb0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8009eb2:	f47f af4c 	bne.w	8009d4e <HAL_GPIO_Init+0xca>
      }
    }
  }
}
 8009eb6:	b005      	add	sp, #20
 8009eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8009ebc:	68f8      	ldr	r0, [r7, #12]
 8009ebe:	2803      	cmp	r0, #3
 8009ec0:	d822      	bhi.n	8009f08 <HAL_GPIO_Init+0x284>
        temp = GPIOx->OSPEEDR; 
 8009ec2:	ea4f 0a45 	mov.w	sl, r5, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009ec6:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR; 
 8009eca:	f8d6 c008 	ldr.w	ip, [r6, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009ece:	f3c2 1100 	ubfx	r1, r2, #4, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009ed2:	fa08 f80a 	lsl.w	r8, r8, sl
        temp |= (GPIO_Init->Speed << (position * 2));
 8009ed6:	fa00 f00a 	lsl.w	r0, r0, sl
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009eda:	40a9      	lsls	r1, r5
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009edc:	ea2c 0c08 	bic.w	ip, ip, r8
 8009ee0:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2));
 8009ee4:	ea40 000c 	orr.w	r0, r0, ip
        GPIOx->OSPEEDR = temp;
 8009ee8:	60b0      	str	r0, [r6, #8]
        temp = GPIOx->OTYPER;
 8009eea:	6870      	ldr	r0, [r6, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009eec:	ea20 0404 	bic.w	r4, r0, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009ef0:	4321      	orrs	r1, r4
        GPIOx->OTYPER = temp;
 8009ef2:	6071      	str	r1, [r6, #4]
 8009ef4:	e742      	b.n	8009d7c <HAL_GPIO_Init+0xf8>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8009ef6:	21ce      	movs	r1, #206	; 0xce
 8009ef8:	4826      	ldr	r0, [pc, #152]	; (8009f94 <HAL_GPIO_Init+0x310>)
 8009efa:	f7f9 ff8d 	bl	8003e18 <assert_failed>
 8009efe:	e9d7 2101 	ldrd	r2, r1, [r7, #4]
 8009f02:	f002 0303 	and.w	r3, r2, #3
 8009f06:	e73f      	b.n	8009d88 <HAL_GPIO_Init+0x104>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8009f08:	4822      	ldr	r0, [pc, #136]	; (8009f94 <HAL_GPIO_Init+0x310>)
 8009f0a:	21bd      	movs	r1, #189	; 0xbd
 8009f0c:	f7f9 ff84 	bl	8003e18 <assert_failed>
 8009f10:	687a      	ldr	r2, [r7, #4]
 8009f12:	68f8      	ldr	r0, [r7, #12]
 8009f14:	f002 0303 	and.w	r3, r2, #3
 8009f18:	e7d3      	b.n	8009ec2 <HAL_GPIO_Init+0x23e>
 8009f1a:	2001      	movs	r0, #1
 8009f1c:	fa00 f303 	lsl.w	r3, r0, r3
 8009f20:	4319      	orrs	r1, r3
 8009f22:	e79f      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009f24:	2002      	movs	r0, #2
 8009f26:	fa00 f303 	lsl.w	r3, r0, r3
 8009f2a:	4319      	orrs	r1, r3
 8009f2c:	e79a      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8009f2e:	21ab      	movs	r1, #171	; 0xab
 8009f30:	4818      	ldr	r0, [pc, #96]	; (8009f94 <HAL_GPIO_Init+0x310>)
 8009f32:	f7f9 ff71 	bl	8003e18 <assert_failed>
 8009f36:	e6e0      	b.n	8009cfa <HAL_GPIO_Init+0x76>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8009f38:	21db      	movs	r1, #219	; 0xdb
 8009f3a:	4816      	ldr	r0, [pc, #88]	; (8009f94 <HAL_GPIO_Init+0x310>)
 8009f3c:	f7f9 ff6c 	bl	8003e18 <assert_failed>
 8009f40:	687a      	ldr	r2, [r7, #4]
 8009f42:	f8d7 e010 	ldr.w	lr, [r7, #16]
 8009f46:	f002 0303 	and.w	r3, r2, #3
 8009f4a:	e72d      	b.n	8009da8 <HAL_GPIO_Init+0x124>
 8009f4c:	2003      	movs	r0, #3
 8009f4e:	fa00 f303 	lsl.w	r3, r0, r3
 8009f52:	4319      	orrs	r1, r3
 8009f54:	e786      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009f56:	2004      	movs	r0, #4
 8009f58:	fa00 f303 	lsl.w	r3, r0, r3
 8009f5c:	4319      	orrs	r1, r3
 8009f5e:	e781      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009f60:	2007      	movs	r0, #7
 8009f62:	fa00 f303 	lsl.w	r3, r0, r3
 8009f66:	4319      	orrs	r1, r3
 8009f68:	e77c      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009f6a:	2005      	movs	r0, #5
 8009f6c:	fa00 f303 	lsl.w	r3, r0, r3
 8009f70:	4319      	orrs	r1, r3
 8009f72:	e777      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009f74:	2006      	movs	r0, #6
 8009f76:	fa00 f303 	lsl.w	r3, r0, r3
 8009f7a:	4319      	orrs	r1, r3
 8009f7c:	e772      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8009f7e:	21ac      	movs	r1, #172	; 0xac
 8009f80:	4804      	ldr	r0, [pc, #16]	; (8009f94 <HAL_GPIO_Init+0x310>)
 8009f82:	f7f9 ff49 	bl	8003e18 <assert_failed>
 8009f86:	e6da      	b.n	8009d3e <HAL_GPIO_Init+0xba>
 8009f88:	40020400 	.word	0x40020400
 8009f8c:	40020000 	.word	0x40020000
 8009f90:	40020800 	.word	0x40020800
 8009f94:	08029bf0 	.word	0x08029bf0
 8009f98:	40013800 	.word	0x40013800
 8009f9c:	40020c00 	.word	0x40020c00
 8009fa0:	40021000 	.word	0x40021000
 8009fa4:	40021400 	.word	0x40021400
 8009fa8:	40021800 	.word	0x40021800
 8009fac:	40021c00 	.word	0x40021c00
 8009fb0:	40022000 	.word	0x40022000
 8009fb4:	40022400 	.word	0x40022400
 8009fb8:	40013c00 	.word	0x40013c00
 8009fbc:	40023800 	.word	0x40023800
 8009fc0:	2008      	movs	r0, #8
 8009fc2:	fa00 f303 	lsl.w	r3, r0, r3
 8009fc6:	4319      	orrs	r1, r3
 8009fc8:	e74c      	b.n	8009e64 <HAL_GPIO_Init+0x1e0>
 8009fca:	bf00      	nop

08009fcc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8009fcc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009fd0:	4a6d      	ldr	r2, [pc, #436]	; (800a188 <HAL_GPIO_DeInit+0x1bc>)
{
 8009fd2:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009fd4:	4b6d      	ldr	r3, [pc, #436]	; (800a18c <HAL_GPIO_DeInit+0x1c0>)
{
 8009fd6:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8009fd8:	4290      	cmp	r0, r2
 8009fda:	bf18      	it	ne
 8009fdc:	4298      	cmpne	r0, r3
 8009fde:	bf14      	ite	ne
 8009fe0:	f04f 0801 	movne.w	r8, #1
 8009fe4:	f04f 0800 	moveq.w	r8, #0
 8009fe8:	d028      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 8009fea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009fee:	4298      	cmp	r0, r3
 8009ff0:	d024      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 8009ff2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ff6:	4298      	cmp	r0, r3
 8009ff8:	d020      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 8009ffa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009ffe:	4298      	cmp	r0, r3
 800a000:	d01c      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 800a002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a006:	4298      	cmp	r0, r3
 800a008:	d018      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 800a00a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a00e:	4298      	cmp	r0, r3
 800a010:	d014      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 800a012:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a016:	4298      	cmp	r0, r3
 800a018:	d010      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 800a01a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800a01e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a022:	4290      	cmp	r0, r2
 800a024:	bf18      	it	ne
 800a026:	4298      	cmpne	r0, r3
 800a028:	d008      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 800a02a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a02e:	4298      	cmp	r0, r3
 800a030:	d004      	beq.n	800a03c <HAL_GPIO_DeInit+0x70>
 800a032:	f240 112b 	movw	r1, #299	; 0x12b
 800a036:	4856      	ldr	r0, [pc, #344]	; (800a190 <HAL_GPIO_DeInit+0x1c4>)
 800a038:	f7f9 feee 	bl	8003e18 <assert_failed>
{
 800a03c:	2300      	movs	r3, #0
 800a03e:	f8df b174 	ldr.w	fp, [pc, #372]	; 800a1b4 <HAL_GPIO_DeInit+0x1e8>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800a042:	f8df a144 	ldr.w	sl, [pc, #324]	; 800a188 <HAL_GPIO_DeInit+0x1bc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800a046:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800a1b8 <HAL_GPIO_DeInit+0x1ec>
 800a04a:	e002      	b.n	800a052 <HAL_GPIO_DeInit+0x86>
  for(position = 0; position < GPIO_NUMBER; position++)
 800a04c:	3301      	adds	r3, #1
 800a04e:	2b10      	cmp	r3, #16
 800a050:	d07c      	beq.n	800a14c <HAL_GPIO_DeInit+0x180>
    ioposition = ((uint32_t)0x01) << position;
 800a052:	2001      	movs	r0, #1
 800a054:	fa00 f203 	lsl.w	r2, r0, r3
    if(iocurrent == ioposition)
 800a058:	ea32 0105 	bics.w	r1, r2, r5
    iocurrent = (GPIO_Pin) & ioposition;
 800a05c:	ea02 0c05 	and.w	ip, r2, r5
    if(iocurrent == ioposition)
 800a060:	d1f4      	bne.n	800a04c <HAL_GPIO_DeInit+0x80>
      tmp = SYSCFG->EXTICR[position >> 2];
 800a062:	f023 0603 	bic.w	r6, r3, #3
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800a066:	f003 0103 	and.w	r1, r3, #3
 800a06a:	270f      	movs	r7, #15
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800a06c:	4554      	cmp	r4, sl
 800a06e:	445e      	add	r6, fp
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800a070:	ea4f 0181 	mov.w	r1, r1, lsl #2
      tmp = SYSCFG->EXTICR[position >> 2];
 800a074:	f8d6 e008 	ldr.w	lr, [r6, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800a078:	fa07 f701 	lsl.w	r7, r7, r1
 800a07c:	ea07 0e0e 	and.w	lr, r7, lr
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800a080:	d01f      	beq.n	800a0c2 <HAL_GPIO_DeInit+0xf6>
 800a082:	f1b8 0f00 	cmp.w	r8, #0
 800a086:	d064      	beq.n	800a152 <HAL_GPIO_DeInit+0x186>
 800a088:	4842      	ldr	r0, [pc, #264]	; (800a194 <HAL_GPIO_DeInit+0x1c8>)
 800a08a:	4284      	cmp	r4, r0
 800a08c:	d064      	beq.n	800a158 <HAL_GPIO_DeInit+0x18c>
 800a08e:	4842      	ldr	r0, [pc, #264]	; (800a198 <HAL_GPIO_DeInit+0x1cc>)
 800a090:	4284      	cmp	r4, r0
 800a092:	d065      	beq.n	800a160 <HAL_GPIO_DeInit+0x194>
 800a094:	4841      	ldr	r0, [pc, #260]	; (800a19c <HAL_GPIO_DeInit+0x1d0>)
 800a096:	4284      	cmp	r4, r0
 800a098:	d066      	beq.n	800a168 <HAL_GPIO_DeInit+0x19c>
 800a09a:	4841      	ldr	r0, [pc, #260]	; (800a1a0 <HAL_GPIO_DeInit+0x1d4>)
 800a09c:	4284      	cmp	r4, r0
 800a09e:	d067      	beq.n	800a170 <HAL_GPIO_DeInit+0x1a4>
 800a0a0:	4840      	ldr	r0, [pc, #256]	; (800a1a4 <HAL_GPIO_DeInit+0x1d8>)
 800a0a2:	4284      	cmp	r4, r0
 800a0a4:	d054      	beq.n	800a150 <HAL_GPIO_DeInit+0x184>
 800a0a6:	4840      	ldr	r0, [pc, #256]	; (800a1a8 <HAL_GPIO_DeInit+0x1dc>)
 800a0a8:	4284      	cmp	r4, r0
 800a0aa:	d065      	beq.n	800a178 <HAL_GPIO_DeInit+0x1ac>
 800a0ac:	483f      	ldr	r0, [pc, #252]	; (800a1ac <HAL_GPIO_DeInit+0x1e0>)
 800a0ae:	4284      	cmp	r4, r0
 800a0b0:	d066      	beq.n	800a180 <HAL_GPIO_DeInit+0x1b4>
 800a0b2:	483f      	ldr	r0, [pc, #252]	; (800a1b0 <HAL_GPIO_DeInit+0x1e4>)
 800a0b4:	4284      	cmp	r4, r0
 800a0b6:	bf14      	ite	ne
 800a0b8:	200a      	movne	r0, #10
 800a0ba:	2009      	moveq	r0, #9
 800a0bc:	fa00 f101 	lsl.w	r1, r0, r1
 800a0c0:	e000      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	458e      	cmp	lr, r1
 800a0c6:	d11b      	bne.n	800a100 <HAL_GPIO_DeInit+0x134>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800a0c8:	f8d9 1000 	ldr.w	r1, [r9]
 800a0cc:	ea21 010c 	bic.w	r1, r1, ip
 800a0d0:	f8c9 1000 	str.w	r1, [r9]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800a0d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a0d8:	ea21 010c 	bic.w	r1, r1, ip
 800a0dc:	f8c9 1004 	str.w	r1, [r9, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800a0e0:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800a0e4:	ea21 010c 	bic.w	r1, r1, ip
 800a0e8:	f8c9 100c 	str.w	r1, [r9, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800a0ec:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800a0f0:	ea21 010c 	bic.w	r1, r1, ip
 800a0f4:	f8c9 1008 	str.w	r1, [r9, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800a0f8:	68b1      	ldr	r1, [r6, #8]
 800a0fa:	ea21 0707 	bic.w	r7, r1, r7
 800a0fe:	60b7      	str	r7, [r6, #8]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800a100:	0059      	lsls	r1, r3, #1
 800a102:	2603      	movs	r6, #3
 800a104:	f8d4 c000 	ldr.w	ip, [r4]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800a108:	270f      	movs	r7, #15
 800a10a:	fa23 f006 	lsr.w	r0, r3, r6
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800a10e:	408e      	lsls	r6, r1
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800a110:	f003 0107 	and.w	r1, r3, #7
  for(position = 0; position < GPIO_NUMBER; position++)
 800a114:	3301      	adds	r3, #1
 800a116:	eb04 0080 	add.w	r0, r4, r0, lsl #2
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800a11a:	ea2c 0c06 	bic.w	ip, ip, r6
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800a11e:	0089      	lsls	r1, r1, #2
  for(position = 0; position < GPIO_NUMBER; position++)
 800a120:	2b10      	cmp	r3, #16
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800a122:	f8c4 c000 	str.w	ip, [r4]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800a126:	fa07 f701 	lsl.w	r7, r7, r1
 800a12a:	6a01      	ldr	r1, [r0, #32]
 800a12c:	ea21 0107 	bic.w	r1, r1, r7
 800a130:	6201      	str	r1, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800a132:	68e1      	ldr	r1, [r4, #12]
 800a134:	ea21 0106 	bic.w	r1, r1, r6
 800a138:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a13a:	6861      	ldr	r1, [r4, #4]
 800a13c:	ea21 0202 	bic.w	r2, r1, r2
 800a140:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800a142:	68a2      	ldr	r2, [r4, #8]
 800a144:	ea22 0606 	bic.w	r6, r2, r6
 800a148:	60a6      	str	r6, [r4, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800a14a:	d182      	bne.n	800a052 <HAL_GPIO_DeInit+0x86>
    }
  }
}
 800a14c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a150:	2006      	movs	r0, #6
 800a152:	fa00 f101 	lsl.w	r1, r0, r1
 800a156:	e7b5      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a158:	2002      	movs	r0, #2
 800a15a:	fa00 f101 	lsl.w	r1, r0, r1
 800a15e:	e7b1      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a160:	2003      	movs	r0, #3
 800a162:	fa00 f101 	lsl.w	r1, r0, r1
 800a166:	e7ad      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a168:	2004      	movs	r0, #4
 800a16a:	fa00 f101 	lsl.w	r1, r0, r1
 800a16e:	e7a9      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a170:	2005      	movs	r0, #5
 800a172:	fa00 f101 	lsl.w	r1, r0, r1
 800a176:	e7a5      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a178:	2007      	movs	r0, #7
 800a17a:	fa00 f101 	lsl.w	r1, r0, r1
 800a17e:	e7a1      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a180:	2008      	movs	r0, #8
 800a182:	fa00 f101 	lsl.w	r1, r0, r1
 800a186:	e79d      	b.n	800a0c4 <HAL_GPIO_DeInit+0xf8>
 800a188:	40020000 	.word	0x40020000
 800a18c:	40020400 	.word	0x40020400
 800a190:	08029bf0 	.word	0x08029bf0
 800a194:	40020800 	.word	0x40020800
 800a198:	40020c00 	.word	0x40020c00
 800a19c:	40021000 	.word	0x40021000
 800a1a0:	40021400 	.word	0x40021400
 800a1a4:	40021800 	.word	0x40021800
 800a1a8:	40021c00 	.word	0x40021c00
 800a1ac:	40022000 	.word	0x40022000
 800a1b0:	40022400 	.word	0x40022400
 800a1b4:	40013800 	.word	0x40013800
 800a1b8:	40013c00 	.word	0x40013c00

0800a1bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a1bc:	b538      	push	{r3, r4, r5, lr}
 800a1be:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	b129      	cbz	r1, 800a1d0 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a1c4:	692b      	ldr	r3, [r5, #16]
 800a1c6:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a1c8:	bf14      	ite	ne
 800a1ca:	2001      	movne	r0, #1
 800a1cc:	2000      	moveq	r0, #0
 800a1ce:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a1d0:	f240 1177 	movw	r1, #375	; 0x177
 800a1d4:	4801      	ldr	r0, [pc, #4]	; (800a1dc <HAL_GPIO_ReadPin+0x20>)
 800a1d6:	f7f9 fe1f 	bl	8003e18 <assert_failed>
 800a1da:	e7f3      	b.n	800a1c4 <HAL_GPIO_ReadPin+0x8>
 800a1dc:	08029bf0 	.word	0x08029bf0

0800a1e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a1e0:	b570      	push	{r4, r5, r6, lr}
 800a1e2:	4606      	mov	r6, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a1e4:	460c      	mov	r4, r1
{
 800a1e6:	4615      	mov	r5, r2
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a1e8:	b161      	cbz	r1, 800a204 <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800a1ea:	2d01      	cmp	r5, #1
 800a1ec:	d803      	bhi.n	800a1f6 <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 800a1ee:	b905      	cbnz	r5, 800a1f2 <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800a1f0:	0424      	lsls	r4, r4, #16
 800a1f2:	61b4      	str	r4, [r6, #24]
  }
}
 800a1f4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800a1f6:	f44f 71cc 	mov.w	r1, #408	; 0x198
 800a1fa:	4805      	ldr	r0, [pc, #20]	; (800a210 <HAL_GPIO_WritePin+0x30>)
 800a1fc:	f7f9 fe0c 	bl	8003e18 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800a200:	61b4      	str	r4, [r6, #24]
}
 800a202:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a204:	f240 1197 	movw	r1, #407	; 0x197
 800a208:	4801      	ldr	r0, [pc, #4]	; (800a210 <HAL_GPIO_WritePin+0x30>)
 800a20a:	f7f9 fe05 	bl	8003e18 <assert_failed>
 800a20e:	e7ec      	b.n	800a1ea <HAL_GPIO_WritePin+0xa>
 800a210:	08029bf0 	.word	0x08029bf0

0800a214 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a214:	b538      	push	{r3, r4, r5, lr}
 800a216:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a218:	460c      	mov	r4, r1
 800a21a:	b141      	cbz	r1, 800a22e <HAL_GPIO_TogglePin+0x1a>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800a21c:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800a21e:	ea04 0301 	and.w	r3, r4, r1
 800a222:	ea24 0401 	bic.w	r4, r4, r1
 800a226:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800a22a:	61ac      	str	r4, [r5, #24]
}
 800a22c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 800a22e:	f240 11af 	movw	r1, #431	; 0x1af
 800a232:	4802      	ldr	r0, [pc, #8]	; (800a23c <HAL_GPIO_TogglePin+0x28>)
 800a234:	f7f9 fdf0 	bl	8003e18 <assert_failed>
 800a238:	e7f0      	b.n	800a21c <HAL_GPIO_TogglePin+0x8>
 800a23a:	bf00      	nop
 800a23c:	08029bf0 	.word	0x08029bf0

0800a240 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800a240:	4770      	bx	lr
 800a242:	bf00      	nop

0800a244 <HAL_GPIO_EXTI_IRQHandler>:
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800a244:	4a04      	ldr	r2, [pc, #16]	; (800a258 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800a246:	6951      	ldr	r1, [r2, #20]
 800a248:	4201      	tst	r1, r0
 800a24a:	d100      	bne.n	800a24e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800a24c:	4770      	bx	lr
{
 800a24e:	b508      	push	{r3, lr}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a250:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a252:	f7ff fff5 	bl	800a240 <HAL_GPIO_EXTI_Callback>
}
 800a256:	bd08      	pop	{r3, pc}
 800a258:	40013c00 	.word	0x40013c00

0800a25c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a260:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800a324 <I2C_TransferConfig+0xc8>
{
 800a264:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a266:	4e28      	ldr	r6, [pc, #160]	; (800a308 <I2C_TransferConfig+0xac>)
{
 800a268:	4680      	mov	r8, r0
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a26a:	6801      	ldr	r1, [r0, #0]
{
 800a26c:	4614      	mov	r4, r2
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a26e:	4827      	ldr	r0, [pc, #156]	; (800a30c <I2C_TransferConfig+0xb0>)
{
 800a270:	461f      	mov	r7, r3
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a272:	42b1      	cmp	r1, r6
 800a274:	bf18      	it	ne
 800a276:	4561      	cmpne	r1, ip
{
 800a278:	f8dd 9020 	ldr.w	r9, [sp, #32]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a27c:	bf14      	ite	ne
 800a27e:	2601      	movne	r6, #1
 800a280:	2600      	moveq	r6, #0
 800a282:	4281      	cmp	r1, r0
 800a284:	bf0c      	ite	eq
 800a286:	2600      	moveq	r6, #0
 800a288:	f006 0601 	andne.w	r6, r6, #1
 800a28c:	b116      	cbz	r6, 800a294 <I2C_TransferConfig+0x38>
 800a28e:	4b20      	ldr	r3, [pc, #128]	; (800a310 <I2C_TransferConfig+0xb4>)
 800a290:	4299      	cmp	r1, r3
 800a292:	d126      	bne.n	800a2e2 <I2C_TransferConfig+0x86>
  assert_param(IS_TRANSFER_MODE(Mode));
 800a294:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 800a298:	d002      	beq.n	800a2a0 <I2C_TransferConfig+0x44>
 800a29a:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 800a29e:	d12c      	bne.n	800a2fa <I2C_TransferConfig+0x9e>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800a2a0:	4b1c      	ldr	r3, [pc, #112]	; (800a314 <I2C_TransferConfig+0xb8>)
 800a2a2:	4599      	cmp	r9, r3
 800a2a4:	d007      	beq.n	800a2b6 <I2C_TransferConfig+0x5a>
 800a2a6:	f429 6380 	bic.w	r3, r9, #1024	; 0x400
 800a2aa:	4a1b      	ldr	r2, [pc, #108]	; (800a318 <I2C_TransferConfig+0xbc>)
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d002      	beq.n	800a2b6 <I2C_TransferConfig+0x5a>
 800a2b0:	f1b9 0f00 	cmp.w	r9, #0
 800a2b4:	d11b      	bne.n	800a2ee <I2C_TransferConfig+0x92>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2ba:	f8d8 1000 	ldr.w	r1, [r8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2be:	f3c5 0509 	ubfx	r5, r5, #0, #10
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2c2:	4816      	ldr	r0, [pc, #88]	; (800a31c <I2C_TransferConfig+0xc0>)
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2c4:	ea44 0307 	orr.w	r3, r4, r7
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2c8:	684a      	ldr	r2, [r1, #4]
 800a2ca:	ea40 5959 	orr.w	r9, r0, r9, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2ce:	432b      	orrs	r3, r5
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2d0:	ea22 0909 	bic.w	r9, r2, r9
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a2d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 800a2d8:	ea43 0309 	orr.w	r3, r3, r9
 800a2dc:	604b      	str	r3, [r1, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a2e2:	f641 213a 	movw	r1, #6714	; 0x1a3a
 800a2e6:	480e      	ldr	r0, [pc, #56]	; (800a320 <I2C_TransferConfig+0xc4>)
 800a2e8:	f7f9 fd96 	bl	8003e18 <assert_failed>
 800a2ec:	e7d2      	b.n	800a294 <I2C_TransferConfig+0x38>
  assert_param(IS_TRANSFER_REQUEST(Request));
 800a2ee:	f641 213c 	movw	r1, #6716	; 0x1a3c
 800a2f2:	480b      	ldr	r0, [pc, #44]	; (800a320 <I2C_TransferConfig+0xc4>)
 800a2f4:	f7f9 fd90 	bl	8003e18 <assert_failed>
 800a2f8:	e7dd      	b.n	800a2b6 <I2C_TransferConfig+0x5a>
  assert_param(IS_TRANSFER_MODE(Mode));
 800a2fa:	f641 213b 	movw	r1, #6715	; 0x1a3b
 800a2fe:	4808      	ldr	r0, [pc, #32]	; (800a320 <I2C_TransferConfig+0xc4>)
 800a300:	f7f9 fd8a 	bl	8003e18 <assert_failed>
 800a304:	e7cc      	b.n	800a2a0 <I2C_TransferConfig+0x44>
 800a306:	bf00      	nop
 800a308:	40005400 	.word	0x40005400
 800a30c:	40005c00 	.word	0x40005c00
 800a310:	40006000 	.word	0x40006000
 800a314:	80004000 	.word	0x80004000
 800a318:	80002000 	.word	0x80002000
 800a31c:	03ff63ff 	.word	0x03ff63ff
 800a320:	08029c2c 	.word	0x08029c2c
 800a324:	40005800 	.word	0x40005800

0800a328 <I2C_IsErrorOccurred>:
{
 800a328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 800a32c:	6803      	ldr	r3, [r0, #0]
{
 800a32e:	460d      	mov	r5, r1
 800a330:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800a332:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a334:	f011 0110 	ands.w	r1, r1, #16
 800a338:	d045      	beq.n	800a3c6 <I2C_IsErrorOccurred+0x9e>
 800a33a:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 800a33c:	f04f 0900 	mov.w	r9, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a340:	2210      	movs	r2, #16
              hi2c->State = HAL_I2C_STATE_READY;
 800a342:	f04f 0820 	mov.w	r8, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a346:	61da      	str	r2, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a348:	699a      	ldr	r2, [r3, #24]
 800a34a:	0696      	lsls	r6, r2, #26
 800a34c:	f100 808d 	bmi.w	800a46a <I2C_IsErrorOccurred+0x142>
 800a350:	f1b9 0f00 	cmp.w	r9, #0
 800a354:	f040 808d 	bne.w	800a472 <I2C_IsErrorOccurred+0x14a>
      if (Timeout != HAL_MAX_DELAY)
 800a358:	1c6a      	adds	r2, r5, #1
 800a35a:	d152      	bne.n	800a402 <I2C_IsErrorOccurred+0xda>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a35c:	699a      	ldr	r2, [r3, #24]
 800a35e:	0697      	lsls	r7, r2, #26
 800a360:	d5fc      	bpl.n	800a35c <I2C_IsErrorOccurred+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a362:	2220      	movs	r2, #32
    error_code |= HAL_I2C_ERROR_AF;
 800a364:	2104      	movs	r1, #4
    status = HAL_ERROR;
 800a366:	f04f 0901 	mov.w	r9, #1
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a36a:	61da      	str	r2, [r3, #28]
  itflag = hi2c->Instance->ISR;
 800a36c:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a36e:	05d5      	lsls	r5, r2, #23
 800a370:	d42d      	bmi.n	800a3ce <I2C_IsErrorOccurred+0xa6>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a372:	0557      	lsls	r7, r2, #21
 800a374:	d53d      	bpl.n	800a3f2 <I2C_IsErrorOccurred+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a376:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 800a37a:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a37e:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a380:	0596      	lsls	r6, r2, #22
 800a382:	d504      	bpl.n	800a38e <I2C_IsErrorOccurred+0x66>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a384:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 800a388:	f041 0102 	orr.w	r1, r1, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a38c:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a38e:	699a      	ldr	r2, [r3, #24]
 800a390:	0790      	lsls	r0, r2, #30
 800a392:	d501      	bpl.n	800a398 <I2C_IsErrorOccurred+0x70>
    hi2c->Instance->TXDR = 0x00U;
 800a394:	2200      	movs	r2, #0
 800a396:	629a      	str	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a398:	699a      	ldr	r2, [r3, #24]
 800a39a:	07d2      	lsls	r2, r2, #31
 800a39c:	d524      	bpl.n	800a3e8 <I2C_IsErrorOccurred+0xc0>
    I2C_RESET_CR2(hi2c);
 800a39e:	685a      	ldr	r2, [r3, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3a0:	2000      	movs	r0, #0
    I2C_RESET_CR2(hi2c);
 800a3a2:	4e35      	ldr	r6, [pc, #212]	; (800a478 <I2C_IsErrorOccurred+0x150>)
    hi2c->State = HAL_I2C_STATE_READY;
 800a3a4:	2520      	movs	r5, #32
    __HAL_UNLOCK(hi2c);
 800a3a6:	f04f 0901 	mov.w	r9, #1
    I2C_RESET_CR2(hi2c);
 800a3aa:	4032      	ands	r2, r6
 800a3ac:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 800a3ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 800a3b0:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->ErrorCode |= error_code;
 800a3b4:	4319      	orrs	r1, r3
 800a3b6:	6461      	str	r1, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a3b8:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3bc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800a3c0:	4648      	mov	r0, r9
 800a3c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800a3c6:	4689      	mov	r9, r1
  itflag = hi2c->Instance->ISR;
 800a3c8:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a3ca:	05d5      	lsls	r5, r2, #23
 800a3cc:	d5d1      	bpl.n	800a372 <I2C_IsErrorOccurred+0x4a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a3ce:	f44f 7080 	mov.w	r0, #256	; 0x100
    error_code |= HAL_I2C_ERROR_BERR;
 800a3d2:	f041 0101 	orr.w	r1, r1, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a3d6:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a3d8:	0550      	lsls	r0, r2, #21
 800a3da:	d5d1      	bpl.n	800a380 <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a3dc:	f44f 6080 	mov.w	r0, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 800a3e0:	f041 0108 	orr.w	r1, r1, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a3e4:	61d8      	str	r0, [r3, #28]
 800a3e6:	e7cb      	b.n	800a380 <I2C_IsErrorOccurred+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a3e8:	699a      	ldr	r2, [r3, #24]
 800a3ea:	f042 0201 	orr.w	r2, r2, #1
 800a3ee:	619a      	str	r2, [r3, #24]
 800a3f0:	e7d5      	b.n	800a39e <I2C_IsErrorOccurred+0x76>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a3f2:	0595      	lsls	r5, r2, #22
 800a3f4:	d4c6      	bmi.n	800a384 <I2C_IsErrorOccurred+0x5c>
  if (status != HAL_OK)
 800a3f6:	f1b9 0f00 	cmp.w	r9, #0
 800a3fa:	d1c8      	bne.n	800a38e <I2C_IsErrorOccurred+0x66>
}
 800a3fc:	4648      	mov	r0, r9
 800a3fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a402:	f7fc fd1b 	bl	8006e3c <HAL_GetTick>
 800a406:	1bc0      	subs	r0, r0, r7
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a408:	6823      	ldr	r3, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a40a:	42a8      	cmp	r0, r5
 800a40c:	d801      	bhi.n	800a412 <I2C_IsErrorOccurred+0xea>
 800a40e:	2d00      	cmp	r5, #0
 800a410:	d19a      	bne.n	800a348 <I2C_IsErrorOccurred+0x20>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a412:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 800a414:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a418:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 800a41a:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a41c:	040e      	lsls	r6, r1, #16
 800a41e:	d50d      	bpl.n	800a43c <I2C_IsErrorOccurred+0x114>
              (tmp1 != I2C_CR2_STOP) && \
 800a420:	0441      	lsls	r1, r0, #17
 800a422:	d40b      	bmi.n	800a43c <I2C_IsErrorOccurred+0x114>
 800a424:	2a20      	cmp	r2, #32
 800a426:	d009      	beq.n	800a43c <I2C_IsErrorOccurred+0x114>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a428:	685a      	ldr	r2, [r3, #4]
 800a42a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a42e:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800a430:	f7fc fd04 	bl	8006e3c <HAL_GetTick>
 800a434:	6823      	ldr	r3, [r4, #0]
 800a436:	4607      	mov	r7, r0
 800a438:	e000      	b.n	800a43c <I2C_IsErrorOccurred+0x114>
 800a43a:	6823      	ldr	r3, [r4, #0]
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a43c:	699e      	ldr	r6, [r3, #24]
 800a43e:	f016 0620 	ands.w	r6, r6, #32
 800a442:	d181      	bne.n	800a348 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a444:	f7fc fcfa 	bl	8006e3c <HAL_GetTick>
 800a448:	1bc0      	subs	r0, r0, r7
 800a44a:	2819      	cmp	r0, #25
 800a44c:	d9f5      	bls.n	800a43a <I2C_IsErrorOccurred+0x112>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a44e:	6c62      	ldr	r2, [r4, #68]	; 0x44
              status = HAL_ERROR;
 800a450:	f04f 0901 	mov.w	r9, #1
 800a454:	6823      	ldr	r3, [r4, #0]
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a456:	f042 0220 	orr.w	r2, r2, #32
              __HAL_UNLOCK(hi2c);
 800a45a:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a45e:	6462      	str	r2, [r4, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800a460:	f884 8041 	strb.w	r8, [r4, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800a464:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
              status = HAL_ERROR;
 800a468:	e7e8      	b.n	800a43c <I2C_IsErrorOccurred+0x114>
    if (status == HAL_OK)
 800a46a:	f1b9 0f00 	cmp.w	r9, #0
 800a46e:	f43f af78 	beq.w	800a362 <I2C_IsErrorOccurred+0x3a>
    error_code |= HAL_I2C_ERROR_AF;
 800a472:	2104      	movs	r1, #4
 800a474:	e7a8      	b.n	800a3c8 <I2C_IsErrorOccurred+0xa0>
 800a476:	bf00      	nop
 800a478:	fe00e800 	.word	0xfe00e800

0800a47c <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800a47c:	b570      	push	{r4, r5, r6, lr}
 800a47e:	4604      	mov	r4, r0
 800a480:	460d      	mov	r5, r1
 800a482:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a484:	e00c      	b.n	800a4a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x24>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a486:	f7ff ff4f 	bl	800a328 <I2C_IsErrorOccurred>
 800a48a:	b9e8      	cbnz	r0, 800a4c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a48c:	6823      	ldr	r3, [r4, #0]
 800a48e:	699a      	ldr	r2, [r3, #24]
 800a490:	0691      	lsls	r1, r2, #26
 800a492:	d41b      	bmi.n	800a4cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a494:	f7fc fcd2 	bl	8006e3c <HAL_GetTick>
 800a498:	1b80      	subs	r0, r0, r6
 800a49a:	42a8      	cmp	r0, r5
 800a49c:	d809      	bhi.n	800a4b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
 800a49e:	b145      	cbz	r5, 800a4b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a4a0:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a4a2:	4632      	mov	r2, r6
 800a4a4:	4629      	mov	r1, r5
 800a4a6:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a4a8:	699b      	ldr	r3, [r3, #24]
 800a4aa:	075b      	lsls	r3, r3, #29
 800a4ac:	d5eb      	bpl.n	800a486 <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
        return HAL_OK;
 800a4ae:	2000      	movs	r0, #0
}
 800a4b0:	bd70      	pop	{r4, r5, r6, pc}
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a4b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a4b4:	2220      	movs	r2, #32
      __HAL_UNLOCK(hi2c);
 800a4b6:	2100      	movs	r1, #0
      return HAL_ERROR;
 800a4b8:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a4ba:	4313      	orrs	r3, r2
      __HAL_UNLOCK(hi2c);
 800a4bc:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a4c0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a4c2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
}
 800a4c6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a4c8:	2001      	movs	r0, #1
}
 800a4ca:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800a4cc:	699a      	ldr	r2, [r3, #24]
 800a4ce:	0752      	lsls	r2, r2, #29
 800a4d0:	d502      	bpl.n	800a4d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800a4d2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800a4d4:	2a00      	cmp	r2, #0
 800a4d6:	d1ea      	bne.n	800a4ae <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a4d8:	699a      	ldr	r2, [r3, #24]
 800a4da:	f012 0210 	ands.w	r2, r2, #16
 800a4de:	d012      	beq.n	800a506 <I2C_WaitOnRXNEFlagUntilTimeout+0x8a>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4e0:	2110      	movs	r1, #16
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a4e2:	2204      	movs	r2, #4
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4e4:	61d9      	str	r1, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800a4e6:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a4e8:	2520      	movs	r5, #32
        I2C_RESET_CR2(hi2c);
 800a4ea:	4e08      	ldr	r6, [pc, #32]	; (800a50c <I2C_WaitOnRXNEFlagUntilTimeout+0x90>)
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a4ec:	2100      	movs	r1, #0
        return HAL_ERROR;
 800a4ee:	2001      	movs	r0, #1
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a4f0:	61dd      	str	r5, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800a4f2:	685a      	ldr	r2, [r3, #4]
 800a4f4:	4032      	ands	r2, r6
 800a4f6:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800a4f8:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 800a4fc:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a500:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 800a504:	bd70      	pop	{r4, r5, r6, pc}
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a506:	6462      	str	r2, [r4, #68]	; 0x44
 800a508:	e7ee      	b.n	800a4e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
 800a50a:	bf00      	nop
 800a50c:	fe00e800 	.word	0xfe00e800

0800a510 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800a510:	b570      	push	{r4, r5, r6, lr}
 800a512:	4604      	mov	r4, r0
 800a514:	460d      	mov	r5, r1
 800a516:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a518:	e004      	b.n	800a524 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a51a:	f7ff ff05 	bl	800a328 <I2C_IsErrorOccurred>
 800a51e:	b950      	cbnz	r0, 800a536 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
    if (Timeout != HAL_MAX_DELAY)
 800a520:	1c6a      	adds	r2, r5, #1
 800a522:	d10a      	bne.n	800a53a <I2C_WaitOnTXISFlagUntilTimeout+0x2a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a524:	6823      	ldr	r3, [r4, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a526:	4632      	mov	r2, r6
 800a528:	4629      	mov	r1, r5
 800a52a:	4620      	mov	r0, r4
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	079b      	lsls	r3, r3, #30
 800a530:	d5f3      	bpl.n	800a51a <I2C_WaitOnTXISFlagUntilTimeout+0xa>
  return HAL_OK;
 800a532:	2000      	movs	r0, #0
}
 800a534:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a536:	2001      	movs	r0, #1
}
 800a538:	bd70      	pop	{r4, r5, r6, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a53a:	f7fc fc7f 	bl	8006e3c <HAL_GetTick>
 800a53e:	1b80      	subs	r0, r0, r6
 800a540:	42a8      	cmp	r0, r5
 800a542:	d801      	bhi.n	800a548 <I2C_WaitOnTXISFlagUntilTimeout+0x38>
 800a544:	2d00      	cmp	r5, #0
 800a546:	d1ed      	bne.n	800a524 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a548:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a54a:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a54c:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 800a54e:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a550:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800a552:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a556:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a558:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a55c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800a560:	bd70      	pop	{r4, r5, r6, pc}
 800a562:	bf00      	nop

0800a564 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800a564:	b570      	push	{r4, r5, r6, lr}
 800a566:	4605      	mov	r5, r0
 800a568:	460c      	mov	r4, r1
 800a56a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a56c:	e008      	b.n	800a580 <I2C_WaitOnSTOPFlagUntilTimeout+0x1c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a56e:	f7ff fedb 	bl	800a328 <I2C_IsErrorOccurred>
 800a572:	b9d8      	cbnz	r0, 800a5ac <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a574:	f7fc fc62 	bl	8006e3c <HAL_GetTick>
 800a578:	1b80      	subs	r0, r0, r6
 800a57a:	42a0      	cmp	r0, r4
 800a57c:	d809      	bhi.n	800a592 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800a57e:	b144      	cbz	r4, 800a592 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a580:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a582:	4632      	mov	r2, r6
 800a584:	4621      	mov	r1, r4
 800a586:	4628      	mov	r0, r5
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a588:	699b      	ldr	r3, [r3, #24]
 800a58a:	069b      	lsls	r3, r3, #26
 800a58c:	d5ef      	bpl.n	800a56e <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
  return HAL_OK;
 800a58e:	2000      	movs	r0, #0
}
 800a590:	bd70      	pop	{r4, r5, r6, pc}
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a592:	6c6b      	ldr	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a594:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a596:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 800a598:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a59a:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800a59c:	f885 2040 	strb.w	r2, [r5, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a5a0:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a5a2:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5a6:	f885 2042 	strb.w	r2, [r5, #66]	; 0x42
}
 800a5aa:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800a5ac:	2001      	movs	r0, #1
}
 800a5ae:	bd70      	pop	{r4, r5, r6, pc}

0800a5b0 <I2C_WaitOnFlagUntilTimeout>:
{
 800a5b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5b4:	4680      	mov	r8, r0
 800a5b6:	460f      	mov	r7, r1
 800a5b8:	4616      	mov	r6, r2
 800a5ba:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a5bc:	f8d8 3000 	ldr.w	r3, [r8]
 800a5c0:	e001      	b.n	800a5c6 <I2C_WaitOnFlagUntilTimeout+0x16>
    if (Timeout != HAL_MAX_DELAY)
 800a5c2:	1c6a      	adds	r2, r5, #1
 800a5c4:	d10a      	bne.n	800a5dc <I2C_WaitOnFlagUntilTimeout+0x2c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a5c6:	699c      	ldr	r4, [r3, #24]
 800a5c8:	ea37 0204 	bics.w	r2, r7, r4
 800a5cc:	bf0c      	ite	eq
 800a5ce:	2401      	moveq	r4, #1
 800a5d0:	2400      	movne	r4, #0
 800a5d2:	42b4      	cmp	r4, r6
 800a5d4:	d0f5      	beq.n	800a5c2 <I2C_WaitOnFlagUntilTimeout+0x12>
  return HAL_OK;
 800a5d6:	2000      	movs	r0, #0
}
 800a5d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5dc:	f7fc fc2e 	bl	8006e3c <HAL_GetTick>
 800a5e0:	9b06      	ldr	r3, [sp, #24]
 800a5e2:	1ac0      	subs	r0, r0, r3
 800a5e4:	42a8      	cmp	r0, r5
 800a5e6:	d801      	bhi.n	800a5ec <I2C_WaitOnFlagUntilTimeout+0x3c>
 800a5e8:	2d00      	cmp	r5, #0
 800a5ea:	d1e7      	bne.n	800a5bc <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a5ec:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a5f0:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5f2:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 800a5f4:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a5f6:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 800a5f8:	f888 2040 	strb.w	r2, [r8, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a5fc:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a600:	f888 1041 	strb.w	r1, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a604:	f888 2042 	strb.w	r2, [r8, #66]	; 0x42
        return HAL_ERROR;
 800a608:	e7e6      	b.n	800a5d8 <I2C_WaitOnFlagUntilTimeout+0x28>
 800a60a:	bf00      	nop

0800a60c <I2C_RequestMemoryRead>:
{
 800a60c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a610:	4f19      	ldr	r7, [pc, #100]	; (800a678 <I2C_RequestMemoryRead+0x6c>)
{
 800a612:	b082      	sub	sp, #8
 800a614:	461e      	mov	r6, r3
 800a616:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a618:	9700      	str	r7, [sp, #0]
{
 800a61a:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a61c:	2300      	movs	r3, #0
 800a61e:	b2f2      	uxtb	r2, r6
{
 800a620:	e9dd 7808 	ldrd	r7, r8, [sp, #32]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a624:	f7ff fe1a 	bl	800a25c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a628:	4620      	mov	r0, r4
 800a62a:	4642      	mov	r2, r8
 800a62c:	4639      	mov	r1, r7
 800a62e:	f7ff ff6f 	bl	800a510 <I2C_WaitOnTXISFlagUntilTimeout>
 800a632:	b9e0      	cbnz	r0, 800a66e <I2C_RequestMemoryRead+0x62>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a634:	2e01      	cmp	r6, #1
 800a636:	d110      	bne.n	800a65a <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a638:	6823      	ldr	r3, [r4, #0]
 800a63a:	b2ed      	uxtb	r5, r5
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a63c:	4620      	mov	r0, r4
 800a63e:	2200      	movs	r2, #0
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a640:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a642:	2140      	movs	r1, #64	; 0x40
 800a644:	463b      	mov	r3, r7
 800a646:	f8cd 8000 	str.w	r8, [sp]
 800a64a:	f7ff ffb1 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 800a64e:	3800      	subs	r0, #0
 800a650:	bf18      	it	ne
 800a652:	2001      	movne	r0, #1
}
 800a654:	b002      	add	sp, #8
 800a656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a65a:	6820      	ldr	r0, [r4, #0]
 800a65c:	0a2b      	lsrs	r3, r5, #8
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a65e:	4642      	mov	r2, r8
 800a660:	4639      	mov	r1, r7
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a662:	6283      	str	r3, [r0, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a664:	4620      	mov	r0, r4
 800a666:	f7ff ff53 	bl	800a510 <I2C_WaitOnTXISFlagUntilTimeout>
 800a66a:	2800      	cmp	r0, #0
 800a66c:	d0e4      	beq.n	800a638 <I2C_RequestMemoryRead+0x2c>
    return HAL_ERROR;
 800a66e:	2001      	movs	r0, #1
}
 800a670:	b002      	add	sp, #8
 800a672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a676:	bf00      	nop
 800a678:	80002000 	.word	0x80002000

0800a67c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800a67c:	2800      	cmp	r0, #0
 800a67e:	f000 80c0 	beq.w	800a802 <HAL_I2C_Init+0x186>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a682:	6802      	ldr	r2, [r0, #0]
 800a684:	4960      	ldr	r1, [pc, #384]	; (800a808 <HAL_I2C_Init+0x18c>)
{
 800a686:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a688:	4b60      	ldr	r3, [pc, #384]	; (800a80c <HAL_I2C_Init+0x190>)
 800a68a:	4604      	mov	r4, r0
 800a68c:	4860      	ldr	r0, [pc, #384]	; (800a810 <HAL_I2C_Init+0x194>)
 800a68e:	429a      	cmp	r2, r3
 800a690:	bf18      	it	ne
 800a692:	4282      	cmpne	r2, r0
 800a694:	bf14      	ite	ne
 800a696:	2301      	movne	r3, #1
 800a698:	2300      	moveq	r3, #0
 800a69a:	428a      	cmp	r2, r1
 800a69c:	bf0c      	ite	eq
 800a69e:	2300      	moveq	r3, #0
 800a6a0:	f003 0301 	andne.w	r3, r3, #1
 800a6a4:	b11b      	cbz	r3, 800a6ae <HAL_I2C_Init+0x32>
 800a6a6:	4b5b      	ldr	r3, [pc, #364]	; (800a814 <HAL_I2C_Init+0x198>)
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	f040 80a4 	bne.w	800a7f6 <HAL_I2C_Init+0x17a>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800a6ae:	68a3      	ldr	r3, [r4, #8]
 800a6b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6b4:	f080 8099 	bcs.w	800a7ea <HAL_I2C_Init+0x16e>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800a6b8:	68e3      	ldr	r3, [r4, #12]
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	2b01      	cmp	r3, #1
 800a6be:	d854      	bhi.n	800a76a <HAL_I2C_Init+0xee>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800a6c0:	6923      	ldr	r3, [r4, #16]
 800a6c2:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800a6c6:	d159      	bne.n	800a77c <HAL_I2C_Init+0x100>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800a6c8:	6963      	ldr	r3, [r4, #20]
 800a6ca:	2bff      	cmp	r3, #255	; 0xff
 800a6cc:	d85e      	bhi.n	800a78c <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800a6ce:	69a3      	ldr	r3, [r4, #24]
 800a6d0:	2b07      	cmp	r3, #7
 800a6d2:	d863      	bhi.n	800a79c <HAL_I2C_Init+0x120>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800a6d4:	69e3      	ldr	r3, [r4, #28]
 800a6d6:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800a6da:	d168      	bne.n	800a7ae <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800a6dc:	6a23      	ldr	r3, [r4, #32]
 800a6de:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800a6e2:	d16d      	bne.n	800a7c0 <HAL_I2C_Init+0x144>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a6e4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800a6e8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d072      	beq.n	800a7d6 <HAL_I2C_Init+0x15a>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800a6f0:	2124      	movs	r1, #36	; 0x24
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6f2:	68e0      	ldr	r0, [r4, #12]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a6f4:	e9d4 3200 	ldrd	r3, r2, [r4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800a6f8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a6fc:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 800a6fe:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a700:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 800a704:	f021 0101 	bic.w	r1, r1, #1
 800a708:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a70a:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a70c:	689a      	ldr	r2, [r3, #8]
 800a70e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a712:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a714:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a716:	d064      	beq.n	800a7e2 <HAL_I2C_Init+0x166>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a718:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a71c:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a71e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a720:	d102      	bne.n	800a728 <HAL_I2C_Init+0xac>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a722:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a726:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a728:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a72a:	2100      	movs	r1, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a72c:	483a      	ldr	r0, [pc, #232]	; (800a818 <HAL_I2C_Init+0x19c>)
  hi2c->State = HAL_I2C_STATE_READY;
 800a72e:	2720      	movs	r7, #32
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a730:	69a6      	ldr	r6, [r4, #24]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a732:	4310      	orrs	r0, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a734:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a738:	6058      	str	r0, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a73a:	432a      	orrs	r2, r5
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a73c:	68d8      	ldr	r0, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a73e:	69e5      	ldr	r5, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a740:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a744:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a746:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a74a:	4335      	orrs	r5, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a74c:	60d8      	str	r0, [r3, #12]
  return HAL_OK;
 800a74e:	4608      	mov	r0, r1
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a750:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a752:	601d      	str	r5, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800a754:	681a      	ldr	r2, [r3, #0]
 800a756:	f042 0201 	orr.w	r2, r2, #1
 800a75a:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a75c:	6461      	str	r1, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a75e:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a762:	6321      	str	r1, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a764:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 800a768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800a76a:	f240 2117 	movw	r1, #535	; 0x217
 800a76e:	482b      	ldr	r0, [pc, #172]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a770:	f7f9 fb52 	bl	8003e18 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800a774:	6923      	ldr	r3, [r4, #16]
 800a776:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800a77a:	d0a5      	beq.n	800a6c8 <HAL_I2C_Init+0x4c>
 800a77c:	f44f 7106 	mov.w	r1, #536	; 0x218
 800a780:	4826      	ldr	r0, [pc, #152]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a782:	f7f9 fb49 	bl	8003e18 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800a786:	6963      	ldr	r3, [r4, #20]
 800a788:	2bff      	cmp	r3, #255	; 0xff
 800a78a:	d9a0      	bls.n	800a6ce <HAL_I2C_Init+0x52>
 800a78c:	f240 2119 	movw	r1, #537	; 0x219
 800a790:	4822      	ldr	r0, [pc, #136]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a792:	f7f9 fb41 	bl	8003e18 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 800a796:	69a3      	ldr	r3, [r4, #24]
 800a798:	2b07      	cmp	r3, #7
 800a79a:	d99b      	bls.n	800a6d4 <HAL_I2C_Init+0x58>
 800a79c:	f240 211a 	movw	r1, #538	; 0x21a
 800a7a0:	481e      	ldr	r0, [pc, #120]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a7a2:	f7f9 fb39 	bl	8003e18 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800a7a6:	69e3      	ldr	r3, [r4, #28]
 800a7a8:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800a7ac:	d096      	beq.n	800a6dc <HAL_I2C_Init+0x60>
 800a7ae:	f240 211b 	movw	r1, #539	; 0x21b
 800a7b2:	481a      	ldr	r0, [pc, #104]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a7b4:	f7f9 fb30 	bl	8003e18 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800a7b8:	6a23      	ldr	r3, [r4, #32]
 800a7ba:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800a7be:	d091      	beq.n	800a6e4 <HAL_I2C_Init+0x68>
 800a7c0:	f44f 7107 	mov.w	r1, #540	; 0x21c
 800a7c4:	4815      	ldr	r0, [pc, #84]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a7c6:	f7f9 fb27 	bl	8003e18 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a7ca:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800a7ce:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d18c      	bne.n	800a6f0 <HAL_I2C_Init+0x74>
    HAL_I2C_MspInit(hi2c);
 800a7d6:	4620      	mov	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 800a7d8:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800a7dc:	f7fa fdae 	bl	800533c <HAL_I2C_MspInit>
 800a7e0:	e786      	b.n	800a6f0 <HAL_I2C_Init+0x74>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a7e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a7e6:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a7e8:	e79e      	b.n	800a728 <HAL_I2C_Init+0xac>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 800a7ea:	f240 2116 	movw	r1, #534	; 0x216
 800a7ee:	480b      	ldr	r0, [pc, #44]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a7f0:	f7f9 fb12 	bl	8003e18 <assert_failed>
 800a7f4:	e760      	b.n	800a6b8 <HAL_I2C_Init+0x3c>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800a7f6:	f240 2115 	movw	r1, #533	; 0x215
 800a7fa:	4808      	ldr	r0, [pc, #32]	; (800a81c <HAL_I2C_Init+0x1a0>)
 800a7fc:	f7f9 fb0c 	bl	8003e18 <assert_failed>
 800a800:	e755      	b.n	800a6ae <HAL_I2C_Init+0x32>
    return HAL_ERROR;
 800a802:	2001      	movs	r0, #1
}
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	40005c00 	.word	0x40005c00
 800a80c:	40005400 	.word	0x40005400
 800a810:	40005800 	.word	0x40005800
 800a814:	40006000 	.word	0x40006000
 800a818:	02008000 	.word	0x02008000
 800a81c:	08029c2c 	.word	0x08029c2c

0800a820 <HAL_I2C_Master_Transmit>:
{
 800a820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a824:	461d      	mov	r5, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a826:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800a82a:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a82c:	2b20      	cmp	r3, #32
{
 800a82e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a830:	f040 808a 	bne.w	800a948 <HAL_I2C_Master_Transmit+0x128>
    __HAL_LOCK(hi2c);
 800a834:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a838:	4604      	mov	r4, r0
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	f000 8084 	beq.w	800a948 <HAL_I2C_Master_Transmit+0x128>
 800a840:	f04f 0a01 	mov.w	sl, #1
 800a844:	4688      	mov	r8, r1
 800a846:	4691      	mov	r9, r2
 800a848:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800a84c:	f7fc faf6 	bl	8006e3c <HAL_GetTick>
 800a850:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a852:	4652      	mov	r2, sl
 800a854:	2319      	movs	r3, #25
 800a856:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a85a:	4620      	mov	r0, r4
 800a85c:	9600      	str	r6, [sp, #0]
 800a85e:	f7ff fea7 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
 800a862:	2800      	cmp	r0, #0
 800a864:	d16c      	bne.n	800a940 <HAL_I2C_Master_Transmit+0x120>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a866:	2310      	movs	r3, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a868:	2221      	movs	r2, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 800a86a:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a86e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a872:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a876:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800a878:	8565      	strh	r5, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a87a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a87c:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a87e:	b29b      	uxth	r3, r3
 800a880:	2bff      	cmp	r3, #255	; 0xff
 800a882:	d865      	bhi.n	800a950 <HAL_I2C_Master_Transmit+0x130>
      hi2c->XferSize = hi2c->XferCount;
 800a884:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a886:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a88a:	4d3c      	ldr	r5, [pc, #240]	; (800a97c <HAL_I2C_Master_Transmit+0x15c>)
 800a88c:	4641      	mov	r1, r8
      hi2c->XferSize = hi2c->XferCount;
 800a88e:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a890:	4620      	mov	r0, r4
 800a892:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800a894:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a896:	b2d2      	uxtb	r2, r2
 800a898:	f7ff fce0 	bl	800a25c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a89c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a89e:	4632      	mov	r2, r6
 800a8a0:	4639      	mov	r1, r7
 800a8a2:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800a8a4:	b29b      	uxth	r3, r3
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d039      	beq.n	800a91e <HAL_I2C_Master_Transmit+0xfe>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a8aa:	f7ff fe31 	bl	800a510 <I2C_WaitOnTXISFlagUntilTimeout>
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	d146      	bne.n	800a940 <HAL_I2C_Master_Transmit+0x120>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a8b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800a8b4:	6821      	ldr	r1, [r4, #0]
 800a8b6:	f812 5b01 	ldrb.w	r5, [r2], #1
      hi2c->XferSize--;
 800a8ba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a8bc:	628d      	str	r5, [r1, #40]	; 0x28
      hi2c->XferCount--;
 800a8be:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800a8c0:	3b01      	subs	r3, #1
      hi2c->pBuffPtr++;
 800a8c2:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800a8c4:	3d01      	subs	r5, #1
      hi2c->XferSize--;
 800a8c6:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800a8c8:	b2ad      	uxth	r5, r5
      hi2c->XferSize--;
 800a8ca:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800a8cc:	8565      	strh	r5, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a8ce:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800a8d0:	b292      	uxth	r2, r2
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d1e2      	bne.n	800a89c <HAL_I2C_Master_Transmit+0x7c>
 800a8d6:	2a00      	cmp	r2, #0
 800a8d8:	d0e0      	beq.n	800a89c <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a8da:	4602      	mov	r2, r0
 800a8dc:	463b      	mov	r3, r7
 800a8de:	2180      	movs	r1, #128	; 0x80
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	9600      	str	r6, [sp, #0]
 800a8e4:	f7ff fe64 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8e8:	f04f 0eff 	mov.w	lr, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a8ec:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a8ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a8f2:	4641      	mov	r1, r8
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	4672      	mov	r2, lr
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a8f8:	bb15      	cbnz	r5, 800a940 <HAL_I2C_Master_Transmit+0x120>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8fa:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	; 0x2a
 800a8fe:	fa1f fc8c 	uxth.w	ip, ip
 800a902:	45f4      	cmp	ip, lr
 800a904:	d92f      	bls.n	800a966 <HAL_I2C_Master_Transmit+0x146>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a906:	f8a4 e028 	strh.w	lr, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a90a:	9500      	str	r5, [sp, #0]
 800a90c:	f7ff fca6 	bl	800a25c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a910:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a912:	4632      	mov	r2, r6
 800a914:	4639      	mov	r1, r7
    while (hi2c->XferCount > 0U)
 800a916:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a918:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d1c5      	bne.n	800a8aa <HAL_I2C_Master_Transmit+0x8a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a91e:	f7ff fe21 	bl	800a564 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a922:	b968      	cbnz	r0, 800a940 <HAL_I2C_Master_Transmit+0x120>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a924:	6823      	ldr	r3, [r4, #0]
 800a926:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800a928:	4d15      	ldr	r5, [pc, #84]	; (800a980 <HAL_I2C_Master_Transmit+0x160>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a92a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800a92c:	685a      	ldr	r2, [r3, #4]
 800a92e:	402a      	ands	r2, r5
 800a930:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800a932:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800a936:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a93a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800a93e:	e000      	b.n	800a942 <HAL_I2C_Master_Transmit+0x122>
      return HAL_ERROR;
 800a940:	2001      	movs	r0, #1
}
 800a942:	b002      	add	sp, #8
 800a944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 800a948:	2002      	movs	r0, #2
}
 800a94a:	b002      	add	sp, #8
 800a94c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a950:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a952:	480a      	ldr	r0, [pc, #40]	; (800a97c <HAL_I2C_Master_Transmit+0x15c>)
 800a954:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a958:	4641      	mov	r1, r8
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a95a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a95c:	9000      	str	r0, [sp, #0]
 800a95e:	4620      	mov	r0, r4
 800a960:	f7ff fc7c 	bl	800a25c <I2C_TransferConfig>
 800a964:	e79a      	b.n	800a89c <HAL_I2C_Master_Transmit+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 800a966:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a968:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a96c:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800a96e:	b292      	uxth	r2, r2
 800a970:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a972:	b2d2      	uxtb	r2, r2
 800a974:	f7ff fc72 	bl	800a25c <I2C_TransferConfig>
 800a978:	e790      	b.n	800a89c <HAL_I2C_Master_Transmit+0x7c>
 800a97a:	bf00      	nop
 800a97c:	80002000 	.word	0x80002000
 800a980:	fe00e800 	.word	0xfe00e800

0800a984 <HAL_I2C_Master_Receive>:
{
 800a984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a988:	461d      	mov	r5, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a98a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800a98e:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a990:	2b20      	cmp	r3, #32
{
 800a992:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a994:	f040 808b 	bne.w	800aaae <HAL_I2C_Master_Receive+0x12a>
    __HAL_LOCK(hi2c);
 800a998:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800a99c:	4604      	mov	r4, r0
 800a99e:	2b01      	cmp	r3, #1
 800a9a0:	f000 8085 	beq.w	800aaae <HAL_I2C_Master_Receive+0x12a>
 800a9a4:	f04f 0a01 	mov.w	sl, #1
 800a9a8:	4688      	mov	r8, r1
 800a9aa:	4691      	mov	r9, r2
 800a9ac:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800a9b0:	f7fc fa44 	bl	8006e3c <HAL_GetTick>
 800a9b4:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a9b6:	4652      	mov	r2, sl
 800a9b8:	2319      	movs	r3, #25
 800a9ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a9be:	4620      	mov	r0, r4
 800a9c0:	9600      	str	r6, [sp, #0]
 800a9c2:	f7ff fdf5 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d16d      	bne.n	800aaa6 <HAL_I2C_Master_Receive+0x122>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a9ca:	2310      	movs	r3, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a9cc:	2222      	movs	r2, #34	; 0x22
    hi2c->pBuffPtr  = pData;
 800a9ce:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a9d2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a9d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a9da:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800a9dc:	8565      	strh	r5, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a9e0:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	2bff      	cmp	r3, #255	; 0xff
 800a9e6:	d866      	bhi.n	800aab6 <HAL_I2C_Master_Receive+0x132>
      hi2c->XferSize = hi2c->XferCount;
 800a9e8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a9ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a9ee:	4d3c      	ldr	r5, [pc, #240]	; (800aae0 <HAL_I2C_Master_Receive+0x15c>)
 800a9f0:	4641      	mov	r1, r8
      hi2c->XferSize = hi2c->XferCount;
 800a9f2:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800a9f8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a9fa:	b2d2      	uxtb	r2, r2
 800a9fc:	f7ff fc2e 	bl	800a25c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800aa00:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa02:	4632      	mov	r2, r6
 800aa04:	4639      	mov	r1, r7
 800aa06:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800aa08:	b29b      	uxth	r3, r3
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d03a      	beq.n	800aa84 <HAL_I2C_Master_Receive+0x100>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa0e:	f7ff fd35 	bl	800a47c <I2C_WaitOnRXNEFlagUntilTimeout>
 800aa12:	2800      	cmp	r0, #0
 800aa14:	d147      	bne.n	800aaa6 <HAL_I2C_Master_Receive+0x122>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800aa16:	6822      	ldr	r2, [r4, #0]
 800aa18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa1a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800aa1c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800aa1e:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800aa20:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800aa22:	3d01      	subs	r5, #1
      hi2c->pBuffPtr++;
 800aa24:	6a61      	ldr	r1, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800aa26:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800aa28:	b2ad      	uxth	r5, r5
      hi2c->pBuffPtr++;
 800aa2a:	3101      	adds	r1, #1
      hi2c->XferSize--;
 800aa2c:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800aa2e:	8565      	strh	r5, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aa30:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800aa32:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aa34:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800aa36:	6261      	str	r1, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d1e1      	bne.n	800aa00 <HAL_I2C_Master_Receive+0x7c>
 800aa3c:	2a00      	cmp	r2, #0
 800aa3e:	d0df      	beq.n	800aa00 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aa40:	4602      	mov	r2, r0
 800aa42:	463b      	mov	r3, r7
 800aa44:	2180      	movs	r1, #128	; 0x80
 800aa46:	4620      	mov	r0, r4
 800aa48:	9600      	str	r6, [sp, #0]
 800aa4a:	f7ff fdb1 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa4e:	f04f 0eff 	mov.w	lr, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aa52:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aa54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aa58:	4641      	mov	r1, r8
 800aa5a:	4620      	mov	r0, r4
 800aa5c:	4672      	mov	r2, lr
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800aa5e:	bb15      	cbnz	r5, 800aaa6 <HAL_I2C_Master_Receive+0x122>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa60:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	; 0x2a
 800aa64:	fa1f fc8c 	uxth.w	ip, ip
 800aa68:	45f4      	cmp	ip, lr
 800aa6a:	d92f      	bls.n	800aacc <HAL_I2C_Master_Receive+0x148>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa6c:	f8a4 e028 	strh.w	lr, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aa70:	9500      	str	r5, [sp, #0]
 800aa72:	f7ff fbf3 	bl	800a25c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800aa76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa78:	4632      	mov	r2, r6
 800aa7a:	4639      	mov	r1, r7
    while (hi2c->XferCount > 0U)
 800aa7c:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa7e:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d1c4      	bne.n	800aa0e <HAL_I2C_Master_Receive+0x8a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa84:	f7ff fd6e 	bl	800a564 <I2C_WaitOnSTOPFlagUntilTimeout>
 800aa88:	b968      	cbnz	r0, 800aaa6 <HAL_I2C_Master_Receive+0x122>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa8a:	6823      	ldr	r3, [r4, #0]
 800aa8c:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800aa8e:	4d15      	ldr	r5, [pc, #84]	; (800aae4 <HAL_I2C_Master_Receive+0x160>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa90:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800aa92:	685a      	ldr	r2, [r3, #4]
 800aa94:	402a      	ands	r2, r5
 800aa96:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800aa98:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800aa9c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aaa0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800aaa4:	e000      	b.n	800aaa8 <HAL_I2C_Master_Receive+0x124>
      return HAL_ERROR;
 800aaa6:	2001      	movs	r0, #1
}
 800aaa8:	b002      	add	sp, #8
 800aaaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_BUSY;
 800aaae:	2002      	movs	r0, #2
}
 800aab0:	b002      	add	sp, #8
 800aab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aab6:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aab8:	4809      	ldr	r0, [pc, #36]	; (800aae0 <HAL_I2C_Master_Receive+0x15c>)
 800aaba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aabe:	4641      	mov	r1, r8
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aac0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aac2:	9000      	str	r0, [sp, #0]
 800aac4:	4620      	mov	r0, r4
 800aac6:	f7ff fbc9 	bl	800a25c <I2C_TransferConfig>
 800aaca:	e799      	b.n	800aa00 <HAL_I2C_Master_Receive+0x7c>
          hi2c->XferSize = hi2c->XferCount;
 800aacc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800aace:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800aad2:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800aad4:	b292      	uxth	r2, r2
 800aad6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800aad8:	b2d2      	uxtb	r2, r2
 800aada:	f7ff fbbf 	bl	800a25c <I2C_TransferConfig>
 800aade:	e78f      	b.n	800aa00 <HAL_I2C_Master_Receive+0x7c>
 800aae0:	80002400 	.word	0x80002400
 800aae4:	fe00e800 	.word	0xfe00e800

0800aae8 <HAL_I2C_Mem_Read>:
{
 800aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	461d      	mov	r5, r3
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800aaee:	3b01      	subs	r3, #1
{
 800aaf0:	b085      	sub	sp, #20
 800aaf2:	4604      	mov	r4, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800aaf4:	2b01      	cmp	r3, #1
{
 800aaf6:	460e      	mov	r6, r1
 800aaf8:	4617      	mov	r7, r2
 800aafa:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 800aafe:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800ab02:	d904      	bls.n	800ab0e <HAL_I2C_Mem_Read+0x26>
 800ab04:	f640 11d4 	movw	r1, #2516	; 0x9d4
 800ab08:	4863      	ldr	r0, [pc, #396]	; (800ac98 <HAL_I2C_Mem_Read+0x1b0>)
 800ab0a:	f7f9 f985 	bl	8003e18 <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab0e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800ab12:	2b20      	cmp	r3, #32
 800ab14:	d125      	bne.n	800ab62 <HAL_I2C_Mem_Read+0x7a>
    if ((pData == NULL) || (Size == 0U))
 800ab16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab18:	b1e3      	cbz	r3, 800ab54 <HAL_I2C_Mem_Read+0x6c>
 800ab1a:	f1bb 0f00 	cmp.w	fp, #0
 800ab1e:	d019      	beq.n	800ab54 <HAL_I2C_Mem_Read+0x6c>
    __HAL_LOCK(hi2c);
 800ab20:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d01c      	beq.n	800ab62 <HAL_I2C_Mem_Read+0x7a>
 800ab28:	f04f 0a01 	mov.w	sl, #1
 800ab2c:	f884 a040 	strb.w	sl, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 800ab30:	f7fc f984 	bl	8006e3c <HAL_GetTick>
 800ab34:	4680      	mov	r8, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ab36:	4652      	mov	r2, sl
 800ab38:	2319      	movs	r3, #25
 800ab3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ab3e:	4620      	mov	r0, r4
 800ab40:	f8cd 8000 	str.w	r8, [sp]
 800ab44:	f7ff fd34 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
 800ab48:	9003      	str	r0, [sp, #12]
 800ab4a:	b170      	cbz	r0, 800ab6a <HAL_I2C_Mem_Read+0x82>
      return HAL_ERROR;
 800ab4c:	2001      	movs	r0, #1
}
 800ab4e:	b005      	add	sp, #20
 800ab50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ab54:	f44f 7300 	mov.w	r3, #512	; 0x200
      return  HAL_ERROR;
 800ab58:	2001      	movs	r0, #1
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ab5a:	6463      	str	r3, [r4, #68]	; 0x44
}
 800ab5c:	b005      	add	sp, #20
 800ab5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_BUSY;
 800ab62:	2002      	movs	r0, #2
}
 800ab64:	b005      	add	sp, #20
 800ab66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hi2c->pBuffPtr  = pData;
 800ab6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ab6c:	2122      	movs	r1, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ab6e:	2040      	movs	r0, #64	; 0x40
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ab70:	463a      	mov	r2, r7
    hi2c->pBuffPtr  = pData;
 800ab72:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ab74:	462b      	mov	r3, r5
    hi2c->XferISR   = NULL;
 800ab76:	9d03      	ldr	r5, [sp, #12]
 800ab78:	6365      	str	r5, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ab7a:	e9cd 9800 	strd	r9, r8, [sp]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ab7e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ab82:	4631      	mov	r1, r6
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ab84:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ab88:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab8a:	6465      	str	r5, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800ab8c:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ab90:	f7ff fd3c 	bl	800a60c <I2C_RequestMemoryRead>
 800ab94:	2800      	cmp	r0, #0
 800ab96:	d157      	bne.n	800ac48 <HAL_I2C_Mem_Read+0x160>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab98:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800ab9a:	b29b      	uxth	r3, r3
 800ab9c:	2bff      	cmp	r3, #255	; 0xff
 800ab9e:	d958      	bls.n	800ac52 <HAL_I2C_Mem_Read+0x16a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800aba0:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800aba2:	483e      	ldr	r0, [pc, #248]	; (800ac9c <HAL_I2C_Mem_Read+0x1b4>)
 800aba4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aba8:	4631      	mov	r1, r6
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800abaa:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800abac:	9000      	str	r0, [sp, #0]
 800abae:	4620      	mov	r0, r4
 800abb0:	f7ff fb54 	bl	800a25c <I2C_TransferConfig>
 800abb4:	e003      	b.n	800abbe <HAL_I2C_Mem_Read+0xd6>
    } while (hi2c->XferCount > 0U);
 800abb6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800abb8:	b29b      	uxth	r3, r3
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d056      	beq.n	800ac6c <HAL_I2C_Mem_Read+0x184>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800abbe:	464b      	mov	r3, r9
 800abc0:	2200      	movs	r2, #0
 800abc2:	2104      	movs	r1, #4
 800abc4:	4620      	mov	r0, r4
 800abc6:	f8cd 8000 	str.w	r8, [sp]
 800abca:	f7ff fcf1 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
 800abce:	2800      	cmp	r0, #0
 800abd0:	d1bc      	bne.n	800ab4c <HAL_I2C_Mem_Read+0x64>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800abd2:	6822      	ldr	r2, [r4, #0]
 800abd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abd6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800abd8:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800abda:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800abdc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800abde:	3901      	subs	r1, #1
      hi2c->pBuffPtr++;
 800abe0:	6a65      	ldr	r5, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800abe2:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800abe4:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 800abe6:	3501      	adds	r5, #1
      hi2c->XferSize--;
 800abe8:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800abea:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800abec:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800abee:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800abf0:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 800abf2:	6265      	str	r5, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d1de      	bne.n	800abb6 <HAL_I2C_Mem_Read+0xce>
 800abf8:	2a00      	cmp	r2, #0
 800abfa:	d0dc      	beq.n	800abb6 <HAL_I2C_Mem_Read+0xce>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800abfc:	4602      	mov	r2, r0
 800abfe:	464b      	mov	r3, r9
 800ac00:	2180      	movs	r1, #128	; 0x80
 800ac02:	4620      	mov	r0, r4
 800ac04:	f8cd 8000 	str.w	r8, [sp]
 800ac08:	f7ff fcd2 	bl	800a5b0 <I2C_WaitOnFlagUntilTimeout>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ac10:	4605      	mov	r5, r0
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800ac12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ac16:	4631      	mov	r1, r6
 800ac18:	4620      	mov	r0, r4
 800ac1a:	4662      	mov	r2, ip
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ac1c:	2d00      	cmp	r5, #0
 800ac1e:	d195      	bne.n	800ab4c <HAL_I2C_Mem_Read+0x64>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac20:	8d67      	ldrh	r7, [r4, #42]	; 0x2a
 800ac22:	b2bf      	uxth	r7, r7
 800ac24:	4567      	cmp	r7, ip
 800ac26:	d905      	bls.n	800ac34 <HAL_I2C_Mem_Read+0x14c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ac28:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800ac2c:	9500      	str	r5, [sp, #0]
 800ac2e:	f7ff fb15 	bl	800a25c <I2C_TransferConfig>
 800ac32:	e7c0      	b.n	800abb6 <HAL_I2C_Mem_Read+0xce>
          hi2c->XferSize = hi2c->XferCount;
 800ac34:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ac3a:	9500      	str	r5, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800ac3c:	b292      	uxth	r2, r2
 800ac3e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac40:	b2d2      	uxtb	r2, r2
 800ac42:	f7ff fb0b 	bl	800a25c <I2C_TransferConfig>
 800ac46:	e7b6      	b.n	800abb6 <HAL_I2C_Mem_Read+0xce>
      __HAL_UNLOCK(hi2c);
 800ac48:	9b03      	ldr	r3, [sp, #12]
      return HAL_ERROR;
 800ac4a:	4650      	mov	r0, sl
      __HAL_UNLOCK(hi2c);
 800ac4c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800ac50:	e77d      	b.n	800ab4e <HAL_I2C_Mem_Read+0x66>
      hi2c->XferSize = hi2c->XferCount;
 800ac52:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ac58:	4d10      	ldr	r5, [pc, #64]	; (800ac9c <HAL_I2C_Mem_Read+0x1b4>)
 800ac5a:	4631      	mov	r1, r6
      hi2c->XferSize = hi2c->XferCount;
 800ac5c:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac5e:	4620      	mov	r0, r4
 800ac60:	9500      	str	r5, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800ac62:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac64:	b2d2      	uxtb	r2, r2
 800ac66:	f7ff faf9 	bl	800a25c <I2C_TransferConfig>
 800ac6a:	e7a8      	b.n	800abbe <HAL_I2C_Mem_Read+0xd6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac6c:	4642      	mov	r2, r8
 800ac6e:	4649      	mov	r1, r9
 800ac70:	4620      	mov	r0, r4
 800ac72:	f7ff fc77 	bl	800a564 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	f47f af68 	bne.w	800ab4c <HAL_I2C_Mem_Read+0x64>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac7c:	6823      	ldr	r3, [r4, #0]
 800ac7e:	2120      	movs	r1, #32
    I2C_RESET_CR2(hi2c);
 800ac80:	4d07      	ldr	r5, [pc, #28]	; (800aca0 <HAL_I2C_Mem_Read+0x1b8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac82:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800ac84:	685a      	ldr	r2, [r3, #4]
 800ac86:	402a      	ands	r2, r5
 800ac88:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800ac8a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800ac8e:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ac92:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800ac96:	e75a      	b.n	800ab4e <HAL_I2C_Mem_Read+0x66>
 800ac98:	08029c2c 	.word	0x08029c2c
 800ac9c:	80002400 	.word	0x80002400
 800aca0:	fe00e800 	.word	0xfe00e800

0800aca4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800aca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca6:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800aca8:	4b22      	ldr	r3, [pc, #136]	; (800ad34 <HAL_I2CEx_ConfigAnalogFilter+0x90>)
 800acaa:	4e23      	ldr	r6, [pc, #140]	; (800ad38 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
{
 800acac:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800acae:	6822      	ldr	r2, [r4, #0]
 800acb0:	4822      	ldr	r0, [pc, #136]	; (800ad3c <HAL_I2CEx_ConfigAnalogFilter+0x98>)
 800acb2:	429a      	cmp	r2, r3
 800acb4:	bf18      	it	ne
 800acb6:	42b2      	cmpne	r2, r6
 800acb8:	bf14      	ite	ne
 800acba:	2301      	movne	r3, #1
 800acbc:	2300      	moveq	r3, #0
 800acbe:	4282      	cmp	r2, r0
 800acc0:	bf0c      	ite	eq
 800acc2:	2300      	moveq	r3, #0
 800acc4:	f003 0301 	andne.w	r3, r3, #1
 800acc8:	b113      	cbz	r3, 800acd0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800acca:	4b1d      	ldr	r3, [pc, #116]	; (800ad40 <HAL_I2CEx_ConfigAnalogFilter+0x9c>)
 800accc:	429a      	cmp	r2, r3
 800acce:	d12c      	bne.n	800ad2a <HAL_I2CEx_ConfigAnalogFilter+0x86>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800acd0:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 800acd4:	d124      	bne.n	800ad20 <HAL_I2CEx_ConfigAnalogFilter+0x7c>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800acd6:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800acda:	2b20      	cmp	r3, #32
 800acdc:	b2de      	uxtb	r6, r3
 800acde:	d11d      	bne.n	800ad1c <HAL_I2CEx_ConfigAnalogFilter+0x78>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ace0:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	d019      	beq.n	800ad1c <HAL_I2CEx_ConfigAnalogFilter+0x78>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ace8:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800acea:	2224      	movs	r2, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acec:	2700      	movs	r7, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 800acee:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800acf2:	681a      	ldr	r2, [r3, #0]

    return HAL_OK;
 800acf4:	4638      	mov	r0, r7
    __HAL_I2C_DISABLE(hi2c);
 800acf6:	f022 0201 	bic.w	r2, r2, #1
 800acfa:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800acfc:	681a      	ldr	r2, [r3, #0]
 800acfe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ad02:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800ad04:	6819      	ldr	r1, [r3, #0]
 800ad06:	430d      	orrs	r5, r1
 800ad08:	601d      	str	r5, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800ad0a:	681a      	ldr	r2, [r3, #0]
 800ad0c:	f042 0201 	orr.w	r2, r2, #1
 800ad10:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800ad12:	f884 6041 	strb.w	r6, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800ad16:	f884 7040 	strb.w	r7, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800ad1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800ad1c:	2002      	movs	r0, #2
}
 800ad1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800ad20:	215f      	movs	r1, #95	; 0x5f
 800ad22:	4808      	ldr	r0, [pc, #32]	; (800ad44 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800ad24:	f7f9 f878 	bl	8003e18 <assert_failed>
 800ad28:	e7d5      	b.n	800acd6 <HAL_I2CEx_ConfigAnalogFilter+0x32>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ad2a:	215e      	movs	r1, #94	; 0x5e
 800ad2c:	4805      	ldr	r0, [pc, #20]	; (800ad44 <HAL_I2CEx_ConfigAnalogFilter+0xa0>)
 800ad2e:	f7f9 f873 	bl	8003e18 <assert_failed>
 800ad32:	e7cd      	b.n	800acd0 <HAL_I2CEx_ConfigAnalogFilter+0x2c>
 800ad34:	40005400 	.word	0x40005400
 800ad38:	40005800 	.word	0x40005800
 800ad3c:	40005c00 	.word	0x40005c00
 800ad40:	40006000 	.word	0x40006000
 800ad44:	08029c64 	.word	0x08029c64

0800ad48 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ad48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4a:	4604      	mov	r4, r0
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ad4c:	4b21      	ldr	r3, [pc, #132]	; (800add4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>)
 800ad4e:	4e22      	ldr	r6, [pc, #136]	; (800add8 <HAL_I2CEx_ConfigDigitalFilter+0x90>)
{
 800ad50:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800ad52:	6822      	ldr	r2, [r4, #0]
 800ad54:	4821      	ldr	r0, [pc, #132]	; (800addc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800ad56:	429a      	cmp	r2, r3
 800ad58:	bf18      	it	ne
 800ad5a:	42b2      	cmpne	r2, r6
 800ad5c:	bf14      	ite	ne
 800ad5e:	2301      	movne	r3, #1
 800ad60:	2300      	moveq	r3, #0
 800ad62:	4282      	cmp	r2, r0
 800ad64:	bf0c      	ite	eq
 800ad66:	2300      	moveq	r3, #0
 800ad68:	f003 0301 	andne.w	r3, r3, #1
 800ad6c:	b113      	cbz	r3, 800ad74 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800ad6e:	4b1c      	ldr	r3, [pc, #112]	; (800ade0 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d12a      	bne.n	800adca <HAL_I2CEx_ConfigDigitalFilter+0x82>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800ad74:	2d0f      	cmp	r5, #15
 800ad76:	d823      	bhi.n	800adc0 <HAL_I2CEx_ConfigDigitalFilter+0x78>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad78:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800ad7c:	2b20      	cmp	r3, #32
 800ad7e:	b2df      	uxtb	r7, r3
 800ad80:	d11c      	bne.n	800adbc <HAL_I2CEx_ConfigDigitalFilter+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ad82:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800ad86:	2b01      	cmp	r3, #1
 800ad88:	d018      	beq.n	800adbc <HAL_I2CEx_ConfigDigitalFilter+0x74>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ad8a:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 800ad8c:	2224      	movs	r2, #36	; 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ad8e:	2600      	movs	r6, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 800ad90:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800ad94:	681a      	ldr	r2, [r3, #0]

    return HAL_OK;
 800ad96:	4630      	mov	r0, r6
    __HAL_I2C_DISABLE(hi2c);
 800ad98:	f022 0201 	bic.w	r2, r2, #1
 800ad9c:	601a      	str	r2, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 800ad9e:	6819      	ldr	r1, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 800ada0:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 800ada4:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 800ada8:	601d      	str	r5, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	f042 0201 	orr.w	r2, r2, #1
 800adb0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800adb2:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800adb6:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800adba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 800adbc:	2002      	movs	r0, #2
}
 800adbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800adc0:	218d      	movs	r1, #141	; 0x8d
 800adc2:	4808      	ldr	r0, [pc, #32]	; (800ade4 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800adc4:	f7f9 f828 	bl	8003e18 <assert_failed>
 800adc8:	e7d6      	b.n	800ad78 <HAL_I2CEx_ConfigDigitalFilter+0x30>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800adca:	218c      	movs	r1, #140	; 0x8c
 800adcc:	4805      	ldr	r0, [pc, #20]	; (800ade4 <HAL_I2CEx_ConfigDigitalFilter+0x9c>)
 800adce:	f7f9 f823 	bl	8003e18 <assert_failed>
 800add2:	e7cf      	b.n	800ad74 <HAL_I2CEx_ConfigDigitalFilter+0x2c>
 800add4:	40005400 	.word	0x40005400
 800add8:	40005800 	.word	0x40005800
 800addc:	40005c00 	.word	0x40005c00
 800ade0:	40006000 	.word	0x40006000
 800ade4:	08029c64 	.word	0x08029c64

0800ade8 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800ade8:	2800      	cmp	r0, #0
 800adea:	d04c      	beq.n	800ae86 <HAL_IWDG_Init+0x9e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800adec:	6802      	ldr	r2, [r0, #0]
{
 800adee:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 800adf0:	4b26      	ldr	r3, [pc, #152]	; (800ae8c <HAL_IWDG_Init+0xa4>)
 800adf2:	4604      	mov	r4, r0
 800adf4:	429a      	cmp	r2, r3
 800adf6:	d003      	beq.n	800ae00 <HAL_IWDG_Init+0x18>
 800adf8:	21b5      	movs	r1, #181	; 0xb5
 800adfa:	4825      	ldr	r0, [pc, #148]	; (800ae90 <HAL_IWDG_Init+0xa8>)
 800adfc:	f7f9 f80c 	bl	8003e18 <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800ae00:	6863      	ldr	r3, [r4, #4]
 800ae02:	2b06      	cmp	r3, #6
 800ae04:	d835      	bhi.n	800ae72 <HAL_IWDG_Init+0x8a>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800ae06:	68a3      	ldr	r3, [r4, #8]
 800ae08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae0c:	d22c      	bcs.n	800ae68 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800ae0e:	68e3      	ldr	r3, [r4, #12]
 800ae10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae14:	d223      	bcs.n	800ae5e <HAL_IWDG_Init+0x76>

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800ae16:	6823      	ldr	r3, [r4, #0]
 800ae18:	f64c 45cc 	movw	r5, #52428	; 0xcccc

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800ae1c:	f245 5055 	movw	r0, #21845	; 0x5555

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800ae20:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
  __HAL_IWDG_START(hiwdg);
 800ae24:	601d      	str	r5, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800ae26:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800ae28:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800ae2a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800ae2c:	f7fc f806 	bl	8006e3c <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae30:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800ae32:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae34:	68da      	ldr	r2, [r3, #12]
 800ae36:	0751      	lsls	r1, r2, #29
 800ae38:	d00a      	beq.n	800ae50 <HAL_IWDG_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800ae3a:	f7fb ffff 	bl	8006e3c <HAL_GetTick>
 800ae3e:	1b43      	subs	r3, r0, r5
 800ae40:	2b31      	cmp	r3, #49	; 0x31
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae42:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800ae44:	d9f6      	bls.n	800ae34 <HAL_IWDG_Init+0x4c>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae46:	68da      	ldr	r2, [r3, #12]
 800ae48:	0752      	lsls	r2, r2, #29
 800ae4a:	d0f3      	beq.n	800ae34 <HAL_IWDG_Init+0x4c>
      {
        return HAL_TIMEOUT;
 800ae4c:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 800ae4e:	bd38      	pop	{r3, r4, r5, pc}
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800ae50:	68e2      	ldr	r2, [r4, #12]
 800ae52:	6919      	ldr	r1, [r3, #16]
 800ae54:	4291      	cmp	r1, r2
 800ae56:	d011      	beq.n	800ae7c <HAL_IWDG_Init+0x94>
  return HAL_OK;
 800ae58:	2000      	movs	r0, #0
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800ae5a:	611a      	str	r2, [r3, #16]
}
 800ae5c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));
 800ae5e:	21b8      	movs	r1, #184	; 0xb8
 800ae60:	480b      	ldr	r0, [pc, #44]	; (800ae90 <HAL_IWDG_Init+0xa8>)
 800ae62:	f7f8 ffd9 	bl	8003e18 <assert_failed>
 800ae66:	e7d6      	b.n	800ae16 <HAL_IWDG_Init+0x2e>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 800ae68:	21b7      	movs	r1, #183	; 0xb7
 800ae6a:	4809      	ldr	r0, [pc, #36]	; (800ae90 <HAL_IWDG_Init+0xa8>)
 800ae6c:	f7f8 ffd4 	bl	8003e18 <assert_failed>
 800ae70:	e7cd      	b.n	800ae0e <HAL_IWDG_Init+0x26>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 800ae72:	21b6      	movs	r1, #182	; 0xb6
 800ae74:	4806      	ldr	r0, [pc, #24]	; (800ae90 <HAL_IWDG_Init+0xa8>)
 800ae76:	f7f8 ffcf 	bl	8003e18 <assert_failed>
 800ae7a:	e7c4      	b.n	800ae06 <HAL_IWDG_Init+0x1e>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ae7c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
  return HAL_OK;
 800ae80:	2000      	movs	r0, #0
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ae82:	601a      	str	r2, [r3, #0]
}
 800ae84:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800ae86:	2001      	movs	r0, #1
}
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	40003000 	.word	0x40003000
 800ae90:	08029ca0 	.word	0x08029ca0

0800ae94 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800ae94:	4603      	mov	r3, r0
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ae96:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 800ae9a:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	601a      	str	r2, [r3, #0]
}
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop

0800aea4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800aea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aea6:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800aea8:	2800      	cmp	r0, #0
 800aeaa:	f000 809d 	beq.w	800afe8 <HAL_PCD_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800aeae:	6804      	ldr	r4, [r0, #0]
 800aeb0:	4605      	mov	r5, r0
 800aeb2:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 800aeb6:	d003      	beq.n	800aec0 <HAL_PCD_Init+0x1c>
 800aeb8:	4b4f      	ldr	r3, [pc, #316]	; (800aff8 <HAL_PCD_Init+0x154>)
 800aeba:	429c      	cmp	r4, r3
 800aebc:	f040 8081 	bne.w	800afc2 <HAL_PCD_Init+0x11e>

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800aec0:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 800aec4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	f000 8086 	beq.w	800afda <HAL_PCD_Init+0x136>
 800aece:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800aed0:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800aed2:	462e      	mov	r6, r5
 800aed4:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800aed6:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800aeda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800aedc:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800aede:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800aee2:	bf08      	it	eq
 800aee4:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 800aee6:	f006 fe7b 	bl	8011be0 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800aeea:	f856 eb10 	ldr.w	lr, [r6], #16
 800aeee:	46b4      	mov	ip, r6
 800aef0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800aef4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aef6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800aefa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aefc:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800af00:	e884 0003 	stmia.w	r4, {r0, r1}
 800af04:	4670      	mov	r0, lr
 800af06:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800af0a:	f006 fda7 	bl	8011a5c <USB_CoreInit>
 800af0e:	4604      	mov	r4, r0
 800af10:	b130      	cbz	r0, 800af20 <HAL_PCD_Init+0x7c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800af12:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800af14:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800af16:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800af18:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 800af1c:	b00b      	add	sp, #44	; 0x2c
 800af1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800af20:	4601      	mov	r1, r0
 800af22:	6828      	ldr	r0, [r5, #0]
 800af24:	f006 fe64 	bl	8011bf0 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af28:	6868      	ldr	r0, [r5, #4]
 800af2a:	b358      	cbz	r0, 800af84 <HAL_PCD_Init+0xe0>
 800af2c:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800af2e:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800af32:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800af34:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af38:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800af3c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800af40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800af44:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af48:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800af4c:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af50:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800af52:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 800af56:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 800af58:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af5c:	d3ea      	bcc.n	800af34 <HAL_PCD_Init+0x90>
    hpcd->OUT_ep[i].is_in = 0U;
 800af5e:	2200      	movs	r2, #0
 800af60:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af64:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800af66:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800af6a:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af6e:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800af70:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af74:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800af76:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 800af7a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800af7e:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800af82:	d3ed      	bcc.n	800af60 <HAL_PCD_Init+0xbc>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800af84:	466c      	mov	r4, sp
 800af86:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800af88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af8a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800af8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af8e:	e896 0003 	ldmia.w	r6, {r0, r1}
 800af92:	e884 0003 	stmia.w	r4, {r0, r1}
 800af96:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800af9a:	6828      	ldr	r0, [r5, #0]
 800af9c:	f006 feac 	bl	8011cf8 <USB_DevInit>
 800afa0:	4604      	mov	r4, r0
 800afa2:	2800      	cmp	r0, #0
 800afa4:	d1b5      	bne.n	800af12 <HAL_PCD_Init+0x6e>
  hpcd->State = HAL_PCD_STATE_READY;
 800afa6:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800afa8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800afaa:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800afae:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800afb0:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 800afb4:	d01c      	beq.n	800aff0 <HAL_PCD_Init+0x14c>
  (void)USB_DevDisconnect(hpcd->Instance);
 800afb6:	6828      	ldr	r0, [r5, #0]
 800afb8:	f007 fa6a 	bl	8012490 <USB_DevDisconnect>
}
 800afbc:	4620      	mov	r0, r4
 800afbe:	b00b      	add	sp, #44	; 0x2c
 800afc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800afc2:	2187      	movs	r1, #135	; 0x87
 800afc4:	480d      	ldr	r0, [pc, #52]	; (800affc <HAL_PCD_Init+0x158>)
 800afc6:	f7f8 ff27 	bl	8003e18 <assert_failed>
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800afca:	f895 33bd 	ldrb.w	r3, [r5, #957]	; 0x3bd
 800afce:	682c      	ldr	r4, [r5, #0]
 800afd0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	f47f af7a 	bne.w	800aece <HAL_PCD_Init+0x2a>
    HAL_PCD_MspInit(hpcd);
 800afda:	4628      	mov	r0, r5
    hpcd->Lock = HAL_UNLOCKED;
 800afdc:	f885 23bc 	strb.w	r2, [r5, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 800afe0:	f016 ff7c 	bl	8021edc <HAL_PCD_MspInit>
 800afe4:	6828      	ldr	r0, [r5, #0]
 800afe6:	e773      	b.n	800aed0 <HAL_PCD_Init+0x2c>
    return HAL_ERROR;
 800afe8:	2401      	movs	r4, #1
}
 800afea:	4620      	mov	r0, r4
 800afec:	b00b      	add	sp, #44	; 0x2c
 800afee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800aff0:	4628      	mov	r0, r5
 800aff2:	f000 fcc3 	bl	800b97c <HAL_PCDEx_ActivateLPM>
 800aff6:	e7de      	b.n	800afb6 <HAL_PCD_Init+0x112>
 800aff8:	40040000 	.word	0x40040000
 800affc:	08029cdc 	.word	0x08029cdc

0800b000 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 800b000:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 800b004:	2b01      	cmp	r3, #1
 800b006:	d00e      	beq.n	800b026 <HAL_PCD_Start+0x26>
 800b008:	2301      	movs	r3, #1
{
 800b00a:	b510      	push	{r4, lr}
 800b00c:	4604      	mov	r4, r0
  __HAL_PCD_ENABLE(hpcd);
 800b00e:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800b010:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 800b014:	f006 fddc 	bl	8011bd0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b018:	6820      	ldr	r0, [r4, #0]
 800b01a:	f007 fa29 	bl	8012470 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b01e:	2000      	movs	r0, #0
 800b020:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 800b024:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800b026:	2002      	movs	r0, #2
}
 800b028:	4770      	bx	lr
 800b02a:	bf00      	nop

0800b02c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b030:	6806      	ldr	r6, [r0, #0]
{
 800b032:	b087      	sub	sp, #28
 800b034:	4604      	mov	r4, r0
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800b036:	4630      	mov	r0, r6
 800b038:	f007 fa6a 	bl	8012510 <USB_GetMode>
 800b03c:	b110      	cbz	r0, 800b044 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 800b03e:	b007      	add	sp, #28
 800b040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800b044:	4683      	mov	fp, r0
 800b046:	6820      	ldr	r0, [r4, #0]
 800b048:	f007 fa32 	bl	80124b0 <USB_ReadInterrupts>
 800b04c:	2800      	cmp	r0, #0
 800b04e:	d0f6      	beq.n	800b03e <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b050:	6820      	ldr	r0, [r4, #0]
 800b052:	f007 fa2d 	bl	80124b0 <USB_ReadInterrupts>
 800b056:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b05a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800b05c:	d003      	beq.n	800b066 <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800b05e:	6943      	ldr	r3, [r0, #20]
 800b060:	f003 0302 	and.w	r3, r3, #2
 800b064:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800b066:	f007 fa23 	bl	80124b0 <USB_ReadInterrupts>
 800b06a:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b06e:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800b070:	d012      	beq.n	800b098 <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b072:	6983      	ldr	r3, [r0, #24]
 800b074:	f023 0310 	bic.w	r3, r3, #16
 800b078:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800b07a:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800b07c:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800b080:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800b084:	2b02      	cmp	r3, #2
 800b086:	f000 8266 	beq.w	800b556 <HAL_PCD_IRQHandler+0x52a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800b08a:	2b06      	cmp	r3, #6
 800b08c:	f000 81c5 	beq.w	800b41a <HAL_PCD_IRQHandler+0x3ee>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800b090:	6983      	ldr	r3, [r0, #24]
 800b092:	f043 0310 	orr.w	r3, r3, #16
 800b096:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b098:	f007 fa0a 	bl	80124b0 <USB_ReadInterrupts>
 800b09c:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b0a0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800b0a2:	f040 80df 	bne.w	800b264 <HAL_PCD_IRQHandler+0x238>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800b0a6:	f007 fa03 	bl	80124b0 <USB_ReadInterrupts>
 800b0aa:	0342      	lsls	r2, r0, #13
 800b0ac:	d478      	bmi.n	800b1a0 <HAL_PCD_IRQHandler+0x174>
 800b0ae:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800b0b2:	4640      	mov	r0, r8
 800b0b4:	f007 f9fc 	bl	80124b0 <USB_ReadInterrupts>
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	db5d      	blt.n	800b178 <HAL_PCD_IRQHandler+0x14c>
 800b0bc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800b0be:	f007 f9f7 	bl	80124b0 <USB_ReadInterrupts>
 800b0c2:	0500      	lsls	r0, r0, #20
 800b0c4:	d44d      	bmi.n	800b162 <HAL_PCD_IRQHandler+0x136>
 800b0c6:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800b0c8:	f007 f9f2 	bl	80124b0 <USB_ReadInterrupts>
 800b0cc:	0102      	lsls	r2, r0, #4
 800b0ce:	d514      	bpl.n	800b0fa <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800b0d0:	6822      	ldr	r2, [r4, #0]
 800b0d2:	6953      	ldr	r3, [r2, #20]
 800b0d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b0d8:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800b0da:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	f040 8185 	bne.w	800b3ee <HAL_PCD_IRQHandler+0x3c2>
        hpcd->LPM_State = LPM_L1;
 800b0e4:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b0e6:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800b0e8:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800b0ec:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800b0ee:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b0f2:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b0f6:	f017 f85f 	bl	80221b8 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800b0fa:	6820      	ldr	r0, [r4, #0]
 800b0fc:	f007 f9d8 	bl	80124b0 <USB_ReadInterrupts>
 800b100:	04c3      	lsls	r3, r0, #19
 800b102:	f100 8129 	bmi.w	800b358 <HAL_PCD_IRQHandler+0x32c>
 800b106:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800b108:	f007 f9d2 	bl	80124b0 <USB_ReadInterrupts>
 800b10c:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 800b110:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800b112:	f040 810a 	bne.w	800b32a <HAL_PCD_IRQHandler+0x2fe>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800b116:	f007 f9cb 	bl	80124b0 <USB_ReadInterrupts>
 800b11a:	0707      	lsls	r7, r0, #28
 800b11c:	f100 80fc 	bmi.w	800b318 <HAL_PCD_IRQHandler+0x2ec>
 800b120:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800b122:	f007 f9c5 	bl	80124b0 <USB_ReadInterrupts>
 800b126:	02c6      	lsls	r6, r0, #11
 800b128:	f100 80ec 	bmi.w	800b304 <HAL_PCD_IRQHandler+0x2d8>
 800b12c:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800b12e:	f007 f9bf 	bl	80124b0 <USB_ReadInterrupts>
 800b132:	0285      	lsls	r5, r0, #10
 800b134:	f100 80dc 	bmi.w	800b2f0 <HAL_PCD_IRQHandler+0x2c4>
 800b138:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800b13a:	f007 f9b9 	bl	80124b0 <USB_ReadInterrupts>
 800b13e:	0040      	lsls	r0, r0, #1
 800b140:	f100 80cd 	bmi.w	800b2de <HAL_PCD_IRQHandler+0x2b2>
 800b144:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800b146:	f007 f9b3 	bl	80124b0 <USB_ReadInterrupts>
 800b14a:	0741      	lsls	r1, r0, #29
 800b14c:	f57f af77 	bpl.w	800b03e <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 800b150:	6823      	ldr	r3, [r4, #0]
 800b152:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800b154:	076a      	lsls	r2, r5, #29
 800b156:	f100 821f 	bmi.w	800b598 <HAL_PCD_IRQHandler+0x56c>
      hpcd->Instance->GOTGINT |= temp;
 800b15a:	685a      	ldr	r2, [r3, #4]
 800b15c:	432a      	orrs	r2, r5
 800b15e:	605a      	str	r2, [r3, #4]
 800b160:	e76d      	b.n	800b03e <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800b162:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 800b166:	07d9      	lsls	r1, r3, #31
 800b168:	f100 8212 	bmi.w	800b590 <HAL_PCD_IRQHandler+0x564>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800b16c:	6820      	ldr	r0, [r4, #0]
 800b16e:	6943      	ldr	r3, [r0, #20]
 800b170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b174:	6143      	str	r3, [r0, #20]
 800b176:	e7a7      	b.n	800b0c8 <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b178:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 800b17c:	f023 0301 	bic.w	r3, r3, #1
 800b180:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 800b184:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 800b188:	2b01      	cmp	r3, #1
 800b18a:	f000 813f 	beq.w	800b40c <HAL_PCD_IRQHandler+0x3e0>
        HAL_PCD_ResumeCallback(hpcd);
 800b18e:	4620      	mov	r0, r4
 800b190:	f016 ff40 	bl	8022014 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800b194:	6820      	ldr	r0, [r4, #0]
 800b196:	6943      	ldr	r3, [r0, #20]
 800b198:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b19c:	6143      	str	r3, [r0, #20]
 800b19e:	e78e      	b.n	800b0be <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800b1a0:	6820      	ldr	r0, [r4, #0]
 800b1a2:	f007 f991 	bl	80124c8 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 800b1a6:	f8d4 8000 	ldr.w	r8, [r4]
 800b1aa:	4681      	mov	r9, r0
 800b1ac:	2800      	cmp	r0, #0
 800b1ae:	d080      	beq.n	800b0b2 <HAL_PCD_IRQHandler+0x86>
 800b1b0:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 800b1b4:	4625      	mov	r5, r4
      epnum = 0U;
 800b1b6:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800b1ba:	f8cd b010 	str.w	fp, [sp, #16]
 800b1be:	e9cd 3602 	strd	r3, r6, [sp, #8]
 800b1c2:	e007      	b.n	800b1d4 <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 800b1c4:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 800b1c8:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 800b1cc:	f105 051c 	add.w	r5, r5, #28
 800b1d0:	f000 8138 	beq.w	800b444 <HAL_PCD_IRQHandler+0x418>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800b1d4:	f019 0f01 	tst.w	r9, #1
 800b1d8:	d0f4      	beq.n	800b1c4 <HAL_PCD_IRQHandler+0x198>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b1da:	fa5f f78a 	uxtb.w	r7, sl
 800b1de:	4640      	mov	r0, r8
 800b1e0:	4639      	mov	r1, r7
 800b1e2:	f007 f983 	bl	80124ec <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800b1e6:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b1e8:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800b1ea:	d519      	bpl.n	800b220 <HAL_PCD_IRQHandler+0x1f4>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b1ec:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b1f0:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b1f2:	f00a 010f 	and.w	r1, sl, #15
 800b1f6:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b1f8:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b1fc:	fa0c f101 	lsl.w	r1, ip, r1
 800b200:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b204:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 800b208:	6921      	ldr	r1, [r4, #16]
 800b20a:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b20c:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800b210:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 800b214:	f000 81c5 	beq.w	800b5a2 <HAL_PCD_IRQHandler+0x576>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800b218:	4639      	mov	r1, r7
 800b21a:	4620      	mov	r0, r4
 800b21c:	f016 febe 	bl	8021f9c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800b220:	0730      	lsls	r0, r6, #28
 800b222:	d504      	bpl.n	800b22e <HAL_PCD_IRQHandler+0x202>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800b224:	9b02      	ldr	r3, [sp, #8]
 800b226:	2208      	movs	r2, #8
 800b228:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800b22c:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800b22e:	06f1      	lsls	r1, r6, #27
 800b230:	d504      	bpl.n	800b23c <HAL_PCD_IRQHandler+0x210>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800b232:	9b02      	ldr	r3, [sp, #8]
 800b234:	2210      	movs	r2, #16
 800b236:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800b23a:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800b23c:	0672      	lsls	r2, r6, #25
 800b23e:	d504      	bpl.n	800b24a <HAL_PCD_IRQHandler+0x21e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800b240:	9b02      	ldr	r3, [sp, #8]
 800b242:	2240      	movs	r2, #64	; 0x40
 800b244:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800b248:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800b24a:	07b3      	lsls	r3, r6, #30
 800b24c:	d504      	bpl.n	800b258 <HAL_PCD_IRQHandler+0x22c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800b24e:	9b02      	ldr	r3, [sp, #8]
 800b250:	2202      	movs	r2, #2
 800b252:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 800b256:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800b258:	0636      	lsls	r6, r6, #24
 800b25a:	f100 80f6 	bmi.w	800b44a <HAL_PCD_IRQHandler+0x41e>
 800b25e:	f8d4 8000 	ldr.w	r8, [r4]
 800b262:	e7af      	b.n	800b1c4 <HAL_PCD_IRQHandler+0x198>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800b264:	f007 f928 	bl	80124b8 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 800b268:	4605      	mov	r5, r0
 800b26a:	6820      	ldr	r0, [r4, #0]
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	f43f af1a 	beq.w	800b0a6 <HAL_PCD_IRQHandler+0x7a>
 800b272:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 800b276:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 800b27a:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b27c:	9602      	str	r6, [sp, #8]
 800b27e:	469a      	mov	sl, r3
 800b280:	e006      	b.n	800b290 <HAL_PCD_IRQHandler+0x264>
      while (ep_intr != 0U)
 800b282:	086d      	lsrs	r5, r5, #1
        epnum++;
 800b284:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 800b288:	f109 091c 	add.w	r9, r9, #28
 800b28c:	f000 80d8 	beq.w	800b440 <HAL_PCD_IRQHandler+0x414>
        if ((ep_intr & 0x1U) != 0U)
 800b290:	07ee      	lsls	r6, r5, #31
 800b292:	d5f6      	bpl.n	800b282 <HAL_PCD_IRQHandler+0x256>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800b294:	b2fe      	uxtb	r6, r7
 800b296:	4631      	mov	r1, r6
 800b298:	f007 f91e 	bl	80124d8 <USB_ReadDevOutEPInterrupt>
 800b29c:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b29e:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800b2a0:	f018 0f01 	tst.w	r8, #1
 800b2a4:	f040 8138 	bne.w	800b518 <HAL_PCD_IRQHandler+0x4ec>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800b2a8:	f018 0f08 	tst.w	r8, #8
 800b2ac:	f040 811a 	bne.w	800b4e4 <HAL_PCD_IRQHandler+0x4b8>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800b2b0:	f018 0f10 	tst.w	r8, #16
 800b2b4:	d003      	beq.n	800b2be <HAL_PCD_IRQHandler+0x292>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800b2b6:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800b2ba:	2210      	movs	r2, #16
 800b2bc:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b2be:	f018 0f20 	tst.w	r8, #32
 800b2c2:	d003      	beq.n	800b2cc <HAL_PCD_IRQHandler+0x2a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b2c4:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800b2c8:	2220      	movs	r2, #32
 800b2ca:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800b2cc:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 800b2d0:	d0d7      	beq.n	800b282 <HAL_PCD_IRQHandler+0x256>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800b2d2:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 800b2d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b2da:	609a      	str	r2, [r3, #8]
 800b2dc:	e7d1      	b.n	800b282 <HAL_PCD_IRQHandler+0x256>
      HAL_PCD_ConnectCallback(hpcd);
 800b2de:	4620      	mov	r0, r4
 800b2e0:	f016 fea4 	bl	802202c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800b2e4:	6820      	ldr	r0, [r4, #0]
 800b2e6:	6943      	ldr	r3, [r0, #20]
 800b2e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b2ec:	6143      	str	r3, [r0, #20]
 800b2ee:	e72a      	b.n	800b146 <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b2f0:	4620      	mov	r0, r4
 800b2f2:	2100      	movs	r1, #0
 800b2f4:	f016 fe92 	bl	802201c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800b2f8:	6820      	ldr	r0, [r4, #0]
 800b2fa:	6943      	ldr	r3, [r0, #20]
 800b2fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b300:	6143      	str	r3, [r0, #20]
 800b302:	e71a      	b.n	800b13a <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800b304:	4620      	mov	r0, r4
 800b306:	2100      	movs	r1, #0
 800b308:	f016 fe8c 	bl	8022024 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800b30c:	6820      	ldr	r0, [r4, #0]
 800b30e:	6943      	ldr	r3, [r0, #20]
 800b310:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b314:	6143      	str	r3, [r0, #20]
 800b316:	e70a      	b.n	800b12e <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 800b318:	4620      	mov	r0, r4
 800b31a:	f016 fe49 	bl	8021fb0 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800b31e:	6820      	ldr	r0, [r4, #0]
 800b320:	6943      	ldr	r3, [r0, #20]
 800b322:	f003 0308 	and.w	r3, r3, #8
 800b326:	6143      	str	r3, [r0, #20]
 800b328:	e6fb      	b.n	800b122 <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 800b32a:	f007 f8f5 	bl	8012518 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800b32e:	6820      	ldr	r0, [r4, #0]
 800b330:	f006 fda0 	bl	8011e74 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800b334:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800b336:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800b338:	f000 ff7a 	bl	800c230 <HAL_RCC_GetHCLKFreq>
 800b33c:	7b22      	ldrb	r2, [r4, #12]
 800b33e:	4601      	mov	r1, r0
 800b340:	4628      	mov	r0, r5
 800b342:	f006 fbc9 	bl	8011ad8 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800b346:	4620      	mov	r0, r4
 800b348:	f016 fe36 	bl	8021fb8 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800b34c:	6820      	ldr	r0, [r4, #0]
 800b34e:	6943      	ldr	r3, [r0, #20]
 800b350:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b354:	6143      	str	r3, [r0, #20]
 800b356:	e6de      	b.n	800b116 <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b358:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800b35c:	2110      	movs	r1, #16
 800b35e:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b360:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 800b364:	f023 0301 	bic.w	r3, r3, #1
 800b368:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800b36a:	f006 fc77 	bl	8011c5c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b36e:	6867      	ldr	r7, [r4, #4]
 800b370:	b1e7      	cbz	r7, 800b3ac <HAL_PCD_IRQHandler+0x380>
 800b372:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800b376:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 800b37a:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b37c:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b380:	681a      	ldr	r2, [r3, #0]
 800b382:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b384:	45bb      	cmp	fp, r7
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b386:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800b38a:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800b38e:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b392:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800b396:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800b39a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b39e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 800b3a2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800b3a6:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b3aa:	d1e6      	bne.n	800b37a <HAL_PCD_IRQHandler+0x34e>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800b3ac:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800b3ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800b3b0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800b3b4:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800b3b6:	b9f2      	cbnz	r2, 800b3f6 <HAL_PCD_IRQHandler+0x3ca>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800b3b8:	696a      	ldr	r2, [r5, #20]
 800b3ba:	f242 032b 	movw	r3, #8235	; 0x202b
 800b3be:	4313      	orrs	r3, r2
 800b3c0:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800b3c2:	692b      	ldr	r3, [r5, #16]
 800b3c4:	f043 030b 	orr.w	r3, r3, #11
 800b3c8:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b3ca:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b3ce:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800b3d2:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b3d4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b3d8:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b3da:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b3de:	f007 f8b1 	bl	8012544 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800b3e2:	6820      	ldr	r0, [r4, #0]
 800b3e4:	6943      	ldr	r3, [r0, #20]
 800b3e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b3ea:	6143      	str	r3, [r0, #20]
 800b3ec:	e68c      	b.n	800b108 <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 800b3ee:	4620      	mov	r0, r4
 800b3f0:	f016 fdf8 	bl	8021fe4 <HAL_PCD_SuspendCallback>
 800b3f4:	e681      	b.n	800b0fa <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800b3f6:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800b3fa:	f043 030b 	orr.w	r3, r3, #11
 800b3fe:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800b402:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800b404:	f043 030b 	orr.w	r3, r3, #11
 800b408:	646b      	str	r3, [r5, #68]	; 0x44
 800b40a:	e7de      	b.n	800b3ca <HAL_PCD_IRQHandler+0x39e>
        hpcd->LPM_State = LPM_L0;
 800b40c:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b40e:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 800b410:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b414:	f016 fed0 	bl	80221b8 <HAL_PCDEx_LPM_Callback>
 800b418:	e6bc      	b.n	800b194 <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b41a:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800b41e:	2208      	movs	r2, #8
 800b420:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 800b424:	4630      	mov	r0, r6
 800b426:	f006 ff8b 	bl	8012340 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b42a:	f3c5 130a 	ubfx	r3, r5, #4, #11
 800b42e:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 800b432:	6820      	ldr	r0, [r4, #0]
 800b434:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 800b438:	440b      	add	r3, r1
 800b43a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800b43e:	e627      	b.n	800b090 <HAL_PCD_IRQHandler+0x64>
 800b440:	9e02      	ldr	r6, [sp, #8]
 800b442:	e630      	b.n	800b0a6 <HAL_PCD_IRQHandler+0x7a>
 800b444:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 800b448:	e633      	b.n	800b0b2 <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 800b44a:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b44e:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 800b452:	428b      	cmp	r3, r1
 800b454:	f63f aeb6 	bhi.w	800b1c4 <HAL_PCD_IRQHandler+0x198>
  len = ep->xfer_len - ep->xfer_count;
 800b458:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 800b45a:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b45c:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b460:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 800b464:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b466:	eb0b 1b4a 	add.w	fp, fp, sl, lsl #5
  len32b = (len + 3U) / 4U;
 800b46a:	bf28      	it	cs
 800b46c:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b46e:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 800b472:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b474:	b280      	uxth	r0, r0
 800b476:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 800b47a:	d21b      	bcs.n	800b4b4 <HAL_PCD_IRQHandler+0x488>
 800b47c:	e022      	b.n	800b4c4 <HAL_PCD_IRQHandler+0x498>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b47e:	b1f9      	cbz	r1, 800b4c0 <HAL_PCD_IRQHandler+0x494>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b480:	f894 c010 	ldrb.w	ip, [r4, #16]
 800b484:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 800b488:	f8cd c000 	str.w	ip, [sp]
 800b48c:	429e      	cmp	r6, r3
 800b48e:	bf28      	it	cs
 800b490:	461e      	movcs	r6, r3
 800b492:	b2b3      	uxth	r3, r6
 800b494:	f006 ff3e 	bl	8012314 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b498:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 800b49c:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 800b49e:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 800b4a0:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b4a2:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 800b4a4:	4431      	add	r1, r6
    ep->xfer_count += len;
 800b4a6:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b4a8:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 800b4ac:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 800b4ae:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b4b0:	6d29      	ldr	r1, [r5, #80]	; 0x50
 800b4b2:	d305      	bcc.n	800b4c0 <HAL_PCD_IRQHandler+0x494>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b4b4:	428b      	cmp	r3, r1
    len = ep->xfer_len - ep->xfer_count;
 800b4b6:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b4ba:	463a      	mov	r2, r7
 800b4bc:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b4be:	d3de      	bcc.n	800b47e <HAL_PCD_IRQHandler+0x452>
 800b4c0:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 800b4c4:	428b      	cmp	r3, r1
 800b4c6:	f4ff ae7d 	bcc.w	800b1c4 <HAL_PCD_IRQHandler+0x198>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b4ca:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b4cc:	f00a 010f 	and.w	r1, sl, #15
 800b4d0:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b4d2:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b4d6:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b4da:	ea22 0201 	bic.w	r2, r2, r1
 800b4de:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800b4e2:	e66f      	b.n	800b1c4 <HAL_PCD_IRQHandler+0x198>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b4e4:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 800b4e8:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b4ea:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800b4ee:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b4f0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b4f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4f6:	485e      	ldr	r0, [pc, #376]	; (800b670 <HAL_PCD_IRQHandler+0x644>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b4f8:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4fa:	4282      	cmp	r2, r0
 800b4fc:	d963      	bls.n	800b5c6 <HAL_PCD_IRQHandler+0x59a>
 800b4fe:	0409      	lsls	r1, r1, #16
 800b500:	d502      	bpl.n	800b508 <HAL_PCD_IRQHandler+0x4dc>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b502:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800b506:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b508:	4620      	mov	r0, r4
 800b50a:	f016 fd37 	bl	8021f7c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b50e:	6921      	ldr	r1, [r4, #16]
 800b510:	2901      	cmp	r1, #1
 800b512:	d07b      	beq.n	800b60c <HAL_PCD_IRQHandler+0x5e0>
 800b514:	6820      	ldr	r0, [r4, #0]
 800b516:	e6cb      	b.n	800b2b0 <HAL_PCD_IRQHandler+0x284>
  if (hpcd->Init.dma_enable == 1U)
 800b518:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b51c:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b520:	2301      	movs	r3, #1
 800b522:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b526:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 800b52a:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800b52e:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b530:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b532:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 800b536:	d04b      	beq.n	800b5d0 <HAL_PCD_IRQHandler+0x5a4>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b538:	494e      	ldr	r1, [pc, #312]	; (800b674 <HAL_PCD_IRQHandler+0x648>)
 800b53a:	428b      	cmp	r3, r1
 800b53c:	d057      	beq.n	800b5ee <HAL_PCD_IRQHandler+0x5c2>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b53e:	b927      	cbnz	r7, 800b54a <HAL_PCD_IRQHandler+0x51e>
 800b540:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800b544:	2a00      	cmp	r2, #0
 800b546:	f000 808c 	beq.w	800b662 <HAL_PCD_IRQHandler+0x636>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b54a:	4620      	mov	r0, r4
 800b54c:	4631      	mov	r1, r6
 800b54e:	f016 fd1b 	bl	8021f88 <HAL_PCD_DataOutStageCallback>
 800b552:	6820      	ldr	r0, [r4, #0]
 800b554:	e6a8      	b.n	800b2a8 <HAL_PCD_IRQHandler+0x27c>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800b556:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800b55a:	421d      	tst	r5, r3
 800b55c:	f43f ad98 	beq.w	800b090 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800b560:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 800b564:	f3c5 120a 	ubfx	r2, r5, #4, #11
 800b568:	4630      	mov	r0, r6
 800b56a:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800b56e:	4615      	mov	r5, r2
 800b570:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 800b574:	f006 fee4 	bl	8012340 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b578:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b57c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b580:	442a      	add	r2, r5
 800b582:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b584:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b586:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800b58a:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 800b58e:	e57f      	b.n	800b090 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 800b590:	4620      	mov	r0, r4
 800b592:	f016 fd27 	bl	8021fe4 <HAL_PCD_SuspendCallback>
 800b596:	e5e9      	b.n	800b16c <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 800b598:	4620      	mov	r0, r4
 800b59a:	f016 fd4b 	bl	8022034 <HAL_PCD_DisconnectCallback>
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	e5db      	b.n	800b15a <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800b5a2:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 800b5a6:	4413      	add	r3, r2
 800b5a8:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800b5aa:	f1ba 0f00 	cmp.w	sl, #0
 800b5ae:	f47f ae33 	bne.w	800b218 <HAL_PCD_IRQHandler+0x1ec>
 800b5b2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	f47f ae2f 	bne.w	800b218 <HAL_PCD_IRQHandler+0x1ec>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b5ba:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800b5be:	6820      	ldr	r0, [r4, #0]
 800b5c0:	f006 ffc0 	bl	8012544 <USB_EP0_OutStart>
 800b5c4:	e628      	b.n	800b218 <HAL_PCD_IRQHandler+0x1ec>
  HAL_PCD_SetupStageCallback(hpcd);
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f016 fcd8 	bl	8021f7c <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b5cc:	6820      	ldr	r0, [r4, #0]
 800b5ce:	e66f      	b.n	800b2b0 <HAL_PCD_IRQHandler+0x284>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b5d0:	f01e 0f08 	tst.w	lr, #8
 800b5d4:	d014      	beq.n	800b600 <HAL_PCD_IRQHandler+0x5d4>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b5d6:	4926      	ldr	r1, [pc, #152]	; (800b670 <HAL_PCD_IRQHandler+0x644>)
 800b5d8:	428b      	cmp	r3, r1
 800b5da:	f67f ae65 	bls.w	800b2a8 <HAL_PCD_IRQHandler+0x27c>
 800b5de:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800b5e2:	f43f ae61 	beq.w	800b2a8 <HAL_PCD_IRQHandler+0x27c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b5e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b5ea:	6093      	str	r3, [r2, #8]
 800b5ec:	e65c      	b.n	800b2a8 <HAL_PCD_IRQHandler+0x27c>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b5ee:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800b5f2:	d1f8      	bne.n	800b5e6 <HAL_PCD_IRQHandler+0x5ba>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b5f4:	f01e 0f20 	tst.w	lr, #32
 800b5f8:	d0a7      	beq.n	800b54a <HAL_PCD_IRQHandler+0x51e>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b5fa:	2120      	movs	r1, #32
 800b5fc:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b5fe:	e7a4      	b.n	800b54a <HAL_PCD_IRQHandler+0x51e>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b600:	f01e 0f20 	tst.w	lr, #32
 800b604:	d008      	beq.n	800b618 <HAL_PCD_IRQHandler+0x5ec>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b606:	2320      	movs	r3, #32
 800b608:	6093      	str	r3, [r2, #8]
 800b60a:	e64d      	b.n	800b2a8 <HAL_PCD_IRQHandler+0x27c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b60c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800b610:	6820      	ldr	r0, [r4, #0]
 800b612:	f006 ff97 	bl	8012544 <USB_EP0_OutStart>
 800b616:	e77d      	b.n	800b514 <HAL_PCD_IRQHandler+0x4e8>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b618:	f01e 0f28 	tst.w	lr, #40	; 0x28
 800b61c:	f47f ae44 	bne.w	800b2a8 <HAL_PCD_IRQHandler+0x27c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b620:	4913      	ldr	r1, [pc, #76]	; (800b670 <HAL_PCD_IRQHandler+0x644>)
 800b622:	428b      	cmp	r3, r1
 800b624:	d902      	bls.n	800b62c <HAL_PCD_IRQHandler+0x600>
 800b626:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 800b62a:	d1dc      	bne.n	800b5e6 <HAL_PCD_IRQHandler+0x5ba>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b62c:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 800b62e:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800b632:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b636:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800b63a:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 800b63c:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800b63e:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 800b642:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b646:	2f00      	cmp	r7, #0
 800b648:	f47f af7f 	bne.w	800b54a <HAL_PCD_IRQHandler+0x51e>
 800b64c:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 800b650:	2a00      	cmp	r2, #0
 800b652:	f47f af7a 	bne.w	800b54a <HAL_PCD_IRQHandler+0x51e>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b656:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800b65a:	2101      	movs	r1, #1
 800b65c:	f006 ff72 	bl	8012544 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b660:	e773      	b.n	800b54a <HAL_PCD_IRQHandler+0x51e>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b662:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800b666:	4639      	mov	r1, r7
 800b668:	f006 ff6c 	bl	8012544 <USB_EP0_OutStart>
 800b66c:	e76d      	b.n	800b54a <HAL_PCD_IRQHandler+0x51e>
 800b66e:	bf00      	nop
 800b670:	4f54300a 	.word	0x4f54300a
 800b674:	4f54310a 	.word	0x4f54310a

0800b678 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800b678:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 800b67c:	2a01      	cmp	r2, #1
 800b67e:	d00d      	beq.n	800b69c <HAL_PCD_SetAddress+0x24>
 800b680:	2201      	movs	r2, #1
{
 800b682:	b510      	push	{r4, lr}
 800b684:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 800b686:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b68a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800b68c:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b690:	f006 fedc 	bl	801244c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b694:	2000      	movs	r0, #0
 800b696:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800b69a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800b69c:	2002      	movs	r0, #2
}
 800b69e:	4770      	bx	lr

0800b6a0 <HAL_PCD_EP_Open>:
{
 800b6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a2:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 800b6a6:	0609      	lsls	r1, r1, #24
{
 800b6a8:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b6aa:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 800b6ae:	d422      	bmi.n	800b6f6 <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 800b6b0:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b6b4:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 800b6b8:	2700      	movs	r7, #0
 800b6ba:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b6be:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 800b6c2:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 800b6c6:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b6c8:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 800b6ca:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 800b6cc:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 800b6ce:	b100      	cbz	r0, 800b6d2 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 800b6d0:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 800b6d2:	2b02      	cmp	r3, #2
 800b6d4:	d101      	bne.n	800b6da <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800b6da:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	d015      	beq.n	800b70e <HAL_PCD_EP_Open+0x6e>
 800b6e2:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b6e4:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 800b6e6:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b6ea:	f006 fbcf 	bl	8011e8c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b6ee:	2000      	movs	r0, #0
 800b6f0:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 800b6f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 800b6f6:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 800b6fa:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b6fc:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 800b700:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b704:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 800b708:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 800b70c:	e7db      	b.n	800b6c6 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 800b70e:	2002      	movs	r0, #2
}
 800b710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b712:	bf00      	nop

0800b714 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 800b714:	f011 0f80 	tst.w	r1, #128	; 0x80
 800b718:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b71c:	f04f 011c 	mov.w	r1, #28
{
 800b720:	b510      	push	{r4, lr}
 800b722:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 800b724:	d119      	bne.n	800b75a <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b726:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800b72a:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800b72e:	2000      	movs	r0, #0
 800b730:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b734:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800b738:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 800b73c:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800b73e:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800b742:	2b01      	cmp	r3, #1
 800b744:	d018      	beq.n	800b778 <HAL_PCD_EP_Close+0x64>
 800b746:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b748:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b74a:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b74e:	f006 fbe5 	bl	8011f1c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b752:	2000      	movs	r0, #0
 800b754:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800b758:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b75a:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800b75e:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 800b762:	2001      	movs	r0, #1
 800b764:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b768:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b76a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800b76e:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 800b770:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800b774:	2b01      	cmp	r3, #1
 800b776:	d1e6      	bne.n	800b746 <HAL_PCD_EP_Close+0x32>
 800b778:	2002      	movs	r0, #2
}
 800b77a:	bd10      	pop	{r4, pc}

0800b77c <HAL_PCD_EP_Receive>:
{
 800b77c:	b570      	push	{r4, r5, r6, lr}
 800b77e:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 800b782:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b784:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800b786:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b78a:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800b78e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b792:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 800b796:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 800b79a:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 800b79e:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 800b7a2:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 800b7a6:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800b7aa:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b7ac:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800b7ae:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 800b7b0:	bf08      	it	eq
 800b7b2:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b7b6:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b7b8:	b91d      	cbnz	r5, 800b7c2 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b7ba:	f006 fd25 	bl	8012208 <USB_EP0StartXfer>
}
 800b7be:	2000      	movs	r0, #0
 800b7c0:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b7c2:	f006 fc0d 	bl	8011fe0 <USB_EPStartXfer>
}
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ca:	bf00      	nop

0800b7cc <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b7cc:	f001 010f 	and.w	r1, r1, #15
 800b7d0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800b7d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 800b7d8:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800b7dc:	4770      	bx	lr
 800b7de:	bf00      	nop

0800b7e0 <HAL_PCD_EP_Transmit>:
{
 800b7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7e2:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 800b7e6:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 800b7e8:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b7ea:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800b7ec:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b7f0:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800b7f4:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b7f8:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 800b7fa:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 800b7fc:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 800b7fe:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 800b802:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 800b804:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 800b808:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b80a:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800b80c:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 800b80e:	bf08      	it	eq
 800b810:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b812:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b814:	b91d      	cbnz	r5, 800b81e <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b816:	f006 fcf7 	bl	8012208 <USB_EP0StartXfer>
}
 800b81a:	2000      	movs	r0, #0
 800b81c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b81e:	f006 fbdf 	bl	8011fe0 <USB_EPStartXfer>
}
 800b822:	2000      	movs	r0, #0
 800b824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b826:	bf00      	nop

0800b828 <HAL_PCD_EP_SetStall>:
{
 800b828:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b82a:	6843      	ldr	r3, [r0, #4]
 800b82c:	f001 050f 	and.w	r5, r1, #15
 800b830:	429d      	cmp	r5, r3
 800b832:	d833      	bhi.n	800b89c <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 800b834:	060b      	lsls	r3, r1, #24
 800b836:	4604      	mov	r4, r0
 800b838:	d41c      	bmi.n	800b874 <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 800b83a:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 800b83e:	201c      	movs	r0, #28
    ep->is_in = 0U;
 800b840:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800b842:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 800b846:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 800b84a:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800b84e:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 800b852:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b854:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800b856:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800b858:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800b85c:	429a      	cmp	r2, r3
 800b85e:	d01b      	beq.n	800b898 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b860:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b862:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b866:	f006 fd91 	bl	801238c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b86a:	b1cd      	cbz	r5, 800b8a0 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 800b86c:	2000      	movs	r0, #0
 800b86e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 800b872:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b874:	211c      	movs	r1, #28
    ep->is_in = 1U;
 800b876:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800b87a:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b87c:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 800b880:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b884:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800b88a:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800b88c:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800b88e:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 800b890:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800b894:	429a      	cmp	r2, r3
 800b896:	d1e3      	bne.n	800b860 <HAL_PCD_EP_SetStall+0x38>
 800b898:	2002      	movs	r0, #2
}
 800b89a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b89c:	2001      	movs	r0, #1
}
 800b89e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b8a0:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 800b8a4:	7c21      	ldrb	r1, [r4, #16]
 800b8a6:	6820      	ldr	r0, [r4, #0]
 800b8a8:	f006 fe4c 	bl	8012544 <USB_EP0_OutStart>
 800b8ac:	e7de      	b.n	800b86c <HAL_PCD_EP_SetStall+0x44>
 800b8ae:	bf00      	nop

0800b8b0 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b8b0:	6842      	ldr	r2, [r0, #4]
{
 800b8b2:	b538      	push	{r3, r4, r5, lr}
 800b8b4:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b8b8:	4293      	cmp	r3, r2
 800b8ba:	d832      	bhi.n	800b922 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800b8bc:	f011 0f80 	tst.w	r1, #128	; 0x80
 800b8c0:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b8c2:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 800b8c6:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800b8ca:	d119      	bne.n	800b900 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b8cc:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800b8d6:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b8d8:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800b8dc:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 800b8e0:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800b8e2:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800b8e4:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800b8e8:	2b01      	cmp	r3, #1
 800b8ea:	d018      	beq.n	800b91e <HAL_PCD_EP_ClrStall+0x6e>
 800b8ec:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b8ee:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 800b8f0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b8f4:	f006 fd7e 	bl	80123f4 <USB_EPClearStall>
  return HAL_OK;
 800b8f8:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 800b8fa:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 800b8fe:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b900:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800b904:	2001      	movs	r0, #1
 800b906:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 800b90a:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b90c:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800b90e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 800b912:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 800b914:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 800b916:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800b91a:	2b01      	cmp	r3, #1
 800b91c:	d1e6      	bne.n	800b8ec <HAL_PCD_EP_ClrStall+0x3c>
 800b91e:	2002      	movs	r0, #2
}
 800b920:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800b922:	2001      	movs	r0, #1
}
 800b924:	bd38      	pop	{r3, r4, r5, pc}
 800b926:	bf00      	nop

0800b928 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b928:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b92a:	6805      	ldr	r5, [r0, #0]
 800b92c:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 800b92e:	b929      	cbnz	r1, 800b93c <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 800b934:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b936:	62ab      	str	r3, [r5, #40]	; 0x28
}
 800b938:	bc30      	pop	{r4, r5}
 800b93a:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b93c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 800b93e:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b940:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800b944:	d00b      	beq.n	800b95e <HAL_PCDEx_SetTxFiFo+0x36>
 800b946:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b948:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 800b94c:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b94e:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 800b952:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b954:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 800b956:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b958:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800b95c:	d3f4      	bcc.n	800b948 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b95e:	3440      	adds	r4, #64	; 0x40
 800b960:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800b964:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 800b968:	6060      	str	r0, [r4, #4]
}
 800b96a:	2000      	movs	r0, #0
 800b96c:	bc30      	pop	{r4, r5}
 800b96e:	4770      	bx	lr

0800b970 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b970:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 800b972:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	6259      	str	r1, [r3, #36]	; 0x24
}
 800b978:	4770      	bx	lr
 800b97a:	bf00      	nop

0800b97c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b97c:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b97e:	4909      	ldr	r1, [pc, #36]	; (800b9a4 <HAL_PCDEx_ActivateLPM+0x28>)
{
 800b980:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b982:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 800b984:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 800b986:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 800b988:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 800b98c:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b98e:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 800b990:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b994:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 800b998:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b99a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800b99c:	4319      	orrs	r1, r3
}
 800b99e:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b9a0:	6551      	str	r1, [r2, #84]	; 0x54
}
 800b9a2:	4770      	bx	lr
 800b9a4:	10000003 	.word	0x10000003

0800b9a8 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9a8:	4a02      	ldr	r2, [pc, #8]	; (800b9b4 <HAL_PWR_EnableBkUpAccess+0xc>)
 800b9aa:	6813      	ldr	r3, [r2, #0]
 800b9ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9b0:	6013      	str	r3, [r2, #0]
}
 800b9b2:	4770      	bx	lr
 800b9b4:	40007000 	.word	0x40007000

0800b9b8 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800b9b8:	4a1b      	ldr	r2, [pc, #108]	; (800ba28 <HAL_PWREx_EnableOverDrive+0x70>)
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b9ba:	4b1c      	ldr	r3, [pc, #112]	; (800ba2c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800b9bc:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800b9be:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
{
 800b9c2:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 800b9c4:	6411      	str	r1, [r2, #64]	; 0x40
{
 800b9c6:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 800b9c8:	6c12      	ldr	r2, [r2, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b9ca:	461d      	mov	r5, r3
  __HAL_RCC_PWR_CLK_ENABLE();
 800b9cc:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800b9d0:	9201      	str	r2, [sp, #4]
 800b9d2:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b9d4:	681a      	ldr	r2, [r3, #0]
 800b9d6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b9da:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800b9dc:	f7fb fa2e 	bl	8006e3c <HAL_GetTick>
 800b9e0:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b9e2:	e005      	b.n	800b9f0 <HAL_PWREx_EnableOverDrive+0x38>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b9e4:	f7fb fa2a 	bl	8006e3c <HAL_GetTick>
 800b9e8:	1b00      	subs	r0, r0, r4
 800b9ea:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800b9ee:	d817      	bhi.n	800ba20 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b9f0:	686b      	ldr	r3, [r5, #4]
 800b9f2:	03da      	lsls	r2, r3, #15
 800b9f4:	d5f6      	bpl.n	800b9e4 <HAL_PWREx_EnableOverDrive+0x2c>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b9f6:	682b      	ldr	r3, [r5, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b9f8:	4e0c      	ldr	r6, [pc, #48]	; (800ba2c <HAL_PWREx_EnableOverDrive+0x74>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b9fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9fe:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 800ba00:	f7fb fa1c 	bl	8006e3c <HAL_GetTick>
 800ba04:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ba06:	e005      	b.n	800ba14 <HAL_PWREx_EnableOverDrive+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ba08:	f7fb fa18 	bl	8006e3c <HAL_GetTick>
 800ba0c:	1b00      	subs	r0, r0, r4
 800ba0e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800ba12:	d805      	bhi.n	800ba20 <HAL_PWREx_EnableOverDrive+0x68>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ba14:	6873      	ldr	r3, [r6, #4]
 800ba16:	039b      	lsls	r3, r3, #14
 800ba18:	d5f6      	bpl.n	800ba08 <HAL_PWREx_EnableOverDrive+0x50>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800ba1a:	2000      	movs	r0, #0
}
 800ba1c:	b002      	add	sp, #8
 800ba1e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_TIMEOUT;
 800ba20:	2003      	movs	r0, #3
}
 800ba22:	b002      	add	sp, #8
 800ba24:	bd70      	pop	{r4, r5, r6, pc}
 800ba26:	bf00      	nop
 800ba28:	40023800 	.word	0x40023800
 800ba2c:	40007000 	.word	0x40007000

0800ba30 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ba30:	2800      	cmp	r0, #0
 800ba32:	f000 8296 	beq.w	800bf62 <HAL_RCC_OscConfig+0x532>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800ba36:	6803      	ldr	r3, [r0, #0]
 800ba38:	2b0f      	cmp	r3, #15
{
 800ba3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba3e:	4604      	mov	r4, r0
 800ba40:	b082      	sub	sp, #8
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800ba42:	f200 8126 	bhi.w	800bc92 <HAL_RCC_OscConfig+0x262>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ba46:	07dd      	lsls	r5, r3, #31
 800ba48:	d534      	bpl.n	800bab4 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800ba4a:	6863      	ldr	r3, [r4, #4]
 800ba4c:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800ba50:	d003      	beq.n	800ba5a <HAL_RCC_OscConfig+0x2a>
 800ba52:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ba56:	f040 8179 	bne.w	800bd4c <HAL_RCC_OscConfig+0x31c>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ba5a:	4ab4      	ldr	r2, [pc, #720]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800ba5c:	6893      	ldr	r3, [r2, #8]
 800ba5e:	f003 030c 	and.w	r3, r3, #12
 800ba62:	2b04      	cmp	r3, #4
 800ba64:	d01d      	beq.n	800baa2 <HAL_RCC_OscConfig+0x72>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba66:	6893      	ldr	r3, [r2, #8]
 800ba68:	f003 030c 	and.w	r3, r3, #12
 800ba6c:	2b08      	cmp	r3, #8
 800ba6e:	d015      	beq.n	800ba9c <HAL_RCC_OscConfig+0x6c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ba70:	6863      	ldr	r3, [r4, #4]
 800ba72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba76:	f000 816f 	beq.w	800bd58 <HAL_RCC_OscConfig+0x328>
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f000 81a1 	beq.w	800bdc2 <HAL_RCC_OscConfig+0x392>
 800ba80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ba84:	4ba9      	ldr	r3, [pc, #676]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	f000 8236 	beq.w	800bef8 <HAL_RCC_OscConfig+0x4c8>
 800ba8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ba90:	601a      	str	r2, [r3, #0]
 800ba92:	681a      	ldr	r2, [r3, #0]
 800ba94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ba98:	601a      	str	r2, [r3, #0]
 800ba9a:	e162      	b.n	800bd62 <HAL_RCC_OscConfig+0x332>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba9c:	6853      	ldr	r3, [r2, #4]
 800ba9e:	0258      	lsls	r0, r3, #9
 800baa0:	d5e6      	bpl.n	800ba70 <HAL_RCC_OscConfig+0x40>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800baa2:	4ba2      	ldr	r3, [pc, #648]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	0399      	lsls	r1, r3, #14
 800baa8:	d503      	bpl.n	800bab2 <HAL_RCC_OscConfig+0x82>
 800baaa:	6863      	ldr	r3, [r4, #4]
 800baac:	2b00      	cmp	r3, #0
 800baae:	f000 8102 	beq.w	800bcb6 <HAL_RCC_OscConfig+0x286>
 800bab2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bab4:	079f      	lsls	r7, r3, #30
 800bab6:	d532      	bpl.n	800bb1e <HAL_RCC_OscConfig+0xee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800bab8:	68e3      	ldr	r3, [r4, #12]
 800baba:	2b01      	cmp	r3, #1
 800babc:	f200 80ff 	bhi.w	800bcbe <HAL_RCC_OscConfig+0x28e>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800bac0:	6923      	ldr	r3, [r4, #16]
 800bac2:	2b1f      	cmp	r3, #31
 800bac4:	f200 8104 	bhi.w	800bcd0 <HAL_RCC_OscConfig+0x2a0>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bac8:	4b98      	ldr	r3, [pc, #608]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800baca:	689a      	ldr	r2, [r3, #8]
 800bacc:	f012 0f0c 	tst.w	r2, #12
 800bad0:	f000 80ea 	beq.w	800bca8 <HAL_RCC_OscConfig+0x278>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bad4:	689a      	ldr	r2, [r3, #8]
 800bad6:	f002 020c 	and.w	r2, r2, #12
 800bada:	2a08      	cmp	r2, #8
 800badc:	f000 80e0 	beq.w	800bca0 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800bae0:	68e3      	ldr	r3, [r4, #12]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	f000 81a5 	beq.w	800be32 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bae8:	4b90      	ldr	r3, [pc, #576]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800baea:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800baec:	461e      	mov	r6, r3
        __HAL_RCC_HSI_ENABLE();
 800baee:	f042 0201 	orr.w	r2, r2, #1
 800baf2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800baf4:	f7fb f9a2 	bl	8006e3c <HAL_GetTick>
 800baf8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bafa:	e005      	b.n	800bb08 <HAL_RCC_OscConfig+0xd8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bafc:	f7fb f99e 	bl	8006e3c <HAL_GetTick>
 800bb00:	1b40      	subs	r0, r0, r5
 800bb02:	2802      	cmp	r0, #2
 800bb04:	f200 8159 	bhi.w	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb08:	6833      	ldr	r3, [r6, #0]
 800bb0a:	0798      	lsls	r0, r3, #30
 800bb0c:	d5f6      	bpl.n	800bafc <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bb0e:	6833      	ldr	r3, [r6, #0]
 800bb10:	6922      	ldr	r2, [r4, #16]
 800bb12:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800bb16:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800bb1a:	6033      	str	r3, [r6, #0]
 800bb1c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bb1e:	071a      	lsls	r2, r3, #28
 800bb20:	d42a      	bmi.n	800bb78 <HAL_RCC_OscConfig+0x148>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bb22:	075e      	lsls	r6, r3, #29
 800bb24:	d545      	bpl.n	800bbb2 <HAL_RCC_OscConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800bb26:	68a3      	ldr	r3, [r4, #8]
 800bb28:	2b01      	cmp	r3, #1
 800bb2a:	d906      	bls.n	800bb3a <HAL_RCC_OscConfig+0x10a>
 800bb2c:	2b05      	cmp	r3, #5
 800bb2e:	d004      	beq.n	800bb3a <HAL_RCC_OscConfig+0x10a>
 800bb30:	f240 2106 	movw	r1, #518	; 0x206
 800bb34:	487e      	ldr	r0, [pc, #504]	; (800bd30 <HAL_RCC_OscConfig+0x300>)
 800bb36:	f7f8 f96f 	bl	8003e18 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bb3a:	4b7c      	ldr	r3, [pc, #496]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bb3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bb3e:	00d5      	lsls	r5, r2, #3
 800bb40:	f140 80e8 	bpl.w	800bd14 <HAL_RCC_OscConfig+0x2e4>
  FlagStatus pwrclkchanged = RESET;
 800bb44:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bb46:	4b7b      	ldr	r3, [pc, #492]	; (800bd34 <HAL_RCC_OscConfig+0x304>)
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	05d0      	lsls	r0, r2, #23
 800bb4c:	f140 8124 	bpl.w	800bd98 <HAL_RCC_OscConfig+0x368>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bb50:	68a3      	ldr	r3, [r4, #8]
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	f000 8181 	beq.w	800be5a <HAL_RCC_OscConfig+0x42a>
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	f000 8149 	beq.w	800bdf0 <HAL_RCC_OscConfig+0x3c0>
 800bb5e:	2b05      	cmp	r3, #5
 800bb60:	4b72      	ldr	r3, [pc, #456]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bb62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bb64:	f000 81d0 	beq.w	800bf08 <HAL_RCC_OscConfig+0x4d8>
 800bb68:	f022 0201 	bic.w	r2, r2, #1
 800bb6c:	671a      	str	r2, [r3, #112]	; 0x70
 800bb6e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bb70:	f022 0204 	bic.w	r2, r2, #4
 800bb74:	671a      	str	r2, [r3, #112]	; 0x70
 800bb76:	e175      	b.n	800be64 <HAL_RCC_OscConfig+0x434>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800bb78:	6963      	ldr	r3, [r4, #20]
 800bb7a:	2b01      	cmp	r3, #1
 800bb7c:	f200 80c1 	bhi.w	800bd02 <HAL_RCC_OscConfig+0x2d2>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	f000 80ab 	beq.w	800bcdc <HAL_RCC_OscConfig+0x2ac>
      __HAL_RCC_LSI_ENABLE();
 800bb86:	4b69      	ldr	r3, [pc, #420]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bb88:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bb8a:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 800bb8c:	f042 0201 	orr.w	r2, r2, #1
 800bb90:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800bb92:	f7fb f953 	bl	8006e3c <HAL_GetTick>
 800bb96:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bb98:	e005      	b.n	800bba6 <HAL_RCC_OscConfig+0x176>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb9a:	f7fb f94f 	bl	8006e3c <HAL_GetTick>
 800bb9e:	1b40      	subs	r0, r0, r5
 800bba0:	2802      	cmp	r0, #2
 800bba2:	f200 810a 	bhi.w	800bdba <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bba6:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800bba8:	079b      	lsls	r3, r3, #30
 800bbaa:	d5f6      	bpl.n	800bb9a <HAL_RCC_OscConfig+0x16a>
 800bbac:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bbae:	075e      	lsls	r6, r3, #29
 800bbb0:	d4b9      	bmi.n	800bb26 <HAL_RCC_OscConfig+0xf6>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800bbb2:	69a0      	ldr	r0, [r4, #24]
 800bbb4:	2802      	cmp	r0, #2
 800bbb6:	f200 80bf 	bhi.w	800bd38 <HAL_RCC_OscConfig+0x308>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	d065      	beq.n	800bc8a <HAL_RCC_OscConfig+0x25a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bbbe:	4a5b      	ldr	r2, [pc, #364]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bbc0:	6893      	ldr	r3, [r2, #8]
 800bbc2:	f003 030c 	and.w	r3, r3, #12
 800bbc6:	2b08      	cmp	r3, #8
 800bbc8:	f000 815f 	beq.w	800be8a <HAL_RCC_OscConfig+0x45a>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bbcc:	2802      	cmp	r0, #2
 800bbce:	f040 81b5 	bne.w	800bf3c <HAL_RCC_OscConfig+0x50c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800bbd2:	69e3      	ldr	r3, [r4, #28]
 800bbd4:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 800bbd8:	f040 81aa 	bne.w	800bf30 <HAL_RCC_OscConfig+0x500>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800bbdc:	6a23      	ldr	r3, [r4, #32]
 800bbde:	3b02      	subs	r3, #2
 800bbe0:	2b3d      	cmp	r3, #61	; 0x3d
 800bbe2:	f200 819f 	bhi.w	800bf24 <HAL_RCC_OscConfig+0x4f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800bbe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bbe8:	3b32      	subs	r3, #50	; 0x32
 800bbea:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800bbee:	f200 8193 	bhi.w	800bf18 <HAL_RCC_OscConfig+0x4e8>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800bbf2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bbf4:	2b08      	cmp	r3, #8
 800bbf6:	f200 8179 	bhi.w	800beec <HAL_RCC_OscConfig+0x4bc>
 800bbfa:	f44f 72aa 	mov.w	r2, #340	; 0x154
 800bbfe:	fa22 f303 	lsr.w	r3, r2, r3
 800bc02:	07d8      	lsls	r0, r3, #31
 800bc04:	f140 8172 	bpl.w	800beec <HAL_RCC_OscConfig+0x4bc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800bc08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800bc0a:	3b02      	subs	r3, #2
 800bc0c:	2b0d      	cmp	r3, #13
 800bc0e:	f200 81b0 	bhi.w	800bf72 <HAL_RCC_OscConfig+0x542>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800bc12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bc14:	3b02      	subs	r3, #2
 800bc16:	2b05      	cmp	r3, #5
 800bc18:	f200 81a5 	bhi.w	800bf66 <HAL_RCC_OscConfig+0x536>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bc1c:	4b43      	ldr	r3, [pc, #268]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bc1e:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bc20:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800bc22:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800bc26:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800bc28:	f7fb f908 	bl	8006e3c <HAL_GetTick>
 800bc2c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bc2e:	e005      	b.n	800bc3c <HAL_RCC_OscConfig+0x20c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc30:	f7fb f904 	bl	8006e3c <HAL_GetTick>
 800bc34:	1b80      	subs	r0, r0, r6
 800bc36:	2802      	cmp	r0, #2
 800bc38:	f200 80bf 	bhi.w	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	0199      	lsls	r1, r3, #6
 800bc40:	d4f6      	bmi.n	800bc30 <HAL_RCC_OscConfig+0x200>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bc42:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 800bc46:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
 800bc4e:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800bc52:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bc54:	0852      	lsrs	r2, r2, #1

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bc56:	4c35      	ldr	r4, [pc, #212]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bc58:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800bc5c:	3a01      	subs	r2, #1
 800bc5e:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800bc62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc66:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800bc68:	682b      	ldr	r3, [r5, #0]
 800bc6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bc6e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800bc70:	f7fb f8e4 	bl	8006e3c <HAL_GetTick>
 800bc74:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bc76:	e005      	b.n	800bc84 <HAL_RCC_OscConfig+0x254>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc78:	f7fb f8e0 	bl	8006e3c <HAL_GetTick>
 800bc7c:	1b40      	subs	r0, r0, r5
 800bc7e:	2802      	cmp	r0, #2
 800bc80:	f200 809b 	bhi.w	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bc84:	6823      	ldr	r3, [r4, #0]
 800bc86:	019a      	lsls	r2, r3, #6
 800bc88:	d5f6      	bpl.n	800bc78 <HAL_RCC_OscConfig+0x248>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800bc8a:	2000      	movs	r0, #0
}
 800bc8c:	b002      	add	sp, #8
 800bc8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800bc92:	f240 1163 	movw	r1, #355	; 0x163
 800bc96:	4826      	ldr	r0, [pc, #152]	; (800bd30 <HAL_RCC_OscConfig+0x300>)
 800bc98:	f7f8 f8be 	bl	8003e18 <assert_failed>
 800bc9c:	6823      	ldr	r3, [r4, #0]
 800bc9e:	e6d2      	b.n	800ba46 <HAL_RCC_OscConfig+0x16>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	025e      	lsls	r6, r3, #9
 800bca4:	f53f af1c 	bmi.w	800bae0 <HAL_RCC_OscConfig+0xb0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bca8:	4b20      	ldr	r3, [pc, #128]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	079d      	lsls	r5, r3, #30
 800bcae:	d566      	bpl.n	800bd7e <HAL_RCC_OscConfig+0x34e>
 800bcb0:	68e3      	ldr	r3, [r4, #12]
 800bcb2:	2b01      	cmp	r3, #1
 800bcb4:	d063      	beq.n	800bd7e <HAL_RCC_OscConfig+0x34e>
        return HAL_ERROR;
 800bcb6:	2001      	movs	r0, #1
}
 800bcb8:	b002      	add	sp, #8
 800bcba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800bcbe:	f240 119b 	movw	r1, #411	; 0x19b
 800bcc2:	481b      	ldr	r0, [pc, #108]	; (800bd30 <HAL_RCC_OscConfig+0x300>)
 800bcc4:	f7f8 f8a8 	bl	8003e18 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800bcc8:	6923      	ldr	r3, [r4, #16]
 800bcca:	2b1f      	cmp	r3, #31
 800bccc:	f67f aefc 	bls.w	800bac8 <HAL_RCC_OscConfig+0x98>
 800bcd0:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 800bcd4:	4816      	ldr	r0, [pc, #88]	; (800bd30 <HAL_RCC_OscConfig+0x300>)
 800bcd6:	f7f8 f89f 	bl	8003e18 <assert_failed>
 800bcda:	e6f5      	b.n	800bac8 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_LSI_DISABLE();
 800bcdc:	4b13      	ldr	r3, [pc, #76]	; (800bd2c <HAL_RCC_OscConfig+0x2fc>)
 800bcde:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bce0:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 800bce2:	f022 0201 	bic.w	r2, r2, #1
 800bce6:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 800bce8:	f7fb f8a8 	bl	8006e3c <HAL_GetTick>
 800bcec:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bcee:	e004      	b.n	800bcfa <HAL_RCC_OscConfig+0x2ca>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bcf0:	f7fb f8a4 	bl	8006e3c <HAL_GetTick>
 800bcf4:	1b40      	subs	r0, r0, r5
 800bcf6:	2802      	cmp	r0, #2
 800bcf8:	d85f      	bhi.n	800bdba <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bcfa:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800bcfc:	079f      	lsls	r7, r3, #30
 800bcfe:	d4f7      	bmi.n	800bcf0 <HAL_RCC_OscConfig+0x2c0>
 800bd00:	e754      	b.n	800bbac <HAL_RCC_OscConfig+0x17c>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800bd02:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 800bd06:	480a      	ldr	r0, [pc, #40]	; (800bd30 <HAL_RCC_OscConfig+0x300>)
 800bd08:	f7f8 f886 	bl	8003e18 <assert_failed>
 800bd0c:	6963      	ldr	r3, [r4, #20]
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d0e4      	beq.n	800bcdc <HAL_RCC_OscConfig+0x2ac>
 800bd12:	e738      	b.n	800bb86 <HAL_RCC_OscConfig+0x156>
      __HAL_RCC_PWR_CLK_ENABLE();
 800bd14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800bd16:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800bd18:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800bd1c:	641a      	str	r2, [r3, #64]	; 0x40
 800bd1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd24:	9301      	str	r3, [sp, #4]
 800bd26:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800bd28:	e70d      	b.n	800bb46 <HAL_RCC_OscConfig+0x116>
 800bd2a:	bf00      	nop
 800bd2c:	40023800 	.word	0x40023800
 800bd30:	08029d14 	.word	0x08029d14
 800bd34:	40007000 	.word	0x40007000
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800bd38:	4891      	ldr	r0, [pc, #580]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bd3a:	f240 214a 	movw	r1, #586	; 0x24a
 800bd3e:	f7f8 f86b 	bl	8003e18 <assert_failed>
 800bd42:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bd44:	2800      	cmp	r0, #0
 800bd46:	f47f af3a 	bne.w	800bbbe <HAL_RCC_OscConfig+0x18e>
 800bd4a:	e79e      	b.n	800bc8a <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800bd4c:	f240 1169 	movw	r1, #361	; 0x169
 800bd50:	488b      	ldr	r0, [pc, #556]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bd52:	f7f8 f861 	bl	8003e18 <assert_failed>
 800bd56:	e680      	b.n	800ba5a <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd58:	4a8a      	ldr	r2, [pc, #552]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
 800bd5a:	6813      	ldr	r3, [r2, #0]
 800bd5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bd60:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800bd62:	f7fb f86b 	bl	8006e3c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bd66:	4e87      	ldr	r6, [pc, #540]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
        tickstart = HAL_GetTick();
 800bd68:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bd6a:	e004      	b.n	800bd76 <HAL_RCC_OscConfig+0x346>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd6c:	f7fb f866 	bl	8006e3c <HAL_GetTick>
 800bd70:	1b40      	subs	r0, r0, r5
 800bd72:	2864      	cmp	r0, #100	; 0x64
 800bd74:	d821      	bhi.n	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bd76:	6833      	ldr	r3, [r6, #0]
 800bd78:	039a      	lsls	r2, r3, #14
 800bd7a:	d5f7      	bpl.n	800bd6c <HAL_RCC_OscConfig+0x33c>
 800bd7c:	e699      	b.n	800bab2 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bd7e:	4a81      	ldr	r2, [pc, #516]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
 800bd80:	6921      	ldr	r1, [r4, #16]
 800bd82:	6813      	ldr	r3, [r2, #0]
 800bd84:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800bd88:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800bd8c:	6013      	str	r3, [r2, #0]
 800bd8e:	6823      	ldr	r3, [r4, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd90:	071a      	lsls	r2, r3, #28
 800bd92:	f57f aec6 	bpl.w	800bb22 <HAL_RCC_OscConfig+0xf2>
 800bd96:	e6ef      	b.n	800bb78 <HAL_RCC_OscConfig+0x148>
      PWR->CR1 |= PWR_CR1_DBP;
 800bd98:	681a      	ldr	r2, [r3, #0]
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bd9a:	461f      	mov	r7, r3
      PWR->CR1 |= PWR_CR1_DBP;
 800bd9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bda0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800bda2:	f7fb f84b 	bl	8006e3c <HAL_GetTick>
 800bda6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	05d9      	lsls	r1, r3, #23
 800bdac:	f53f aed0 	bmi.w	800bb50 <HAL_RCC_OscConfig+0x120>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bdb0:	f7fb f844 	bl	8006e3c <HAL_GetTick>
 800bdb4:	1b80      	subs	r0, r0, r6
 800bdb6:	2864      	cmp	r0, #100	; 0x64
 800bdb8:	d9f6      	bls.n	800bda8 <HAL_RCC_OscConfig+0x378>
            return HAL_TIMEOUT;
 800bdba:	2003      	movs	r0, #3
}
 800bdbc:	b002      	add	sp, #8
 800bdbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bdc2:	4b70      	ldr	r3, [pc, #448]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
 800bdc4:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bdc6:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bdc8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800bdcc:	601a      	str	r2, [r3, #0]
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bdd4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800bdd6:	f7fb f831 	bl	8006e3c <HAL_GetTick>
 800bdda:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bddc:	e004      	b.n	800bde8 <HAL_RCC_OscConfig+0x3b8>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bdde:	f7fb f82d 	bl	8006e3c <HAL_GetTick>
 800bde2:	1b40      	subs	r0, r0, r5
 800bde4:	2864      	cmp	r0, #100	; 0x64
 800bde6:	d8e8      	bhi.n	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bde8:	6833      	ldr	r3, [r6, #0]
 800bdea:	039b      	lsls	r3, r3, #14
 800bdec:	d4f7      	bmi.n	800bdde <HAL_RCC_OscConfig+0x3ae>
 800bdee:	e660      	b.n	800bab2 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bdf0:	4b64      	ldr	r3, [pc, #400]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdf2:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bdf6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bdf8:	461f      	mov	r7, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bdfa:	f022 0201 	bic.w	r2, r2, #1
 800bdfe:	671a      	str	r2, [r3, #112]	; 0x70
 800be00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800be02:	f022 0204 	bic.w	r2, r2, #4
 800be06:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800be08:	f7fb f818 	bl	8006e3c <HAL_GetTick>
 800be0c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800be0e:	e004      	b.n	800be1a <HAL_RCC_OscConfig+0x3ea>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be10:	f7fb f814 	bl	8006e3c <HAL_GetTick>
 800be14:	1b80      	subs	r0, r0, r6
 800be16:	4540      	cmp	r0, r8
 800be18:	d8cf      	bhi.n	800bdba <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800be1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800be1c:	079b      	lsls	r3, r3, #30
 800be1e:	d4f7      	bmi.n	800be10 <HAL_RCC_OscConfig+0x3e0>
    if (pwrclkchanged == SET)
 800be20:	2d00      	cmp	r5, #0
 800be22:	f43f aec6 	beq.w	800bbb2 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_PWR_CLK_DISABLE();
 800be26:	4a57      	ldr	r2, [pc, #348]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
 800be28:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800be2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be2e:	6413      	str	r3, [r2, #64]	; 0x40
 800be30:	e6bf      	b.n	800bbb2 <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_DISABLE();
 800be32:	4b54      	ldr	r3, [pc, #336]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
 800be34:	681a      	ldr	r2, [r3, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be36:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 800be38:	f022 0201 	bic.w	r2, r2, #1
 800be3c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800be3e:	f7fa fffd 	bl	8006e3c <HAL_GetTick>
 800be42:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be44:	e004      	b.n	800be50 <HAL_RCC_OscConfig+0x420>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be46:	f7fa fff9 	bl	8006e3c <HAL_GetTick>
 800be4a:	1b40      	subs	r0, r0, r5
 800be4c:	2802      	cmp	r0, #2
 800be4e:	d8b4      	bhi.n	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be50:	6833      	ldr	r3, [r6, #0]
 800be52:	0799      	lsls	r1, r3, #30
 800be54:	d4f7      	bmi.n	800be46 <HAL_RCC_OscConfig+0x416>
 800be56:	6823      	ldr	r3, [r4, #0]
 800be58:	e661      	b.n	800bb1e <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be5a:	4a4a      	ldr	r2, [pc, #296]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
 800be5c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800be5e:	f043 0301 	orr.w	r3, r3, #1
 800be62:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800be64:	f7fa ffea 	bl	8006e3c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800be68:	4f46      	ldr	r7, [pc, #280]	; (800bf84 <HAL_RCC_OscConfig+0x554>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be6a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800be6e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800be70:	e004      	b.n	800be7c <HAL_RCC_OscConfig+0x44c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be72:	f7fa ffe3 	bl	8006e3c <HAL_GetTick>
 800be76:	1b80      	subs	r0, r0, r6
 800be78:	4540      	cmp	r0, r8
 800be7a:	d89e      	bhi.n	800bdba <HAL_RCC_OscConfig+0x38a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800be7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800be7e:	079a      	lsls	r2, r3, #30
 800be80:	d5f7      	bpl.n	800be72 <HAL_RCC_OscConfig+0x442>
    if (pwrclkchanged == SET)
 800be82:	2d00      	cmp	r5, #0
 800be84:	f43f ae95 	beq.w	800bbb2 <HAL_RCC_OscConfig+0x182>
 800be88:	e7cd      	b.n	800be26 <HAL_RCC_OscConfig+0x3f6>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800be8a:	2801      	cmp	r0, #1
      pll_config = RCC->PLLCFGR;
 800be8c:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800be8e:	f43f aefd 	beq.w	800bc8c <HAL_RCC_OscConfig+0x25c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800be92:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800be96:	69e1      	ldr	r1, [r4, #28]
 800be98:	428b      	cmp	r3, r1
 800be9a:	f47f af0c 	bne.w	800bcb6 <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800be9e:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bea2:	6a21      	ldr	r1, [r4, #32]
 800bea4:	428b      	cmp	r3, r1
 800bea6:	f47f af06 	bne.w	800bcb6 <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800beaa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800beae:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800beb0:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800beb2:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 800beb6:	f47f aefe 	bne.w	800bcb6 <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800beba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bebc:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 800bec0:	085b      	lsrs	r3, r3, #1
 800bec2:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bec4:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 800bec8:	f47f aef5 	bne.w	800bcb6 <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800becc:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 800bed0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800bed2:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800bed6:	f47f aeee 	bne.w	800bcb6 <HAL_RCC_OscConfig+0x286>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800beda:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bedc:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bee0:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
  return HAL_OK;
 800bee4:	bf14      	ite	ne
 800bee6:	2001      	movne	r0, #1
 800bee8:	2000      	moveq	r0, #0
 800beea:	e6cf      	b.n	800bc8c <HAL_RCC_OscConfig+0x25c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800beec:	f240 2156 	movw	r1, #598	; 0x256
 800bef0:	4823      	ldr	r0, [pc, #140]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bef2:	f7f7 ff91 	bl	8003e18 <assert_failed>
 800bef6:	e687      	b.n	800bc08 <HAL_RCC_OscConfig+0x1d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bef8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800befc:	601a      	str	r2, [r3, #0]
 800befe:	681a      	ldr	r2, [r3, #0]
 800bf00:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800bf04:	601a      	str	r2, [r3, #0]
 800bf06:	e72c      	b.n	800bd62 <HAL_RCC_OscConfig+0x332>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bf08:	f042 0204 	orr.w	r2, r2, #4
 800bf0c:	671a      	str	r2, [r3, #112]	; 0x70
 800bf0e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bf10:	f042 0201 	orr.w	r2, r2, #1
 800bf14:	671a      	str	r2, [r3, #112]	; 0x70
 800bf16:	e7a5      	b.n	800be64 <HAL_RCC_OscConfig+0x434>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800bf18:	f240 2155 	movw	r1, #597	; 0x255
 800bf1c:	4818      	ldr	r0, [pc, #96]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bf1e:	f7f7 ff7b 	bl	8003e18 <assert_failed>
 800bf22:	e666      	b.n	800bbf2 <HAL_RCC_OscConfig+0x1c2>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800bf24:	f44f 7115 	mov.w	r1, #596	; 0x254
 800bf28:	4815      	ldr	r0, [pc, #84]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bf2a:	f7f7 ff75 	bl	8003e18 <assert_failed>
 800bf2e:	e65a      	b.n	800bbe6 <HAL_RCC_OscConfig+0x1b6>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800bf30:	f240 2153 	movw	r1, #595	; 0x253
 800bf34:	4812      	ldr	r0, [pc, #72]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bf36:	f7f7 ff6f 	bl	8003e18 <assert_failed>
 800bf3a:	e64f      	b.n	800bbdc <HAL_RCC_OscConfig+0x1ac>
        __HAL_RCC_PLL_DISABLE();
 800bf3c:	6813      	ldr	r3, [r2, #0]
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bf3e:	4615      	mov	r5, r2
        __HAL_RCC_PLL_DISABLE();
 800bf40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bf44:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800bf46:	f7fa ff79 	bl	8006e3c <HAL_GetTick>
 800bf4a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bf4c:	e005      	b.n	800bf5a <HAL_RCC_OscConfig+0x52a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bf4e:	f7fa ff75 	bl	8006e3c <HAL_GetTick>
 800bf52:	1b00      	subs	r0, r0, r4
 800bf54:	2802      	cmp	r0, #2
 800bf56:	f63f af30 	bhi.w	800bdba <HAL_RCC_OscConfig+0x38a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bf5a:	682b      	ldr	r3, [r5, #0]
 800bf5c:	019b      	lsls	r3, r3, #6
 800bf5e:	d4f6      	bmi.n	800bf4e <HAL_RCC_OscConfig+0x51e>
 800bf60:	e693      	b.n	800bc8a <HAL_RCC_OscConfig+0x25a>
    return HAL_ERROR;
 800bf62:	2001      	movs	r0, #1
}
 800bf64:	4770      	bx	lr
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 800bf66:	f240 2159 	movw	r1, #601	; 0x259
 800bf6a:	4805      	ldr	r0, [pc, #20]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bf6c:	f7f7 ff54 	bl	8003e18 <assert_failed>
 800bf70:	e654      	b.n	800bc1c <HAL_RCC_OscConfig+0x1ec>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800bf72:	f240 2157 	movw	r1, #599	; 0x257
 800bf76:	4802      	ldr	r0, [pc, #8]	; (800bf80 <HAL_RCC_OscConfig+0x550>)
 800bf78:	f7f7 ff4e 	bl	8003e18 <assert_failed>
 800bf7c:	e649      	b.n	800bc12 <HAL_RCC_OscConfig+0x1e2>
 800bf7e:	bf00      	nop
 800bf80:	08029d14 	.word	0x08029d14
 800bf84:	40023800 	.word	0x40023800

0800bf88 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bf88:	4916      	ldr	r1, [pc, #88]	; (800bfe4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 800bf8a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bf8c:	688b      	ldr	r3, [r1, #8]
 800bf8e:	f003 030c 	and.w	r3, r3, #12
 800bf92:	2b04      	cmp	r3, #4
 800bf94:	d01b      	beq.n	800bfce <HAL_RCC_GetSysClockFreq+0x46>
 800bf96:	2b08      	cmp	r3, #8
 800bf98:	d117      	bne.n	800bfca <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bf9a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800bf9c:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bf9e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bfa2:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800bfa4:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
 800bfa8:	d113      	bne.n	800bfd2 <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bfaa:	480f      	ldr	r0, [pc, #60]	; (800bfe8 <HAL_RCC_GetSysClockFreq+0x60>)
 800bfac:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800bfb0:	fba1 0100 	umull	r0, r1, r1, r0
 800bfb4:	f7f4 f9fc 	bl	80003b0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800bfb8:	4b0a      	ldr	r3, [pc, #40]	; (800bfe4 <HAL_RCC_GetSysClockFreq+0x5c>)
 800bfba:	685b      	ldr	r3, [r3, #4]
 800bfbc:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 800bfc4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800bfc8:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800bfca:	4807      	ldr	r0, [pc, #28]	; (800bfe8 <HAL_RCC_GetSysClockFreq+0x60>)
}
 800bfcc:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bfce:	4807      	ldr	r0, [pc, #28]	; (800bfec <HAL_RCC_GetSysClockFreq+0x64>)
}
 800bfd0:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bfd2:	4806      	ldr	r0, [pc, #24]	; (800bfec <HAL_RCC_GetSysClockFreq+0x64>)
 800bfd4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800bfd8:	2300      	movs	r3, #0
 800bfda:	fba1 0100 	umull	r0, r1, r1, r0
 800bfde:	f7f4 f9e7 	bl	80003b0 <__aeabi_uldivmod>
 800bfe2:	e7e9      	b.n	800bfb8 <HAL_RCC_GetSysClockFreq+0x30>
 800bfe4:	40023800 	.word	0x40023800
 800bfe8:	00f42400 	.word	0x00f42400
 800bfec:	007a1200 	.word	0x007a1200

0800bff0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800bff0:	2800      	cmp	r0, #0
 800bff2:	f000 80f7 	beq.w	800c1e4 <HAL_RCC_ClockConfig+0x1f4>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800bff6:	6803      	ldr	r3, [r0, #0]
 800bff8:	3b01      	subs	r3, #1
 800bffa:	2b0e      	cmp	r3, #14
{
 800bffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c000:	4604      	mov	r4, r0
 800c002:	460d      	mov	r5, r1
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800c004:	f200 80d7 	bhi.w	800c1b6 <HAL_RCC_ClockConfig+0x1c6>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800c008:	2d0f      	cmp	r5, #15
 800c00a:	f200 80c4 	bhi.w	800c196 <HAL_RCC_ClockConfig+0x1a6>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c00e:	4a82      	ldr	r2, [pc, #520]	; (800c218 <HAL_RCC_ClockConfig+0x228>)
 800c010:	6813      	ldr	r3, [r2, #0]
 800c012:	f003 030f 	and.w	r3, r3, #15
 800c016:	42ab      	cmp	r3, r5
 800c018:	d370      	bcc.n	800c0fc <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c01a:	6823      	ldr	r3, [r4, #0]
 800c01c:	0798      	lsls	r0, r3, #30
 800c01e:	d530      	bpl.n	800c082 <HAL_RCC_ClockConfig+0x92>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c020:	0759      	lsls	r1, r3, #29
 800c022:	d504      	bpl.n	800c02e <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c024:	497d      	ldr	r1, [pc, #500]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
 800c026:	688a      	ldr	r2, [r1, #8]
 800c028:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800c02c:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c02e:	071a      	lsls	r2, r3, #28
 800c030:	d504      	bpl.n	800c03c <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c032:	497a      	ldr	r1, [pc, #488]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
 800c034:	688a      	ldr	r2, [r1, #8]
 800c036:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800c03a:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800c03c:	68a1      	ldr	r1, [r4, #8]
 800c03e:	f021 0220 	bic.w	r2, r1, #32
 800c042:	f021 0680 	bic.w	r6, r1, #128	; 0x80
 800c046:	f021 0040 	bic.w	r0, r1, #64	; 0x40
 800c04a:	2a90      	cmp	r2, #144	; 0x90
 800c04c:	bf18      	it	ne
 800c04e:	2e00      	cmpne	r6, #0
 800c050:	bf14      	ite	ne
 800c052:	2201      	movne	r2, #1
 800c054:	2200      	moveq	r2, #0
 800c056:	29f0      	cmp	r1, #240	; 0xf0
 800c058:	bf0c      	ite	eq
 800c05a:	2200      	moveq	r2, #0
 800c05c:	f002 0201 	andne.w	r2, r2, #1
 800c060:	28a0      	cmp	r0, #160	; 0xa0
 800c062:	bf0c      	ite	eq
 800c064:	2200      	moveq	r2, #0
 800c066:	f002 0201 	andne.w	r2, r2, #1
 800c06a:	b122      	cbz	r2, 800c076 <HAL_RCC_ClockConfig+0x86>
 800c06c:	f021 0210 	bic.w	r2, r1, #16
 800c070:	2ac0      	cmp	r2, #192	; 0xc0
 800c072:	f040 80b9 	bne.w	800c1e8 <HAL_RCC_ClockConfig+0x1f8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c076:	4869      	ldr	r0, [pc, #420]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
 800c078:	6882      	ldr	r2, [r0, #8]
 800c07a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800c07e:	4311      	orrs	r1, r2
 800c080:	6081      	str	r1, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c082:	07df      	lsls	r7, r3, #31
 800c084:	d527      	bpl.n	800c0d6 <HAL_RCC_ClockConfig+0xe6>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800c086:	6863      	ldr	r3, [r4, #4]
 800c088:	2b02      	cmp	r3, #2
 800c08a:	f200 80a2 	bhi.w	800c1d2 <HAL_RCC_ClockConfig+0x1e2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c08e:	4a63      	ldr	r2, [pc, #396]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c090:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c092:	6812      	ldr	r2, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c094:	f000 8099 	beq.w	800c1ca <HAL_RCC_ClockConfig+0x1da>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c098:	2b02      	cmp	r3, #2
 800c09a:	f000 8092 	beq.w	800c1c2 <HAL_RCC_ClockConfig+0x1d2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c09e:	0791      	lsls	r1, r2, #30
 800c0a0:	d529      	bpl.n	800c0f6 <HAL_RCC_ClockConfig+0x106>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c0a2:	495e      	ldr	r1, [pc, #376]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c0a4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c0a8:	688a      	ldr	r2, [r1, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c0aa:	460f      	mov	r7, r1
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c0ac:	f022 0203 	bic.w	r2, r2, #3
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800c0b4:	f7fa fec2 	bl	8006e3c <HAL_GetTick>
 800c0b8:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c0ba:	e005      	b.n	800c0c8 <HAL_RCC_ClockConfig+0xd8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c0bc:	f7fa febe 	bl	8006e3c <HAL_GetTick>
 800c0c0:	1b80      	subs	r0, r0, r6
 800c0c2:	4540      	cmp	r0, r8
 800c0c4:	f200 808c 	bhi.w	800c1e0 <HAL_RCC_ClockConfig+0x1f0>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	6862      	ldr	r2, [r4, #4]
 800c0cc:	f003 030c 	and.w	r3, r3, #12
 800c0d0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800c0d4:	d1f2      	bne.n	800c0bc <HAL_RCC_ClockConfig+0xcc>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c0d6:	4a50      	ldr	r2, [pc, #320]	; (800c218 <HAL_RCC_ClockConfig+0x228>)
 800c0d8:	6813      	ldr	r3, [r2, #0]
 800c0da:	f003 030f 	and.w	r3, r3, #15
 800c0de:	42ab      	cmp	r3, r5
 800c0e0:	d91a      	bls.n	800c118 <HAL_RCC_ClockConfig+0x128>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c0e2:	6813      	ldr	r3, [r2, #0]
 800c0e4:	f023 030f 	bic.w	r3, r3, #15
 800c0e8:	432b      	orrs	r3, r5
 800c0ea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c0ec:	6813      	ldr	r3, [r2, #0]
 800c0ee:	f003 030f 	and.w	r3, r3, #15
 800c0f2:	42ab      	cmp	r3, r5
 800c0f4:	d010      	beq.n	800c118 <HAL_RCC_ClockConfig+0x128>
    return HAL_ERROR;
 800c0f6:	2001      	movs	r0, #1
}
 800c0f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c0fc:	6813      	ldr	r3, [r2, #0]
 800c0fe:	f023 030f 	bic.w	r3, r3, #15
 800c102:	432b      	orrs	r3, r5
 800c104:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c106:	6813      	ldr	r3, [r2, #0]
 800c108:	f003 030f 	and.w	r3, r3, #15
 800c10c:	42ab      	cmp	r3, r5
 800c10e:	d1f2      	bne.n	800c0f6 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c110:	6823      	ldr	r3, [r4, #0]
 800c112:	0798      	lsls	r0, r3, #30
 800c114:	d484      	bmi.n	800c020 <HAL_RCC_ClockConfig+0x30>
 800c116:	e7b4      	b.n	800c082 <HAL_RCC_ClockConfig+0x92>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c118:	6823      	ldr	r3, [r4, #0]
 800c11a:	075a      	lsls	r2, r3, #29
 800c11c:	d512      	bpl.n	800c144 <HAL_RCC_ClockConfig+0x154>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800c11e:	68e1      	ldr	r1, [r4, #12]
 800c120:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
 800c124:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 800c128:	f5b0 5fa0 	cmp.w	r0, #5120	; 0x1400
 800c12c:	bf18      	it	ne
 800c12e:	2a00      	cmpne	r2, #0
 800c130:	d002      	beq.n	800c138 <HAL_RCC_ClockConfig+0x148>
 800c132:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 800c136:	d15f      	bne.n	800c1f8 <HAL_RCC_ClockConfig+0x208>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c138:	4838      	ldr	r0, [pc, #224]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
 800c13a:	6882      	ldr	r2, [r0, #8]
 800c13c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800c140:	430a      	orrs	r2, r1
 800c142:	6082      	str	r2, [r0, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c144:	071b      	lsls	r3, r3, #28
 800c146:	d513      	bpl.n	800c170 <HAL_RCC_ClockConfig+0x180>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800c148:	6922      	ldr	r2, [r4, #16]
 800c14a:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800c14e:	f422 5380 	bic.w	r3, r2, #4096	; 0x1000
 800c152:	f5b1 5fa0 	cmp.w	r1, #5120	; 0x1400
 800c156:	bf18      	it	ne
 800c158:	2b00      	cmpne	r3, #0
 800c15a:	d002      	beq.n	800c162 <HAL_RCC_ClockConfig+0x172>
 800c15c:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 800c160:	d152      	bne.n	800c208 <HAL_RCC_ClockConfig+0x218>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800c162:	492e      	ldr	r1, [pc, #184]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
 800c164:	688b      	ldr	r3, [r1, #8]
 800c166:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800c16a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800c16e:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c170:	f7ff ff0a 	bl	800bf88 <HAL_RCC_GetSysClockFreq>
 800c174:	4a29      	ldr	r2, [pc, #164]	; (800c21c <HAL_RCC_ClockConfig+0x22c>)
 800c176:	4c2a      	ldr	r4, [pc, #168]	; (800c220 <HAL_RCC_ClockConfig+0x230>)
 800c178:	4603      	mov	r3, r0
 800c17a:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 800c17c:	4829      	ldr	r0, [pc, #164]	; (800c224 <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c17e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800c182:	4929      	ldr	r1, [pc, #164]	; (800c228 <HAL_RCC_ClockConfig+0x238>)
  HAL_InitTick(uwTickPrio);
 800c184:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c186:	5ca2      	ldrb	r2, [r4, r2]
 800c188:	40d3      	lsrs	r3, r2
 800c18a:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800c18c:	f7f9 ff2e 	bl	8005fec <HAL_InitTick>
  return HAL_OK;
 800c190:	2000      	movs	r0, #0
}
 800c192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 800c196:	f240 21de 	movw	r1, #734	; 0x2de
 800c19a:	4824      	ldr	r0, [pc, #144]	; (800c22c <HAL_RCC_ClockConfig+0x23c>)
 800c19c:	f7f7 fe3c 	bl	8003e18 <assert_failed>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c1a0:	4b1d      	ldr	r3, [pc, #116]	; (800c218 <HAL_RCC_ClockConfig+0x228>)
      return HAL_ERROR;
 800c1a2:	2001      	movs	r0, #1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c1a4:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1a6:	6819      	ldr	r1, [r3, #0]
 800c1a8:	f021 010f 	bic.w	r1, r1, #15
 800c1ac:	430d      	orrs	r5, r1
 800c1ae:	601d      	str	r5, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1b0:	681b      	ldr	r3, [r3, #0]
}
 800c1b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800c1b6:	f240 21dd 	movw	r1, #733	; 0x2dd
 800c1ba:	481c      	ldr	r0, [pc, #112]	; (800c22c <HAL_RCC_ClockConfig+0x23c>)
 800c1bc:	f7f7 fe2c 	bl	8003e18 <assert_failed>
 800c1c0:	e722      	b.n	800c008 <HAL_RCC_ClockConfig+0x18>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c1c2:	0190      	lsls	r0, r2, #6
 800c1c4:	f53f af6d 	bmi.w	800c0a2 <HAL_RCC_ClockConfig+0xb2>
 800c1c8:	e795      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x106>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c1ca:	0396      	lsls	r6, r2, #14
 800c1cc:	f53f af69 	bmi.w	800c0a2 <HAL_RCC_ClockConfig+0xb2>
 800c1d0:	e791      	b.n	800c0f6 <HAL_RCC_ClockConfig+0x106>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800c1d2:	f240 3109 	movw	r1, #777	; 0x309
 800c1d6:	4815      	ldr	r0, [pc, #84]	; (800c22c <HAL_RCC_ClockConfig+0x23c>)
 800c1d8:	f7f7 fe1e 	bl	8003e18 <assert_failed>
 800c1dc:	6863      	ldr	r3, [r4, #4]
 800c1de:	e756      	b.n	800c08e <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800c1e0:	2003      	movs	r0, #3
 800c1e2:	e789      	b.n	800c0f8 <HAL_RCC_ClockConfig+0x108>
    return HAL_ERROR;
 800c1e4:	2001      	movs	r0, #1
}
 800c1e6:	4770      	bx	lr
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800c1e8:	f240 3102 	movw	r1, #770	; 0x302
 800c1ec:	480f      	ldr	r0, [pc, #60]	; (800c22c <HAL_RCC_ClockConfig+0x23c>)
 800c1ee:	f7f7 fe13 	bl	8003e18 <assert_failed>
 800c1f2:	68a1      	ldr	r1, [r4, #8]
 800c1f4:	6823      	ldr	r3, [r4, #0]
 800c1f6:	e73e      	b.n	800c076 <HAL_RCC_ClockConfig+0x86>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800c1f8:	f240 3146 	movw	r1, #838	; 0x346
 800c1fc:	480b      	ldr	r0, [pc, #44]	; (800c22c <HAL_RCC_ClockConfig+0x23c>)
 800c1fe:	f7f7 fe0b 	bl	8003e18 <assert_failed>
 800c202:	68e1      	ldr	r1, [r4, #12]
 800c204:	6823      	ldr	r3, [r4, #0]
 800c206:	e797      	b.n	800c138 <HAL_RCC_ClockConfig+0x148>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800c208:	f240 314d 	movw	r1, #845	; 0x34d
 800c20c:	4807      	ldr	r0, [pc, #28]	; (800c22c <HAL_RCC_ClockConfig+0x23c>)
 800c20e:	f7f7 fe03 	bl	8003e18 <assert_failed>
 800c212:	6922      	ldr	r2, [r4, #16]
 800c214:	e7a5      	b.n	800c162 <HAL_RCC_ClockConfig+0x172>
 800c216:	bf00      	nop
 800c218:	40023c00 	.word	0x40023c00
 800c21c:	40023800 	.word	0x40023800
 800c220:	08029438 	.word	0x08029438
 800c224:	200002dc 	.word	0x200002dc
 800c228:	2000027c 	.word	0x2000027c
 800c22c:	08029d14 	.word	0x08029d14

0800c230 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 800c230:	4b01      	ldr	r3, [pc, #4]	; (800c238 <HAL_RCC_GetHCLKFreq+0x8>)
}
 800c232:	6818      	ldr	r0, [r3, #0]
 800c234:	4770      	bx	lr
 800c236:	bf00      	nop
 800c238:	2000027c 	.word	0x2000027c

0800c23c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c23c:	4b04      	ldr	r3, [pc, #16]	; (800c250 <HAL_RCC_GetPCLK1Freq+0x14>)
 800c23e:	4a05      	ldr	r2, [pc, #20]	; (800c254 <HAL_RCC_GetPCLK1Freq+0x18>)
 800c240:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800c242:	4905      	ldr	r1, [pc, #20]	; (800c258 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c244:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800c248:	6808      	ldr	r0, [r1, #0]
 800c24a:	5cd3      	ldrb	r3, [r2, r3]
}
 800c24c:	40d8      	lsrs	r0, r3
 800c24e:	4770      	bx	lr
 800c250:	40023800 	.word	0x40023800
 800c254:	08029448 	.word	0x08029448
 800c258:	2000027c 	.word	0x2000027c

0800c25c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c25c:	4b04      	ldr	r3, [pc, #16]	; (800c270 <HAL_RCC_GetPCLK2Freq+0x14>)
 800c25e:	4a05      	ldr	r2, [pc, #20]	; (800c274 <HAL_RCC_GetPCLK2Freq+0x18>)
 800c260:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800c262:	4905      	ldr	r1, [pc, #20]	; (800c278 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c264:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800c268:	6808      	ldr	r0, [r1, #0]
 800c26a:	5cd3      	ldrb	r3, [r2, r3]
}
 800c26c:	40d8      	lsrs	r0, r3
 800c26e:	4770      	bx	lr
 800c270:	40023800 	.word	0x40023800
 800c274:	08029448 	.word	0x08029448
 800c278:	2000027c 	.word	0x2000027c

0800c27c <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c27c:	4b0e      	ldr	r3, [pc, #56]	; (800c2b8 <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c27e:	220f      	movs	r2, #15
 800c280:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c282:	689a      	ldr	r2, [r3, #8]
 800c284:	f002 0203 	and.w	r2, r2, #3
 800c288:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c28a:	689a      	ldr	r2, [r3, #8]
 800c28c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800c290:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800c292:	689a      	ldr	r2, [r3, #8]
 800c294:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800c298:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800c29a:	689b      	ldr	r3, [r3, #8]
 800c29c:	08db      	lsrs	r3, r3, #3
{
 800c29e:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800c2a0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c2a4:	4c05      	ldr	r4, [pc, #20]	; (800c2bc <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800c2a6:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c2a8:	6823      	ldr	r3, [r4, #0]
}
 800c2aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c2ae:	f003 030f 	and.w	r3, r3, #15
 800c2b2:	600b      	str	r3, [r1, #0]
}
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	40023800 	.word	0x40023800
 800c2bc:	40023c00 	.word	0x40023c00

0800c2c0 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800c2c0:	4a56      	ldr	r2, [pc, #344]	; (800c41c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800c2c2:	6803      	ldr	r3, [r0, #0]
 800c2c4:	401a      	ands	r2, r3
{
 800c2c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	b083      	sub	sp, #12
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800c2ce:	2a00      	cmp	r2, #0
 800c2d0:	f000 834a 	beq.w	800c968 <HAL_RCCEx_PeriphCLKConfig+0x6a8>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c2d4:	f013 0601 	ands.w	r6, r3, #1
 800c2d8:	d00f      	beq.n	800c2fa <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800c2da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2dc:	f431 0200 	bics.w	r2, r1, #8388608	; 0x800000
 800c2e0:	f040 834d 	bne.w	800c97e <HAL_RCCEx_PeriphCLKConfig+0x6be>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c2e4:	4a4e      	ldr	r2, [pc, #312]	; (800c420 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800c2e6:	fab1 f681 	clz	r6, r1
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c2ea:	6890      	ldr	r0, [r2, #8]
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800c2ec:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c2ee:	f420 0000 	bic.w	r0, r0, #8388608	; 0x800000
 800c2f2:	6090      	str	r0, [r2, #8]
 800c2f4:	6890      	ldr	r0, [r2, #8]
 800c2f6:	4301      	orrs	r1, r0
 800c2f8:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800c2fa:	f413 2500 	ands.w	r5, r3, #524288	; 0x80000
 800c2fe:	d014      	beq.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800c300:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800c302:	f435 1240 	bics.w	r2, r5, #3145728	; 0x300000
 800c306:	f040 8393 	bne.w	800ca30 <HAL_RCCEx_PeriphCLKConfig+0x770>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c30a:	4945      	ldr	r1, [pc, #276]	; (800c420 <HAL_RCCEx_PeriphCLKConfig+0x160>)
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800c30c:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c310:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 800c314:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800c318:	ea42 0205 	orr.w	r2, r2, r5
 800c31c:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800c320:	f000 832a 	beq.w	800c978 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800c324:	fab5 f585 	clz	r5, r5
 800c328:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800c32a:	02d9      	lsls	r1, r3, #11
 800c32c:	d514      	bpl.n	800c358 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800c32e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c330:	f431 0240 	bics.w	r2, r1, #12582912	; 0xc00000
 800c334:	f040 8383 	bne.w	800ca3e <HAL_RCCEx_PeriphCLKConfig+0x77e>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800c338:	4839      	ldr	r0, [pc, #228]	; (800c420 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800c33a:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800c33e:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800c342:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800c346:	ea42 0201 	orr.w	r2, r2, r1
 800c34a:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800c34e:	f000 8311 	beq.w	800c974 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800c352:	2900      	cmp	r1, #0
 800c354:	bf08      	it	eq
 800c356:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 800c358:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800c35c:	bf18      	it	ne
 800c35e:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c360:	069a      	lsls	r2, r3, #26
 800c362:	f140 809f 	bpl.w	800c4a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800c366:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800c368:	492e      	ldr	r1, [pc, #184]	; (800c424 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800c36a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800c36e:	bf18      	it	ne
 800c370:	f5b2 7f00 	cmpne.w	r2, #512	; 0x200
 800c374:	f422 2ca0 	bic.w	ip, r2, #327680	; 0x50000
 800c378:	f422 2710 	bic.w	r7, r2, #589824	; 0x90000
 800c37c:	482a      	ldr	r0, [pc, #168]	; (800c428 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800c37e:	bf14      	ite	ne
 800c380:	2301      	movne	r3, #1
 800c382:	2300      	moveq	r3, #0
 800c384:	458c      	cmp	ip, r1
 800c386:	bf0c      	ite	eq
 800c388:	2300      	moveq	r3, #0
 800c38a:	f003 0301 	andne.w	r3, r3, #1
 800c38e:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800c392:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 800c438 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800c396:	4287      	cmp	r7, r0
 800c398:	bf0c      	ite	eq
 800c39a:	2300      	moveq	r3, #0
 800c39c:	f003 0301 	andne.w	r3, r3, #1
 800c3a0:	f422 1788 	bic.w	r7, r2, #1114112	; 0x110000
 800c3a4:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800c3a8:	4561      	cmp	r1, ip
 800c3aa:	bf0c      	ite	eq
 800c3ac:	2300      	moveq	r3, #0
 800c3ae:	f003 0301 	andne.w	r3, r3, #1
 800c3b2:	f50c 2c00 	add.w	ip, ip, #524288	; 0x80000
 800c3b6:	4287      	cmp	r7, r0
 800c3b8:	bf0c      	ite	eq
 800c3ba:	2300      	moveq	r3, #0
 800c3bc:	f003 0301 	andne.w	r3, r3, #1
 800c3c0:	4f1a      	ldr	r7, [pc, #104]	; (800c42c <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 800c3c2:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
 800c3c6:	4561      	cmp	r1, ip
 800c3c8:	bf0c      	ite	eq
 800c3ca:	2300      	moveq	r3, #0
 800c3cc:	f003 0301 	andne.w	r3, r3, #1
 800c3d0:	42b9      	cmp	r1, r7
 800c3d2:	bf0c      	ite	eq
 800c3d4:	2300      	moveq	r3, #0
 800c3d6:	f003 0301 	andne.w	r3, r3, #1
 800c3da:	4281      	cmp	r1, r0
 800c3dc:	bf0c      	ite	eq
 800c3de:	2300      	moveq	r3, #0
 800c3e0:	f003 0301 	andne.w	r3, r3, #1
 800c3e4:	b12b      	cbz	r3, 800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x132>
 800c3e6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800c3ea:	4b11      	ldr	r3, [pc, #68]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 800c3ec:	429a      	cmp	r2, r3
 800c3ee:	f040 8446 	bne.w	800cc7e <HAL_RCCEx_PeriphCLKConfig+0x9be>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c3f2:	4a0b      	ldr	r2, [pc, #44]	; (800c420 <HAL_RCCEx_PeriphCLKConfig+0x160>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c3f4:	4b0f      	ldr	r3, [pc, #60]	; (800c434 <HAL_RCCEx_PeriphCLKConfig+0x174>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800c3f6:	6c11      	ldr	r1, [r2, #64]	; 0x40

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c3f8:	4698      	mov	r8, r3
    __HAL_RCC_PWR_CLK_ENABLE();
 800c3fa:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800c3fe:	6411      	str	r1, [r2, #64]	; 0x40
 800c400:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800c402:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800c406:	9201      	str	r2, [sp, #4]
 800c408:	9a01      	ldr	r2, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800c40a:	681a      	ldr	r2, [r3, #0]
 800c40c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c410:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800c412:	f7fa fd13 	bl	8006e3c <HAL_GetTick>
 800c416:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c418:	e016      	b.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x188>
 800c41a:	bf00      	nop
 800c41c:	1dfffff9 	.word	0x1dfffff9
 800c420:	40023800 	.word	0x40023800
 800c424:	00020300 	.word	0x00020300
 800c428:	00040300 	.word	0x00040300
 800c42c:	00140300 	.word	0x00140300
 800c430:	001c0300 	.word	0x001c0300
 800c434:	40007000 	.word	0x40007000
 800c438:	00080300 	.word	0x00080300
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c43c:	f7fa fcfe 	bl	8006e3c <HAL_GetTick>
 800c440:	1bc0      	subs	r0, r0, r7
 800c442:	2864      	cmp	r0, #100	; 0x64
 800c444:	f200 828c 	bhi.w	800c960 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c448:	f8d8 3000 	ldr.w	r3, [r8]
 800c44c:	05db      	lsls	r3, r3, #23
 800c44e:	d5f5      	bpl.n	800c43c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c450:	4fc0      	ldr	r7, [pc, #768]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c452:	6b23      	ldr	r3, [r4, #48]	; 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c454:	6f3a      	ldr	r2, [r7, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c456:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800c45a:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 800c45e:	d011      	beq.n	800c484 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 800c460:	4291      	cmp	r1, r2
 800c462:	d00f      	beq.n	800c484 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c464:	6f3a      	ldr	r2, [r7, #112]	; 0x70

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c466:	6f38      	ldr	r0, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c468:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800c46c:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800c470:	6738      	str	r0, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c472:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c474:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800c478:	6738      	str	r0, [r7, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800c47a:	673a      	str	r2, [r7, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c47c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800c47e:	07d0      	lsls	r0, r2, #31
 800c480:	f100 8372 	bmi.w	800cb68 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c484:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 800c488:	f000 82c9 	beq.w	800ca1e <HAL_RCCEx_PeriphCLKConfig+0x75e>
 800c48c:	49b1      	ldr	r1, [pc, #708]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c48e:	688a      	ldr	r2, [r1, #8]
 800c490:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800c494:	608a      	str	r2, [r1, #8]
 800c496:	4aaf      	ldr	r2, [pc, #700]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c49c:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800c49e:	430b      	orrs	r3, r1
 800c4a0:	6713      	str	r3, [r2, #112]	; 0x70
 800c4a2:	6823      	ldr	r3, [r4, #0]
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c4a4:	06da      	lsls	r2, r3, #27
 800c4a6:	d510      	bpl.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800c4a8:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800c4aa:	f037 7280 	bics.w	r2, r7, #16777216	; 0x1000000
 800c4ae:	f040 82db 	bne.w	800ca68 <HAL_RCCEx_PeriphCLKConfig+0x7a8>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c4b2:	4aa8      	ldr	r2, [pc, #672]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c4b4:	f8d2 008c 	ldr.w	r0, [r2, #140]	; 0x8c
 800c4b8:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 800c4bc:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 800c4c0:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800c4c4:	4339      	orrs	r1, r7
 800c4c6:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c4ca:	045f      	lsls	r7, r3, #17
 800c4cc:	d50f      	bpl.n	800c4ee <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800c4ce:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800c4d0:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 800c4d4:	d003      	beq.n	800c4de <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800c4d6:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800c4da:	f040 8299 	bne.w	800ca10 <HAL_RCCEx_PeriphCLKConfig+0x750>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c4de:	489d      	ldr	r0, [pc, #628]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c4e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c4e4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800c4e8:	430a      	orrs	r2, r1
 800c4ea:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c4ee:	0418      	lsls	r0, r3, #16
 800c4f0:	d50f      	bpl.n	800c512 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800c4f2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800c4f4:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 800c4f8:	d003      	beq.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x242>
 800c4fa:	f5b1 2f00 	cmp.w	r1, #524288	; 0x80000
 800c4fe:	f040 826f 	bne.w	800c9e0 <HAL_RCCEx_PeriphCLKConfig+0x720>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c502:	4894      	ldr	r0, [pc, #592]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c504:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c508:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800c50c:	430a      	orrs	r2, r1
 800c50e:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c512:	03d9      	lsls	r1, r3, #15
 800c514:	d50f      	bpl.n	800c536 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800c516:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800c518:	f431 1280 	bics.w	r2, r1, #1048576	; 0x100000
 800c51c:	d003      	beq.n	800c526 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800c51e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c522:	f040 8265 	bne.w	800c9f0 <HAL_RCCEx_PeriphCLKConfig+0x730>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c526:	488b      	ldr	r0, [pc, #556]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c528:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c52c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800c530:	430a      	orrs	r2, r1
 800c532:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c536:	039a      	lsls	r2, r3, #14
 800c538:	d50f      	bpl.n	800c55a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800c53a:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800c53c:	f431 0280 	bics.w	r2, r1, #4194304	; 0x400000
 800c540:	d003      	beq.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0x28a>
 800c542:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800c546:	f040 825b 	bne.w	800ca00 <HAL_RCCEx_PeriphCLKConfig+0x740>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c54a:	4882      	ldr	r0, [pc, #520]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c54c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c550:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800c554:	430a      	orrs	r2, r1
 800c556:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c55a:	065f      	lsls	r7, r3, #25
 800c55c:	d50b      	bpl.n	800c576 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800c55e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800c560:	2903      	cmp	r1, #3
 800c562:	f200 82b9 	bhi.w	800cad8 <HAL_RCCEx_PeriphCLKConfig+0x818>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c566:	487b      	ldr	r0, [pc, #492]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c568:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c56c:	f022 0203 	bic.w	r2, r2, #3
 800c570:	430a      	orrs	r2, r1
 800c572:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c576:	0618      	lsls	r0, r3, #24
 800c578:	d50c      	bpl.n	800c594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800c57a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c57c:	f031 020c 	bics.w	r2, r1, #12
 800c580:	f040 82ba 	bne.w	800caf8 <HAL_RCCEx_PeriphCLKConfig+0x838>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c584:	4873      	ldr	r0, [pc, #460]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c586:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c58a:	f022 020c 	bic.w	r2, r2, #12
 800c58e:	430a      	orrs	r2, r1
 800c590:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c594:	05d9      	lsls	r1, r3, #23
 800c596:	d50c      	bpl.n	800c5b2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800c598:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800c59a:	f031 0230 	bics.w	r2, r1, #48	; 0x30
 800c59e:	f040 82b3 	bne.w	800cb08 <HAL_RCCEx_PeriphCLKConfig+0x848>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c5a2:	486c      	ldr	r0, [pc, #432]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c5a4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c5a8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800c5ac:	430a      	orrs	r2, r1
 800c5ae:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c5b2:	059a      	lsls	r2, r3, #22
 800c5b4:	d50c      	bpl.n	800c5d0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800c5b6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800c5b8:	f031 02c0 	bics.w	r2, r1, #192	; 0xc0
 800c5bc:	f040 82ac 	bne.w	800cb18 <HAL_RCCEx_PeriphCLKConfig+0x858>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c5c0:	4864      	ldr	r0, [pc, #400]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c5c2:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c5c6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800c5ca:	430a      	orrs	r2, r1
 800c5cc:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c5d0:	055f      	lsls	r7, r3, #21
 800c5d2:	d50c      	bpl.n	800c5ee <HAL_RCCEx_PeriphCLKConfig+0x32e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800c5d4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800c5d6:	f431 7240 	bics.w	r2, r1, #768	; 0x300
 800c5da:	f040 82a5 	bne.w	800cb28 <HAL_RCCEx_PeriphCLKConfig+0x868>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c5de:	485d      	ldr	r0, [pc, #372]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c5e0:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c5e4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800c5e8:	430a      	orrs	r2, r1
 800c5ea:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800c5ee:	0518      	lsls	r0, r3, #20
 800c5f0:	d50c      	bpl.n	800c60c <HAL_RCCEx_PeriphCLKConfig+0x34c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800c5f2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c5f4:	f431 6240 	bics.w	r2, r1, #3072	; 0xc00
 800c5f8:	f040 829e 	bne.w	800cb38 <HAL_RCCEx_PeriphCLKConfig+0x878>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800c5fc:	4855      	ldr	r0, [pc, #340]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c5fe:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c602:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800c606:	430a      	orrs	r2, r1
 800c608:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800c60c:	04d9      	lsls	r1, r3, #19
 800c60e:	d50c      	bpl.n	800c62a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800c610:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c612:	f431 5240 	bics.w	r2, r1, #12288	; 0x3000
 800c616:	f040 8297 	bne.w	800cb48 <HAL_RCCEx_PeriphCLKConfig+0x888>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800c61a:	484e      	ldr	r0, [pc, #312]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c61c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c620:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800c624:	430a      	orrs	r2, r1
 800c626:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800c62a:	049a      	lsls	r2, r3, #18
 800c62c:	d50c      	bpl.n	800c648 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800c62e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800c630:	f431 4240 	bics.w	r2, r1, #49152	; 0xc000
 800c634:	f040 8290 	bne.w	800cb58 <HAL_RCCEx_PeriphCLKConfig+0x898>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800c638:	4846      	ldr	r0, [pc, #280]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c63a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c63e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800c642:	430a      	orrs	r2, r1
 800c644:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c648:	025f      	lsls	r7, r3, #9
 800c64a:	d50c      	bpl.n	800c666 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800c64c:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800c64e:	f031 6280 	bics.w	r2, r1, #67108864	; 0x4000000
 800c652:	f040 8228 	bne.w	800caa6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c656:	483f      	ldr	r0, [pc, #252]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c658:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c65c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800c660:	430a      	orrs	r2, r1
 800c662:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c666:	0298      	lsls	r0, r3, #10
 800c668:	d510      	bpl.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800c66a:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800c66c:	f031 6200 	bics.w	r2, r1, #134217728	; 0x8000000
 800c670:	f040 8221 	bne.w	800cab6 <HAL_RCCEx_PeriphCLKConfig+0x7f6>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c674:	4837      	ldr	r0, [pc, #220]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800c676:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c67a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pllsaiused = 1;
 800c67e:	bf08      	it	eq
 800c680:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c682:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 800c686:	430a      	orrs	r2, r1
 800c688:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 800c68c:	f013 0f08 	tst.w	r3, #8
 800c690:	bf18      	it	ne
 800c692:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c694:	0359      	lsls	r1, r3, #13
 800c696:	d50c      	bpl.n	800c6b2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800c698:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800c69a:	f031 7240 	bics.w	r2, r1, #50331648	; 0x3000000
 800c69e:	f040 8223 	bne.w	800cae8 <HAL_RCCEx_PeriphCLKConfig+0x828>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c6a2:	482c      	ldr	r0, [pc, #176]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c6a4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c6a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800c6ac:	430a      	orrs	r2, r1
 800c6ae:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800c6b2:	021a      	lsls	r2, r3, #8
 800c6b4:	d50d      	bpl.n	800c6d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800c6b6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800c6ba:	f031 5280 	bics.w	r2, r1, #268435456	; 0x10000000
 800c6be:	f040 8202 	bne.w	800cac6 <HAL_RCCEx_PeriphCLKConfig+0x806>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c6c2:	4824      	ldr	r0, [pc, #144]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c6c4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c6c8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800c6cc:	430a      	orrs	r2, r1
 800c6ce:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800c6d2:	015f      	lsls	r7, r3, #5
 800c6d4:	d50d      	bpl.n	800c6f2 <HAL_RCCEx_PeriphCLKConfig+0x432>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800c6d6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800c6da:	f031 5200 	bics.w	r2, r1, #536870912	; 0x20000000
 800c6de:	f040 81ca 	bne.w	800ca76 <HAL_RCCEx_PeriphCLKConfig+0x7b6>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800c6e2:	481c      	ldr	r0, [pc, #112]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c6e4:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800c6e8:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800c6ec:	430a      	orrs	r2, r1
 800c6ee:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c6f2:	0118      	lsls	r0, r3, #4
 800c6f4:	d50d      	bpl.n	800c712 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800c6f6:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800c6fa:	f031 7200 	bics.w	r2, r1, #33554432	; 0x2000000
 800c6fe:	f040 81c9 	bne.w	800ca94 <HAL_RCCEx_PeriphCLKConfig+0x7d4>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c702:	4814      	ldr	r0, [pc, #80]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c704:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800c708:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800c70c:	430a      	orrs	r2, r1
 800c70e:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800c712:	00d9      	lsls	r1, r3, #3
 800c714:	d50d      	bpl.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800c716:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800c71a:	f032 6380 	bics.w	r3, r2, #67108864	; 0x4000000
 800c71e:	f040 819b 	bne.w	800ca58 <HAL_RCCEx_PeriphCLKConfig+0x798>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800c722:	490c      	ldr	r1, [pc, #48]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c724:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 800c728:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c72c:	4313      	orrs	r3, r2
 800c72e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c732:	2e01      	cmp	r6, #1
 800c734:	d003      	beq.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800c736:	6823      	ldr	r3, [r4, #0]
 800c738:	019a      	lsls	r2, r3, #6
 800c73a:	f140 8088 	bpl.w	800c84e <HAL_RCCEx_PeriphCLKConfig+0x58e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c73e:	4b05      	ldr	r3, [pc, #20]	; (800c754 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800c740:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c742:	461f      	mov	r7, r3
    __HAL_RCC_PLLI2S_DISABLE();
 800c744:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800c748:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800c74a:	f7fa fb77 	bl	8006e3c <HAL_GetTick>
 800c74e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c750:	e008      	b.n	800c764 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800c752:	bf00      	nop
 800c754:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c758:	f7fa fb70 	bl	8006e3c <HAL_GetTick>
 800c75c:	1b80      	subs	r0, r0, r6
 800c75e:	2864      	cmp	r0, #100	; 0x64
 800c760:	f200 80fe 	bhi.w	800c960 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	011b      	lsls	r3, r3, #4
 800c768:	d4f6      	bmi.n	800c758 <HAL_RCCEx_PeriphCLKConfig+0x498>
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800c76a:	6863      	ldr	r3, [r4, #4]
 800c76c:	3b32      	subs	r3, #50	; 0x32
 800c76e:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800c772:	f200 816b 	bhi.w	800ca4c <HAL_RCCEx_PeriphCLKConfig+0x78c>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800c776:	6823      	ldr	r3, [r4, #0]
 800c778:	07df      	lsls	r7, r3, #31
 800c77a:	d517      	bpl.n	800c7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800c77c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800c77e:	b9aa      	cbnz	r2, 800c7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800c780:	68a7      	ldr	r7, [r4, #8]
 800c782:	1eba      	subs	r2, r7, #2
 800c784:	2a05      	cmp	r2, #5
 800c786:	f200 8211 	bhi.w	800cbac <HAL_RCCEx_PeriphCLKConfig+0x8ec>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c78a:	49bf      	ldr	r1, [pc, #764]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800c78c:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c78e:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c792:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800c796:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 800c79a:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
 800c79e:	4332      	orrs	r2, r6
 800c7a0:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800c7a4:	ea42 7207 	orr.w	r2, r2, r7, lsl #28
 800c7a8:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c7ac:	031e      	lsls	r6, r3, #12
 800c7ae:	f100 80ed 	bmi.w	800c98c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800c7b2:	02d8      	lsls	r0, r3, #11
 800c7b4:	d504      	bpl.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x500>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c7b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800c7b8:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 800c7bc:	f000 80eb 	beq.w	800c996 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c7c0:	01d9      	lsls	r1, r3, #7
 800c7c2:	d514      	bpl.n	800c7ee <HAL_RCCEx_PeriphCLKConfig+0x52e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800c7c4:	6927      	ldr	r7, [r4, #16]
 800c7c6:	2f03      	cmp	r7, #3
 800c7c8:	f200 81fe 	bhi.w	800cbc8 <HAL_RCCEx_PeriphCLKConfig+0x908>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c7cc:	49ae      	ldr	r1, [pc, #696]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800c7ce:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c7d0:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c7d4:	f8d1 6084 	ldr.w	r6, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800c7d8:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800c7dc:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800c7e0:	4332      	orrs	r2, r6
 800c7e2:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800c7e6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800c7ea:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c7ee:	019a      	lsls	r2, r3, #6
 800c7f0:	d51a      	bpl.n	800c828 <HAL_RCCEx_PeriphCLKConfig+0x568>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800c7f2:	6923      	ldr	r3, [r4, #16]
 800c7f4:	2b03      	cmp	r3, #3
 800c7f6:	f200 81e1 	bhi.w	800cbbc <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800c7fa:	68a3      	ldr	r3, [r4, #8]
 800c7fc:	3b02      	subs	r3, #2
 800c7fe:	2b05      	cmp	r3, #5
 800c800:	f200 81f1 	bhi.w	800cbe6 <HAL_RCCEx_PeriphCLKConfig+0x926>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800c804:	68e2      	ldr	r2, [r4, #12]
 800c806:	1e93      	subs	r3, r2, #2
 800c808:	2b0d      	cmp	r3, #13
 800c80a:	f200 81e5 	bhi.w	800cbd8 <HAL_RCCEx_PeriphCLKConfig+0x918>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c80e:	6923      	ldr	r3, [r4, #16]
 800c810:	6861      	ldr	r1, [r4, #4]
 800c812:	041b      	lsls	r3, r3, #16
 800c814:	68a0      	ldr	r0, [r4, #8]
 800c816:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800c81a:	499b      	ldr	r1, [pc, #620]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800c81c:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800c820:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800c824:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c828:	4b97      	ldr	r3, [pc, #604]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800c82a:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c82c:	461f      	mov	r7, r3
    __HAL_RCC_PLLI2S_ENABLE();
 800c82e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800c832:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800c834:	f7fa fb02 	bl	8006e3c <HAL_GetTick>
 800c838:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c83a:	e005      	b.n	800c848 <HAL_RCCEx_PeriphCLKConfig+0x588>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c83c:	f7fa fafe 	bl	8006e3c <HAL_GetTick>
 800c840:	1b80      	subs	r0, r0, r6
 800c842:	2864      	cmp	r0, #100	; 0x64
 800c844:	f200 808c 	bhi.w	800c960 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	011b      	lsls	r3, r3, #4
 800c84c:	d5f6      	bpl.n	800c83c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800c84e:	2d01      	cmp	r5, #1
 800c850:	d003      	beq.n	800c85a <HAL_RCCEx_PeriphCLKConfig+0x59a>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800c852:	2000      	movs	r0, #0
}
 800c854:	b003      	add	sp, #12
 800c856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 800c85a:	4b8b      	ldr	r3, [pc, #556]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800c85c:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c85e:	461e      	mov	r6, r3
    __HAL_RCC_PLLSAI_DISABLE();
 800c860:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800c864:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800c866:	f7fa fae9 	bl	8006e3c <HAL_GetTick>
 800c86a:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c86c:	e004      	b.n	800c878 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c86e:	f7fa fae5 	bl	8006e3c <HAL_GetTick>
 800c872:	1b40      	subs	r0, r0, r5
 800c874:	2864      	cmp	r0, #100	; 0x64
 800c876:	d873      	bhi.n	800c960 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c878:	6833      	ldr	r3, [r6, #0]
 800c87a:	009f      	lsls	r7, r3, #2
 800c87c:	d4f7      	bmi.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800c87e:	6963      	ldr	r3, [r4, #20]
 800c880:	3b32      	subs	r3, #50	; 0x32
 800c882:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 800c886:	f200 81bc 	bhi.w	800cc02 <HAL_RCCEx_PeriphCLKConfig+0x942>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c88a:	6823      	ldr	r3, [r4, #0]
 800c88c:	031d      	lsls	r5, r3, #12
 800c88e:	f140 81b0 	bpl.w	800cbf2 <HAL_RCCEx_PeriphCLKConfig+0x932>
 800c892:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800c894:	2a00      	cmp	r2, #0
 800c896:	f040 81ac 	bne.w	800cbf2 <HAL_RCCEx_PeriphCLKConfig+0x932>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800c89a:	69a3      	ldr	r3, [r4, #24]
 800c89c:	3b02      	subs	r3, #2
 800c89e:	2b0d      	cmp	r3, #13
 800c8a0:	f200 81d8 	bhi.w	800cc54 <HAL_RCCEx_PeriphCLKConfig+0x994>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800c8a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c8a6:	1e59      	subs	r1, r3, #1
 800c8a8:	291f      	cmp	r1, #31
 800c8aa:	f200 81cb 	bhi.w	800cc44 <HAL_RCCEx_PeriphCLKConfig+0x984>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c8ae:	4a76      	ldr	r2, [pc, #472]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c8b0:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c8b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c8b6:	f8d2 6088 	ldr.w	r6, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c8ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c8be:	69a0      	ldr	r0, [r4, #24]
 800c8c0:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800c8c4:	4333      	orrs	r3, r6
 800c8c6:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800c8ca:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800c8ce:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c8d2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800c8d6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800c8da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800c8de:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800c8e2:	6823      	ldr	r3, [r4, #0]
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c8e4:	0299      	lsls	r1, r3, #10
 800c8e6:	d504      	bpl.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 800c8e8:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800c8ea:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 800c8ee:	f000 818e 	beq.w	800cc0e <HAL_RCCEx_PeriphCLKConfig+0x94e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c8f2:	071a      	lsls	r2, r3, #28
 800c8f4:	d522      	bpl.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x67c>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800c8f6:	69e3      	ldr	r3, [r4, #28]
 800c8f8:	3b02      	subs	r3, #2
 800c8fa:	2b05      	cmp	r3, #5
 800c8fc:	f200 819c 	bhi.w	800cc38 <HAL_RCCEx_PeriphCLKConfig+0x978>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800c900:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800c902:	f430 3340 	bics.w	r3, r0, #196608	; 0x30000
 800c906:	f040 81ab 	bne.w	800cc60 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c90a:	4a5f      	ldr	r2, [pc, #380]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c90c:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c90e:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c912:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c916:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 800c91a:	69e4      	ldr	r4, [r4, #28]
 800c91c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c920:	430b      	orrs	r3, r1
 800c922:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800c926:	ea43 7304 	orr.w	r3, r3, r4, lsl #28
 800c92a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c92e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800c932:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800c936:	4303      	orrs	r3, r0
 800c938:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800c93c:	4b52      	ldr	r3, [pc, #328]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800c93e:	681a      	ldr	r2, [r3, #0]
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c940:	461d      	mov	r5, r3
    __HAL_RCC_PLLSAI_ENABLE();
 800c942:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800c946:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800c948:	f7fa fa78 	bl	8006e3c <HAL_GetTick>
 800c94c:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c94e:	682b      	ldr	r3, [r5, #0]
 800c950:	009b      	lsls	r3, r3, #2
 800c952:	f53f af7e 	bmi.w	800c852 <HAL_RCCEx_PeriphCLKConfig+0x592>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c956:	f7fa fa71 	bl	8006e3c <HAL_GetTick>
 800c95a:	1b00      	subs	r0, r0, r4
 800c95c:	2864      	cmp	r0, #100	; 0x64
 800c95e:	d9f6      	bls.n	800c94e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        return HAL_TIMEOUT;
 800c960:	2003      	movs	r0, #3
}
 800c962:	b003      	add	sp, #12
 800c964:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800c968:	2172      	movs	r1, #114	; 0x72
 800c96a:	4848      	ldr	r0, [pc, #288]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c96c:	f7f7 fa54 	bl	8003e18 <assert_failed>
 800c970:	6823      	ldr	r3, [r4, #0]
 800c972:	e4af      	b.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0x14>
      plli2sused = 1;
 800c974:	2601      	movs	r6, #1
 800c976:	e4ef      	b.n	800c358 <HAL_RCCEx_PeriphCLKConfig+0x98>
  uint32_t pllsaiused = 0;
 800c978:	2500      	movs	r5, #0
      plli2sused = 1;
 800c97a:	2601      	movs	r6, #1
 800c97c:	e4d5      	b.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x6a>
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800c97e:	2178      	movs	r1, #120	; 0x78
 800c980:	4842      	ldr	r0, [pc, #264]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c982:	f7f7 fa49 	bl	8003e18 <assert_failed>
 800c986:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c988:	6823      	ldr	r3, [r4, #0]
 800c98a:	e4ab      	b.n	800c2e4 <HAL_RCCEx_PeriphCLKConfig+0x24>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c98c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800c98e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800c992:	f47f af0e 	bne.w	800c7b2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800c996:	68e3      	ldr	r3, [r4, #12]
 800c998:	3b02      	subs	r3, #2
 800c99a:	2b0d      	cmp	r3, #13
 800c99c:	f200 80f8 	bhi.w	800cb90 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800c9a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9a2:	1e5e      	subs	r6, r3, #1
 800c9a4:	2e1f      	cmp	r6, #31
 800c9a6:	f200 80f9 	bhi.w	800cb9c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c9aa:	4a37      	ldr	r2, [pc, #220]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800c9ac:	6860      	ldr	r0, [r4, #4]
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c9ae:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c9b2:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800c9b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c9ba:	68e1      	ldr	r1, [r4, #12]
 800c9bc:	f007 47e0 	and.w	r7, r7, #1879048192	; 0x70000000
 800c9c0:	433b      	orrs	r3, r7
 800c9c2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800c9c6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800c9ca:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c9ce:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800c9d2:	f023 031f 	bic.w	r3, r3, #31
 800c9d6:	4333      	orrs	r3, r6
 800c9d8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800c9dc:	6823      	ldr	r3, [r4, #0]
 800c9de:	e6ef      	b.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800c9e0:	f240 1105 	movw	r1, #261	; 0x105
 800c9e4:	4829      	ldr	r0, [pc, #164]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c9e6:	f7f7 fa17 	bl	8003e18 <assert_failed>
 800c9ea:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800c9ec:	6823      	ldr	r3, [r4, #0]
 800c9ee:	e588      	b.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x242>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 800c9f0:	f240 110f 	movw	r1, #271	; 0x10f
 800c9f4:	4825      	ldr	r0, [pc, #148]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800c9f6:	f7f7 fa0f 	bl	8003e18 <assert_failed>
 800c9fa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800c9fc:	6823      	ldr	r3, [r4, #0]
 800c9fe:	e592      	b.n	800c526 <HAL_RCCEx_PeriphCLKConfig+0x266>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800ca00:	f240 1119 	movw	r1, #281	; 0x119
 800ca04:	4821      	ldr	r0, [pc, #132]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca06:	f7f7 fa07 	bl	8003e18 <assert_failed>
 800ca0a:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800ca0c:	6823      	ldr	r3, [r4, #0]
 800ca0e:	e59c      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0x28a>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800ca10:	21fb      	movs	r1, #251	; 0xfb
 800ca12:	481e      	ldr	r0, [pc, #120]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca14:	f7f7 fa00 	bl	8003e18 <assert_failed>
 800ca18:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800ca1a:	6823      	ldr	r3, [r4, #0]
 800ca1c:	e55f      	b.n	800c4de <HAL_RCCEx_PeriphCLKConfig+0x21e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ca1e:	481a      	ldr	r0, [pc, #104]	; (800ca88 <HAL_RCCEx_PeriphCLKConfig+0x7c8>)
 800ca20:	491b      	ldr	r1, [pc, #108]	; (800ca90 <HAL_RCCEx_PeriphCLKConfig+0x7d0>)
 800ca22:	6882      	ldr	r2, [r0, #8]
 800ca24:	4019      	ands	r1, r3
 800ca26:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800ca2a:	430a      	orrs	r2, r1
 800ca2c:	6082      	str	r2, [r0, #8]
 800ca2e:	e532      	b.n	800c496 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800ca30:	2188      	movs	r1, #136	; 0x88
 800ca32:	4816      	ldr	r0, [pc, #88]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca34:	f7f7 f9f0 	bl	8003e18 <assert_failed>
 800ca38:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800ca3a:	6823      	ldr	r3, [r4, #0]
 800ca3c:	e465      	b.n	800c30a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800ca3e:	219c      	movs	r1, #156	; 0x9c
 800ca40:	4812      	ldr	r0, [pc, #72]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca42:	f7f7 f9e9 	bl	8003e18 <assert_failed>
 800ca46:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ca48:	6823      	ldr	r3, [r4, #0]
 800ca4a:	e475      	b.n	800c338 <HAL_RCCEx_PeriphCLKConfig+0x78>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800ca4c:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800ca50:	480e      	ldr	r0, [pc, #56]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca52:	f7f7 f9e1 	bl	8003e18 <assert_failed>
 800ca56:	e68e      	b.n	800c776 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 800ca58:	f44f 71df 	mov.w	r1, #446	; 0x1be
 800ca5c:	480b      	ldr	r0, [pc, #44]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca5e:	f7f7 f9db 	bl	8003e18 <assert_failed>
 800ca62:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800ca66:	e65c      	b.n	800c722 <HAL_RCCEx_PeriphCLKConfig+0x462>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800ca68:	21f1      	movs	r1, #241	; 0xf1
 800ca6a:	4808      	ldr	r0, [pc, #32]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca6c:	f7f7 f9d4 	bl	8003e18 <assert_failed>
 800ca70:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 800ca72:	6823      	ldr	r3, [r4, #0]
 800ca74:	e51d      	b.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 800ca76:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ca7a:	4804      	ldr	r0, [pc, #16]	; (800ca8c <HAL_RCCEx_PeriphCLKConfig+0x7cc>)
 800ca7c:	f7f7 f9cc 	bl	8003e18 <assert_failed>
 800ca80:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800ca84:	6823      	ldr	r3, [r4, #0]
 800ca86:	e62c      	b.n	800c6e2 <HAL_RCCEx_PeriphCLKConfig+0x422>
 800ca88:	40023800 	.word	0x40023800
 800ca8c:	08029d4c 	.word	0x08029d4c
 800ca90:	0ffffcff 	.word	0x0ffffcff
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 800ca94:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 800ca98:	487c      	ldr	r0, [pc, #496]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800ca9a:	f7f7 f9bd 	bl	8003e18 <assert_failed>
 800ca9e:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800caa2:	6823      	ldr	r3, [r4, #0]
 800caa4:	e62d      	b.n	800c702 <HAL_RCCEx_PeriphCLKConfig+0x442>
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800caa6:	f240 1173 	movw	r1, #371	; 0x173
 800caaa:	4878      	ldr	r0, [pc, #480]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800caac:	f7f7 f9b4 	bl	8003e18 <assert_failed>
 800cab0:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800cab2:	6823      	ldr	r3, [r4, #0]
 800cab4:	e5cf      	b.n	800c656 <HAL_RCCEx_PeriphCLKConfig+0x396>
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800cab6:	f240 117d 	movw	r1, #381	; 0x17d
 800caba:	4874      	ldr	r0, [pc, #464]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cabc:	f7f7 f9ac 	bl	8003e18 <assert_failed>
 800cac0:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800cac2:	6823      	ldr	r3, [r4, #0]
 800cac4:	e5d6      	b.n	800c674 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 800cac6:	f240 119f 	movw	r1, #415	; 0x19f
 800caca:	4870      	ldr	r0, [pc, #448]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cacc:	f7f7 f9a4 	bl	8003e18 <assert_failed>
 800cad0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800cad4:	6823      	ldr	r3, [r4, #0]
 800cad6:	e5f4      	b.n	800c6c2 <HAL_RCCEx_PeriphCLKConfig+0x402>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800cad8:	f240 1123 	movw	r1, #291	; 0x123
 800cadc:	486b      	ldr	r0, [pc, #428]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cade:	f7f7 f99b 	bl	8003e18 <assert_failed>
 800cae2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800cae4:	6823      	ldr	r3, [r4, #0]
 800cae6:	e53e      	b.n	800c566 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800cae8:	f240 1195 	movw	r1, #405	; 0x195
 800caec:	4867      	ldr	r0, [pc, #412]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800caee:	f7f7 f993 	bl	8003e18 <assert_failed>
 800caf2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 800caf4:	6823      	ldr	r3, [r4, #0]
 800caf6:	e5d4      	b.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800caf8:	f240 112d 	movw	r1, #301	; 0x12d
 800cafc:	4863      	ldr	r0, [pc, #396]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cafe:	f7f7 f98b 	bl	8003e18 <assert_failed>
 800cb02:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800cb04:	6823      	ldr	r3, [r4, #0]
 800cb06:	e53d      	b.n	800c584 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800cb08:	f240 1137 	movw	r1, #311	; 0x137
 800cb0c:	485f      	ldr	r0, [pc, #380]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb0e:	f7f7 f983 	bl	8003e18 <assert_failed>
 800cb12:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800cb14:	6823      	ldr	r3, [r4, #0]
 800cb16:	e544      	b.n	800c5a2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800cb18:	f240 1141 	movw	r1, #321	; 0x141
 800cb1c:	485b      	ldr	r0, [pc, #364]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb1e:	f7f7 f97b 	bl	8003e18 <assert_failed>
 800cb22:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800cb24:	6823      	ldr	r3, [r4, #0]
 800cb26:	e54b      	b.n	800c5c0 <HAL_RCCEx_PeriphCLKConfig+0x300>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800cb28:	f240 114b 	movw	r1, #331	; 0x14b
 800cb2c:	4857      	ldr	r0, [pc, #348]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb2e:	f7f7 f973 	bl	8003e18 <assert_failed>
 800cb32:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800cb34:	6823      	ldr	r3, [r4, #0]
 800cb36:	e552      	b.n	800c5de <HAL_RCCEx_PeriphCLKConfig+0x31e>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800cb38:	f240 1155 	movw	r1, #341	; 0x155
 800cb3c:	4853      	ldr	r0, [pc, #332]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb3e:	f7f7 f96b 	bl	8003e18 <assert_failed>
 800cb42:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800cb44:	6823      	ldr	r3, [r4, #0]
 800cb46:	e559      	b.n	800c5fc <HAL_RCCEx_PeriphCLKConfig+0x33c>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800cb48:	f240 115f 	movw	r1, #351	; 0x15f
 800cb4c:	484f      	ldr	r0, [pc, #316]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb4e:	f7f7 f963 	bl	8003e18 <assert_failed>
 800cb52:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	e560      	b.n	800c61a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800cb58:	f240 1169 	movw	r1, #361	; 0x169
 800cb5c:	484b      	ldr	r0, [pc, #300]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb5e:	f7f7 f95b 	bl	8003e18 <assert_failed>
 800cb62:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800cb64:	6823      	ldr	r3, [r4, #0]
 800cb66:	e567      	b.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x378>
        tickstart = HAL_GetTick();
 800cb68:	f7fa f968 	bl	8006e3c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cb6c:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800cb70:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb72:	e006      	b.n	800cb82 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cb74:	f7fa f962 	bl	8006e3c <HAL_GetTick>
 800cb78:	eba0 0008 	sub.w	r0, r0, r8
 800cb7c:	4548      	cmp	r0, r9
 800cb7e:	f63f aeef 	bhi.w	800c960 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cb82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cb84:	0799      	lsls	r1, r3, #30
 800cb86:	d5f5      	bpl.n	800cb74 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800cb88:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800cb8a:	f403 7140 	and.w	r1, r3, #768	; 0x300
 800cb8e:	e479      	b.n	800c484 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800cb90:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 800cb94:	483d      	ldr	r0, [pc, #244]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cb96:	f7f7 f93f 	bl	8003e18 <assert_failed>
 800cb9a:	e701      	b.n	800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800cb9c:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800cba0:	483a      	ldr	r0, [pc, #232]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cba2:	f7f7 f939 	bl	8003e18 <assert_failed>
 800cba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cba8:	1e5e      	subs	r6, r3, #1
 800cbaa:	e6fe      	b.n	800c9aa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800cbac:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800cbb0:	4836      	ldr	r0, [pc, #216]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cbb2:	f7f7 f931 	bl	8003e18 <assert_failed>
 800cbb6:	68a7      	ldr	r7, [r4, #8]
 800cbb8:	6823      	ldr	r3, [r4, #0]
 800cbba:	e5e6      	b.n	800c78a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800cbbc:	f44f 7105 	mov.w	r1, #532	; 0x214
 800cbc0:	4832      	ldr	r0, [pc, #200]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cbc2:	f7f7 f929 	bl	8003e18 <assert_failed>
 800cbc6:	e618      	b.n	800c7fa <HAL_RCCEx_PeriphCLKConfig+0x53a>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 800cbc8:	f240 2105 	movw	r1, #517	; 0x205
 800cbcc:	482f      	ldr	r0, [pc, #188]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cbce:	f7f7 f923 	bl	8003e18 <assert_failed>
 800cbd2:	6927      	ldr	r7, [r4, #16]
 800cbd4:	6823      	ldr	r3, [r4, #0]
 800cbd6:	e5f9      	b.n	800c7cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800cbd8:	f240 2116 	movw	r1, #534	; 0x216
 800cbdc:	482b      	ldr	r0, [pc, #172]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cbde:	f7f7 f91b 	bl	8003e18 <assert_failed>
 800cbe2:	68e2      	ldr	r2, [r4, #12]
 800cbe4:	e613      	b.n	800c80e <HAL_RCCEx_PeriphCLKConfig+0x54e>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 800cbe6:	f240 2115 	movw	r1, #533	; 0x215
 800cbea:	4828      	ldr	r0, [pc, #160]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cbec:	f7f7 f914 	bl	8003e18 <assert_failed>
 800cbf0:	e608      	b.n	800c804 <HAL_RCCEx_PeriphCLKConfig+0x544>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800cbf2:	02d8      	lsls	r0, r3, #11
 800cbf4:	f57f ae76 	bpl.w	800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x624>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800cbf8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800cbfa:	2a00      	cmp	r2, #0
 800cbfc:	f47f ae72 	bne.w	800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800cc00:	e64b      	b.n	800c89a <HAL_RCCEx_PeriphCLKConfig+0x5da>
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 800cc02:	f44f 7111 	mov.w	r1, #580	; 0x244
 800cc06:	4821      	ldr	r0, [pc, #132]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc08:	f7f7 f906 	bl	8003e18 <assert_failed>
 800cc0c:	e63d      	b.n	800c88a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800cc0e:	6a20      	ldr	r0, [r4, #32]
 800cc10:	2803      	cmp	r0, #3
 800cc12:	d82c      	bhi.n	800cc6e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800cc14:	491e      	ldr	r1, [pc, #120]	; (800cc90 <HAL_RCCEx_PeriphCLKConfig+0x9d0>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800cc16:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800cc18:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800cc1c:	f8d1 6088 	ldr.w	r6, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800cc20:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 800cc24:	f006 46e0 	and.w	r6, r6, #1879048192	; 0x70000000
 800cc28:	4332      	orrs	r2, r6
 800cc2a:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 800cc2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800cc32:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
 800cc36:	e65c      	b.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 800cc38:	f240 216f 	movw	r1, #623	; 0x26f
 800cc3c:	4813      	ldr	r0, [pc, #76]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc3e:	f7f7 f8eb 	bl	8003e18 <assert_failed>
 800cc42:	e65d      	b.n	800c900 <HAL_RCCEx_PeriphCLKConfig+0x640>
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 800cc44:	f240 214d 	movw	r1, #589	; 0x24d
 800cc48:	4810      	ldr	r0, [pc, #64]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc4a:	f7f7 f8e5 	bl	8003e18 <assert_failed>
 800cc4e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800cc50:	1e59      	subs	r1, r3, #1
 800cc52:	e62c      	b.n	800c8ae <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 800cc54:	f240 214b 	movw	r1, #587	; 0x24b
 800cc58:	480c      	ldr	r0, [pc, #48]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc5a:	f7f7 f8dd 	bl	8003e18 <assert_failed>
 800cc5e:	e621      	b.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 800cc60:	480a      	ldr	r0, [pc, #40]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc62:	f44f 711c 	mov.w	r1, #624	; 0x270
 800cc66:	f7f7 f8d7 	bl	8003e18 <assert_failed>
 800cc6a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800cc6c:	e64d      	b.n	800c90a <HAL_RCCEx_PeriphCLKConfig+0x64a>
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 800cc6e:	4807      	ldr	r0, [pc, #28]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc70:	f44f 7118 	mov.w	r1, #608	; 0x260
 800cc74:	f7f7 f8d0 	bl	8003e18 <assert_failed>
 800cc78:	6a20      	ldr	r0, [r4, #32]
 800cc7a:	6823      	ldr	r3, [r4, #0]
 800cc7c:	e7ca      	b.n	800cc14 <HAL_RCCEx_PeriphCLKConfig+0x954>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800cc7e:	21b7      	movs	r1, #183	; 0xb7
 800cc80:	4802      	ldr	r0, [pc, #8]	; (800cc8c <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 800cc82:	f7f7 f8c9 	bl	8003e18 <assert_failed>
 800cc86:	f7ff bbb4 	b.w	800c3f2 <HAL_RCCEx_PeriphCLKConfig+0x132>
 800cc8a:	bf00      	nop
 800cc8c:	08029d4c 	.word	0x08029d4c
 800cc90:	40023800 	.word	0x40023800

0800cc94 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800cc94:	b1f8      	cbz	r0, 800ccd6 <HAL_RNG_Init+0x42>
  {
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800cc96:	6802      	ldr	r2, [r0, #0]
{
 800cc98:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance));
 800cc9a:	4b10      	ldr	r3, [pc, #64]	; (800ccdc <HAL_RNG_Init+0x48>)
 800cc9c:	4604      	mov	r4, r0
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d003      	beq.n	800ccaa <HAL_RNG_Init+0x16>
 800cca2:	21a3      	movs	r1, #163	; 0xa3
 800cca4:	480e      	ldr	r0, [pc, #56]	; (800cce0 <HAL_RNG_Init+0x4c>)
 800cca6:	f7f7 f8b7 	bl	8003e18 <assert_failed>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800ccaa:	7963      	ldrb	r3, [r4, #5]
 800ccac:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ccb0:	b163      	cbz	r3, 800cccc <HAL_RNG_Init+0x38>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800ccb2:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 800ccb4:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800ccb6:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 800ccb8:	2501      	movs	r5, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800ccba:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800ccbc:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 800ccbe:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 800ccc0:	f043 0304 	orr.w	r3, r3, #4
 800ccc4:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 800ccc6:	7165      	strb	r5, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800ccc8:	60a2      	str	r2, [r4, #8]
}
 800ccca:	bd38      	pop	{r3, r4, r5, pc}
    HAL_RNG_MspInit(hrng);
 800cccc:	4620      	mov	r0, r4
    hrng->Lock = HAL_UNLOCKED;
 800ccce:	7122      	strb	r2, [r4, #4]
    HAL_RNG_MspInit(hrng);
 800ccd0:	f7f8 fbe8 	bl	80054a4 <HAL_RNG_MspInit>
 800ccd4:	e7ed      	b.n	800ccb2 <HAL_RNG_Init+0x1e>
    return HAL_ERROR;
 800ccd6:	2001      	movs	r0, #1
}
 800ccd8:	4770      	bx	lr
 800ccda:	bf00      	nop
 800ccdc:	50060800 	.word	0x50060800
 800cce0:	08029d88 	.word	0x08029d88

0800cce4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800cce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cce6:	460c      	mov	r4, r1
 800cce8:	4617      	mov	r7, r2
 800ccea:	b083      	sub	sp, #12
 800ccec:	4606      	mov	r6, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ccee:	4427      	add	r7, r4
 800ccf0:	f7fa f8a4 	bl	8006e3c <HAL_GetTick>
 800ccf4:	1a3d      	subs	r5, r7, r0
  tmp_tickstart = HAL_GetTick();
 800ccf6:	f7fa f8a1 	bl	8006e3c <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ccfa:	4b25      	ldr	r3, [pc, #148]	; (800cd90 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xac>)
  tmp_tickstart = HAL_GetTick();
 800ccfc:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800cd04:	fb05 f303 	mul.w	r3, r5, r3
 800cd08:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cd0a:	6832      	ldr	r2, [r6, #0]
 800cd0c:	e001      	b.n	800cd12 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cd0e:	1c63      	adds	r3, r4, #1
 800cd10:	d106      	bne.n	800cd20 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cd12:	6893      	ldr	r3, [r2, #8]
 800cd14:	f013 0380 	ands.w	r3, r3, #128	; 0x80
 800cd18:	d1f9      	bne.n	800cd0e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2a>
      }
      count--;
    }
  }

  return HAL_OK;
 800cd1a:	4618      	mov	r0, r3
}
 800cd1c:	b003      	add	sp, #12
 800cd1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cd20:	f7fa f88c 	bl	8006e3c <HAL_GetTick>
 800cd24:	1bc0      	subs	r0, r0, r7
 800cd26:	42a8      	cmp	r0, r5
 800cd28:	d208      	bcs.n	800cd3c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x58>
      if (count == 0U)
 800cd2a:	9a01      	ldr	r2, [sp, #4]
      count--;
 800cd2c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800cd2e:	2a00      	cmp	r2, #0
      count--;
 800cd30:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800cd34:	bf08      	it	eq
 800cd36:	2500      	moveq	r5, #0
      count--;
 800cd38:	9301      	str	r3, [sp, #4]
 800cd3a:	e7e6      	b.n	800cd0a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd3c:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cd40:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd42:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cd46:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cd4a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd4c:	d014      	beq.n	800cd78 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x94>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cd4e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800cd50:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800cd54:	d007      	beq.n	800cd66 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        hspi->State = HAL_SPI_STATE_READY;
 800cd56:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800cd58:	2200      	movs	r2, #0
 800cd5a:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800cd5c:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800cd60:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800cd64:	e7da      	b.n	800cd1c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x38>
          SPI_RESET_CRC(hspi);
 800cd66:	681a      	ldr	r2, [r3, #0]
 800cd68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cd6c:	601a      	str	r2, [r3, #0]
 800cd6e:	681a      	ldr	r2, [r3, #0]
 800cd70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cd74:	601a      	str	r2, [r3, #0]
 800cd76:	e7ee      	b.n	800cd56 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd78:	68b2      	ldr	r2, [r6, #8]
 800cd7a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800cd7e:	d002      	beq.n	800cd86 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa2>
 800cd80:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800cd84:	d1e3      	bne.n	800cd4e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
          __HAL_SPI_DISABLE(hspi);
 800cd86:	681a      	ldr	r2, [r3, #0]
 800cd88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd8c:	601a      	str	r2, [r3, #0]
 800cd8e:	e7de      	b.n	800cd4e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
 800cd90:	2000027c 	.word	0x2000027c

0800cd94 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800cd94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cd98:	4615      	mov	r5, r2
 800cd9a:	4698      	mov	r8, r3
 800cd9c:	b083      	sub	sp, #12
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800cd9e:	2300      	movs	r3, #0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cda0:	44a8      	add	r8, r5
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800cda2:	4606      	mov	r6, r0
  __IO uint8_t  tmpreg8 = 0;
 800cda4:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800cda8:	460c      	mov	r4, r1
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800cdaa:	f7fa f847 	bl	8006e3c <HAL_GetTick>
 800cdae:	eba8 0700 	sub.w	r7, r8, r0
  tmp_tickstart = HAL_GetTick();
 800cdb2:	f7fa f843 	bl	8006e3c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cdb6:	4b2e      	ldr	r3, [pc, #184]	; (800ce70 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800cdb8:	f8d6 8000 	ldr.w	r8, [r6]
  tmp_tickstart = HAL_GetTick();
 800cdbc:	4681      	mov	r9, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cdbe:	681b      	ldr	r3, [r3, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 800cdc0:	4642      	mov	r2, r8
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800cdc2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800cdc6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800cdca:	0d1b      	lsrs	r3, r3, #20
 800cdcc:	fb07 f303 	mul.w	r3, r7, r3
 800cdd0:	9301      	str	r3, [sp, #4]
  while ((hspi->Instance->SR & Fifo) != State)
 800cdd2:	e00b      	b.n	800cdec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800cdd4:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 800cdd8:	d106      	bne.n	800cde8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800cdda:	f898 300c 	ldrb.w	r3, [r8, #12]
 800cdde:	b2db      	uxtb	r3, r3
 800cde0:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800cde4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 800cde8:	1c6b      	adds	r3, r5, #1
 800cdea:	d106      	bne.n	800cdfa <SPI_WaitFifoStateUntilTimeout.constprop.0+0x66>
  while ((hspi->Instance->SR & Fifo) != State)
 800cdec:	6893      	ldr	r3, [r2, #8]
 800cdee:	4023      	ands	r3, r4
 800cdf0:	d1f0      	bne.n	800cdd4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 800cdf2:	4618      	mov	r0, r3
}
 800cdf4:	b003      	add	sp, #12
 800cdf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cdfa:	f7fa f81f 	bl	8006e3c <HAL_GetTick>
 800cdfe:	eba0 0009 	sub.w	r0, r0, r9
 800ce02:	42b8      	cmp	r0, r7
 800ce04:	d209      	bcs.n	800ce1a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
      if (count == 0U)
 800ce06:	9a01      	ldr	r2, [sp, #4]
      count--;
 800ce08:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 800ce0a:	2a00      	cmp	r2, #0
 800ce0c:	6832      	ldr	r2, [r6, #0]
      count--;
 800ce0e:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 800ce12:	bf08      	it	eq
 800ce14:	2700      	moveq	r7, #0
      count--;
 800ce16:	9301      	str	r3, [sp, #4]
 800ce18:	e7e8      	b.n	800cdec <SPI_WaitFifoStateUntilTimeout.constprop.0+0x58>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce1a:	e9d6 3100 	ldrd	r3, r1, [r6]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce1e:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce20:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ce24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ce28:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce2a:	d014      	beq.n	800ce56 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc2>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ce2c:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800ce2e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800ce32:	d007      	beq.n	800ce44 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800ce34:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 800ce36:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 800ce38:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 800ce3a:	f886 105d 	strb.w	r1, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800ce3e:	f886 205c 	strb.w	r2, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 800ce42:	e7d7      	b.n	800cdf4 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
          SPI_RESET_CRC(hspi);
 800ce44:	681a      	ldr	r2, [r3, #0]
 800ce46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ce4a:	601a      	str	r2, [r3, #0]
 800ce4c:	681a      	ldr	r2, [r3, #0]
 800ce4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ce52:	601a      	str	r2, [r3, #0]
 800ce54:	e7ee      	b.n	800ce34 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa0>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce56:	68b2      	ldr	r2, [r6, #8]
 800ce58:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800ce5c:	d002      	beq.n	800ce64 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>
 800ce5e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800ce62:	d1e3      	bne.n	800ce2c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
          __HAL_SPI_DISABLE(hspi);
 800ce64:	681a      	ldr	r2, [r3, #0]
 800ce66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ce6a:	601a      	str	r2, [r3, #0]
 800ce6c:	e7de      	b.n	800ce2c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x98>
 800ce6e:	bf00      	nop
 800ce70:	2000027c 	.word	0x2000027c

0800ce74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ce74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce76:	460f      	mov	r7, r1
 800ce78:	b085      	sub	sp, #20
 800ce7a:	4613      	mov	r3, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ce7c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800ce80:	9201      	str	r2, [sp, #4]
 800ce82:	463a      	mov	r2, r7
{
 800ce84:	4606      	mov	r6, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ce86:	f7ff ff85 	bl	800cd94 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800ce8a:	9b01      	ldr	r3, [sp, #4]
 800ce8c:	bb58      	cbnz	r0, 800cee6 <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ce8e:	4a19      	ldr	r2, [pc, #100]	; (800cef4 <SPI_EndRxTxTransaction+0x80>)
 800ce90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800ce94:	4818      	ldr	r0, [pc, #96]	; (800cef8 <SPI_EndRxTxTransaction+0x84>)
 800ce96:	6812      	ldr	r2, [r2, #0]
 800ce98:	fba0 0202 	umull	r0, r2, r0, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ce9c:	6870      	ldr	r0, [r6, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ce9e:	0d52      	lsrs	r2, r2, #21
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cea0:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cea4:	fb01 f202 	mul.w	r2, r1, r2
 800cea8:	9203      	str	r2, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ceaa:	d107      	bne.n	800cebc <SPI_EndRxTxTransaction+0x48>
 800ceac:	e012      	b.n	800ced4 <SPI_EndRxTxTransaction+0x60>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800ceae:	9c03      	ldr	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ceb0:	6835      	ldr	r5, [r6, #0]
      count--;
 800ceb2:	3c01      	subs	r4, #1
 800ceb4:	9403      	str	r4, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ceb6:	68ac      	ldr	r4, [r5, #8]
 800ceb8:	0622      	lsls	r2, r4, #24
 800ceba:	d502      	bpl.n	800cec2 <SPI_EndRxTxTransaction+0x4e>
      if (count == 0U)
 800cebc:	9c03      	ldr	r4, [sp, #12]
 800cebe:	2c00      	cmp	r4, #0
 800cec0:	d1f5      	bne.n	800ceae <SPI_EndRxTxTransaction+0x3a>
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800cec2:	463a      	mov	r2, r7
 800cec4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800cec8:	4630      	mov	r0, r6
 800ceca:	f7ff ff63 	bl	800cd94 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800cece:	b950      	cbnz	r0, 800cee6 <SPI_EndRxTxTransaction+0x72>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800ced0:	b005      	add	sp, #20
 800ced2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ced4:	461a      	mov	r2, r3
 800ced6:	4639      	mov	r1, r7
 800ced8:	4630      	mov	r0, r6
 800ceda:	9301      	str	r3, [sp, #4]
 800cedc:	f7ff ff02 	bl	800cce4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800cee0:	9b01      	ldr	r3, [sp, #4]
 800cee2:	2800      	cmp	r0, #0
 800cee4:	d0ed      	beq.n	800cec2 <SPI_EndRxTxTransaction+0x4e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cee6:	6e33      	ldr	r3, [r6, #96]	; 0x60
    return HAL_TIMEOUT;
 800cee8:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ceea:	f043 0320 	orr.w	r3, r3, #32
 800ceee:	6633      	str	r3, [r6, #96]	; 0x60
}
 800cef0:	b005      	add	sp, #20
 800cef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cef4:	2000027c 	.word	0x2000027c
 800cef8:	165e9f81 	.word	0x165e9f81

0800cefc <HAL_SPI_Init>:
  if (hspi == NULL)
 800cefc:	2800      	cmp	r0, #0
 800cefe:	f000 812d 	beq.w	800d15c <HAL_SPI_Init+0x260>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800cf02:	6802      	ldr	r2, [r0, #0]
 800cf04:	4baa      	ldr	r3, [pc, #680]	; (800d1b0 <HAL_SPI_Init+0x2b4>)
 800cf06:	49ab      	ldr	r1, [pc, #684]	; (800d1b4 <HAL_SPI_Init+0x2b8>)
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	bf18      	it	ne
 800cf0c:	428a      	cmpne	r2, r1
 800cf0e:	f501 318c 	add.w	r1, r1, #71680	; 0x11800
 800cf12:	bf14      	ite	ne
 800cf14:	2301      	movne	r3, #1
 800cf16:	2300      	moveq	r3, #0
{
 800cf18:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800cf1a:	4da7      	ldr	r5, [pc, #668]	; (800d1b8 <HAL_SPI_Init+0x2bc>)
 800cf1c:	4604      	mov	r4, r0
 800cf1e:	48a7      	ldr	r0, [pc, #668]	; (800d1bc <HAL_SPI_Init+0x2c0>)
{
 800cf20:	b083      	sub	sp, #12
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800cf22:	42aa      	cmp	r2, r5
 800cf24:	bf0c      	ite	eq
 800cf26:	2300      	moveq	r3, #0
 800cf28:	f003 0301 	andne.w	r3, r3, #1
 800cf2c:	4282      	cmp	r2, r0
 800cf2e:	bf0c      	ite	eq
 800cf30:	2300      	moveq	r3, #0
 800cf32:	f003 0301 	andne.w	r3, r3, #1
 800cf36:	428a      	cmp	r2, r1
 800cf38:	bf0c      	ite	eq
 800cf3a:	2300      	moveq	r3, #0
 800cf3c:	f003 0301 	andne.w	r3, r3, #1
 800cf40:	b11b      	cbz	r3, 800cf4a <HAL_SPI_Init+0x4e>
 800cf42:	4b9f      	ldr	r3, [pc, #636]	; (800d1c0 <HAL_SPI_Init+0x2c4>)
 800cf44:	429a      	cmp	r2, r3
 800cf46:	f040 8103 	bne.w	800d150 <HAL_SPI_Init+0x254>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800cf4a:	6863      	ldr	r3, [r4, #4]
 800cf4c:	b11b      	cbz	r3, 800cf56 <HAL_SPI_Init+0x5a>
 800cf4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf52:	f040 80d1 	bne.w	800d0f8 <HAL_SPI_Init+0x1fc>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800cf56:	68a3      	ldr	r3, [r4, #8]
 800cf58:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800cf5c:	d003      	beq.n	800cf66 <HAL_SPI_Init+0x6a>
 800cf5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cf62:	f040 80df 	bne.w	800d124 <HAL_SPI_Init+0x228>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800cf66:	68e2      	ldr	r2, [r4, #12]
 800cf68:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 800cf6c:	f422 7040 	bic.w	r0, r2, #768	; 0x300
 800cf70:	f422 6110 	bic.w	r1, r2, #2304	; 0x900
 800cf74:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800cf78:	bf18      	it	ne
 800cf7a:	f5b0 6f00 	cmpne.w	r0, #2048	; 0x800
 800cf7e:	bf14      	ite	ne
 800cf80:	2301      	movne	r3, #1
 800cf82:	2300      	moveq	r3, #0
 800cf84:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800cf88:	bf0c      	ite	eq
 800cf8a:	2300      	moveq	r3, #0
 800cf8c:	f003 0301 	andne.w	r3, r3, #1
 800cf90:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800cf94:	bf0c      	ite	eq
 800cf96:	2300      	moveq	r3, #0
 800cf98:	f003 0301 	andne.w	r3, r3, #1
 800cf9c:	b12b      	cbz	r3, 800cfaa <HAL_SPI_Init+0xae>
 800cf9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cfa2:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800cfa6:	f040 80fc 	bne.w	800d1a2 <HAL_SPI_Init+0x2a6>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800cfaa:	69a3      	ldr	r3, [r4, #24]
 800cfac:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 800cfb0:	d003      	beq.n	800cfba <HAL_SPI_Init+0xbe>
 800cfb2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cfb6:	f040 80a5 	bne.w	800d104 <HAL_SPI_Init+0x208>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800cfba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cfbc:	f033 0308 	bics.w	r3, r3, #8
 800cfc0:	f040 80aa 	bne.w	800d118 <HAL_SPI_Init+0x21c>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800cfc4:	69e3      	ldr	r3, [r4, #28]
 800cfc6:	f023 0318 	bic.w	r3, r3, #24
 800cfca:	2b20      	cmp	r3, #32
 800cfcc:	d002      	beq.n	800cfd4 <HAL_SPI_Init+0xd8>
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	f040 80db 	bne.w	800d18a <HAL_SPI_Init+0x28e>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800cfd4:	6a23      	ldr	r3, [r4, #32]
 800cfd6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800cfda:	f040 80ad 	bne.w	800d138 <HAL_SPI_Init+0x23c>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800cfde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cfe0:	f033 0210 	bics.w	r2, r3, #16
 800cfe4:	d17f      	bne.n	800d0e6 <HAL_SPI_Init+0x1ea>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d172      	bne.n	800d0d0 <HAL_SPI_Init+0x1d4>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800cfea:	6923      	ldr	r3, [r4, #16]
 800cfec:	f033 0302 	bics.w	r3, r3, #2
 800cff0:	f040 80c5 	bne.w	800d17e <HAL_SPI_Init+0x282>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800cff4:	6963      	ldr	r3, [r4, #20]
 800cff6:	2b01      	cmp	r3, #1
 800cff8:	d904      	bls.n	800d004 <HAL_SPI_Init+0x108>
 800cffa:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800cffe:	4871      	ldr	r0, [pc, #452]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d000:	f7f6 ff0a 	bl	8003e18 <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d004:	6863      	ldr	r3, [r4, #4]
 800d006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d00a:	f000 80a9 	beq.w	800d160 <HAL_SPI_Init+0x264>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d00e:	2300      	movs	r3, #0
 800d010:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d012:	2200      	movs	r2, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800d014:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d018:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800d01a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800d01e:	2b00      	cmp	r3, #0
 800d020:	f000 8090 	beq.w	800d144 <HAL_SPI_Init+0x248>
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d024:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 800d026:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800d028:	6821      	ldr	r1, [r4, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d02a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  hspi->State = HAL_SPI_STATE_BUSY;
 800d02e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d032:	f422 6000 	bic.w	r0, r2, #2048	; 0x800
  __HAL_SPI_DISABLE(hspi);
 800d036:	680b      	ldr	r3, [r1, #0]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d038:	bf8c      	ite	hi
 800d03a:	2700      	movhi	r7, #0
 800d03c:	f44f 5780 	movls.w	r7, #4096	; 0x1000
  __HAL_SPI_DISABLE(hspi);
 800d040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d044:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 800d048:	600b      	str	r3, [r1, #0]
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d04a:	d171      	bne.n	800d130 <HAL_SPI_Init+0x234>
 800d04c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d04e:	f403 5500 	and.w	r5, r3, #8192	; 0x2000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d052:	68a6      	ldr	r6, [r4, #8]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d054:	f402 6c70 	and.w	ip, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d058:	6863      	ldr	r3, [r4, #4]
 800d05a:	f406 4e04 	and.w	lr, r6, #33792	; 0x8400
 800d05e:	6926      	ldr	r6, [r4, #16]
 800d060:	f403 7382 	and.w	r3, r3, #260	; 0x104
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d064:	6a62      	ldr	r2, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d066:	f006 0602 	and.w	r6, r6, #2
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d06a:	6b60      	ldr	r0, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d06c:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d070:	f002 0210 	and.w	r2, r2, #16
 800d074:	f000 0008 	and.w	r0, r0, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d078:	4333      	orrs	r3, r6
 800d07a:	6966      	ldr	r6, [r4, #20]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d07c:	4302      	orrs	r2, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d07e:	f006 0e01 	and.w	lr, r6, #1
 800d082:	69a6      	ldr	r6, [r4, #24]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d084:	ea42 020c 	orr.w	r2, r2, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d088:	f406 7000 	and.w	r0, r6, #512	; 0x200
 800d08c:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d090:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d092:	4303      	orrs	r3, r0
 800d094:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d096:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d09a:	9001      	str	r0, [sp, #4]
 800d09c:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d09e:	4332      	orrs	r2, r6
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d0a0:	2600      	movs	r6, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d0a2:	f000 0c38 	and.w	ip, r0, #56	; 0x38
 800d0a6:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d0a8:	433a      	orrs	r2, r7
  hspi->State     = HAL_SPI_STATE_READY;
 800d0aa:	2701      	movs	r7, #1
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d0ac:	f000 0080 	and.w	r0, r0, #128	; 0x80
 800d0b0:	ea43 030c 	orr.w	r3, r3, ip
 800d0b4:	4303      	orrs	r3, r0
  return HAL_OK;
 800d0b6:	4630      	mov	r0, r6
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d0b8:	432b      	orrs	r3, r5
 800d0ba:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d0bc:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d0be:	69cb      	ldr	r3, [r1, #28]
 800d0c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d0c4:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d0c6:	6626      	str	r6, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d0c8:	f884 705d 	strb.w	r7, [r4, #93]	; 0x5d
}
 800d0cc:	b003      	add	sp, #12
 800d0ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800d0d0:	69e3      	ldr	r3, [r4, #28]
 800d0d2:	f023 0318 	bic.w	r3, r3, #24
 800d0d6:	2b20      	cmp	r3, #32
 800d0d8:	d001      	beq.n	800d0de <HAL_SPI_Init+0x1e2>
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d15b      	bne.n	800d196 <HAL_SPI_Init+0x29a>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d0de:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d0e0:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800d0e4:	e795      	b.n	800d012 <HAL_SPI_Init+0x116>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 800d0e6:	f44f 71a7 	mov.w	r1, #334	; 0x14e
 800d0ea:	4836      	ldr	r0, [pc, #216]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d0ec:	f7f6 fe94 	bl	8003e18 <assert_failed>
 800d0f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d1ec      	bne.n	800d0d0 <HAL_SPI_Init+0x1d4>
 800d0f6:	e778      	b.n	800cfea <HAL_SPI_Init+0xee>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 800d0f8:	f240 1147 	movw	r1, #327	; 0x147
 800d0fc:	4831      	ldr	r0, [pc, #196]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d0fe:	f7f6 fe8b 	bl	8003e18 <assert_failed>
 800d102:	e728      	b.n	800cf56 <HAL_SPI_Init+0x5a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800d104:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800d108:	482e      	ldr	r0, [pc, #184]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d10a:	f7f6 fe85 	bl	8003e18 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 800d10e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d110:	f033 0308 	bics.w	r3, r3, #8
 800d114:	f43f af56 	beq.w	800cfc4 <HAL_SPI_Init+0xc8>
 800d118:	f240 114b 	movw	r1, #331	; 0x14b
 800d11c:	4829      	ldr	r0, [pc, #164]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d11e:	f7f6 fe7b 	bl	8003e18 <assert_failed>
 800d122:	e74f      	b.n	800cfc4 <HAL_SPI_Init+0xc8>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 800d124:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800d128:	4826      	ldr	r0, [pc, #152]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d12a:	f7f6 fe75 	bl	8003e18 <assert_failed>
 800d12e:	e71a      	b.n	800cf66 <HAL_SPI_Init+0x6a>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d130:	2300      	movs	r3, #0
 800d132:	461d      	mov	r5, r3
 800d134:	62a3      	str	r3, [r4, #40]	; 0x28
 800d136:	e78c      	b.n	800d052 <HAL_SPI_Init+0x156>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800d138:	f240 114d 	movw	r1, #333	; 0x14d
 800d13c:	4821      	ldr	r0, [pc, #132]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d13e:	f7f6 fe6b 	bl	8003e18 <assert_failed>
 800d142:	e74c      	b.n	800cfde <HAL_SPI_Init+0xe2>
    HAL_SPI_MspInit(hspi);
 800d144:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800d146:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 800d14a:	f7f8 f9c1 	bl	80054d0 <HAL_SPI_MspInit>
 800d14e:	e769      	b.n	800d024 <HAL_SPI_Init+0x128>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800d150:	f44f 71a3 	mov.w	r1, #326	; 0x146
 800d154:	481b      	ldr	r0, [pc, #108]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d156:	f7f6 fe5f 	bl	8003e18 <assert_failed>
 800d15a:	e6f6      	b.n	800cf4a <HAL_SPI_Init+0x4e>
    return HAL_ERROR;
 800d15c:	2001      	movs	r0, #1
}
 800d15e:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800d160:	69e3      	ldr	r3, [r4, #28]
 800d162:	f023 0318 	bic.w	r3, r3, #24
 800d166:	2b20      	cmp	r3, #32
 800d168:	f43f af53 	beq.w	800d012 <HAL_SPI_Init+0x116>
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	f43f af50 	beq.w	800d012 <HAL_SPI_Init+0x116>
 800d172:	f44f 71ab 	mov.w	r1, #342	; 0x156
 800d176:	4813      	ldr	r0, [pc, #76]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d178:	f7f6 fe4e 	bl	8003e18 <assert_failed>
 800d17c:	e749      	b.n	800d012 <HAL_SPI_Init+0x116>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800d17e:	f240 1151 	movw	r1, #337	; 0x151
 800d182:	4810      	ldr	r0, [pc, #64]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d184:	f7f6 fe48 	bl	8003e18 <assert_failed>
 800d188:	e734      	b.n	800cff4 <HAL_SPI_Init+0xf8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800d18a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800d18e:	480d      	ldr	r0, [pc, #52]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d190:	f7f6 fe42 	bl	8003e18 <assert_failed>
 800d194:	e71e      	b.n	800cfd4 <HAL_SPI_Init+0xd8>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800d196:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800d19a:	480a      	ldr	r0, [pc, #40]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d19c:	f7f6 fe3c 	bl	8003e18 <assert_failed>
 800d1a0:	e79d      	b.n	800d0de <HAL_SPI_Init+0x1e2>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800d1a2:	f240 1149 	movw	r1, #329	; 0x149
 800d1a6:	4807      	ldr	r0, [pc, #28]	; (800d1c4 <HAL_SPI_Init+0x2c8>)
 800d1a8:	f7f6 fe36 	bl	8003e18 <assert_failed>
 800d1ac:	e6fd      	b.n	800cfaa <HAL_SPI_Init+0xae>
 800d1ae:	bf00      	nop
 800d1b0:	40013000 	.word	0x40013000
 800d1b4:	40003800 	.word	0x40003800
 800d1b8:	40003c00 	.word	0x40003c00
 800d1bc:	40013400 	.word	0x40013400
 800d1c0:	40015400 	.word	0x40015400
 800d1c4:	08029dc0 	.word	0x08029dc0

0800d1c8 <HAL_SPI_Transmit>:
{
 800d1c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1cc:	461d      	mov	r5, r3
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800d1ce:	6883      	ldr	r3, [r0, #8]
{
 800d1d0:	b082      	sub	sp, #8
 800d1d2:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800d1d4:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
{
 800d1d8:	460f      	mov	r7, r1
 800d1da:	4690      	mov	r8, r2
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800d1dc:	d16b      	bne.n	800d2b6 <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 800d1de:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800d1e2:	2b01      	cmp	r3, #1
 800d1e4:	d070      	beq.n	800d2c8 <HAL_SPI_Transmit+0x100>
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800d1ec:	f7f9 fe26 	bl	8006e3c <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800d1f0:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
  tickstart = HAL_GetTick();
 800d1f4:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800d1f6:	2b01      	cmp	r3, #1
 800d1f8:	b2d8      	uxtb	r0, r3
 800d1fa:	d009      	beq.n	800d210 <HAL_SPI_Transmit+0x48>
    errorcode = HAL_BUSY;
 800d1fc:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800d1fe:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800d200:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800d202:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d206:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 800d20a:	b002      	add	sp, #8
 800d20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800d210:	2f00      	cmp	r7, #0
 800d212:	d0f4      	beq.n	800d1fe <HAL_SPI_Transmit+0x36>
 800d214:	fab8 f388 	clz	r3, r8
 800d218:	095b      	lsrs	r3, r3, #5
 800d21a:	f1b8 0f00 	cmp.w	r8, #0
 800d21e:	d0ee      	beq.n	800d1fe <HAL_SPI_Transmit+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d220:	68a2      	ldr	r2, [r4, #8]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d222:	2103      	movs	r1, #3
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d224:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d226:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d22a:	f884 105d 	strb.w	r1, [r4, #93]	; 0x5d
  hspi->RxXferSize  = 0U;
 800d22e:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d232:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d234:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800d236:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800d23a:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800d23e:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->RxISR       = NULL;
 800d242:	e9c4 3313 	strd	r3, r3, [r4, #76]	; 0x4c
    __HAL_SPI_DISABLE(hspi);
 800d246:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d248:	d072      	beq.n	800d330 <HAL_SPI_Transmit+0x168>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d24a:	681a      	ldr	r2, [r3, #0]
 800d24c:	0652      	lsls	r2, r2, #25
 800d24e:	d403      	bmi.n	800d258 <HAL_SPI_Transmit+0x90>
    __HAL_SPI_ENABLE(hspi);
 800d250:	681a      	ldr	r2, [r3, #0]
 800d252:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d256:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d258:	68e2      	ldr	r2, [r4, #12]
 800d25a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d25e:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d260:	d936      	bls.n	800d2d0 <HAL_SPI_Transmit+0x108>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d262:	b112      	cbz	r2, 800d26a <HAL_SPI_Transmit+0xa2>
 800d264:	f1b8 0f01 	cmp.w	r8, #1
 800d268:	d107      	bne.n	800d27a <HAL_SPI_Transmit+0xb2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d26a:	f837 2b02 	ldrh.w	r2, [r7], #2
 800d26e:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800d270:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d272:	63a7      	str	r7, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 800d274:	3a01      	subs	r2, #1
 800d276:	b292      	uxth	r2, r2
 800d278:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800d27a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800d27c:	b292      	uxth	r2, r2
 800d27e:	b972      	cbnz	r2, 800d29e <HAL_SPI_Transmit+0xd6>
 800d280:	e06a      	b.n	800d358 <HAL_SPI_Transmit+0x190>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d282:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d284:	f831 2b02 	ldrh.w	r2, [r1], #2
 800d288:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800d28a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d28c:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800d28e:	3a01      	subs	r2, #1
 800d290:	b292      	uxth	r2, r2
 800d292:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800d294:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800d296:	b29b      	uxth	r3, r3
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d05d      	beq.n	800d358 <HAL_SPI_Transmit+0x190>
 800d29c:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d29e:	689a      	ldr	r2, [r3, #8]
 800d2a0:	0797      	lsls	r7, r2, #30
 800d2a2:	d4ee      	bmi.n	800d282 <HAL_SPI_Transmit+0xba>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d2a4:	f7f9 fdca 	bl	8006e3c <HAL_GetTick>
 800d2a8:	1b80      	subs	r0, r0, r6
 800d2aa:	42a8      	cmp	r0, r5
 800d2ac:	d3f2      	bcc.n	800d294 <HAL_SPI_Transmit+0xcc>
 800d2ae:	1c68      	adds	r0, r5, #1
 800d2b0:	d0f0      	beq.n	800d294 <HAL_SPI_Transmit+0xcc>
          errorcode = HAL_TIMEOUT;
 800d2b2:	2003      	movs	r0, #3
 800d2b4:	e7a3      	b.n	800d1fe <HAL_SPI_Transmit+0x36>
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800d2b6:	f240 313d 	movw	r1, #829	; 0x33d
 800d2ba:	4837      	ldr	r0, [pc, #220]	; (800d398 <HAL_SPI_Transmit+0x1d0>)
 800d2bc:	f7f6 fdac 	bl	8003e18 <assert_failed>
  __HAL_LOCK(hspi);
 800d2c0:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 800d2c4:	2b01      	cmp	r3, #1
 800d2c6:	d18e      	bne.n	800d1e6 <HAL_SPI_Transmit+0x1e>
 800d2c8:	2002      	movs	r0, #2
}
 800d2ca:	b002      	add	sp, #8
 800d2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d2d0:	b112      	cbz	r2, 800d2d8 <HAL_SPI_Transmit+0x110>
 800d2d2:	f1b8 0f01 	cmp.w	r8, #1
 800d2d6:	d10b      	bne.n	800d2f0 <HAL_SPI_Transmit+0x128>
      if (hspi->TxXferCount > 1U)
 800d2d8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800d2da:	b292      	uxth	r2, r2
 800d2dc:	2a01      	cmp	r2, #1
 800d2de:	d951      	bls.n	800d384 <HAL_SPI_Transmit+0x1bc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d2e0:	f837 2b02 	ldrh.w	r2, [r7], #2
 800d2e4:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 800d2e6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d2e8:	63a7      	str	r7, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800d2ea:	3b02      	subs	r3, #2
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800d2f0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800d2f2:	b29b      	uxth	r3, r3
 800d2f4:	b983      	cbnz	r3, 800d318 <HAL_SPI_Transmit+0x150>
 800d2f6:	e02f      	b.n	800d358 <HAL_SPI_Transmit+0x190>
        if (hspi->TxXferCount > 1U)
 800d2f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800d2fa:	b29b      	uxth	r3, r3
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d920      	bls.n	800d342 <HAL_SPI_Transmit+0x17a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d300:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d302:	f831 3b02 	ldrh.w	r3, [r1], #2
 800d306:	60d3      	str	r3, [r2, #12]
          hspi->TxXferCount -= 2U;
 800d308:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d30a:	63a1      	str	r1, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800d30c:	3b02      	subs	r3, #2
 800d30e:	b29b      	uxth	r3, r3
 800d310:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800d312:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800d314:	b292      	uxth	r2, r2
 800d316:	b1fa      	cbz	r2, 800d358 <HAL_SPI_Transmit+0x190>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d318:	6822      	ldr	r2, [r4, #0]
 800d31a:	6893      	ldr	r3, [r2, #8]
 800d31c:	0799      	lsls	r1, r3, #30
 800d31e:	d4eb      	bmi.n	800d2f8 <HAL_SPI_Transmit+0x130>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d320:	f7f9 fd8c 	bl	8006e3c <HAL_GetTick>
 800d324:	1b80      	subs	r0, r0, r6
 800d326:	42a8      	cmp	r0, r5
 800d328:	d3f3      	bcc.n	800d312 <HAL_SPI_Transmit+0x14a>
 800d32a:	1c6b      	adds	r3, r5, #1
 800d32c:	d0f1      	beq.n	800d312 <HAL_SPI_Transmit+0x14a>
 800d32e:	e7c0      	b.n	800d2b2 <HAL_SPI_Transmit+0xea>
    __HAL_SPI_DISABLE(hspi);
 800d330:	681a      	ldr	r2, [r3, #0]
 800d332:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d336:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d338:	681a      	ldr	r2, [r3, #0]
 800d33a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d33e:	601a      	str	r2, [r3, #0]
 800d340:	e783      	b.n	800d24a <HAL_SPI_Transmit+0x82>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d342:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d344:	781b      	ldrb	r3, [r3, #0]
 800d346:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 800d348:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
          hspi->pTxBuffPtr++;
 800d34a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800d34c:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800d34e:	3201      	adds	r2, #1
          hspi->TxXferCount--;
 800d350:	b29b      	uxth	r3, r3
          hspi->pTxBuffPtr++;
 800d352:	63a2      	str	r2, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800d354:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800d356:	e7dc      	b.n	800d312 <HAL_SPI_Transmit+0x14a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d358:	4632      	mov	r2, r6
 800d35a:	4629      	mov	r1, r5
 800d35c:	4620      	mov	r0, r4
 800d35e:	f7ff fd89 	bl	800ce74 <SPI_EndRxTxTransaction>
 800d362:	b108      	cbz	r0, 800d368 <HAL_SPI_Transmit+0x1a0>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d364:	2320      	movs	r3, #32
 800d366:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d368:	68a3      	ldr	r3, [r4, #8]
 800d36a:	b933      	cbnz	r3, 800d37a <HAL_SPI_Transmit+0x1b2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d36c:	6822      	ldr	r2, [r4, #0]
 800d36e:	9301      	str	r3, [sp, #4]
 800d370:	68d3      	ldr	r3, [r2, #12]
 800d372:	9301      	str	r3, [sp, #4]
 800d374:	6893      	ldr	r3, [r2, #8]
 800d376:	9301      	str	r3, [sp, #4]
 800d378:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d37a:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 800d37c:	3800      	subs	r0, #0
 800d37e:	bf18      	it	ne
 800d380:	2001      	movne	r0, #1
error:
 800d382:	e73c      	b.n	800d1fe <HAL_SPI_Transmit+0x36>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d384:	783a      	ldrb	r2, [r7, #0]
 800d386:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800d388:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pTxBuffPtr ++;
 800d38a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800d38c:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr ++;
 800d38e:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 800d390:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr ++;
 800d392:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800d394:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800d396:	e7ab      	b.n	800d2f0 <HAL_SPI_Transmit+0x128>
 800d398:	08029dc0 	.word	0x08029dc0

0800d39c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d39c:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d39e:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d3a0:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d3a2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccmrx |= OC_Config->OCMode;
 800d3a6:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d3a8:	4a10      	ldr	r2, [pc, #64]	; (800d3ec <TIM_OC5_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d3aa:	6204      	str	r4, [r0, #32]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3ac:	4d10      	ldr	r5, [pc, #64]	; (800d3f0 <TIM_OC5_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800d3ae:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800d3b0:	6844      	ldr	r4, [r0, #4]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3b2:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR3;
 800d3b4:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 800d3b8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d3bc:	ea0c 0202 	and.w	r2, ip, r2
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d3c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800d3c4:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3c8:	d00a      	beq.n	800d3e0 <TIM_OC5_SetConfig+0x44>
 800d3ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d3ce:	42a8      	cmp	r0, r5
 800d3d0:	d006      	beq.n	800d3e0 <TIM_OC5_SetConfig+0x44>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d3d2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800d3d4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800d3d6:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800d3d8:	6581      	str	r1, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3da:	6203      	str	r3, [r0, #32]
}
 800d3dc:	bcf0      	pop	{r4, r5, r6, r7}
 800d3de:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d3e0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d3e4:	694d      	ldr	r5, [r1, #20]
 800d3e6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 800d3ea:	e7f2      	b.n	800d3d2 <TIM_OC5_SetConfig+0x36>
 800d3ec:	fffeff8f 	.word	0xfffeff8f
 800d3f0:	40010000 	.word	0x40010000

0800d3f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d3f4:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d3f6:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d3f8:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d3fa:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d3fe:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d400:	4a10      	ldr	r2, [pc, #64]	; (800d444 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d402:	6204      	str	r4, [r0, #32]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d404:	4d10      	ldr	r5, [pc, #64]	; (800d448 <TIM_OC6_SetConfig+0x54>)
  tmpccer = TIMx->CCER;
 800d406:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800d408:	6844      	ldr	r4, [r0, #4]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d40a:	42a8      	cmp	r0, r5
  tmpccmrx = TIMx->CCMR3;
 800d40c:	f8d0 c054 	ldr.w	ip, [r0, #84]	; 0x54
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d410:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d414:	ea0c 0202 	and.w	r2, ip, r2
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d418:	ea43 5307 	orr.w	r3, r3, r7, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d41c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d420:	d00a      	beq.n	800d438 <TIM_OC6_SetConfig+0x44>
 800d422:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d426:	42a8      	cmp	r0, r5
 800d428:	d006      	beq.n	800d438 <TIM_OC6_SetConfig+0x44>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d42a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800d42c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR3 = tmpccmrx;
 800d42e:	6542      	str	r2, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800d430:	65c1      	str	r1, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d432:	6203      	str	r3, [r0, #32]
}
 800d434:	bcf0      	pop	{r4, r5, r6, r7}
 800d436:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d438:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d43c:	694d      	ldr	r5, [r1, #20]
 800d43e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 800d442:	e7f2      	b.n	800d42a <TIM_OC6_SetConfig+0x36>
 800d444:	feff8fff 	.word	0xfeff8fff
 800d448:	40010000 	.word	0x40010000

0800d44c <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d44c:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d44e:	4b2d      	ldr	r3, [pc, #180]	; (800d504 <TIM_OC1_SetConfig+0xb8>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d450:	f022 0201 	bic.w	r2, r2, #1
{
 800d454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d458:	4604      	mov	r4, r0
 800d45a:	460e      	mov	r6, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d45c:	492a      	ldr	r1, [pc, #168]	; (800d508 <TIM_OC1_SetConfig+0xbc>)
  tmpccer |= OC_Config->OCPolarity;
 800d45e:	f8d6 c008 	ldr.w	ip, [r6, #8]
  tmpccmrx |= OC_Config->OCMode;
 800d462:	6830      	ldr	r0, [r6, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d464:	428c      	cmp	r4, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d466:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800d468:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800d46a:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800d46c:	69a2      	ldr	r2, [r4, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800d46e:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d472:	ea03 0302 	and.w	r3, r3, r2
  tmpccer |= OC_Config->OCPolarity;
 800d476:	ea45 050c 	orr.w	r5, r5, ip
  tmpccmrx |= OC_Config->OCMode;
 800d47a:	ea43 0800 	orr.w	r8, r3, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d47e:	d00a      	beq.n	800d496 <TIM_OC1_SetConfig+0x4a>
 800d480:	4b22      	ldr	r3, [pc, #136]	; (800d50c <TIM_OC1_SetConfig+0xc0>)
 800d482:	429c      	cmp	r4, r3
 800d484:	d007      	beq.n	800d496 <TIM_OC1_SetConfig+0x4a>
  TIMx->CCR1 = OC_Config->Pulse;
 800d486:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800d488:	6067      	str	r7, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800d48a:	f8c4 8018 	str.w	r8, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800d48e:	6362      	str	r2, [r4, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800d490:	6225      	str	r5, [r4, #32]
}
 800d492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d496:	68f2      	ldr	r2, [r6, #12]
 800d498:	f032 0308 	bics.w	r3, r2, #8
 800d49c:	d120      	bne.n	800d4e0 <TIM_OC1_SetConfig+0x94>
    tmpccer &= ~TIM_CCER_CC1NP;
 800d49e:	f025 0508 	bic.w	r5, r5, #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d4a2:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800d4a4:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d4a6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800d4aa:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d4ae:	d11e      	bne.n	800d4ee <TIM_OC1_SetConfig+0xa2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d4b0:	6973      	ldr	r3, [r6, #20]
 800d4b2:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800d4b6:	d106      	bne.n	800d4c6 <TIM_OC1_SetConfig+0x7a>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d4b8:	f427 7240 	bic.w	r2, r7, #768	; 0x300
 800d4bc:	69b1      	ldr	r1, [r6, #24]
 800d4be:	430a      	orrs	r2, r1
    tmpcr2 |= OC_Config->OCNIdleState;
 800d4c0:	ea42 0703 	orr.w	r7, r2, r3
 800d4c4:	e7df      	b.n	800d486 <TIM_OC1_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d4c6:	f641 316d 	movw	r1, #7021	; 0x1b6d
 800d4ca:	4811      	ldr	r0, [pc, #68]	; (800d510 <TIM_OC1_SetConfig+0xc4>)
 800d4cc:	f7f6 fca4 	bl	8003e18 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d4d0:	f427 7240 	bic.w	r2, r7, #768	; 0x300
 800d4d4:	69b1      	ldr	r1, [r6, #24]
 800d4d6:	6973      	ldr	r3, [r6, #20]
    tmpcr2 |= OC_Config->OCNIdleState;
 800d4d8:	430a      	orrs	r2, r1
 800d4da:	ea42 0703 	orr.w	r7, r2, r3
 800d4de:	e7d2      	b.n	800d486 <TIM_OC1_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d4e0:	f641 315f 	movw	r1, #7007	; 0x1b5f
 800d4e4:	480a      	ldr	r0, [pc, #40]	; (800d510 <TIM_OC1_SetConfig+0xc4>)
 800d4e6:	f7f6 fc97 	bl	8003e18 <assert_failed>
 800d4ea:	68f2      	ldr	r2, [r6, #12]
 800d4ec:	e7d7      	b.n	800d49e <TIM_OC1_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d4ee:	f641 316c 	movw	r1, #7020	; 0x1b6c
 800d4f2:	4807      	ldr	r0, [pc, #28]	; (800d510 <TIM_OC1_SetConfig+0xc4>)
 800d4f4:	f7f6 fc90 	bl	8003e18 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d4f8:	6973      	ldr	r3, [r6, #20]
 800d4fa:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800d4fe:	d0db      	beq.n	800d4b8 <TIM_OC1_SetConfig+0x6c>
 800d500:	e7e1      	b.n	800d4c6 <TIM_OC1_SetConfig+0x7a>
 800d502:	bf00      	nop
 800d504:	fffeff8c 	.word	0xfffeff8c
 800d508:	40010000 	.word	0x40010000
 800d50c:	40010400 	.word	0x40010400
 800d510:	08029df8 	.word	0x08029df8

0800d514 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d514:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d516:	4b2e      	ldr	r3, [pc, #184]	; (800d5d0 <TIM_OC3_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d518:	f422 7280 	bic.w	r2, r2, #256	; 0x100
{
 800d51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d520:	4604      	mov	r4, r0
 800d522:	460e      	mov	r6, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d524:	492b      	ldr	r1, [pc, #172]	; (800d5d4 <TIM_OC3_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d526:	f8d6 c008 	ldr.w	ip, [r6, #8]
  tmpccmrx |= OC_Config->OCMode;
 800d52a:	6830      	ldr	r0, [r6, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d52c:	428c      	cmp	r4, r1
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d52e:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800d530:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800d532:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800d534:	69e2      	ldr	r2, [r4, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800d536:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d53a:	ea03 0302 	and.w	r3, r3, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d53e:	ea45 250c 	orr.w	r5, r5, ip, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800d542:	ea43 0800 	orr.w	r8, r3, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d546:	d00a      	beq.n	800d55e <TIM_OC3_SetConfig+0x4a>
 800d548:	4b23      	ldr	r3, [pc, #140]	; (800d5d8 <TIM_OC3_SetConfig+0xc4>)
 800d54a:	429c      	cmp	r4, r3
 800d54c:	d007      	beq.n	800d55e <TIM_OC3_SetConfig+0x4a>
  TIMx->CCR3 = OC_Config->Pulse;
 800d54e:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800d550:	6067      	str	r7, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800d552:	f8c4 801c 	str.w	r8, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800d556:	63e2      	str	r2, [r4, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800d558:	6225      	str	r5, [r4, #32]
}
 800d55a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d55e:	68f2      	ldr	r2, [r6, #12]
 800d560:	f032 0308 	bics.w	r3, r2, #8
 800d564:	d123      	bne.n	800d5ae <TIM_OC3_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC3NP;
 800d566:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d56a:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d56c:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d570:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 800d574:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d578:	d120      	bne.n	800d5bc <TIM_OC3_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d57a:	6973      	ldr	r3, [r6, #20]
 800d57c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800d580:	d107      	bne.n	800d592 <TIM_OC3_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d582:	f427 5240 	bic.w	r2, r7, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d586:	69b1      	ldr	r1, [r6, #24]
 800d588:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800d58c:	ea42 1703 	orr.w	r7, r2, r3, lsl #4
 800d590:	e7dd      	b.n	800d54e <TIM_OC3_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d592:	f641 4103 	movw	r1, #7171	; 0x1c03
 800d596:	4811      	ldr	r0, [pc, #68]	; (800d5dc <TIM_OC3_SetConfig+0xc8>)
 800d598:	f7f6 fc3e 	bl	8003e18 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d59c:	f427 5240 	bic.w	r2, r7, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d5a0:	69b1      	ldr	r1, [r6, #24]
 800d5a2:	6973      	ldr	r3, [r6, #20]
 800d5a4:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 800d5a8:	ea42 1703 	orr.w	r7, r2, r3, lsl #4
 800d5ac:	e7cf      	b.n	800d54e <TIM_OC3_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800d5ae:	f641 31f5 	movw	r1, #7157	; 0x1bf5
 800d5b2:	480a      	ldr	r0, [pc, #40]	; (800d5dc <TIM_OC3_SetConfig+0xc8>)
 800d5b4:	f7f6 fc30 	bl	8003e18 <assert_failed>
 800d5b8:	68f2      	ldr	r2, [r6, #12]
 800d5ba:	e7d4      	b.n	800d566 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800d5bc:	f641 4102 	movw	r1, #7170	; 0x1c02
 800d5c0:	4806      	ldr	r0, [pc, #24]	; (800d5dc <TIM_OC3_SetConfig+0xc8>)
 800d5c2:	f7f6 fc29 	bl	8003e18 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d5c6:	6973      	ldr	r3, [r6, #20]
 800d5c8:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800d5cc:	d0d9      	beq.n	800d582 <TIM_OC3_SetConfig+0x6e>
 800d5ce:	e7e0      	b.n	800d592 <TIM_OC3_SetConfig+0x7e>
 800d5d0:	fffeff8c 	.word	0xfffeff8c
 800d5d4:	40010000 	.word	0x40010000
 800d5d8:	40010400 	.word	0x40010400
 800d5dc:	08029df8 	.word	0x08029df8

0800d5e0 <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d5e0:	6a03      	ldr	r3, [r0, #32]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5e2:	4a1d      	ldr	r2, [pc, #116]	; (800d658 <TIM_OC4_SetConfig+0x78>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d5e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 800d5e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d5ea:	4604      	mov	r4, r0
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d5ec:	4f1b      	ldr	r7, [pc, #108]	; (800d65c <TIM_OC4_SetConfig+0x7c>)
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d5ee:	6888      	ldr	r0, [r1, #8]
{
 800d5f0:	460d      	mov	r5, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d5f2:	6809      	ldr	r1, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d5f4:	4294      	cmp	r4, r2
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d5f6:	6223      	str	r3, [r4, #32]
{
 800d5f8:	b083      	sub	sp, #12
  tmpccer = TIMx->CCER;
 800d5fa:	6a26      	ldr	r6, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800d5fc:	6863      	ldr	r3, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 800d5fe:	f8d4 c01c 	ldr.w	ip, [r4, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800d602:	f426 5600 	bic.w	r6, r6, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d606:	ea0c 0707 	and.w	r7, ip, r7
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d60a:	ea46 3600 	orr.w	r6, r6, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d60e:	ea47 2701 	orr.w	r7, r7, r1, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d612:	d00a      	beq.n	800d62a <TIM_OC4_SetConfig+0x4a>
 800d614:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d618:	4294      	cmp	r4, r2
 800d61a:	d006      	beq.n	800d62a <TIM_OC4_SetConfig+0x4a>
  TIMx->CCR4 = OC_Config->Pulse;
 800d61c:	686a      	ldr	r2, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800d61e:	6063      	str	r3, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 800d620:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800d622:	6422      	str	r2, [r4, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800d624:	6226      	str	r6, [r4, #32]
}
 800d626:	b003      	add	sp, #12
 800d628:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d62a:	696a      	ldr	r2, [r5, #20]
 800d62c:	f432 7180 	bics.w	r1, r2, #256	; 0x100
 800d630:	d104      	bne.n	800d63c <TIM_OC4_SetConfig+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d632:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d636:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800d63a:	e7ef      	b.n	800d61c <TIM_OC4_SetConfig+0x3c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800d63c:	f641 4141 	movw	r1, #7233	; 0x1c41
 800d640:	4807      	ldr	r0, [pc, #28]	; (800d660 <TIM_OC4_SetConfig+0x80>)
 800d642:	9301      	str	r3, [sp, #4]
 800d644:	f7f6 fbe8 	bl	8003e18 <assert_failed>
 800d648:	9b01      	ldr	r3, [sp, #4]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d64a:	696a      	ldr	r2, [r5, #20]
 800d64c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d650:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800d654:	e7e2      	b.n	800d61c <TIM_OC4_SetConfig+0x3c>
 800d656:	bf00      	nop
 800d658:	40010000 	.word	0x40010000
 800d65c:	feff8cff 	.word	0xfeff8cff
 800d660:	08029df8 	.word	0x08029df8

0800d664 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d666:	6803      	ldr	r3, [r0, #0]
{
 800d668:	460c      	mov	r4, r1

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800d66a:	684a      	ldr	r2, [r1, #4]
{
 800d66c:	4607      	mov	r7, r0
  tmpsmcr = htim->Instance->SMCR;
 800d66e:	6899      	ldr	r1, [r3, #8]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800d670:	4db4      	ldr	r5, [pc, #720]	; (800d944 <TIM_SlaveTimer_SetConfig+0x2e0>)

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800d672:	2a50      	cmp	r2, #80	; 0x50
  tmpsmcr &= ~TIM_SMCR_TS;
 800d674:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800d678:	6826      	ldr	r6, [r4, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800d67a:	ea41 0102 	orr.w	r1, r1, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 800d67e:	ea05 0501 	and.w	r5, r5, r1
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800d682:	ea45 0506 	orr.w	r5, r5, r6
  htim->Instance->SMCR = tmpsmcr;
 800d686:	609d      	str	r5, [r3, #8]
  switch (sSlaveConfig->InputTrigger)
 800d688:	f000 80f1 	beq.w	800d86e <TIM_SlaveTimer_SetConfig+0x20a>
 800d68c:	d957      	bls.n	800d73e <TIM_SlaveTimer_SetConfig+0xda>
 800d68e:	2a60      	cmp	r2, #96	; 0x60
 800d690:	f000 8168 	beq.w	800d964 <TIM_SlaveTimer_SetConfig+0x300>
 800d694:	2a70      	cmp	r2, #112	; 0x70
 800d696:	d150      	bne.n	800d73a <TIM_SlaveTimer_SetConfig+0xd6>
  {
    case TIM_TS_ETRF:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800d698:	4aab      	ldr	r2, [pc, #684]	; (800d948 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800d69a:	49ac      	ldr	r1, [pc, #688]	; (800d94c <TIM_SlaveTimer_SetConfig+0x2e8>)
 800d69c:	4293      	cmp	r3, r2
 800d69e:	bf18      	it	ne
 800d6a0:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d6a4:	48aa      	ldr	r0, [pc, #680]	; (800d950 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800d6a6:	bf14      	ite	ne
 800d6a8:	2201      	movne	r2, #1
 800d6aa:	2200      	moveq	r2, #0
 800d6ac:	428b      	cmp	r3, r1
 800d6ae:	bf0c      	ite	eq
 800d6b0:	2200      	moveq	r2, #0
 800d6b2:	f002 0201 	andne.w	r2, r2, #1
 800d6b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d6ba:	4283      	cmp	r3, r0
 800d6bc:	bf0c      	ite	eq
 800d6be:	2200      	moveq	r2, #0
 800d6c0:	f002 0201 	andne.w	r2, r2, #1
 800d6c4:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d6c8:	428b      	cmp	r3, r1
 800d6ca:	bf0c      	ite	eq
 800d6cc:	2200      	moveq	r2, #0
 800d6ce:	f002 0201 	andne.w	r2, r2, #1
 800d6d2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d6d6:	4283      	cmp	r3, r0
 800d6d8:	bf0c      	ite	eq
 800d6da:	2200      	moveq	r2, #0
 800d6dc:	f002 0201 	andne.w	r2, r2, #1
 800d6e0:	428b      	cmp	r3, r1
 800d6e2:	bf0c      	ite	eq
 800d6e4:	2200      	moveq	r2, #0
 800d6e6:	f002 0201 	andne.w	r2, r2, #1
 800d6ea:	b11a      	cbz	r2, 800d6f4 <TIM_SlaveTimer_SetConfig+0x90>
 800d6ec:	4a99      	ldr	r2, [pc, #612]	; (800d954 <TIM_SlaveTimer_SetConfig+0x2f0>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	f040 81b8 	bne.w	800da64 <TIM_SlaveTimer_SetConfig+0x400>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800d6f4:	68e3      	ldr	r3, [r4, #12]
 800d6f6:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800d6fa:	f040 819b 	bne.w	800da34 <TIM_SlaveTimer_SetConfig+0x3d0>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800d6fe:	68a3      	ldr	r3, [r4, #8]
 800d700:	2b0a      	cmp	r3, #10
 800d702:	bf18      	it	ne
 800d704:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d708:	d003      	beq.n	800d712 <TIM_SlaveTimer_SetConfig+0xae>
 800d70a:	f033 0302 	bics.w	r3, r3, #2
 800d70e:	f040 81a3 	bne.w	800da58 <TIM_SlaveTimer_SetConfig+0x3f4>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d712:	6921      	ldr	r1, [r4, #16]
 800d714:	290f      	cmp	r1, #15
 800d716:	f200 8172 	bhi.w	800d9fe <TIM_SlaveTimer_SetConfig+0x39a>
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800d71a:	683d      	ldr	r5, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d71c:	2000      	movs	r0, #0
 800d71e:	68e3      	ldr	r3, [r4, #12]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d720:	68aa      	ldr	r2, [r5, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d722:	68a4      	ldr	r4, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d724:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800d728:	4323      	orrs	r3, r4
 800d72a:	4313      	orrs	r3, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d72c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d730:	60ab      	str	r3, [r5, #8]
}
 800d732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800d734:	f032 0210 	bics.w	r2, r2, #16
 800d738:	d009      	beq.n	800d74e <TIM_SlaveTimer_SetConfig+0xea>
        return HAL_ERROR;
 800d73a:	2001      	movs	r0, #1
}
 800d73c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sSlaveConfig->InputTrigger)
 800d73e:	2a40      	cmp	r2, #64	; 0x40
 800d740:	d033      	beq.n	800d7aa <TIM_SlaveTimer_SetConfig+0x146>
 800d742:	d8fa      	bhi.n	800d73a <TIM_SlaveTimer_SetConfig+0xd6>
 800d744:	2a20      	cmp	r2, #32
 800d746:	d002      	beq.n	800d74e <TIM_SlaveTimer_SetConfig+0xea>
 800d748:	d9f4      	bls.n	800d734 <TIM_SlaveTimer_SetConfig+0xd0>
 800d74a:	2a30      	cmp	r2, #48	; 0x30
 800d74c:	d1f5      	bne.n	800d73a <TIM_SlaveTimer_SetConfig+0xd6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d74e:	4a7e      	ldr	r2, [pc, #504]	; (800d948 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800d750:	497e      	ldr	r1, [pc, #504]	; (800d94c <TIM_SlaveTimer_SetConfig+0x2e8>)
 800d752:	4293      	cmp	r3, r2
 800d754:	bf18      	it	ne
 800d756:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d75a:	4d7d      	ldr	r5, [pc, #500]	; (800d950 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800d75c:	4c7e      	ldr	r4, [pc, #504]	; (800d958 <TIM_SlaveTimer_SetConfig+0x2f4>)
 800d75e:	bf14      	ite	ne
 800d760:	2201      	movne	r2, #1
 800d762:	2200      	moveq	r2, #0
 800d764:	487d      	ldr	r0, [pc, #500]	; (800d95c <TIM_SlaveTimer_SetConfig+0x2f8>)
 800d766:	428b      	cmp	r3, r1
 800d768:	bf0c      	ite	eq
 800d76a:	2200      	moveq	r2, #0
 800d76c:	f002 0201 	andne.w	r2, r2, #1
 800d770:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 800d774:	42ab      	cmp	r3, r5
 800d776:	bf0c      	ite	eq
 800d778:	2200      	moveq	r2, #0
 800d77a:	f002 0201 	andne.w	r2, r2, #1
 800d77e:	42a3      	cmp	r3, r4
 800d780:	bf0c      	ite	eq
 800d782:	2200      	moveq	r2, #0
 800d784:	f002 0201 	andne.w	r2, r2, #1
 800d788:	4283      	cmp	r3, r0
 800d78a:	bf0c      	ite	eq
 800d78c:	2200      	moveq	r2, #0
 800d78e:	f002 0201 	andne.w	r2, r2, #1
 800d792:	428b      	cmp	r3, r1
 800d794:	bf0c      	ite	eq
 800d796:	2200      	moveq	r2, #0
 800d798:	f002 0201 	andne.w	r2, r2, #1
 800d79c:	b11a      	cbz	r2, 800d7a6 <TIM_SlaveTimer_SetConfig+0x142>
 800d79e:	4a6d      	ldr	r2, [pc, #436]	; (800d954 <TIM_SlaveTimer_SetConfig+0x2f0>)
 800d7a0:	4293      	cmp	r3, r2
 800d7a2:	f040 8165 	bne.w	800da70 <TIM_SlaveTimer_SetConfig+0x40c>
  HAL_StatusTypeDef status = HAL_OK;
 800d7a6:	2000      	movs	r0, #0
}
 800d7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d7aa:	4a67      	ldr	r2, [pc, #412]	; (800d948 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800d7ac:	4967      	ldr	r1, [pc, #412]	; (800d94c <TIM_SlaveTimer_SetConfig+0x2e8>)
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	bf18      	it	ne
 800d7b2:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d7b6:	4866      	ldr	r0, [pc, #408]	; (800d950 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800d7b8:	bf14      	ite	ne
 800d7ba:	2201      	movne	r2, #1
 800d7bc:	2200      	moveq	r2, #0
 800d7be:	428b      	cmp	r3, r1
 800d7c0:	bf0c      	ite	eq
 800d7c2:	2200      	moveq	r2, #0
 800d7c4:	f002 0201 	andne.w	r2, r2, #1
 800d7c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d7cc:	4283      	cmp	r3, r0
 800d7ce:	bf0c      	ite	eq
 800d7d0:	2200      	moveq	r2, #0
 800d7d2:	f002 0201 	andne.w	r2, r2, #1
 800d7d6:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d7da:	428b      	cmp	r3, r1
 800d7dc:	bf0c      	ite	eq
 800d7de:	2200      	moveq	r2, #0
 800d7e0:	f002 0201 	andne.w	r2, r2, #1
 800d7e4:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d7e8:	4283      	cmp	r3, r0
 800d7ea:	bf0c      	ite	eq
 800d7ec:	2200      	moveq	r2, #0
 800d7ee:	f002 0201 	andne.w	r2, r2, #1
 800d7f2:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800d7f6:	428b      	cmp	r3, r1
 800d7f8:	bf0c      	ite	eq
 800d7fa:	2200      	moveq	r2, #0
 800d7fc:	f002 0201 	andne.w	r2, r2, #1
 800d800:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d804:	4283      	cmp	r3, r0
 800d806:	bf0c      	ite	eq
 800d808:	2200      	moveq	r2, #0
 800d80a:	f002 0201 	andne.w	r2, r2, #1
 800d80e:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800d812:	428b      	cmp	r3, r1
 800d814:	bf0c      	ite	eq
 800d816:	2200      	moveq	r2, #0
 800d818:	f002 0201 	andne.w	r2, r2, #1
 800d81c:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800d820:	4283      	cmp	r3, r0
 800d822:	bf0c      	ite	eq
 800d824:	2200      	moveq	r2, #0
 800d826:	f002 0201 	andne.w	r2, r2, #1
 800d82a:	428b      	cmp	r3, r1
 800d82c:	bf0c      	ite	eq
 800d82e:	2200      	moveq	r2, #0
 800d830:	f002 0201 	andne.w	r2, r2, #1
 800d834:	b11a      	cbz	r2, 800d83e <TIM_SlaveTimer_SetConfig+0x1da>
 800d836:	4a4a      	ldr	r2, [pc, #296]	; (800d960 <TIM_SlaveTimer_SetConfig+0x2fc>)
 800d838:	4293      	cmp	r3, r2
 800d83a:	f040 8126 	bne.w	800da8a <TIM_SlaveTimer_SetConfig+0x426>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d83e:	6923      	ldr	r3, [r4, #16]
 800d840:	2b0f      	cmp	r3, #15
 800d842:	f200 80ea 	bhi.w	800da1a <TIM_SlaveTimer_SetConfig+0x3b6>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800d846:	6823      	ldr	r3, [r4, #0]
 800d848:	2b05      	cmp	r3, #5
 800d84a:	f43f af76 	beq.w	800d73a <TIM_SlaveTimer_SetConfig+0xd6>
      tmpccer = htim->Instance->CCER;
 800d84e:	683b      	ldr	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d850:	2000      	movs	r0, #0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d852:	6925      	ldr	r5, [r4, #16]
      tmpccer = htim->Instance->CCER;
 800d854:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800d856:	6a19      	ldr	r1, [r3, #32]
 800d858:	f021 0101 	bic.w	r1, r1, #1
 800d85c:	6219      	str	r1, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800d85e:	699a      	ldr	r2, [r3, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d860:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d864:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 800d868:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800d86a:	621c      	str	r4, [r3, #32]
}
 800d86c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800d86e:	4a36      	ldr	r2, [pc, #216]	; (800d948 <TIM_SlaveTimer_SetConfig+0x2e4>)
 800d870:	4936      	ldr	r1, [pc, #216]	; (800d94c <TIM_SlaveTimer_SetConfig+0x2e8>)
 800d872:	4293      	cmp	r3, r2
 800d874:	bf18      	it	ne
 800d876:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d87a:	4835      	ldr	r0, [pc, #212]	; (800d950 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800d87c:	bf14      	ite	ne
 800d87e:	2201      	movne	r2, #1
 800d880:	2200      	moveq	r2, #0
 800d882:	428b      	cmp	r3, r1
 800d884:	bf0c      	ite	eq
 800d886:	2200      	moveq	r2, #0
 800d888:	f002 0201 	andne.w	r2, r2, #1
 800d88c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d890:	4283      	cmp	r3, r0
 800d892:	bf0c      	ite	eq
 800d894:	2200      	moveq	r2, #0
 800d896:	f002 0201 	andne.w	r2, r2, #1
 800d89a:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d89e:	428b      	cmp	r3, r1
 800d8a0:	bf0c      	ite	eq
 800d8a2:	2200      	moveq	r2, #0
 800d8a4:	f002 0201 	andne.w	r2, r2, #1
 800d8a8:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d8ac:	4283      	cmp	r3, r0
 800d8ae:	bf0c      	ite	eq
 800d8b0:	2200      	moveq	r2, #0
 800d8b2:	f002 0201 	andne.w	r2, r2, #1
 800d8b6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800d8ba:	428b      	cmp	r3, r1
 800d8bc:	bf0c      	ite	eq
 800d8be:	2200      	moveq	r2, #0
 800d8c0:	f002 0201 	andne.w	r2, r2, #1
 800d8c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d8c8:	4283      	cmp	r3, r0
 800d8ca:	bf0c      	ite	eq
 800d8cc:	2200      	moveq	r2, #0
 800d8ce:	f002 0201 	andne.w	r2, r2, #1
 800d8d2:	f5a0 3096 	sub.w	r0, r0, #76800	; 0x12c00
 800d8d6:	428b      	cmp	r3, r1
 800d8d8:	bf0c      	ite	eq
 800d8da:	2200      	moveq	r2, #0
 800d8dc:	f002 0201 	andne.w	r2, r2, #1
 800d8e0:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800d8e4:	4283      	cmp	r3, r0
 800d8e6:	bf0c      	ite	eq
 800d8e8:	2200      	moveq	r2, #0
 800d8ea:	f002 0201 	andne.w	r2, r2, #1
 800d8ee:	428b      	cmp	r3, r1
 800d8f0:	bf0c      	ite	eq
 800d8f2:	2200      	moveq	r2, #0
 800d8f4:	f002 0201 	andne.w	r2, r2, #1
 800d8f8:	b11a      	cbz	r2, 800d902 <TIM_SlaveTimer_SetConfig+0x29e>
 800d8fa:	4a19      	ldr	r2, [pc, #100]	; (800d960 <TIM_SlaveTimer_SetConfig+0x2fc>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	f040 80ca 	bne.w	800da96 <TIM_SlaveTimer_SetConfig+0x432>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800d902:	68a3      	ldr	r3, [r4, #8]
 800d904:	2b0a      	cmp	r3, #10
 800d906:	bf18      	it	ne
 800d908:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d90c:	d003      	beq.n	800d916 <TIM_SlaveTimer_SetConfig+0x2b2>
 800d90e:	f033 0302 	bics.w	r3, r3, #2
 800d912:	f040 809b 	bne.w	800da4c <TIM_SlaveTimer_SetConfig+0x3e8>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d916:	6926      	ldr	r6, [r4, #16]
 800d918:	2e0f      	cmp	r6, #15
 800d91a:	f200 8084 	bhi.w	800da26 <TIM_SlaveTimer_SetConfig+0x3c2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d91e:	683b      	ldr	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d920:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d922:	68a1      	ldr	r1, [r4, #8]
  tmpccer = TIMx->CCER;
 800d924:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d926:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d928:	f025 050a 	bic.w	r5, r5, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d92c:	f024 0401 	bic.w	r4, r4, #1
  tmpccer |= TIM_ICPolarity;
 800d930:	4329      	orrs	r1, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d932:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d934:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d936:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d93a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800d93e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d940:	6219      	str	r1, [r3, #32]
}
 800d942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d944:	fffefff8 	.word	0xfffefff8
 800d948:	40010000 	.word	0x40010000
 800d94c:	40000400 	.word	0x40000400
 800d950:	40000800 	.word	0x40000800
 800d954:	40001800 	.word	0x40001800
 800d958:	40000c00 	.word	0x40000c00
 800d95c:	40010400 	.word	0x40010400
 800d960:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800d964:	4a4f      	ldr	r2, [pc, #316]	; (800daa4 <TIM_SlaveTimer_SetConfig+0x440>)
 800d966:	4950      	ldr	r1, [pc, #320]	; (800daa8 <TIM_SlaveTimer_SetConfig+0x444>)
 800d968:	4293      	cmp	r3, r2
 800d96a:	bf18      	it	ne
 800d96c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d970:	484e      	ldr	r0, [pc, #312]	; (800daac <TIM_SlaveTimer_SetConfig+0x448>)
 800d972:	bf14      	ite	ne
 800d974:	2201      	movne	r2, #1
 800d976:	2200      	moveq	r2, #0
 800d978:	428b      	cmp	r3, r1
 800d97a:	bf0c      	ite	eq
 800d97c:	2200      	moveq	r2, #0
 800d97e:	f002 0201 	andne.w	r2, r2, #1
 800d982:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d986:	4283      	cmp	r3, r0
 800d988:	bf0c      	ite	eq
 800d98a:	2200      	moveq	r2, #0
 800d98c:	f002 0201 	andne.w	r2, r2, #1
 800d990:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800d994:	428b      	cmp	r3, r1
 800d996:	bf0c      	ite	eq
 800d998:	2200      	moveq	r2, #0
 800d99a:	f002 0201 	andne.w	r2, r2, #1
 800d99e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800d9a2:	4283      	cmp	r3, r0
 800d9a4:	bf0c      	ite	eq
 800d9a6:	2200      	moveq	r2, #0
 800d9a8:	f002 0201 	andne.w	r2, r2, #1
 800d9ac:	428b      	cmp	r3, r1
 800d9ae:	bf0c      	ite	eq
 800d9b0:	2200      	moveq	r2, #0
 800d9b2:	f002 0201 	andne.w	r2, r2, #1
 800d9b6:	b112      	cbz	r2, 800d9be <TIM_SlaveTimer_SetConfig+0x35a>
 800d9b8:	4a3d      	ldr	r2, [pc, #244]	; (800dab0 <TIM_SlaveTimer_SetConfig+0x44c>)
 800d9ba:	4293      	cmp	r3, r2
 800d9bc:	d15f      	bne.n	800da7e <TIM_SlaveTimer_SetConfig+0x41a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800d9be:	68a3      	ldr	r3, [r4, #8]
 800d9c0:	2b0a      	cmp	r3, #10
 800d9c2:	bf18      	it	ne
 800d9c4:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800d9c8:	d002      	beq.n	800d9d0 <TIM_SlaveTimer_SetConfig+0x36c>
 800d9ca:	f033 0302 	bics.w	r3, r3, #2
 800d9ce:	d137      	bne.n	800da40 <TIM_SlaveTimer_SetConfig+0x3dc>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d9d0:	6925      	ldr	r5, [r4, #16]
 800d9d2:	2d0f      	cmp	r5, #15
 800d9d4:	d81a      	bhi.n	800da0c <TIM_SlaveTimer_SetConfig+0x3a8>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d9d6:	683b      	ldr	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d9d8:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d9da:	68a6      	ldr	r6, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d9dc:	6a1c      	ldr	r4, [r3, #32]
 800d9de:	f024 0410 	bic.w	r4, r4, #16
 800d9e2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d9e4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800d9e6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d9e8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d9ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d9f0:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800d9f4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800d9f8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800d9fa:	621a      	str	r2, [r3, #32]
}
 800d9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800d9fe:	f641 41e9 	movw	r1, #7401	; 0x1ce9
 800da02:	482c      	ldr	r0, [pc, #176]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da04:	f7f6 fa08 	bl	8003e18 <assert_failed>
 800da08:	6921      	ldr	r1, [r4, #16]
 800da0a:	e686      	b.n	800d71a <TIM_SlaveTimer_SetConfig+0xb6>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800da0c:	f641 511f 	movw	r1, #7455	; 0x1d1f
 800da10:	4828      	ldr	r0, [pc, #160]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da12:	f7f6 fa01 	bl	8003e18 <assert_failed>
 800da16:	6925      	ldr	r5, [r4, #16]
 800da18:	e7dd      	b.n	800d9d6 <TIM_SlaveTimer_SetConfig+0x372>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800da1a:	f641 41f6 	movw	r1, #7414	; 0x1cf6
 800da1e:	4825      	ldr	r0, [pc, #148]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da20:	f7f6 f9fa 	bl	8003e18 <assert_failed>
 800da24:	e70f      	b.n	800d846 <TIM_SlaveTimer_SetConfig+0x1e2>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800da26:	f641 5111 	movw	r1, #7441	; 0x1d11
 800da2a:	4822      	ldr	r0, [pc, #136]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da2c:	f7f6 f9f4 	bl	8003e18 <assert_failed>
 800da30:	6926      	ldr	r6, [r4, #16]
 800da32:	e774      	b.n	800d91e <TIM_SlaveTimer_SetConfig+0x2ba>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 800da34:	f641 41e7 	movw	r1, #7399	; 0x1ce7
 800da38:	481e      	ldr	r0, [pc, #120]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da3a:	f7f6 f9ed 	bl	8003e18 <assert_failed>
 800da3e:	e65e      	b.n	800d6fe <TIM_SlaveTimer_SetConfig+0x9a>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800da40:	f641 511e 	movw	r1, #7454	; 0x1d1e
 800da44:	481b      	ldr	r0, [pc, #108]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da46:	f7f6 f9e7 	bl	8003e18 <assert_failed>
 800da4a:	e7c1      	b.n	800d9d0 <TIM_SlaveTimer_SetConfig+0x36c>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800da4c:	f641 5110 	movw	r1, #7440	; 0x1d10
 800da50:	4818      	ldr	r0, [pc, #96]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da52:	f7f6 f9e1 	bl	8003e18 <assert_failed>
 800da56:	e75e      	b.n	800d916 <TIM_SlaveTimer_SetConfig+0x2b2>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800da58:	f641 41e8 	movw	r1, #7400	; 0x1ce8
 800da5c:	4815      	ldr	r0, [pc, #84]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da5e:	f7f6 f9db 	bl	8003e18 <assert_failed>
 800da62:	e656      	b.n	800d712 <TIM_SlaveTimer_SetConfig+0xae>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800da64:	f641 41e6 	movw	r1, #7398	; 0x1ce6
 800da68:	4812      	ldr	r0, [pc, #72]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da6a:	f7f6 f9d5 	bl	8003e18 <assert_failed>
 800da6e:	e641      	b.n	800d6f4 <TIM_SlaveTimer_SetConfig+0x90>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800da70:	f641 512e 	movw	r1, #7470	; 0x1d2e
 800da74:	480f      	ldr	r0, [pc, #60]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da76:	f7f6 f9cf 	bl	8003e18 <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 800da7a:	2000      	movs	r0, #0
}
 800da7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800da7e:	f641 511d 	movw	r1, #7453	; 0x1d1d
 800da82:	480c      	ldr	r0, [pc, #48]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da84:	f7f6 f9c8 	bl	8003e18 <assert_failed>
 800da88:	e799      	b.n	800d9be <TIM_SlaveTimer_SetConfig+0x35a>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800da8a:	f641 41f5 	movw	r1, #7413	; 0x1cf5
 800da8e:	4809      	ldr	r0, [pc, #36]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da90:	f7f6 f9c2 	bl	8003e18 <assert_failed>
 800da94:	e6d3      	b.n	800d83e <TIM_SlaveTimer_SetConfig+0x1da>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800da96:	f641 510f 	movw	r1, #7439	; 0x1d0f
 800da9a:	4806      	ldr	r0, [pc, #24]	; (800dab4 <TIM_SlaveTimer_SetConfig+0x450>)
 800da9c:	f7f6 f9bc 	bl	8003e18 <assert_failed>
 800daa0:	e72f      	b.n	800d902 <TIM_SlaveTimer_SetConfig+0x29e>
 800daa2:	bf00      	nop
 800daa4:	40010000 	.word	0x40010000
 800daa8:	40000400 	.word	0x40000400
 800daac:	40000800 	.word	0x40000800
 800dab0:	40001800 	.word	0x40001800
 800dab4:	08029df8 	.word	0x08029df8

0800dab8 <HAL_TIM_Base_Start>:
{
 800dab8:	b570      	push	{r4, r5, r6, lr}
 800daba:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800dabc:	4b52      	ldr	r3, [pc, #328]	; (800dc08 <HAL_TIM_Base_Start+0x150>)
 800dabe:	4d53      	ldr	r5, [pc, #332]	; (800dc0c <HAL_TIM_Base_Start+0x154>)
 800dac0:	6822      	ldr	r2, [r4, #0]
 800dac2:	4853      	ldr	r0, [pc, #332]	; (800dc10 <HAL_TIM_Base_Start+0x158>)
 800dac4:	429a      	cmp	r2, r3
 800dac6:	bf18      	it	ne
 800dac8:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800dacc:	4951      	ldr	r1, [pc, #324]	; (800dc14 <HAL_TIM_Base_Start+0x15c>)
 800dace:	4e52      	ldr	r6, [pc, #328]	; (800dc18 <HAL_TIM_Base_Start+0x160>)
 800dad0:	bf14      	ite	ne
 800dad2:	2301      	movne	r3, #1
 800dad4:	2300      	moveq	r3, #0
 800dad6:	42aa      	cmp	r2, r5
 800dad8:	bf0c      	ite	eq
 800dada:	2300      	moveq	r3, #0
 800dadc:	f003 0301 	andne.w	r3, r3, #1
 800dae0:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 800dae4:	4282      	cmp	r2, r0
 800dae6:	bf0c      	ite	eq
 800dae8:	2300      	moveq	r3, #0
 800daea:	f003 0301 	andne.w	r3, r3, #1
 800daee:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800daf2:	428a      	cmp	r2, r1
 800daf4:	bf0c      	ite	eq
 800daf6:	2300      	moveq	r3, #0
 800daf8:	f003 0301 	andne.w	r3, r3, #1
 800dafc:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800db00:	42b2      	cmp	r2, r6
 800db02:	bf0c      	ite	eq
 800db04:	2300      	moveq	r3, #0
 800db06:	f003 0301 	andne.w	r3, r3, #1
 800db0a:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 800db0e:	42aa      	cmp	r2, r5
 800db10:	bf0c      	ite	eq
 800db12:	2300      	moveq	r3, #0
 800db14:	f003 0301 	andne.w	r3, r3, #1
 800db18:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800db1c:	4282      	cmp	r2, r0
 800db1e:	bf0c      	ite	eq
 800db20:	2300      	moveq	r3, #0
 800db22:	f003 0301 	andne.w	r3, r3, #1
 800db26:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800db2a:	428a      	cmp	r2, r1
 800db2c:	bf0c      	ite	eq
 800db2e:	2300      	moveq	r3, #0
 800db30:	f003 0301 	andne.w	r3, r3, #1
 800db34:	f5a1 3192 	sub.w	r1, r1, #74752	; 0x12400
 800db38:	42b2      	cmp	r2, r6
 800db3a:	bf0c      	ite	eq
 800db3c:	2300      	moveq	r3, #0
 800db3e:	f003 0301 	andne.w	r3, r3, #1
 800db42:	42aa      	cmp	r2, r5
 800db44:	bf0c      	ite	eq
 800db46:	2300      	moveq	r3, #0
 800db48:	f003 0301 	andne.w	r3, r3, #1
 800db4c:	4282      	cmp	r2, r0
 800db4e:	bf0c      	ite	eq
 800db50:	2300      	moveq	r3, #0
 800db52:	f003 0301 	andne.w	r3, r3, #1
 800db56:	428a      	cmp	r2, r1
 800db58:	bf0c      	ite	eq
 800db5a:	2300      	moveq	r3, #0
 800db5c:	f003 0301 	andne.w	r3, r3, #1
 800db60:	b113      	cbz	r3, 800db68 <HAL_TIM_Base_Start+0xb0>
 800db62:	4b2e      	ldr	r3, [pc, #184]	; (800dc1c <HAL_TIM_Base_Start+0x164>)
 800db64:	429a      	cmp	r2, r3
 800db66:	d144      	bne.n	800dbf2 <HAL_TIM_Base_Start+0x13a>
  if (htim->State != HAL_TIM_STATE_READY)
 800db68:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800db6c:	2b01      	cmp	r3, #1
 800db6e:	d13c      	bne.n	800dbea <HAL_TIM_Base_Start+0x132>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db70:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800db72:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db74:	4b24      	ldr	r3, [pc, #144]	; (800dc08 <HAL_TIM_Base_Start+0x150>)
 800db76:	4825      	ldr	r0, [pc, #148]	; (800dc0c <HAL_TIM_Base_Start+0x154>)
 800db78:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800db7c:	bf18      	it	ne
 800db7e:	429a      	cmpne	r2, r3
 800db80:	4923      	ldr	r1, [pc, #140]	; (800dc10 <HAL_TIM_Base_Start+0x158>)
  htim->State = HAL_TIM_STATE_BUSY;
 800db82:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db86:	bf0c      	ite	eq
 800db88:	2301      	moveq	r3, #1
 800db8a:	2300      	movne	r3, #0
 800db8c:	4c21      	ldr	r4, [pc, #132]	; (800dc14 <HAL_TIM_Base_Start+0x15c>)
 800db8e:	4282      	cmp	r2, r0
 800db90:	bf08      	it	eq
 800db92:	f043 0301 	orreq.w	r3, r3, #1
 800db96:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 800db9a:	428a      	cmp	r2, r1
 800db9c:	bf08      	it	eq
 800db9e:	f043 0301 	orreq.w	r3, r3, #1
 800dba2:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800dba6:	42a2      	cmp	r2, r4
 800dba8:	bf08      	it	eq
 800dbaa:	f043 0301 	orreq.w	r3, r3, #1
 800dbae:	4282      	cmp	r2, r0
 800dbb0:	bf08      	it	eq
 800dbb2:	f043 0301 	orreq.w	r3, r3, #1
 800dbb6:	428a      	cmp	r2, r1
 800dbb8:	bf08      	it	eq
 800dbba:	f043 0301 	orreq.w	r3, r3, #1
 800dbbe:	b933      	cbnz	r3, 800dbce <HAL_TIM_Base_Start+0x116>
 800dbc0:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800dbc4:	1a10      	subs	r0, r2, r0
 800dbc6:	fab0 f080 	clz	r0, r0
 800dbca:	0940      	lsrs	r0, r0, #5
 800dbcc:	b1b8      	cbz	r0, 800dbfe <HAL_TIM_Base_Start+0x146>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dbce:	6891      	ldr	r1, [r2, #8]
 800dbd0:	4b13      	ldr	r3, [pc, #76]	; (800dc20 <HAL_TIM_Base_Start+0x168>)
 800dbd2:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbd4:	2b06      	cmp	r3, #6
 800dbd6:	d00a      	beq.n	800dbee <HAL_TIM_Base_Start+0x136>
 800dbd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dbdc:	d007      	beq.n	800dbee <HAL_TIM_Base_Start+0x136>
      __HAL_TIM_ENABLE(htim);
 800dbde:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800dbe0:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800dbe2:	f043 0301 	orr.w	r3, r3, #1
 800dbe6:	6013      	str	r3, [r2, #0]
}
 800dbe8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800dbea:	2001      	movs	r0, #1
}
 800dbec:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800dbee:	2000      	movs	r0, #0
}
 800dbf0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800dbf2:	f240 1197 	movw	r1, #407	; 0x197
 800dbf6:	480b      	ldr	r0, [pc, #44]	; (800dc24 <HAL_TIM_Base_Start+0x16c>)
 800dbf8:	f7f6 f90e 	bl	8003e18 <assert_failed>
 800dbfc:	e7b4      	b.n	800db68 <HAL_TIM_Base_Start+0xb0>
    __HAL_TIM_ENABLE(htim);
 800dbfe:	6813      	ldr	r3, [r2, #0]
 800dc00:	f043 0301 	orr.w	r3, r3, #1
 800dc04:	6013      	str	r3, [r2, #0]
}
 800dc06:	bd70      	pop	{r4, r5, r6, pc}
 800dc08:	40010000 	.word	0x40010000
 800dc0c:	40000400 	.word	0x40000400
 800dc10:	40000800 	.word	0x40000800
 800dc14:	40000c00 	.word	0x40000c00
 800dc18:	40001000 	.word	0x40001000
 800dc1c:	40002000 	.word	0x40002000
 800dc20:	00010007 	.word	0x00010007
 800dc24:	08029df8 	.word	0x08029df8

0800dc28 <HAL_TIM_Base_Start_IT>:
{
 800dc28:	b570      	push	{r4, r5, r6, lr}
 800dc2a:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800dc2c:	4b54      	ldr	r3, [pc, #336]	; (800dd80 <HAL_TIM_Base_Start_IT+0x158>)
 800dc2e:	4d55      	ldr	r5, [pc, #340]	; (800dd84 <HAL_TIM_Base_Start_IT+0x15c>)
 800dc30:	6822      	ldr	r2, [r4, #0]
 800dc32:	4855      	ldr	r0, [pc, #340]	; (800dd88 <HAL_TIM_Base_Start_IT+0x160>)
 800dc34:	429a      	cmp	r2, r3
 800dc36:	bf18      	it	ne
 800dc38:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800dc3c:	4953      	ldr	r1, [pc, #332]	; (800dd8c <HAL_TIM_Base_Start_IT+0x164>)
 800dc3e:	4e54      	ldr	r6, [pc, #336]	; (800dd90 <HAL_TIM_Base_Start_IT+0x168>)
 800dc40:	bf14      	ite	ne
 800dc42:	2301      	movne	r3, #1
 800dc44:	2300      	moveq	r3, #0
 800dc46:	42aa      	cmp	r2, r5
 800dc48:	bf0c      	ite	eq
 800dc4a:	2300      	moveq	r3, #0
 800dc4c:	f003 0301 	andne.w	r3, r3, #1
 800dc50:	f505 5580 	add.w	r5, r5, #4096	; 0x1000
 800dc54:	4282      	cmp	r2, r0
 800dc56:	bf0c      	ite	eq
 800dc58:	2300      	moveq	r3, #0
 800dc5a:	f003 0301 	andne.w	r3, r3, #1
 800dc5e:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800dc62:	428a      	cmp	r2, r1
 800dc64:	bf0c      	ite	eq
 800dc66:	2300      	moveq	r3, #0
 800dc68:	f003 0301 	andne.w	r3, r3, #1
 800dc6c:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800dc70:	42b2      	cmp	r2, r6
 800dc72:	bf0c      	ite	eq
 800dc74:	2300      	moveq	r3, #0
 800dc76:	f003 0301 	andne.w	r3, r3, #1
 800dc7a:	f506 369a 	add.w	r6, r6, #78848	; 0x13400
 800dc7e:	42aa      	cmp	r2, r5
 800dc80:	bf0c      	ite	eq
 800dc82:	2300      	moveq	r3, #0
 800dc84:	f003 0301 	andne.w	r3, r3, #1
 800dc88:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 800dc8c:	4282      	cmp	r2, r0
 800dc8e:	bf0c      	ite	eq
 800dc90:	2300      	moveq	r3, #0
 800dc92:	f003 0301 	andne.w	r3, r3, #1
 800dc96:	f5a0 406c 	sub.w	r0, r0, #60416	; 0xec00
 800dc9a:	428a      	cmp	r2, r1
 800dc9c:	bf0c      	ite	eq
 800dc9e:	2300      	moveq	r3, #0
 800dca0:	f003 0301 	andne.w	r3, r3, #1
 800dca4:	f5a1 3192 	sub.w	r1, r1, #74752	; 0x12400
 800dca8:	42b2      	cmp	r2, r6
 800dcaa:	bf0c      	ite	eq
 800dcac:	2300      	moveq	r3, #0
 800dcae:	f003 0301 	andne.w	r3, r3, #1
 800dcb2:	42aa      	cmp	r2, r5
 800dcb4:	bf0c      	ite	eq
 800dcb6:	2300      	moveq	r3, #0
 800dcb8:	f003 0301 	andne.w	r3, r3, #1
 800dcbc:	4282      	cmp	r2, r0
 800dcbe:	bf0c      	ite	eq
 800dcc0:	2300      	moveq	r3, #0
 800dcc2:	f003 0301 	andne.w	r3, r3, #1
 800dcc6:	428a      	cmp	r2, r1
 800dcc8:	bf0c      	ite	eq
 800dcca:	2300      	moveq	r3, #0
 800dccc:	f003 0301 	andne.w	r3, r3, #1
 800dcd0:	b113      	cbz	r3, 800dcd8 <HAL_TIM_Base_Start_IT+0xb0>
 800dcd2:	4b30      	ldr	r3, [pc, #192]	; (800dd94 <HAL_TIM_Base_Start_IT+0x16c>)
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d147      	bne.n	800dd68 <HAL_TIM_Base_Start_IT+0x140>
  if (htim->State != HAL_TIM_STATE_READY)
 800dcd8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	d13f      	bne.n	800dd60 <HAL_TIM_Base_Start_IT+0x138>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dce0:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800dce2:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dce4:	4b26      	ldr	r3, [pc, #152]	; (800dd80 <HAL_TIM_Base_Start_IT+0x158>)
 800dce6:	4827      	ldr	r0, [pc, #156]	; (800dd84 <HAL_TIM_Base_Start_IT+0x15c>)
 800dce8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800dcec:	bf18      	it	ne
 800dcee:	429a      	cmpne	r2, r3
 800dcf0:	4925      	ldr	r1, [pc, #148]	; (800dd88 <HAL_TIM_Base_Start_IT+0x160>)
  htim->State = HAL_TIM_STATE_BUSY;
 800dcf2:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcf6:	bf0c      	ite	eq
 800dcf8:	2301      	moveq	r3, #1
 800dcfa:	2300      	movne	r3, #0
 800dcfc:	4d23      	ldr	r5, [pc, #140]	; (800dd8c <HAL_TIM_Base_Start_IT+0x164>)
 800dcfe:	4282      	cmp	r2, r0
 800dd00:	bf08      	it	eq
 800dd02:	f043 0301 	orreq.w	r3, r3, #1
 800dd06:	4c24      	ldr	r4, [pc, #144]	; (800dd98 <HAL_TIM_Base_Start_IT+0x170>)
 800dd08:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 800dd0c:	428a      	cmp	r2, r1
 800dd0e:	bf08      	it	eq
 800dd10:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dd14:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd16:	42aa      	cmp	r2, r5
 800dd18:	bf08      	it	eq
 800dd1a:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dd1e:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd22:	42a2      	cmp	r2, r4
 800dd24:	bf08      	it	eq
 800dd26:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800dd2a:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dd2c:	4282      	cmp	r2, r0
 800dd2e:	bf08      	it	eq
 800dd30:	f043 0301 	orreq.w	r3, r3, #1
 800dd34:	b933      	cbnz	r3, 800dd44 <HAL_TIM_Base_Start_IT+0x11c>
 800dd36:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800dd3a:	1a10      	subs	r0, r2, r0
 800dd3c:	fab0 f080 	clz	r0, r0
 800dd40:	0940      	lsrs	r0, r0, #5
 800dd42:	b1b8      	cbz	r0, 800dd74 <HAL_TIM_Base_Start_IT+0x14c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dd44:	6891      	ldr	r1, [r2, #8]
 800dd46:	4b15      	ldr	r3, [pc, #84]	; (800dd9c <HAL_TIM_Base_Start_IT+0x174>)
 800dd48:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd4a:	2b06      	cmp	r3, #6
 800dd4c:	d00a      	beq.n	800dd64 <HAL_TIM_Base_Start_IT+0x13c>
 800dd4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dd52:	d007      	beq.n	800dd64 <HAL_TIM_Base_Start_IT+0x13c>
      __HAL_TIM_ENABLE(htim);
 800dd54:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800dd56:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800dd58:	f043 0301 	orr.w	r3, r3, #1
 800dd5c:	6013      	str	r3, [r2, #0]
}
 800dd5e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800dd60:	2001      	movs	r0, #1
}
 800dd62:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800dd64:	2000      	movs	r0, #0
}
 800dd66:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800dd68:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 800dd6c:	480c      	ldr	r0, [pc, #48]	; (800dda0 <HAL_TIM_Base_Start_IT+0x178>)
 800dd6e:	f7f6 f853 	bl	8003e18 <assert_failed>
 800dd72:	e7b1      	b.n	800dcd8 <HAL_TIM_Base_Start_IT+0xb0>
    __HAL_TIM_ENABLE(htim);
 800dd74:	6813      	ldr	r3, [r2, #0]
 800dd76:	f043 0301 	orr.w	r3, r3, #1
 800dd7a:	6013      	str	r3, [r2, #0]
}
 800dd7c:	bd70      	pop	{r4, r5, r6, pc}
 800dd7e:	bf00      	nop
 800dd80:	40010000 	.word	0x40010000
 800dd84:	40000400 	.word	0x40000400
 800dd88:	40000800 	.word	0x40000800
 800dd8c:	40000c00 	.word	0x40000c00
 800dd90:	40001000 	.word	0x40001000
 800dd94:	40002000 	.word	0x40002000
 800dd98:	40010400 	.word	0x40010400
 800dd9c:	00010007 	.word	0x00010007
 800dda0:	08029df8 	.word	0x08029df8

0800dda4 <HAL_TIM_OC_MspInit>:
 800dda4:	4770      	bx	lr
 800dda6:	bf00      	nop

0800dda8 <HAL_TIM_PWM_MspInit>:
 800dda8:	4770      	bx	lr
 800ddaa:	bf00      	nop

0800ddac <HAL_TIM_IC_MspInit>:
 800ddac:	4770      	bx	lr
 800ddae:	bf00      	nop

0800ddb0 <HAL_TIM_ConfigClockSource>:
{
 800ddb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800ddb2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	f000 8150 	beq.w	800e05c <HAL_TIM_ConfigClockSource+0x2ac>
 800ddbc:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800ddbe:	2302      	movs	r3, #2
 800ddc0:	460d      	mov	r5, r1
 800ddc2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800ddc4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800ddc8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800ddcc:	680b      	ldr	r3, [r1, #0]
 800ddce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ddd2:	bf18      	it	ne
 800ddd4:	f5b3 5f00 	cmpne.w	r3, #8192	; 0x2000
 800ddd8:	bf14      	ite	ne
 800ddda:	2201      	movne	r2, #1
 800dddc:	2200      	moveq	r2, #0
 800ddde:	f033 0130 	bics.w	r1, r3, #48	; 0x30
 800dde2:	bf08      	it	eq
 800dde4:	2200      	moveq	r2, #0
 800dde6:	b112      	cbz	r2, 800ddee <HAL_TIM_ConfigClockSource+0x3e>
 800dde8:	2940      	cmp	r1, #64	; 0x40
 800ddea:	f040 824a 	bne.w	800e282 <HAL_TIM_ConfigClockSource+0x4d2>
  tmpsmcr = htim->Instance->SMCR;
 800ddee:	6822      	ldr	r2, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 800ddf0:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ddf2:	499b      	ldr	r1, [pc, #620]	; (800e060 <HAL_TIM_ConfigClockSource+0x2b0>)
  tmpsmcr = htim->Instance->SMCR;
 800ddf4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ddf6:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 800ddfa:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800ddfc:	f000 813c 	beq.w	800e078 <HAL_TIM_ConfigClockSource+0x2c8>
 800de00:	d854      	bhi.n	800deac <HAL_TIM_ConfigClockSource+0xfc>
 800de02:	2b40      	cmp	r3, #64	; 0x40
 800de04:	f000 81d9 	beq.w	800e1ba <HAL_TIM_ConfigClockSource+0x40a>
 800de08:	f240 80a6 	bls.w	800df58 <HAL_TIM_ConfigClockSource+0x1a8>
 800de0c:	2b50      	cmp	r3, #80	; 0x50
 800de0e:	f040 809b 	bne.w	800df48 <HAL_TIM_ConfigClockSource+0x198>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800de12:	4b94      	ldr	r3, [pc, #592]	; (800e064 <HAL_TIM_ConfigClockSource+0x2b4>)
 800de14:	4994      	ldr	r1, [pc, #592]	; (800e068 <HAL_TIM_ConfigClockSource+0x2b8>)
 800de16:	429a      	cmp	r2, r3
 800de18:	bf18      	it	ne
 800de1a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800de1e:	4893      	ldr	r0, [pc, #588]	; (800e06c <HAL_TIM_ConfigClockSource+0x2bc>)
 800de20:	bf14      	ite	ne
 800de22:	2301      	movne	r3, #1
 800de24:	2300      	moveq	r3, #0
 800de26:	428a      	cmp	r2, r1
 800de28:	bf0c      	ite	eq
 800de2a:	2300      	moveq	r3, #0
 800de2c:	f003 0301 	andne.w	r3, r3, #1
 800de30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800de34:	4282      	cmp	r2, r0
 800de36:	bf0c      	ite	eq
 800de38:	2300      	moveq	r3, #0
 800de3a:	f003 0301 	andne.w	r3, r3, #1
 800de3e:	428a      	cmp	r2, r1
 800de40:	bf0c      	ite	eq
 800de42:	2300      	moveq	r3, #0
 800de44:	f003 0301 	andne.w	r3, r3, #1
 800de48:	b11b      	cbz	r3, 800de52 <HAL_TIM_ConfigClockSource+0xa2>
 800de4a:	4b89      	ldr	r3, [pc, #548]	; (800e070 <HAL_TIM_ConfigClockSource+0x2c0>)
 800de4c:	429a      	cmp	r2, r3
 800de4e:	f040 8212 	bne.w	800e276 <HAL_TIM_ConfigClockSource+0x4c6>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800de52:	686b      	ldr	r3, [r5, #4]
 800de54:	2b0a      	cmp	r3, #10
 800de56:	bf18      	it	ne
 800de58:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800de5c:	d003      	beq.n	800de66 <HAL_TIM_ConfigClockSource+0xb6>
 800de5e:	f033 0302 	bics.w	r3, r3, #2
 800de62:	f040 8256 	bne.w	800e312 <HAL_TIM_ConfigClockSource+0x562>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800de66:	68ef      	ldr	r7, [r5, #12]
 800de68:	2f0f      	cmp	r7, #15
 800de6a:	f200 8226 	bhi.w	800e2ba <HAL_TIM_ConfigClockSource+0x50a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de6e:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800de70:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800de72:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800de74:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800de76:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800de78:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800de7c:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 800de80:	4331      	orrs	r1, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800de82:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800de84:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800de86:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800de8a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800de8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800de90:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800de92:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800de94:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800de98:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800de9c:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800de9e:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800dea0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800dea2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800dea6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800deaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800deac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800deb0:	f000 812a 	beq.w	800e108 <HAL_TIM_ConfigClockSource+0x358>
 800deb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800deb8:	d17c      	bne.n	800dfb4 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800deba:	4b6a      	ldr	r3, [pc, #424]	; (800e064 <HAL_TIM_ConfigClockSource+0x2b4>)
 800debc:	496a      	ldr	r1, [pc, #424]	; (800e068 <HAL_TIM_ConfigClockSource+0x2b8>)
 800debe:	429a      	cmp	r2, r3
 800dec0:	bf18      	it	ne
 800dec2:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800dec6:	4869      	ldr	r0, [pc, #420]	; (800e06c <HAL_TIM_ConfigClockSource+0x2bc>)
 800dec8:	bf14      	ite	ne
 800deca:	2301      	movne	r3, #1
 800decc:	2300      	moveq	r3, #0
 800dece:	428a      	cmp	r2, r1
 800ded0:	bf0c      	ite	eq
 800ded2:	2300      	moveq	r3, #0
 800ded4:	f003 0301 	andne.w	r3, r3, #1
 800ded8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dedc:	4282      	cmp	r2, r0
 800dede:	bf0c      	ite	eq
 800dee0:	2300      	moveq	r3, #0
 800dee2:	f003 0301 	andne.w	r3, r3, #1
 800dee6:	428a      	cmp	r2, r1
 800dee8:	bf0c      	ite	eq
 800deea:	2300      	moveq	r3, #0
 800deec:	f003 0301 	andne.w	r3, r3, #1
 800def0:	b11b      	cbz	r3, 800defa <HAL_TIM_ConfigClockSource+0x14a>
 800def2:	4b5f      	ldr	r3, [pc, #380]	; (800e070 <HAL_TIM_ConfigClockSource+0x2c0>)
 800def4:	429a      	cmp	r2, r3
 800def6:	f040 81b0 	bne.w	800e25a <HAL_TIM_ConfigClockSource+0x4aa>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800defa:	68ab      	ldr	r3, [r5, #8]
 800defc:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800df00:	f040 81e9 	bne.w	800e2d6 <HAL_TIM_ConfigClockSource+0x526>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800df04:	686b      	ldr	r3, [r5, #4]
 800df06:	2b0a      	cmp	r3, #10
 800df08:	bf18      	it	ne
 800df0a:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800df0e:	d003      	beq.n	800df18 <HAL_TIM_ConfigClockSource+0x168>
 800df10:	f033 0302 	bics.w	r3, r3, #2
 800df14:	f040 8203 	bne.w	800e31e <HAL_TIM_ConfigClockSource+0x56e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800df18:	68ee      	ldr	r6, [r5, #12]
 800df1a:	2e0f      	cmp	r6, #15
 800df1c:	f200 81c6 	bhi.w	800e2ac <HAL_TIM_ConfigClockSource+0x4fc>
      TIM_ETR_SetConfig(htim->Instance,
 800df20:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800df22:	2000      	movs	r0, #0
 800df24:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800df26:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df28:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800df2a:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800df2e:	432b      	orrs	r3, r5
 800df30:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800df32:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 800df36:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800df38:	6893      	ldr	r3, [r2, #8]
 800df3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800df3e:	6093      	str	r3, [r2, #8]
      break;
 800df40:	e003      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
  switch (sClockSourceConfig->ClockSource)
 800df42:	f033 0110 	bics.w	r1, r3, #16
 800df46:	d00c      	beq.n	800df62 <HAL_TIM_ConfigClockSource+0x1b2>
 800df48:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 800df4a:	2201      	movs	r2, #1
  __HAL_UNLOCK(htim);
 800df4c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800df4e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800df52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800df56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800df58:	2b20      	cmp	r3, #32
 800df5a:	d002      	beq.n	800df62 <HAL_TIM_ConfigClockSource+0x1b2>
 800df5c:	d9f1      	bls.n	800df42 <HAL_TIM_ConfigClockSource+0x192>
 800df5e:	2b30      	cmp	r3, #48	; 0x30
 800df60:	d1f2      	bne.n	800df48 <HAL_TIM_ConfigClockSource+0x198>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800df62:	4940      	ldr	r1, [pc, #256]	; (800e064 <HAL_TIM_ConfigClockSource+0x2b4>)
 800df64:	4840      	ldr	r0, [pc, #256]	; (800e068 <HAL_TIM_ConfigClockSource+0x2b8>)
 800df66:	428a      	cmp	r2, r1
 800df68:	bf18      	it	ne
 800df6a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800df6e:	4e3f      	ldr	r6, [pc, #252]	; (800e06c <HAL_TIM_ConfigClockSource+0x2bc>)
 800df70:	bf14      	ite	ne
 800df72:	2101      	movne	r1, #1
 800df74:	2100      	moveq	r1, #0
 800df76:	4282      	cmp	r2, r0
 800df78:	bf0c      	ite	eq
 800df7a:	2100      	moveq	r1, #0
 800df7c:	f001 0101 	andne.w	r1, r1, #1
 800df80:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 800df84:	42b2      	cmp	r2, r6
 800df86:	bf0c      	ite	eq
 800df88:	2100      	moveq	r1, #0
 800df8a:	f001 0101 	andne.w	r1, r1, #1
 800df8e:	4282      	cmp	r2, r0
 800df90:	bf0c      	ite	eq
 800df92:	2100      	moveq	r1, #0
 800df94:	f001 0101 	andne.w	r1, r1, #1
 800df98:	b119      	cbz	r1, 800dfa2 <HAL_TIM_ConfigClockSource+0x1f2>
 800df9a:	4935      	ldr	r1, [pc, #212]	; (800e070 <HAL_TIM_ConfigClockSource+0x2c0>)
 800df9c:	428a      	cmp	r2, r1
 800df9e:	f040 8162 	bne.w	800e266 <HAL_TIM_ConfigClockSource+0x4b6>
  tmpsmcr = TIMx->SMCR;
 800dfa2:	6891      	ldr	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800dfa4:	2000      	movs	r0, #0
  tmpsmcr &= ~TIM_SMCR_TS;
 800dfa6:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dfaa:	430b      	orrs	r3, r1
 800dfac:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 800dfb0:	6093      	str	r3, [r2, #8]
}
 800dfb2:	e7ca      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
  switch (sClockSourceConfig->ClockSource)
 800dfb4:	2b70      	cmp	r3, #112	; 0x70
 800dfb6:	d1c7      	bne.n	800df48 <HAL_TIM_ConfigClockSource+0x198>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800dfb8:	4b2a      	ldr	r3, [pc, #168]	; (800e064 <HAL_TIM_ConfigClockSource+0x2b4>)
 800dfba:	492b      	ldr	r1, [pc, #172]	; (800e068 <HAL_TIM_ConfigClockSource+0x2b8>)
 800dfbc:	429a      	cmp	r2, r3
 800dfbe:	bf18      	it	ne
 800dfc0:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800dfc4:	4829      	ldr	r0, [pc, #164]	; (800e06c <HAL_TIM_ConfigClockSource+0x2bc>)
 800dfc6:	bf14      	ite	ne
 800dfc8:	2301      	movne	r3, #1
 800dfca:	2300      	moveq	r3, #0
 800dfcc:	428a      	cmp	r2, r1
 800dfce:	bf0c      	ite	eq
 800dfd0:	2300      	moveq	r3, #0
 800dfd2:	f003 0301 	andne.w	r3, r3, #1
 800dfd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dfda:	4282      	cmp	r2, r0
 800dfdc:	bf0c      	ite	eq
 800dfde:	2300      	moveq	r3, #0
 800dfe0:	f003 0301 	andne.w	r3, r3, #1
 800dfe4:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800dfe8:	428a      	cmp	r2, r1
 800dfea:	bf0c      	ite	eq
 800dfec:	2300      	moveq	r3, #0
 800dfee:	f003 0301 	andne.w	r3, r3, #1
 800dff2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800dff6:	4282      	cmp	r2, r0
 800dff8:	bf0c      	ite	eq
 800dffa:	2300      	moveq	r3, #0
 800dffc:	f003 0301 	andne.w	r3, r3, #1
 800e000:	428a      	cmp	r2, r1
 800e002:	bf0c      	ite	eq
 800e004:	2300      	moveq	r3, #0
 800e006:	f003 0301 	andne.w	r3, r3, #1
 800e00a:	b11b      	cbz	r3, 800e014 <HAL_TIM_ConfigClockSource+0x264>
 800e00c:	4b19      	ldr	r3, [pc, #100]	; (800e074 <HAL_TIM_ConfigClockSource+0x2c4>)
 800e00e:	429a      	cmp	r2, r3
 800e010:	f040 818b 	bne.w	800e32a <HAL_TIM_ConfigClockSource+0x57a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e014:	68ab      	ldr	r3, [r5, #8]
 800e016:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800e01a:	f040 8162 	bne.w	800e2e2 <HAL_TIM_ConfigClockSource+0x532>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e01e:	686b      	ldr	r3, [r5, #4]
 800e020:	2b0a      	cmp	r3, #10
 800e022:	bf18      	it	ne
 800e024:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800e028:	d003      	beq.n	800e032 <HAL_TIM_ConfigClockSource+0x282>
 800e02a:	f033 0302 	bics.w	r3, r3, #2
 800e02e:	f040 815e 	bne.w	800e2ee <HAL_TIM_ConfigClockSource+0x53e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e032:	68ee      	ldr	r6, [r5, #12]
 800e034:	2e0f      	cmp	r6, #15
 800e036:	f200 8147 	bhi.w	800e2c8 <HAL_TIM_ConfigClockSource+0x518>
      TIM_ETR_SetConfig(htim->Instance,
 800e03a:	6822      	ldr	r2, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e03c:	2000      	movs	r0, #0
 800e03e:	68ab      	ldr	r3, [r5, #8]
  tmpsmcr = TIMx->SMCR;
 800e040:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e042:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e044:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 800e048:	432b      	orrs	r3, r5
 800e04a:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e04c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  TIMx->SMCR = tmpsmcr;
 800e050:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 800e052:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e054:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800e058:	6093      	str	r3, [r2, #8]
      break;
 800e05a:	e776      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
  __HAL_LOCK(htim);
 800e05c:	2002      	movs	r0, #2
}
 800e05e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e060:	fffe0088 	.word	0xfffe0088
 800e064:	40010000 	.word	0x40010000
 800e068:	40000400 	.word	0x40000400
 800e06c:	40000800 	.word	0x40000800
 800e070:	40010400 	.word	0x40010400
 800e074:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e078:	4bb2      	ldr	r3, [pc, #712]	; (800e344 <HAL_TIM_ConfigClockSource+0x594>)
 800e07a:	49b3      	ldr	r1, [pc, #716]	; (800e348 <HAL_TIM_ConfigClockSource+0x598>)
 800e07c:	429a      	cmp	r2, r3
 800e07e:	bf18      	it	ne
 800e080:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e084:	48b1      	ldr	r0, [pc, #708]	; (800e34c <HAL_TIM_ConfigClockSource+0x59c>)
 800e086:	bf14      	ite	ne
 800e088:	2301      	movne	r3, #1
 800e08a:	2300      	moveq	r3, #0
 800e08c:	428a      	cmp	r2, r1
 800e08e:	bf0c      	ite	eq
 800e090:	2300      	moveq	r3, #0
 800e092:	f003 0301 	andne.w	r3, r3, #1
 800e096:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e09a:	4282      	cmp	r2, r0
 800e09c:	bf0c      	ite	eq
 800e09e:	2300      	moveq	r3, #0
 800e0a0:	f003 0301 	andne.w	r3, r3, #1
 800e0a4:	428a      	cmp	r2, r1
 800e0a6:	bf0c      	ite	eq
 800e0a8:	2300      	moveq	r3, #0
 800e0aa:	f003 0301 	andne.w	r3, r3, #1
 800e0ae:	b11b      	cbz	r3, 800e0b8 <HAL_TIM_ConfigClockSource+0x308>
 800e0b0:	4ba7      	ldr	r3, [pc, #668]	; (800e350 <HAL_TIM_ConfigClockSource+0x5a0>)
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	f040 80cb 	bne.w	800e24e <HAL_TIM_ConfigClockSource+0x49e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e0b8:	686b      	ldr	r3, [r5, #4]
 800e0ba:	2b0a      	cmp	r3, #10
 800e0bc:	bf18      	it	ne
 800e0be:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800e0c2:	d003      	beq.n	800e0cc <HAL_TIM_ConfigClockSource+0x31c>
 800e0c4:	f033 0302 	bics.w	r3, r3, #2
 800e0c8:	f040 811d 	bne.w	800e306 <HAL_TIM_ConfigClockSource+0x556>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e0cc:	68ee      	ldr	r6, [r5, #12]
 800e0ce:	2e0f      	cmp	r6, #15
 800e0d0:	f200 80e5 	bhi.w	800e29e <HAL_TIM_ConfigClockSource+0x4ee>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e0d4:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e0d6:	2000      	movs	r0, #0
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e0d8:	686f      	ldr	r7, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e0da:	6a1d      	ldr	r5, [r3, #32]
 800e0dc:	f025 0510 	bic.w	r5, r5, #16
 800e0e0:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e0e2:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800e0e4:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e0e6:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e0ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e0ee:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 800e0f2:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800e0f6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800e0f8:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800e0fa:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800e0fc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e100:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800e104:	609a      	str	r2, [r3, #8]
}
 800e106:	e720      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e108:	4b8e      	ldr	r3, [pc, #568]	; (800e344 <HAL_TIM_ConfigClockSource+0x594>)
 800e10a:	488f      	ldr	r0, [pc, #572]	; (800e348 <HAL_TIM_ConfigClockSource+0x598>)
 800e10c:	429a      	cmp	r2, r3
 800e10e:	bf18      	it	ne
 800e110:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e114:	498d      	ldr	r1, [pc, #564]	; (800e34c <HAL_TIM_ConfigClockSource+0x59c>)
 800e116:	4d8f      	ldr	r5, [pc, #572]	; (800e354 <HAL_TIM_ConfigClockSource+0x5a4>)
 800e118:	bf14      	ite	ne
 800e11a:	2301      	movne	r3, #1
 800e11c:	2300      	moveq	r3, #0
 800e11e:	4282      	cmp	r2, r0
 800e120:	bf0c      	ite	eq
 800e122:	2300      	moveq	r3, #0
 800e124:	f003 0301 	andne.w	r3, r3, #1
 800e128:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800e12c:	428a      	cmp	r2, r1
 800e12e:	bf0c      	ite	eq
 800e130:	2300      	moveq	r3, #0
 800e132:	f003 0301 	andne.w	r3, r3, #1
 800e136:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800e13a:	42aa      	cmp	r2, r5
 800e13c:	bf0c      	ite	eq
 800e13e:	2300      	moveq	r3, #0
 800e140:	f003 0301 	andne.w	r3, r3, #1
 800e144:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800e148:	4282      	cmp	r2, r0
 800e14a:	bf0c      	ite	eq
 800e14c:	2300      	moveq	r3, #0
 800e14e:	f003 0301 	andne.w	r3, r3, #1
 800e152:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800e156:	428a      	cmp	r2, r1
 800e158:	bf0c      	ite	eq
 800e15a:	2300      	moveq	r3, #0
 800e15c:	f003 0301 	andne.w	r3, r3, #1
 800e160:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800e164:	42aa      	cmp	r2, r5
 800e166:	bf0c      	ite	eq
 800e168:	2300      	moveq	r3, #0
 800e16a:	f003 0301 	andne.w	r3, r3, #1
 800e16e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800e172:	4282      	cmp	r2, r0
 800e174:	bf0c      	ite	eq
 800e176:	2300      	moveq	r3, #0
 800e178:	f003 0301 	andne.w	r3, r3, #1
 800e17c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800e180:	428a      	cmp	r2, r1
 800e182:	bf0c      	ite	eq
 800e184:	2300      	moveq	r3, #0
 800e186:	f003 0301 	andne.w	r3, r3, #1
 800e18a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800e18e:	42aa      	cmp	r2, r5
 800e190:	bf0c      	ite	eq
 800e192:	2300      	moveq	r3, #0
 800e194:	f003 0301 	andne.w	r3, r3, #1
 800e198:	4282      	cmp	r2, r0
 800e19a:	bf0c      	ite	eq
 800e19c:	2300      	moveq	r3, #0
 800e19e:	f003 0301 	andne.w	r3, r3, #1
 800e1a2:	428a      	cmp	r2, r1
 800e1a4:	bf0c      	ite	eq
 800e1a6:	2300      	moveq	r3, #0
 800e1a8:	f003 0301 	andne.w	r3, r3, #1
 800e1ac:	b11b      	cbz	r3, 800e1b6 <HAL_TIM_ConfigClockSource+0x406>
 800e1ae:	4b6a      	ldr	r3, [pc, #424]	; (800e358 <HAL_TIM_ConfigClockSource+0x5a8>)
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	f040 80c0 	bne.w	800e336 <HAL_TIM_ConfigClockSource+0x586>
  HAL_StatusTypeDef status = HAL_OK;
 800e1b6:	2000      	movs	r0, #0
 800e1b8:	e6c7      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e1ba:	4b62      	ldr	r3, [pc, #392]	; (800e344 <HAL_TIM_ConfigClockSource+0x594>)
 800e1bc:	4962      	ldr	r1, [pc, #392]	; (800e348 <HAL_TIM_ConfigClockSource+0x598>)
 800e1be:	429a      	cmp	r2, r3
 800e1c0:	bf18      	it	ne
 800e1c2:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e1c6:	4861      	ldr	r0, [pc, #388]	; (800e34c <HAL_TIM_ConfigClockSource+0x59c>)
 800e1c8:	bf14      	ite	ne
 800e1ca:	2301      	movne	r3, #1
 800e1cc:	2300      	moveq	r3, #0
 800e1ce:	428a      	cmp	r2, r1
 800e1d0:	bf0c      	ite	eq
 800e1d2:	2300      	moveq	r3, #0
 800e1d4:	f003 0301 	andne.w	r3, r3, #1
 800e1d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e1dc:	4282      	cmp	r2, r0
 800e1de:	bf0c      	ite	eq
 800e1e0:	2300      	moveq	r3, #0
 800e1e2:	f003 0301 	andne.w	r3, r3, #1
 800e1e6:	428a      	cmp	r2, r1
 800e1e8:	bf0c      	ite	eq
 800e1ea:	2300      	moveq	r3, #0
 800e1ec:	f003 0301 	andne.w	r3, r3, #1
 800e1f0:	b113      	cbz	r3, 800e1f8 <HAL_TIM_ConfigClockSource+0x448>
 800e1f2:	4b57      	ldr	r3, [pc, #348]	; (800e350 <HAL_TIM_ConfigClockSource+0x5a0>)
 800e1f4:	429a      	cmp	r2, r3
 800e1f6:	d124      	bne.n	800e242 <HAL_TIM_ConfigClockSource+0x492>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e1f8:	686b      	ldr	r3, [r5, #4]
 800e1fa:	2b0a      	cmp	r3, #10
 800e1fc:	bf18      	it	ne
 800e1fe:	f5b3 4f00 	cmpne.w	r3, #32768	; 0x8000
 800e202:	d002      	beq.n	800e20a <HAL_TIM_ConfigClockSource+0x45a>
 800e204:	f033 0302 	bics.w	r3, r3, #2
 800e208:	d177      	bne.n	800e2fa <HAL_TIM_ConfigClockSource+0x54a>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e20a:	68ef      	ldr	r7, [r5, #12]
 800e20c:	2f0f      	cmp	r7, #15
 800e20e:	d83f      	bhi.n	800e290 <HAL_TIM_ConfigClockSource+0x4e0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e210:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e212:	2000      	movs	r0, #0
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e214:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 800e216:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e218:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e21a:	f026 060a 	bic.w	r6, r6, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e21e:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 800e222:	4331      	orrs	r1, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e224:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e226:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e228:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e22c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800e230:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e232:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800e234:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800e236:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e23a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800e23e:	609a      	str	r2, [r3, #8]
}
 800e240:	e683      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e242:	f241 51a3 	movw	r1, #5539	; 0x15a3
 800e246:	4845      	ldr	r0, [pc, #276]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e248:	f7f5 fde6 	bl	8003e18 <assert_failed>
 800e24c:	e7d4      	b.n	800e1f8 <HAL_TIM_ConfigClockSource+0x448>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e24e:	f241 5193 	movw	r1, #5523	; 0x1593
 800e252:	4842      	ldr	r0, [pc, #264]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e254:	f7f5 fde0 	bl	8003e18 <assert_failed>
 800e258:	e72e      	b.n	800e0b8 <HAL_TIM_ConfigClockSource+0x308>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800e25a:	f241 516f 	movw	r1, #5487	; 0x156f
 800e25e:	483f      	ldr	r0, [pc, #252]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e260:	f7f5 fdda 	bl	8003e18 <assert_failed>
 800e264:	e649      	b.n	800defa <HAL_TIM_ConfigClockSource+0x14a>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800e266:	f241 51b6 	movw	r1, #5558	; 0x15b6
 800e26a:	483c      	ldr	r0, [pc, #240]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e26c:	f7f5 fdd4 	bl	8003e18 <assert_failed>
 800e270:	682b      	ldr	r3, [r5, #0]
 800e272:	6822      	ldr	r2, [r4, #0]
 800e274:	e695      	b.n	800dfa2 <HAL_TIM_ConfigClockSource+0x1f2>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800e276:	f241 5183 	movw	r1, #5507	; 0x1583
 800e27a:	4838      	ldr	r0, [pc, #224]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e27c:	f7f5 fdcc 	bl	8003e18 <assert_failed>
 800e280:	e5e7      	b.n	800de52 <HAL_TIM_ConfigClockSource+0xa2>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800e282:	f241 5144 	movw	r1, #5444	; 0x1544
 800e286:	4835      	ldr	r0, [pc, #212]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e288:	f7f5 fdc6 	bl	8003e18 <assert_failed>
 800e28c:	682b      	ldr	r3, [r5, #0]
 800e28e:	e5ae      	b.n	800ddee <HAL_TIM_ConfigClockSource+0x3e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e290:	f241 51a7 	movw	r1, #5543	; 0x15a7
 800e294:	4831      	ldr	r0, [pc, #196]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e296:	f7f5 fdbf 	bl	8003e18 <assert_failed>
 800e29a:	68ef      	ldr	r7, [r5, #12]
 800e29c:	e7b8      	b.n	800e210 <HAL_TIM_ConfigClockSource+0x460>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e29e:	f241 5197 	movw	r1, #5527	; 0x1597
 800e2a2:	482e      	ldr	r0, [pc, #184]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2a4:	f7f5 fdb8 	bl	8003e18 <assert_failed>
 800e2a8:	68ee      	ldr	r6, [r5, #12]
 800e2aa:	e713      	b.n	800e0d4 <HAL_TIM_ConfigClockSource+0x324>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e2ac:	f241 5174 	movw	r1, #5492	; 0x1574
 800e2b0:	482a      	ldr	r0, [pc, #168]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2b2:	f7f5 fdb1 	bl	8003e18 <assert_failed>
 800e2b6:	68ee      	ldr	r6, [r5, #12]
 800e2b8:	e632      	b.n	800df20 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e2ba:	f241 5187 	movw	r1, #5511	; 0x1587
 800e2be:	4827      	ldr	r0, [pc, #156]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2c0:	f7f5 fdaa 	bl	8003e18 <assert_failed>
 800e2c4:	68ef      	ldr	r7, [r5, #12]
 800e2c6:	e5d2      	b.n	800de6e <HAL_TIM_ConfigClockSource+0xbe>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800e2c8:	f241 515c 	movw	r1, #5468	; 0x155c
 800e2cc:	4823      	ldr	r0, [pc, #140]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2ce:	f7f5 fda3 	bl	8003e18 <assert_failed>
 800e2d2:	68ee      	ldr	r6, [r5, #12]
 800e2d4:	e6b1      	b.n	800e03a <HAL_TIM_ConfigClockSource+0x28a>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e2d6:	f241 5172 	movw	r1, #5490	; 0x1572
 800e2da:	4820      	ldr	r0, [pc, #128]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2dc:	f7f5 fd9c 	bl	8003e18 <assert_failed>
 800e2e0:	e610      	b.n	800df04 <HAL_TIM_ConfigClockSource+0x154>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800e2e2:	f241 515a 	movw	r1, #5466	; 0x155a
 800e2e6:	481d      	ldr	r0, [pc, #116]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2e8:	f7f5 fd96 	bl	8003e18 <assert_failed>
 800e2ec:	e697      	b.n	800e01e <HAL_TIM_ConfigClockSource+0x26e>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e2ee:	f241 515b 	movw	r1, #5467	; 0x155b
 800e2f2:	481a      	ldr	r0, [pc, #104]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e2f4:	f7f5 fd90 	bl	8003e18 <assert_failed>
 800e2f8:	e69b      	b.n	800e032 <HAL_TIM_ConfigClockSource+0x282>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e2fa:	f241 51a6 	movw	r1, #5542	; 0x15a6
 800e2fe:	4817      	ldr	r0, [pc, #92]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e300:	f7f5 fd8a 	bl	8003e18 <assert_failed>
 800e304:	e781      	b.n	800e20a <HAL_TIM_ConfigClockSource+0x45a>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e306:	f241 5196 	movw	r1, #5526	; 0x1596
 800e30a:	4814      	ldr	r0, [pc, #80]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e30c:	f7f5 fd84 	bl	8003e18 <assert_failed>
 800e310:	e6dc      	b.n	800e0cc <HAL_TIM_ConfigClockSource+0x31c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e312:	f241 5186 	movw	r1, #5510	; 0x1586
 800e316:	4811      	ldr	r0, [pc, #68]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e318:	f7f5 fd7e 	bl	8003e18 <assert_failed>
 800e31c:	e5a3      	b.n	800de66 <HAL_TIM_ConfigClockSource+0xb6>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800e31e:	f241 5173 	movw	r1, #5491	; 0x1573
 800e322:	480e      	ldr	r0, [pc, #56]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e324:	f7f5 fd78 	bl	8003e18 <assert_failed>
 800e328:	e5f6      	b.n	800df18 <HAL_TIM_ConfigClockSource+0x168>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800e32a:	f241 5157 	movw	r1, #5463	; 0x1557
 800e32e:	480b      	ldr	r0, [pc, #44]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e330:	f7f5 fd72 	bl	8003e18 <assert_failed>
 800e334:	e66e      	b.n	800e014 <HAL_TIM_ConfigClockSource+0x264>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e336:	4809      	ldr	r0, [pc, #36]	; (800e35c <HAL_TIM_ConfigClockSource+0x5ac>)
 800e338:	f241 5150 	movw	r1, #5456	; 0x1550
 800e33c:	f7f5 fd6c 	bl	8003e18 <assert_failed>
  HAL_StatusTypeDef status = HAL_OK;
 800e340:	2000      	movs	r0, #0
 800e342:	e602      	b.n	800df4a <HAL_TIM_ConfigClockSource+0x19a>
 800e344:	40010000 	.word	0x40010000
 800e348:	40000400 	.word	0x40000400
 800e34c:	40000800 	.word	0x40000800
 800e350:	40010400 	.word	0x40010400
 800e354:	40000c00 	.word	0x40000c00
 800e358:	40002000 	.word	0x40002000
 800e35c:	08029df8 	.word	0x08029df8

0800e360 <HAL_TIM_SlaveConfigSynchro>:
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800e360:	6802      	ldr	r2, [r0, #0]
 800e362:	f8df c100 	ldr.w	ip, [pc, #256]	; 800e464 <HAL_TIM_SlaveConfigSynchro+0x104>
{
 800e366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800e368:	4b37      	ldr	r3, [pc, #220]	; (800e448 <HAL_TIM_SlaveConfigSynchro+0xe8>)
{
 800e36a:	4604      	mov	r4, r0
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800e36c:	4f37      	ldr	r7, [pc, #220]	; (800e44c <HAL_TIM_SlaveConfigSynchro+0xec>)
{
 800e36e:	460d      	mov	r5, r1
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800e370:	429a      	cmp	r2, r3
 800e372:	bf18      	it	ne
 800e374:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e378:	4e35      	ldr	r6, [pc, #212]	; (800e450 <HAL_TIM_SlaveConfigSynchro+0xf0>)
 800e37a:	4836      	ldr	r0, [pc, #216]	; (800e454 <HAL_TIM_SlaveConfigSynchro+0xf4>)
 800e37c:	bf14      	ite	ne
 800e37e:	2301      	movne	r3, #1
 800e380:	2300      	moveq	r3, #0
 800e382:	4935      	ldr	r1, [pc, #212]	; (800e458 <HAL_TIM_SlaveConfigSynchro+0xf8>)
 800e384:	4562      	cmp	r2, ip
 800e386:	bf0c      	ite	eq
 800e388:	2300      	moveq	r3, #0
 800e38a:	f003 0301 	andne.w	r3, r3, #1
 800e38e:	42ba      	cmp	r2, r7
 800e390:	bf0c      	ite	eq
 800e392:	2300      	moveq	r3, #0
 800e394:	f003 0301 	andne.w	r3, r3, #1
 800e398:	42b2      	cmp	r2, r6
 800e39a:	bf0c      	ite	eq
 800e39c:	2300      	moveq	r3, #0
 800e39e:	f003 0301 	andne.w	r3, r3, #1
 800e3a2:	4282      	cmp	r2, r0
 800e3a4:	bf0c      	ite	eq
 800e3a6:	2300      	moveq	r3, #0
 800e3a8:	f003 0301 	andne.w	r3, r3, #1
 800e3ac:	428a      	cmp	r2, r1
 800e3ae:	bf0c      	ite	eq
 800e3b0:	2300      	moveq	r3, #0
 800e3b2:	f003 0301 	andne.w	r3, r3, #1
 800e3b6:	b113      	cbz	r3, 800e3be <HAL_TIM_SlaveConfigSynchro+0x5e>
 800e3b8:	4b28      	ldr	r3, [pc, #160]	; (800e45c <HAL_TIM_SlaveConfigSynchro+0xfc>)
 800e3ba:	429a      	cmp	r2, r3
 800e3bc:	d138      	bne.n	800e430 <HAL_TIM_SlaveConfigSynchro+0xd0>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800e3be:	682b      	ldr	r3, [r5, #0]
 800e3c0:	1f1a      	subs	r2, r3, #4
 800e3c2:	2a03      	cmp	r2, #3
 800e3c4:	d902      	bls.n	800e3cc <HAL_TIM_SlaveConfigSynchro+0x6c>
 800e3c6:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 800e3ca:	d12b      	bne.n	800e424 <HAL_TIM_SlaveConfigSynchro+0xc4>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800e3cc:	686b      	ldr	r3, [r5, #4]
 800e3ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800e3d2:	2b40      	cmp	r3, #64	; 0x40
 800e3d4:	d000      	beq.n	800e3d8 <HAL_TIM_SlaveConfigSynchro+0x78>
 800e3d6:	bb8b      	cbnz	r3, 800e43c <HAL_TIM_SlaveConfigSynchro+0xdc>
  __HAL_LOCK(htim);
 800e3d8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800e3dc:	2b01      	cmp	r3, #1
 800e3de:	d01f      	beq.n	800e420 <HAL_TIM_SlaveConfigSynchro+0xc0>
 800e3e0:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800e3e2:	2302      	movs	r3, #2
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800e3e4:	4629      	mov	r1, r5
 800e3e6:	4620      	mov	r0, r4
  __HAL_LOCK(htim);
 800e3e8:	f884 603c 	strb.w	r6, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800e3ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800e3f0:	f7ff f938 	bl	800d664 <TIM_SlaveTimer_SetConfig>
 800e3f4:	b968      	cbnz	r0, 800e412 <HAL_TIM_SlaveConfigSynchro+0xb2>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800e3f6:	6823      	ldr	r3, [r4, #0]
 800e3f8:	68da      	ldr	r2, [r3, #12]
 800e3fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e3fe:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800e400:	68da      	ldr	r2, [r3, #12]
 800e402:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e406:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 800e408:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800e40c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800e410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UNLOCK(htim);
 800e412:	2300      	movs	r3, #0
    return HAL_ERROR;
 800e414:	4630      	mov	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 800e416:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800e41a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e41e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 800e420:	2002      	movs	r0, #2
}
 800e422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 800e424:	f241 51f7 	movw	r1, #5623	; 0x15f7
 800e428:	480d      	ldr	r0, [pc, #52]	; (800e460 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800e42a:	f7f5 fcf5 	bl	8003e18 <assert_failed>
 800e42e:	e7cd      	b.n	800e3cc <HAL_TIM_SlaveConfigSynchro+0x6c>
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 800e430:	f241 51f6 	movw	r1, #5622	; 0x15f6
 800e434:	480a      	ldr	r0, [pc, #40]	; (800e460 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800e436:	f7f5 fcef 	bl	8003e18 <assert_failed>
 800e43a:	e7c0      	b.n	800e3be <HAL_TIM_SlaveConfigSynchro+0x5e>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 800e43c:	f241 51f8 	movw	r1, #5624	; 0x15f8
 800e440:	4807      	ldr	r0, [pc, #28]	; (800e460 <HAL_TIM_SlaveConfigSynchro+0x100>)
 800e442:	f7f5 fce9 	bl	8003e18 <assert_failed>
 800e446:	e7c7      	b.n	800e3d8 <HAL_TIM_SlaveConfigSynchro+0x78>
 800e448:	40010000 	.word	0x40010000
 800e44c:	40000800 	.word	0x40000800
 800e450:	40000c00 	.word	0x40000c00
 800e454:	40010400 	.word	0x40010400
 800e458:	40014000 	.word	0x40014000
 800e45c:	40001800 	.word	0x40001800
 800e460:	08029df8 	.word	0x08029df8
 800e464:	40000400 	.word	0x40000400

0800e468 <HAL_TIM_OC_DelayElapsedCallback>:
 800e468:	4770      	bx	lr
 800e46a:	bf00      	nop

0800e46c <TIM_DMACaptureCplt>:
{
 800e46c:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e46e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e470:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e472:	4283      	cmp	r3, r0
 800e474:	d01e      	beq.n	800e4b4 <TIM_DMACaptureCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e476:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e478:	4283      	cmp	r3, r0
 800e47a:	d00b      	beq.n	800e494 <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e47c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e47e:	4283      	cmp	r3, r0
 800e480:	d027      	beq.n	800e4d2 <TIM_DMACaptureCplt+0x66>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e482:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e484:	4283      	cmp	r3, r0
 800e486:	d02f      	beq.n	800e4e8 <TIM_DMACaptureCplt+0x7c>
  HAL_TIM_IC_CaptureCallback(htim);
 800e488:	4620      	mov	r0, r4
 800e48a:	f7f4 fbb3 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e48e:	2300      	movs	r3, #0
 800e490:	7723      	strb	r3, [r4, #28]
}
 800e492:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e494:	2202      	movs	r2, #2
 800e496:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800e498:	69db      	ldr	r3, [r3, #28]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1f4      	bne.n	800e488 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e49e:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureCallback(htim);
 800e4a0:	4620      	mov	r0, r4
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e4a2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e4a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  HAL_TIM_IC_CaptureCallback(htim);
 800e4aa:	f7f4 fba3 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	7723      	strb	r3, [r4, #28]
}
 800e4b2:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e4b4:	2201      	movs	r2, #1
 800e4b6:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800e4b8:	69db      	ldr	r3, [r3, #28]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d1e4      	bne.n	800e488 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e4be:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  HAL_TIM_IC_CaptureCallback(htim);
 800e4c2:	4620      	mov	r0, r4
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e4c4:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
  HAL_TIM_IC_CaptureCallback(htim);
 800e4c8:	f7f4 fb94 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	7723      	strb	r3, [r4, #28]
}
 800e4d0:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e4d2:	2204      	movs	r2, #4
 800e4d4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800e4d6:	69db      	ldr	r3, [r3, #28]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d1d5      	bne.n	800e488 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e4dc:	2301      	movs	r3, #1
 800e4de:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e4e2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800e4e6:	e7cf      	b.n	800e488 <TIM_DMACaptureCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e4e8:	2208      	movs	r2, #8
 800e4ea:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800e4ec:	69db      	ldr	r3, [r3, #28]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d1ca      	bne.n	800e488 <TIM_DMACaptureCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e4f8:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
 800e4fc:	e7c4      	b.n	800e488 <TIM_DMACaptureCplt+0x1c>
 800e4fe:	bf00      	nop

0800e500 <HAL_TIM_IC_CaptureHalfCpltCallback>:
 800e500:	4770      	bx	lr
 800e502:	bf00      	nop

0800e504 <TIM_DMACaptureHalfCplt>:
{
 800e504:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e506:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e508:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e50a:	4283      	cmp	r3, r0
 800e50c:	d016      	beq.n	800e53c <TIM_DMACaptureHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e50e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e510:	4283      	cmp	r3, r0
 800e512:	d00b      	beq.n	800e52c <TIM_DMACaptureHalfCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e514:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e516:	4283      	cmp	r3, r0
 800e518:	d018      	beq.n	800e54c <TIM_DMACaptureHalfCplt+0x48>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e51a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e51c:	4283      	cmp	r3, r0
 800e51e:	d01d      	beq.n	800e55c <TIM_DMACaptureHalfCplt+0x58>
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e520:	4620      	mov	r0, r4
 800e522:	f7ff ffed 	bl	800e500 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e526:	2300      	movs	r3, #0
 800e528:	7723      	strb	r3, [r4, #28]
}
 800e52a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e52c:	2302      	movs	r3, #2
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e52e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e530:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e532:	f7ff ffe5 	bl	800e500 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e536:	2300      	movs	r3, #0
 800e538:	7723      	strb	r3, [r4, #28]
}
 800e53a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e53c:	2301      	movs	r3, #1
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e53e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e540:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e542:	f7ff ffdd 	bl	800e500 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e546:	2300      	movs	r3, #0
 800e548:	7723      	strb	r3, [r4, #28]
}
 800e54a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e54c:	2304      	movs	r3, #4
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e54e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e550:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e552:	f7ff ffd5 	bl	800e500 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e556:	2300      	movs	r3, #0
 800e558:	7723      	strb	r3, [r4, #28]
}
 800e55a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e55c:	2308      	movs	r3, #8
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e55e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e560:	7723      	strb	r3, [r4, #28]
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800e562:	f7ff ffcd 	bl	800e500 <HAL_TIM_IC_CaptureHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e566:	2300      	movs	r3, #0
 800e568:	7723      	strb	r3, [r4, #28]
}
 800e56a:	bd10      	pop	{r4, pc}

0800e56c <HAL_TIM_PWM_PulseFinishedCallback>:
 800e56c:	4770      	bx	lr
 800e56e:	bf00      	nop

0800e570 <HAL_TIM_TriggerCallback>:
 800e570:	4770      	bx	lr
 800e572:	bf00      	nop

0800e574 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e574:	6803      	ldr	r3, [r0, #0]
 800e576:	691a      	ldr	r2, [r3, #16]
 800e578:	0791      	lsls	r1, r2, #30
{
 800e57a:	b510      	push	{r4, lr}
 800e57c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e57e:	d502      	bpl.n	800e586 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e580:	68da      	ldr	r2, [r3, #12]
 800e582:	0792      	lsls	r2, r2, #30
 800e584:	d468      	bmi.n	800e658 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e586:	691a      	ldr	r2, [r3, #16]
 800e588:	0752      	lsls	r2, r2, #29
 800e58a:	d502      	bpl.n	800e592 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e58c:	68da      	ldr	r2, [r3, #12]
 800e58e:	0750      	lsls	r0, r2, #29
 800e590:	d44f      	bmi.n	800e632 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e592:	691a      	ldr	r2, [r3, #16]
 800e594:	0711      	lsls	r1, r2, #28
 800e596:	d502      	bpl.n	800e59e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e598:	68da      	ldr	r2, [r3, #12]
 800e59a:	0712      	lsls	r2, r2, #28
 800e59c:	d437      	bmi.n	800e60e <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e59e:	691a      	ldr	r2, [r3, #16]
 800e5a0:	06d0      	lsls	r0, r2, #27
 800e5a2:	d502      	bpl.n	800e5aa <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e5a4:	68da      	ldr	r2, [r3, #12]
 800e5a6:	06d1      	lsls	r1, r2, #27
 800e5a8:	d41e      	bmi.n	800e5e8 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e5aa:	691a      	ldr	r2, [r3, #16]
 800e5ac:	07d2      	lsls	r2, r2, #31
 800e5ae:	d502      	bpl.n	800e5b6 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e5b0:	68da      	ldr	r2, [r3, #12]
 800e5b2:	07d0      	lsls	r0, r2, #31
 800e5b4:	d469      	bmi.n	800e68a <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e5b6:	691a      	ldr	r2, [r3, #16]
 800e5b8:	0611      	lsls	r1, r2, #24
 800e5ba:	d502      	bpl.n	800e5c2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e5bc:	68da      	ldr	r2, [r3, #12]
 800e5be:	0612      	lsls	r2, r2, #24
 800e5c0:	d46b      	bmi.n	800e69a <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e5c2:	691a      	ldr	r2, [r3, #16]
 800e5c4:	05d0      	lsls	r0, r2, #23
 800e5c6:	d502      	bpl.n	800e5ce <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e5c8:	68da      	ldr	r2, [r3, #12]
 800e5ca:	0611      	lsls	r1, r2, #24
 800e5cc:	d46d      	bmi.n	800e6aa <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e5ce:	691a      	ldr	r2, [r3, #16]
 800e5d0:	0652      	lsls	r2, r2, #25
 800e5d2:	d502      	bpl.n	800e5da <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e5d4:	68da      	ldr	r2, [r3, #12]
 800e5d6:	0650      	lsls	r0, r2, #25
 800e5d8:	d46f      	bmi.n	800e6ba <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e5da:	691a      	ldr	r2, [r3, #16]
 800e5dc:	0691      	lsls	r1, r2, #26
 800e5de:	d502      	bpl.n	800e5e6 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e5e0:	68da      	ldr	r2, [r3, #12]
 800e5e2:	0692      	lsls	r2, r2, #26
 800e5e4:	d449      	bmi.n	800e67a <HAL_TIM_IRQHandler+0x106>
}
 800e5e6:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e5e8:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e5ec:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800e5ee:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e5f0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e5f2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e5f4:	69db      	ldr	r3, [r3, #28]
 800e5f6:	f413 7f40 	tst.w	r3, #768	; 0x300
 800e5fa:	d16f      	bne.n	800e6dc <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e5fc:	f7ff ff34 	bl	800e468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e600:	4620      	mov	r0, r4
 800e602:	f7ff ffb3 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e606:	2200      	movs	r2, #0
 800e608:	6823      	ldr	r3, [r4, #0]
 800e60a:	7722      	strb	r2, [r4, #28]
 800e60c:	e7cd      	b.n	800e5aa <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e60e:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e612:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800e614:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e616:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e618:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e61a:	69db      	ldr	r3, [r3, #28]
 800e61c:	079b      	lsls	r3, r3, #30
 800e61e:	d15a      	bne.n	800e6d6 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e620:	f7ff ff22 	bl	800e468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e624:	4620      	mov	r0, r4
 800e626:	f7ff ffa1 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e62a:	2200      	movs	r2, #0
 800e62c:	6823      	ldr	r3, [r4, #0]
 800e62e:	7722      	strb	r2, [r4, #28]
 800e630:	e7b5      	b.n	800e59e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e632:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e636:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800e638:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e63a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e63c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e63e:	699b      	ldr	r3, [r3, #24]
 800e640:	f413 7f40 	tst.w	r3, #768	; 0x300
 800e644:	d144      	bne.n	800e6d0 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e646:	f7ff ff0f 	bl	800e468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e64a:	4620      	mov	r0, r4
 800e64c:	f7ff ff8e 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e650:	2200      	movs	r2, #0
 800e652:	6823      	ldr	r3, [r4, #0]
 800e654:	7722      	strb	r2, [r4, #28]
 800e656:	e79c      	b.n	800e592 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e658:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e65c:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e65e:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e660:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e662:	699b      	ldr	r3, [r3, #24]
 800e664:	0799      	lsls	r1, r3, #30
 800e666:	d130      	bne.n	800e6ca <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e668:	f7ff fefe 	bl	800e468 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e66c:	4620      	mov	r0, r4
 800e66e:	f7ff ff7d 	bl	800e56c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e672:	2200      	movs	r2, #0
 800e674:	6823      	ldr	r3, [r4, #0]
 800e676:	7722      	strb	r2, [r4, #28]
 800e678:	e785      	b.n	800e586 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e67a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800e67e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e680:	611a      	str	r2, [r3, #16]
}
 800e682:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800e686:	f001 be4b 	b.w	8010320 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e68a:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800e68e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e690:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800e692:	f7f4 fb13 	bl	8002cbc <HAL_TIM_PeriodElapsedCallback>
 800e696:	6823      	ldr	r3, [r4, #0]
 800e698:	e78d      	b.n	800e5b6 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e69a:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800e69e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e6a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800e6a2:	f001 fe3f 	bl	8010324 <HAL_TIMEx_BreakCallback>
 800e6a6:	6823      	ldr	r3, [r4, #0]
 800e6a8:	e78b      	b.n	800e5c2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e6aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800e6ae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e6b0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800e6b2:	f001 fe39 	bl	8010328 <HAL_TIMEx_Break2Callback>
 800e6b6:	6823      	ldr	r3, [r4, #0]
 800e6b8:	e789      	b.n	800e5ce <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e6ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800e6be:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e6c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800e6c2:	f7ff ff55 	bl	800e570 <HAL_TIM_TriggerCallback>
 800e6c6:	6823      	ldr	r3, [r4, #0]
 800e6c8:	e787      	b.n	800e5da <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800e6ca:	f7f4 fa93 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
 800e6ce:	e7d0      	b.n	800e672 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800e6d0:	f7f4 fa90 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
 800e6d4:	e7bc      	b.n	800e650 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800e6d6:	f7f4 fa8d 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
 800e6da:	e7a6      	b.n	800e62a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800e6dc:	f7f4 fa8a 	bl	8002bf4 <HAL_TIM_IC_CaptureCallback>
 800e6e0:	e791      	b.n	800e606 <HAL_TIM_IRQHandler+0x92>
 800e6e2:	bf00      	nop

0800e6e4 <HAL_TIM_ErrorCallback>:
 800e6e4:	4770      	bx	lr
 800e6e6:	bf00      	nop

0800e6e8 <TIM_DMAError>:
{
 800e6e8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e6ea:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800e6ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e6ee:	4283      	cmp	r3, r0
 800e6f0:	d01c      	beq.n	800e72c <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800e6f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e6f4:	4283      	cmp	r3, r0
 800e6f6:	d00e      	beq.n	800e716 <TIM_DMAError+0x2e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800e6f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e6fa:	4283      	cmp	r3, r0
 800e6fc:	d020      	beq.n	800e740 <TIM_DMAError+0x58>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800e6fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e700:	4283      	cmp	r3, r0
 800e702:	d028      	beq.n	800e756 <TIM_DMAError+0x6e>
    htim->State = HAL_TIM_STATE_READY;
 800e704:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 800e706:	4620      	mov	r0, r4
    htim->State = HAL_TIM_STATE_READY;
 800e708:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_TIM_ErrorCallback(htim);
 800e70c:	f7ff ffea 	bl	800e6e4 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e710:	2300      	movs	r3, #0
 800e712:	7723      	strb	r3, [r4, #28]
}
 800e714:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e716:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e718:	2202      	movs	r2, #2
  HAL_TIM_ErrorCallback(htim);
 800e71a:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800e71c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e720:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 800e722:	f7ff ffdf 	bl	800e6e4 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e726:	2300      	movs	r3, #0
 800e728:	7723      	strb	r3, [r4, #28]
}
 800e72a:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e72c:	2301      	movs	r3, #1
  HAL_TIM_ErrorCallback(htim);
 800e72e:	4620      	mov	r0, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e730:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800e732:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 800e736:	f7ff ffd5 	bl	800e6e4 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e73a:	2300      	movs	r3, #0
 800e73c:	7723      	strb	r3, [r4, #28]
}
 800e73e:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e740:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e742:	2204      	movs	r2, #4
  HAL_TIM_ErrorCallback(htim);
 800e744:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800e746:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e74a:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 800e74c:	f7ff ffca 	bl	800e6e4 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e750:	2300      	movs	r3, #0
 800e752:	7723      	strb	r3, [r4, #28]
}
 800e754:	bd10      	pop	{r4, pc}
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e756:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e758:	2208      	movs	r2, #8
  HAL_TIM_ErrorCallback(htim);
 800e75a:	4620      	mov	r0, r4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800e75c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e760:	7722      	strb	r2, [r4, #28]
  HAL_TIM_ErrorCallback(htim);
 800e762:	f7ff ffbf 	bl	800e6e4 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e766:	2300      	movs	r3, #0
 800e768:	7723      	strb	r3, [r4, #28]
}
 800e76a:	bd10      	pop	{r4, pc}

0800e76c <TIM_Base_SetConfig>:
{
 800e76c:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e76e:	4c38      	ldr	r4, [pc, #224]	; (800e850 <TIM_Base_SetConfig+0xe4>)
 800e770:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = TIMx->CR1;
 800e774:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e776:	eba0 0404 	sub.w	r4, r0, r4
 800e77a:	fab4 f484 	clz	r4, r4
 800e77e:	ea4f 1454 	mov.w	r4, r4, lsr #5
 800e782:	d006      	beq.n	800e792 <TIM_Base_SetConfig+0x26>
 800e784:	b92c      	cbnz	r4, 800e792 <TIM_Base_SetConfig+0x26>
 800e786:	4d33      	ldr	r5, [pc, #204]	; (800e854 <TIM_Base_SetConfig+0xe8>)
 800e788:	4a33      	ldr	r2, [pc, #204]	; (800e858 <TIM_Base_SetConfig+0xec>)
 800e78a:	4290      	cmp	r0, r2
 800e78c:	bf18      	it	ne
 800e78e:	42a8      	cmpne	r0, r5
 800e790:	d121      	bne.n	800e7d6 <TIM_Base_SetConfig+0x6a>
 800e792:	4a32      	ldr	r2, [pc, #200]	; (800e85c <TIM_Base_SetConfig+0xf0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e794:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800e798:	684d      	ldr	r5, [r1, #4]
 800e79a:	1a82      	subs	r2, r0, r2
 800e79c:	432b      	orrs	r3, r5
 800e79e:	fab2 f282 	clz	r2, r2
 800e7a2:	0952      	lsrs	r2, r2, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e7a4:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800e7a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e7aa:	694d      	ldr	r5, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e7ac:	4333      	orrs	r3, r6
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e7ae:	688f      	ldr	r7, [r1, #8]
  TIMx->PSC = Structure->Prescaler;
 800e7b0:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e7b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e7b6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800e7b8:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e7ba:	62c7      	str	r7, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800e7bc:	6286      	str	r6, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e7be:	b924      	cbnz	r4, 800e7ca <TIM_Base_SetConfig+0x5e>
 800e7c0:	b91a      	cbnz	r2, 800e7ca <TIM_Base_SetConfig+0x5e>
  TIMx->EGR = TIM_EGR_UG;
 800e7c2:	2301      	movs	r3, #1
}
 800e7c4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800e7c6:	6143      	str	r3, [r0, #20]
}
 800e7c8:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800e7ca:	690b      	ldr	r3, [r1, #16]
 800e7cc:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800e7ce:	2301      	movs	r3, #1
}
 800e7d0:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->EGR = TIM_EGR_UG;
 800e7d2:	6143      	str	r3, [r0, #20]
}
 800e7d4:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e7d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800e7da:	4290      	cmp	r0, r2
 800e7dc:	d024      	beq.n	800e828 <TIM_Base_SetConfig+0xbc>
 800e7de:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800e7e2:	4290      	cmp	r0, r2
 800e7e4:	d020      	beq.n	800e828 <TIM_Base_SetConfig+0xbc>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e7e6:	4a1e      	ldr	r2, [pc, #120]	; (800e860 <TIM_Base_SetConfig+0xf4>)
 800e7e8:	4d1e      	ldr	r5, [pc, #120]	; (800e864 <TIM_Base_SetConfig+0xf8>)
 800e7ea:	4290      	cmp	r0, r2
 800e7ec:	bf18      	it	ne
 800e7ee:	42a8      	cmpne	r0, r5
 800e7f0:	bf0c      	ite	eq
 800e7f2:	2201      	moveq	r2, #1
 800e7f4:	2200      	movne	r2, #0
 800e7f6:	d028      	beq.n	800e84a <TIM_Base_SetConfig+0xde>
 800e7f8:	4e1b      	ldr	r6, [pc, #108]	; (800e868 <TIM_Base_SetConfig+0xfc>)
 800e7fa:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 800e7fe:	42a8      	cmp	r0, r5
 800e800:	bf18      	it	ne
 800e802:	42b0      	cmpne	r0, r6
 800e804:	d0ce      	beq.n	800e7a4 <TIM_Base_SetConfig+0x38>
 800e806:	4a19      	ldr	r2, [pc, #100]	; (800e86c <TIM_Base_SetConfig+0x100>)
 800e808:	4290      	cmp	r0, r2
 800e80a:	d01e      	beq.n	800e84a <TIM_Base_SetConfig+0xde>
 800e80c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800e810:	4290      	cmp	r0, r2
 800e812:	d01a      	beq.n	800e84a <TIM_Base_SetConfig+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e814:	694a      	ldr	r2, [r1, #20]
 800e816:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e81a:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e81c:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 800e81e:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 800e820:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e822:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800e824:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e826:	e7cc      	b.n	800e7c2 <TIM_Base_SetConfig+0x56>
 800e828:	4a0c      	ldr	r2, [pc, #48]	; (800e85c <TIM_Base_SetConfig+0xf0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e82a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e82e:	4d10      	ldr	r5, [pc, #64]	; (800e870 <TIM_Base_SetConfig+0x104>)
 800e830:	1a82      	subs	r2, r0, r2
    tmpcr1 |= Structure->CounterMode;
 800e832:	684e      	ldr	r6, [r1, #4]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e834:	42a8      	cmp	r0, r5
 800e836:	fab2 f282 	clz	r2, r2
    tmpcr1 |= Structure->CounterMode;
 800e83a:	ea43 0306 	orr.w	r3, r3, r6
 800e83e:	ea4f 1252 	mov.w	r2, r2, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e842:	d0af      	beq.n	800e7a4 <TIM_Base_SetConfig+0x38>
 800e844:	2a00      	cmp	r2, #0
 800e846:	d1ad      	bne.n	800e7a4 <TIM_Base_SetConfig+0x38>
 800e848:	e7cd      	b.n	800e7e6 <TIM_Base_SetConfig+0x7a>
 800e84a:	2200      	movs	r2, #0
 800e84c:	e7aa      	b.n	800e7a4 <TIM_Base_SetConfig+0x38>
 800e84e:	bf00      	nop
 800e850:	40010000 	.word	0x40010000
 800e854:	40000400 	.word	0x40000400
 800e858:	40000800 	.word	0x40000800
 800e85c:	40010400 	.word	0x40010400
 800e860:	40014400 	.word	0x40014400
 800e864:	40014000 	.word	0x40014000
 800e868:	40014800 	.word	0x40014800
 800e86c:	40001c00 	.word	0x40001c00
 800e870:	40000c00 	.word	0x40000c00

0800e874 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800e874:	2800      	cmp	r0, #0
 800e876:	f000 80b7 	beq.w	800e9e8 <HAL_TIM_Base_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e87a:	6802      	ldr	r2, [r0, #0]
 800e87c:	495e      	ldr	r1, [pc, #376]	; (800e9f8 <HAL_TIM_Base_Init+0x184>)
{
 800e87e:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e880:	4b5e      	ldr	r3, [pc, #376]	; (800e9fc <HAL_TIM_Base_Init+0x188>)
 800e882:	4604      	mov	r4, r0
 800e884:	485e      	ldr	r0, [pc, #376]	; (800ea00 <HAL_TIM_Base_Init+0x18c>)
 800e886:	429a      	cmp	r2, r3
 800e888:	bf18      	it	ne
 800e88a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800e88e:	4d5d      	ldr	r5, [pc, #372]	; (800ea04 <HAL_TIM_Base_Init+0x190>)
 800e890:	bf14      	ite	ne
 800e892:	2301      	movne	r3, #1
 800e894:	2300      	moveq	r3, #0
 800e896:	4282      	cmp	r2, r0
 800e898:	bf0c      	ite	eq
 800e89a:	2300      	moveq	r3, #0
 800e89c:	f003 0301 	andne.w	r3, r3, #1
 800e8a0:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800e8a4:	428a      	cmp	r2, r1
 800e8a6:	bf0c      	ite	eq
 800e8a8:	2300      	moveq	r3, #0
 800e8aa:	f003 0301 	andne.w	r3, r3, #1
 800e8ae:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800e8b2:	42aa      	cmp	r2, r5
 800e8b4:	bf0c      	ite	eq
 800e8b6:	2300      	moveq	r3, #0
 800e8b8:	f003 0301 	andne.w	r3, r3, #1
 800e8bc:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800e8c0:	4282      	cmp	r2, r0
 800e8c2:	bf0c      	ite	eq
 800e8c4:	2300      	moveq	r3, #0
 800e8c6:	f003 0301 	andne.w	r3, r3, #1
 800e8ca:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800e8ce:	428a      	cmp	r2, r1
 800e8d0:	bf0c      	ite	eq
 800e8d2:	2300      	moveq	r3, #0
 800e8d4:	f003 0301 	andne.w	r3, r3, #1
 800e8d8:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800e8dc:	42aa      	cmp	r2, r5
 800e8de:	bf0c      	ite	eq
 800e8e0:	2300      	moveq	r3, #0
 800e8e2:	f003 0301 	andne.w	r3, r3, #1
 800e8e6:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800e8ea:	4282      	cmp	r2, r0
 800e8ec:	bf0c      	ite	eq
 800e8ee:	2300      	moveq	r3, #0
 800e8f0:	f003 0301 	andne.w	r3, r3, #1
 800e8f4:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800e8f8:	428a      	cmp	r2, r1
 800e8fa:	bf0c      	ite	eq
 800e8fc:	2300      	moveq	r3, #0
 800e8fe:	f003 0301 	andne.w	r3, r3, #1
 800e902:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800e906:	42aa      	cmp	r2, r5
 800e908:	bf0c      	ite	eq
 800e90a:	2300      	moveq	r3, #0
 800e90c:	f003 0301 	andne.w	r3, r3, #1
 800e910:	4282      	cmp	r2, r0
 800e912:	bf0c      	ite	eq
 800e914:	2300      	moveq	r3, #0
 800e916:	f003 0301 	andne.w	r3, r3, #1
 800e91a:	428a      	cmp	r2, r1
 800e91c:	bf0c      	ite	eq
 800e91e:	2300      	moveq	r3, #0
 800e920:	f003 0301 	andne.w	r3, r3, #1
 800e924:	b113      	cbz	r3, 800e92c <HAL_TIM_Base_Init+0xb8>
 800e926:	4b38      	ldr	r3, [pc, #224]	; (800ea08 <HAL_TIM_Base_Init+0x194>)
 800e928:	429a      	cmp	r2, r3
 800e92a:	d15f      	bne.n	800e9ec <HAL_TIM_Base_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e92c:	68a3      	ldr	r3, [r4, #8]
 800e92e:	f023 0210 	bic.w	r2, r3, #16
 800e932:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800e936:	2920      	cmp	r1, #32
 800e938:	bf18      	it	ne
 800e93a:	2a00      	cmpne	r2, #0
 800e93c:	d001      	beq.n	800e942 <HAL_TIM_Base_Init+0xce>
 800e93e:	2b40      	cmp	r3, #64	; 0x40
 800e940:	d14c      	bne.n	800e9dc <HAL_TIM_Base_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e942:	6923      	ldr	r3, [r4, #16]
 800e944:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800e948:	d002      	beq.n	800e950 <HAL_TIM_Base_Init+0xdc>
 800e94a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e94e:	d12b      	bne.n	800e9a8 <HAL_TIM_Base_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e950:	69a3      	ldr	r3, [r4, #24]
 800e952:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e956:	d130      	bne.n	800e9ba <HAL_TIM_Base_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e958:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e95c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e960:	b3b3      	cbz	r3, 800e9d0 <HAL_TIM_Base_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800e962:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e964:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800e966:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e96a:	f851 0b04 	ldr.w	r0, [r1], #4
 800e96e:	f7ff fefd 	bl	800e76c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e972:	2301      	movs	r3, #1
  return HAL_OK;
 800e974:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e976:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e97a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800e97e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800e982:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800e986:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800e98a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e98e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e992:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800e996:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e99a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800e99e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800e9a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800e9a6:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800e9a8:	f44f 718c 	mov.w	r1, #280	; 0x118
 800e9ac:	4817      	ldr	r0, [pc, #92]	; (800ea0c <HAL_TIM_Base_Init+0x198>)
 800e9ae:	f7f5 fa33 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800e9b2:	69a3      	ldr	r3, [r4, #24]
 800e9b4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800e9b8:	d0ce      	beq.n	800e958 <HAL_TIM_Base_Init+0xe4>
 800e9ba:	f240 1119 	movw	r1, #281	; 0x119
 800e9be:	4813      	ldr	r0, [pc, #76]	; (800ea0c <HAL_TIM_Base_Init+0x198>)
 800e9c0:	f7f5 fa2a 	bl	8003e18 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800e9c4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800e9c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d1c8      	bne.n	800e962 <HAL_TIM_Base_Init+0xee>
    HAL_TIM_Base_MspInit(htim);
 800e9d0:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800e9d2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800e9d6:	f7f6 fe3b 	bl	8005650 <HAL_TIM_Base_MspInit>
 800e9da:	e7c2      	b.n	800e962 <HAL_TIM_Base_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800e9dc:	f240 1117 	movw	r1, #279	; 0x117
 800e9e0:	480a      	ldr	r0, [pc, #40]	; (800ea0c <HAL_TIM_Base_Init+0x198>)
 800e9e2:	f7f5 fa19 	bl	8003e18 <assert_failed>
 800e9e6:	e7ac      	b.n	800e942 <HAL_TIM_Base_Init+0xce>
    return HAL_ERROR;
 800e9e8:	2001      	movs	r0, #1
}
 800e9ea:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800e9ec:	f44f 718b 	mov.w	r1, #278	; 0x116
 800e9f0:	4806      	ldr	r0, [pc, #24]	; (800ea0c <HAL_TIM_Base_Init+0x198>)
 800e9f2:	f7f5 fa11 	bl	8003e18 <assert_failed>
 800e9f6:	e799      	b.n	800e92c <HAL_TIM_Base_Init+0xb8>
 800e9f8:	40000800 	.word	0x40000800
 800e9fc:	40010000 	.word	0x40010000
 800ea00:	40000400 	.word	0x40000400
 800ea04:	40000c00 	.word	0x40000c00
 800ea08:	40002000 	.word	0x40002000
 800ea0c:	08029df8 	.word	0x08029df8

0800ea10 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800ea10:	2800      	cmp	r0, #0
 800ea12:	f000 80b7 	beq.w	800eb84 <HAL_TIM_OC_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ea16:	6802      	ldr	r2, [r0, #0]
 800ea18:	495e      	ldr	r1, [pc, #376]	; (800eb94 <HAL_TIM_OC_Init+0x184>)
{
 800ea1a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ea1c:	4b5e      	ldr	r3, [pc, #376]	; (800eb98 <HAL_TIM_OC_Init+0x188>)
 800ea1e:	4604      	mov	r4, r0
 800ea20:	485e      	ldr	r0, [pc, #376]	; (800eb9c <HAL_TIM_OC_Init+0x18c>)
 800ea22:	429a      	cmp	r2, r3
 800ea24:	bf18      	it	ne
 800ea26:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ea2a:	4d5d      	ldr	r5, [pc, #372]	; (800eba0 <HAL_TIM_OC_Init+0x190>)
 800ea2c:	bf14      	ite	ne
 800ea2e:	2301      	movne	r3, #1
 800ea30:	2300      	moveq	r3, #0
 800ea32:	4282      	cmp	r2, r0
 800ea34:	bf0c      	ite	eq
 800ea36:	2300      	moveq	r3, #0
 800ea38:	f003 0301 	andne.w	r3, r3, #1
 800ea3c:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800ea40:	428a      	cmp	r2, r1
 800ea42:	bf0c      	ite	eq
 800ea44:	2300      	moveq	r3, #0
 800ea46:	f003 0301 	andne.w	r3, r3, #1
 800ea4a:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800ea4e:	42aa      	cmp	r2, r5
 800ea50:	bf0c      	ite	eq
 800ea52:	2300      	moveq	r3, #0
 800ea54:	f003 0301 	andne.w	r3, r3, #1
 800ea58:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ea5c:	4282      	cmp	r2, r0
 800ea5e:	bf0c      	ite	eq
 800ea60:	2300      	moveq	r3, #0
 800ea62:	f003 0301 	andne.w	r3, r3, #1
 800ea66:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800ea6a:	428a      	cmp	r2, r1
 800ea6c:	bf0c      	ite	eq
 800ea6e:	2300      	moveq	r3, #0
 800ea70:	f003 0301 	andne.w	r3, r3, #1
 800ea74:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800ea78:	42aa      	cmp	r2, r5
 800ea7a:	bf0c      	ite	eq
 800ea7c:	2300      	moveq	r3, #0
 800ea7e:	f003 0301 	andne.w	r3, r3, #1
 800ea82:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800ea86:	4282      	cmp	r2, r0
 800ea88:	bf0c      	ite	eq
 800ea8a:	2300      	moveq	r3, #0
 800ea8c:	f003 0301 	andne.w	r3, r3, #1
 800ea90:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800ea94:	428a      	cmp	r2, r1
 800ea96:	bf0c      	ite	eq
 800ea98:	2300      	moveq	r3, #0
 800ea9a:	f003 0301 	andne.w	r3, r3, #1
 800ea9e:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800eaa2:	42aa      	cmp	r2, r5
 800eaa4:	bf0c      	ite	eq
 800eaa6:	2300      	moveq	r3, #0
 800eaa8:	f003 0301 	andne.w	r3, r3, #1
 800eaac:	4282      	cmp	r2, r0
 800eaae:	bf0c      	ite	eq
 800eab0:	2300      	moveq	r3, #0
 800eab2:	f003 0301 	andne.w	r3, r3, #1
 800eab6:	428a      	cmp	r2, r1
 800eab8:	bf0c      	ite	eq
 800eaba:	2300      	moveq	r3, #0
 800eabc:	f003 0301 	andne.w	r3, r3, #1
 800eac0:	b113      	cbz	r3, 800eac8 <HAL_TIM_OC_Init+0xb8>
 800eac2:	4b38      	ldr	r3, [pc, #224]	; (800eba4 <HAL_TIM_OC_Init+0x194>)
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d15f      	bne.n	800eb88 <HAL_TIM_OC_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800eac8:	68a3      	ldr	r3, [r4, #8]
 800eaca:	f023 0210 	bic.w	r2, r3, #16
 800eace:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800ead2:	2920      	cmp	r1, #32
 800ead4:	bf18      	it	ne
 800ead6:	2a00      	cmpne	r2, #0
 800ead8:	d001      	beq.n	800eade <HAL_TIM_OC_Init+0xce>
 800eada:	2b40      	cmp	r3, #64	; 0x40
 800eadc:	d14c      	bne.n	800eb78 <HAL_TIM_OC_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800eade:	6923      	ldr	r3, [r4, #16]
 800eae0:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800eae4:	d002      	beq.n	800eaec <HAL_TIM_OC_Init+0xdc>
 800eae6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800eaea:	d12b      	bne.n	800eb44 <HAL_TIM_OC_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800eaec:	69a3      	ldr	r3, [r4, #24]
 800eaee:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800eaf2:	d130      	bne.n	800eb56 <HAL_TIM_OC_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800eaf4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800eaf8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800eafc:	b3b3      	cbz	r3, 800eb6c <HAL_TIM_OC_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800eafe:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800eb00:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800eb02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800eb06:	f851 0b04 	ldr.w	r0, [r1], #4
 800eb0a:	f7ff fe2f 	bl	800e76c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eb0e:	2301      	movs	r3, #1
  return HAL_OK;
 800eb10:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eb12:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800eb1a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800eb1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800eb22:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800eb26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eb2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb2e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800eb32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eb36:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800eb3a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800eb3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800eb42:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800eb44:	f240 2197 	movw	r1, #663	; 0x297
 800eb48:	4817      	ldr	r0, [pc, #92]	; (800eba8 <HAL_TIM_OC_Init+0x198>)
 800eb4a:	f7f5 f965 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800eb4e:	69a3      	ldr	r3, [r4, #24]
 800eb50:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800eb54:	d0ce      	beq.n	800eaf4 <HAL_TIM_OC_Init+0xe4>
 800eb56:	f44f 7126 	mov.w	r1, #664	; 0x298
 800eb5a:	4813      	ldr	r0, [pc, #76]	; (800eba8 <HAL_TIM_OC_Init+0x198>)
 800eb5c:	f7f5 f95c 	bl	8003e18 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800eb60:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800eb64:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d1c8      	bne.n	800eafe <HAL_TIM_OC_Init+0xee>
    HAL_TIM_OC_MspInit(htim);
 800eb6c:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800eb6e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800eb72:	f7ff f917 	bl	800dda4 <HAL_TIM_OC_MspInit>
 800eb76:	e7c2      	b.n	800eafe <HAL_TIM_OC_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800eb78:	f240 2196 	movw	r1, #662	; 0x296
 800eb7c:	480a      	ldr	r0, [pc, #40]	; (800eba8 <HAL_TIM_OC_Init+0x198>)
 800eb7e:	f7f5 f94b 	bl	8003e18 <assert_failed>
 800eb82:	e7ac      	b.n	800eade <HAL_TIM_OC_Init+0xce>
    return HAL_ERROR;
 800eb84:	2001      	movs	r0, #1
}
 800eb86:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800eb88:	f240 2195 	movw	r1, #661	; 0x295
 800eb8c:	4806      	ldr	r0, [pc, #24]	; (800eba8 <HAL_TIM_OC_Init+0x198>)
 800eb8e:	f7f5 f943 	bl	8003e18 <assert_failed>
 800eb92:	e799      	b.n	800eac8 <HAL_TIM_OC_Init+0xb8>
 800eb94:	40000800 	.word	0x40000800
 800eb98:	40010000 	.word	0x40010000
 800eb9c:	40000400 	.word	0x40000400
 800eba0:	40000c00 	.word	0x40000c00
 800eba4:	40002000 	.word	0x40002000
 800eba8:	08029df8 	.word	0x08029df8

0800ebac <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800ebac:	2800      	cmp	r0, #0
 800ebae:	f000 80b7 	beq.w	800ed20 <HAL_TIM_PWM_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ebb2:	6802      	ldr	r2, [r0, #0]
 800ebb4:	495e      	ldr	r1, [pc, #376]	; (800ed30 <HAL_TIM_PWM_Init+0x184>)
{
 800ebb6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ebb8:	4b5e      	ldr	r3, [pc, #376]	; (800ed34 <HAL_TIM_PWM_Init+0x188>)
 800ebba:	4604      	mov	r4, r0
 800ebbc:	485e      	ldr	r0, [pc, #376]	; (800ed38 <HAL_TIM_PWM_Init+0x18c>)
 800ebbe:	429a      	cmp	r2, r3
 800ebc0:	bf18      	it	ne
 800ebc2:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ebc6:	4d5d      	ldr	r5, [pc, #372]	; (800ed3c <HAL_TIM_PWM_Init+0x190>)
 800ebc8:	bf14      	ite	ne
 800ebca:	2301      	movne	r3, #1
 800ebcc:	2300      	moveq	r3, #0
 800ebce:	4282      	cmp	r2, r0
 800ebd0:	bf0c      	ite	eq
 800ebd2:	2300      	moveq	r3, #0
 800ebd4:	f003 0301 	andne.w	r3, r3, #1
 800ebd8:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800ebdc:	428a      	cmp	r2, r1
 800ebde:	bf0c      	ite	eq
 800ebe0:	2300      	moveq	r3, #0
 800ebe2:	f003 0301 	andne.w	r3, r3, #1
 800ebe6:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800ebea:	42aa      	cmp	r2, r5
 800ebec:	bf0c      	ite	eq
 800ebee:	2300      	moveq	r3, #0
 800ebf0:	f003 0301 	andne.w	r3, r3, #1
 800ebf4:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ebf8:	4282      	cmp	r2, r0
 800ebfa:	bf0c      	ite	eq
 800ebfc:	2300      	moveq	r3, #0
 800ebfe:	f003 0301 	andne.w	r3, r3, #1
 800ec02:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800ec06:	428a      	cmp	r2, r1
 800ec08:	bf0c      	ite	eq
 800ec0a:	2300      	moveq	r3, #0
 800ec0c:	f003 0301 	andne.w	r3, r3, #1
 800ec10:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800ec14:	42aa      	cmp	r2, r5
 800ec16:	bf0c      	ite	eq
 800ec18:	2300      	moveq	r3, #0
 800ec1a:	f003 0301 	andne.w	r3, r3, #1
 800ec1e:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800ec22:	4282      	cmp	r2, r0
 800ec24:	bf0c      	ite	eq
 800ec26:	2300      	moveq	r3, #0
 800ec28:	f003 0301 	andne.w	r3, r3, #1
 800ec2c:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800ec30:	428a      	cmp	r2, r1
 800ec32:	bf0c      	ite	eq
 800ec34:	2300      	moveq	r3, #0
 800ec36:	f003 0301 	andne.w	r3, r3, #1
 800ec3a:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800ec3e:	42aa      	cmp	r2, r5
 800ec40:	bf0c      	ite	eq
 800ec42:	2300      	moveq	r3, #0
 800ec44:	f003 0301 	andne.w	r3, r3, #1
 800ec48:	4282      	cmp	r2, r0
 800ec4a:	bf0c      	ite	eq
 800ec4c:	2300      	moveq	r3, #0
 800ec4e:	f003 0301 	andne.w	r3, r3, #1
 800ec52:	428a      	cmp	r2, r1
 800ec54:	bf0c      	ite	eq
 800ec56:	2300      	moveq	r3, #0
 800ec58:	f003 0301 	andne.w	r3, r3, #1
 800ec5c:	b113      	cbz	r3, 800ec64 <HAL_TIM_PWM_Init+0xb8>
 800ec5e:	4b38      	ldr	r3, [pc, #224]	; (800ed40 <HAL_TIM_PWM_Init+0x194>)
 800ec60:	429a      	cmp	r2, r3
 800ec62:	d15f      	bne.n	800ed24 <HAL_TIM_PWM_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ec64:	68a3      	ldr	r3, [r4, #8]
 800ec66:	f023 0210 	bic.w	r2, r3, #16
 800ec6a:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800ec6e:	2920      	cmp	r1, #32
 800ec70:	bf18      	it	ne
 800ec72:	2a00      	cmpne	r2, #0
 800ec74:	d001      	beq.n	800ec7a <HAL_TIM_PWM_Init+0xce>
 800ec76:	2b40      	cmp	r3, #64	; 0x40
 800ec78:	d14c      	bne.n	800ed14 <HAL_TIM_PWM_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ec7a:	6923      	ldr	r3, [r4, #16]
 800ec7c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ec80:	d002      	beq.n	800ec88 <HAL_TIM_PWM_Init+0xdc>
 800ec82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ec86:	d12b      	bne.n	800ece0 <HAL_TIM_PWM_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ec88:	69a3      	ldr	r3, [r4, #24]
 800ec8a:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ec8e:	d130      	bne.n	800ecf2 <HAL_TIM_PWM_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ec90:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ec94:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ec98:	b3b3      	cbz	r3, 800ed08 <HAL_TIM_PWM_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800ec9a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec9c:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800ec9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eca2:	f851 0b04 	ldr.w	r0, [r1], #4
 800eca6:	f7ff fd61 	bl	800e76c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ecaa:	2301      	movs	r3, #1
  return HAL_OK;
 800ecac:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ecae:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ecb2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800ecb6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800ecba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800ecbe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800ecc2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ecc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ecca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800ecce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ecd2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800ecd6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800ecda:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800ecde:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ece0:	f240 5132 	movw	r1, #1330	; 0x532
 800ece4:	4817      	ldr	r0, [pc, #92]	; (800ed44 <HAL_TIM_PWM_Init+0x198>)
 800ece6:	f7f5 f897 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ecea:	69a3      	ldr	r3, [r4, #24]
 800ecec:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ecf0:	d0ce      	beq.n	800ec90 <HAL_TIM_PWM_Init+0xe4>
 800ecf2:	f240 5133 	movw	r1, #1331	; 0x533
 800ecf6:	4813      	ldr	r0, [pc, #76]	; (800ed44 <HAL_TIM_PWM_Init+0x198>)
 800ecf8:	f7f5 f88e 	bl	8003e18 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ecfc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ed00:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d1c8      	bne.n	800ec9a <HAL_TIM_PWM_Init+0xee>
    HAL_TIM_PWM_MspInit(htim);
 800ed08:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800ed0a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800ed0e:	f7ff f84b 	bl	800dda8 <HAL_TIM_PWM_MspInit>
 800ed12:	e7c2      	b.n	800ec9a <HAL_TIM_PWM_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ed14:	f240 5131 	movw	r1, #1329	; 0x531
 800ed18:	480a      	ldr	r0, [pc, #40]	; (800ed44 <HAL_TIM_PWM_Init+0x198>)
 800ed1a:	f7f5 f87d 	bl	8003e18 <assert_failed>
 800ed1e:	e7ac      	b.n	800ec7a <HAL_TIM_PWM_Init+0xce>
    return HAL_ERROR;
 800ed20:	2001      	movs	r0, #1
}
 800ed22:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ed24:	f44f 61a6 	mov.w	r1, #1328	; 0x530
 800ed28:	4806      	ldr	r0, [pc, #24]	; (800ed44 <HAL_TIM_PWM_Init+0x198>)
 800ed2a:	f7f5 f875 	bl	8003e18 <assert_failed>
 800ed2e:	e799      	b.n	800ec64 <HAL_TIM_PWM_Init+0xb8>
 800ed30:	40000800 	.word	0x40000800
 800ed34:	40010000 	.word	0x40010000
 800ed38:	40000400 	.word	0x40000400
 800ed3c:	40000c00 	.word	0x40000c00
 800ed40:	40002000 	.word	0x40002000
 800ed44:	08029df8 	.word	0x08029df8

0800ed48 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800ed48:	2800      	cmp	r0, #0
 800ed4a:	f000 80b7 	beq.w	800eebc <HAL_TIM_IC_Init+0x174>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ed4e:	6802      	ldr	r2, [r0, #0]
 800ed50:	495e      	ldr	r1, [pc, #376]	; (800eecc <HAL_TIM_IC_Init+0x184>)
{
 800ed52:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800ed54:	4b5e      	ldr	r3, [pc, #376]	; (800eed0 <HAL_TIM_IC_Init+0x188>)
 800ed56:	4604      	mov	r4, r0
 800ed58:	485e      	ldr	r0, [pc, #376]	; (800eed4 <HAL_TIM_IC_Init+0x18c>)
 800ed5a:	429a      	cmp	r2, r3
 800ed5c:	bf18      	it	ne
 800ed5e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800ed62:	4d5d      	ldr	r5, [pc, #372]	; (800eed8 <HAL_TIM_IC_Init+0x190>)
 800ed64:	bf14      	ite	ne
 800ed66:	2301      	movne	r3, #1
 800ed68:	2300      	moveq	r3, #0
 800ed6a:	4282      	cmp	r2, r0
 800ed6c:	bf0c      	ite	eq
 800ed6e:	2300      	moveq	r3, #0
 800ed70:	f003 0301 	andne.w	r3, r3, #1
 800ed74:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 800ed78:	428a      	cmp	r2, r1
 800ed7a:	bf0c      	ite	eq
 800ed7c:	2300      	moveq	r3, #0
 800ed7e:	f003 0301 	andne.w	r3, r3, #1
 800ed82:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 800ed86:	42aa      	cmp	r2, r5
 800ed88:	bf0c      	ite	eq
 800ed8a:	2300      	moveq	r3, #0
 800ed8c:	f003 0301 	andne.w	r3, r3, #1
 800ed90:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 800ed94:	4282      	cmp	r2, r0
 800ed96:	bf0c      	ite	eq
 800ed98:	2300      	moveq	r3, #0
 800ed9a:	f003 0301 	andne.w	r3, r3, #1
 800ed9e:	f500 3098 	add.w	r0, r0, #77824	; 0x13000
 800eda2:	428a      	cmp	r2, r1
 800eda4:	bf0c      	ite	eq
 800eda6:	2300      	moveq	r3, #0
 800eda8:	f003 0301 	andne.w	r3, r3, #1
 800edac:	f501 3198 	add.w	r1, r1, #77824	; 0x13000
 800edb0:	42aa      	cmp	r2, r5
 800edb2:	bf0c      	ite	eq
 800edb4:	2300      	moveq	r3, #0
 800edb6:	f003 0301 	andne.w	r3, r3, #1
 800edba:	f505 4588 	add.w	r5, r5, #17408	; 0x4400
 800edbe:	4282      	cmp	r2, r0
 800edc0:	bf0c      	ite	eq
 800edc2:	2300      	moveq	r3, #0
 800edc4:	f003 0301 	andne.w	r3, r3, #1
 800edc8:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800edcc:	428a      	cmp	r2, r1
 800edce:	bf0c      	ite	eq
 800edd0:	2300      	moveq	r3, #0
 800edd2:	f003 0301 	andne.w	r3, r3, #1
 800edd6:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800edda:	42aa      	cmp	r2, r5
 800eddc:	bf0c      	ite	eq
 800edde:	2300      	moveq	r3, #0
 800ede0:	f003 0301 	andne.w	r3, r3, #1
 800ede4:	4282      	cmp	r2, r0
 800ede6:	bf0c      	ite	eq
 800ede8:	2300      	moveq	r3, #0
 800edea:	f003 0301 	andne.w	r3, r3, #1
 800edee:	428a      	cmp	r2, r1
 800edf0:	bf0c      	ite	eq
 800edf2:	2300      	moveq	r3, #0
 800edf4:	f003 0301 	andne.w	r3, r3, #1
 800edf8:	b113      	cbz	r3, 800ee00 <HAL_TIM_IC_Init+0xb8>
 800edfa:	4b38      	ldr	r3, [pc, #224]	; (800eedc <HAL_TIM_IC_Init+0x194>)
 800edfc:	429a      	cmp	r2, r3
 800edfe:	d15f      	bne.n	800eec0 <HAL_TIM_IC_Init+0x178>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800ee00:	68a3      	ldr	r3, [r4, #8]
 800ee02:	f023 0210 	bic.w	r2, r3, #16
 800ee06:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800ee0a:	2920      	cmp	r1, #32
 800ee0c:	bf18      	it	ne
 800ee0e:	2a00      	cmpne	r2, #0
 800ee10:	d001      	beq.n	800ee16 <HAL_TIM_IC_Init+0xce>
 800ee12:	2b40      	cmp	r3, #64	; 0x40
 800ee14:	d14c      	bne.n	800eeb0 <HAL_TIM_IC_Init+0x168>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ee16:	6923      	ldr	r3, [r4, #16]
 800ee18:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ee1c:	d002      	beq.n	800ee24 <HAL_TIM_IC_Init+0xdc>
 800ee1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee22:	d12b      	bne.n	800ee7c <HAL_TIM_IC_Init+0x134>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ee24:	69a3      	ldr	r3, [r4, #24]
 800ee26:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ee2a:	d130      	bne.n	800ee8e <HAL_TIM_IC_Init+0x146>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ee2c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ee30:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ee34:	b3b3      	cbz	r3, 800eea4 <HAL_TIM_IC_Init+0x15c>
  htim->State = HAL_TIM_STATE_BUSY;
 800ee36:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee38:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800ee3a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee3e:	f851 0b04 	ldr.w	r0, [r1], #4
 800ee42:	f7ff fc93 	bl	800e76c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee46:	2301      	movs	r3, #1
  return HAL_OK;
 800ee48:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee4a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee4e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800ee52:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800ee56:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800ee5a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800ee5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ee62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee66:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800ee6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ee6e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800ee72:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800ee76:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800ee7a:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800ee7c:	f240 71cc 	movw	r1, #1996	; 0x7cc
 800ee80:	4817      	ldr	r0, [pc, #92]	; (800eee0 <HAL_TIM_IC_Init+0x198>)
 800ee82:	f7f4 ffc9 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800ee86:	69a3      	ldr	r3, [r4, #24]
 800ee88:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 800ee8c:	d0ce      	beq.n	800ee2c <HAL_TIM_IC_Init+0xe4>
 800ee8e:	f240 71cd 	movw	r1, #1997	; 0x7cd
 800ee92:	4813      	ldr	r0, [pc, #76]	; (800eee0 <HAL_TIM_IC_Init+0x198>)
 800ee94:	f7f4 ffc0 	bl	8003e18 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800ee98:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800ee9c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d1c8      	bne.n	800ee36 <HAL_TIM_IC_Init+0xee>
    HAL_TIM_IC_MspInit(htim);
 800eea4:	4620      	mov	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800eea6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800eeaa:	f7fe ff7f 	bl	800ddac <HAL_TIM_IC_MspInit>
 800eeae:	e7c2      	b.n	800ee36 <HAL_TIM_IC_Init+0xee>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800eeb0:	f240 71cb 	movw	r1, #1995	; 0x7cb
 800eeb4:	480a      	ldr	r0, [pc, #40]	; (800eee0 <HAL_TIM_IC_Init+0x198>)
 800eeb6:	f7f4 ffaf 	bl	8003e18 <assert_failed>
 800eeba:	e7ac      	b.n	800ee16 <HAL_TIM_IC_Init+0xce>
    return HAL_ERROR;
 800eebc:	2001      	movs	r0, #1
}
 800eebe:	4770      	bx	lr
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800eec0:	f240 71ca 	movw	r1, #1994	; 0x7ca
 800eec4:	4806      	ldr	r0, [pc, #24]	; (800eee0 <HAL_TIM_IC_Init+0x198>)
 800eec6:	f7f4 ffa7 	bl	8003e18 <assert_failed>
 800eeca:	e799      	b.n	800ee00 <HAL_TIM_IC_Init+0xb8>
 800eecc:	40000800 	.word	0x40000800
 800eed0:	40010000 	.word	0x40010000
 800eed4:	40000400 	.word	0x40000400
 800eed8:	40000c00 	.word	0x40000c00
 800eedc:	40002000 	.word	0x40002000
 800eee0:	08029df8 	.word	0x08029df8

0800eee4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eee4:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800eee6:	4b2e      	ldr	r3, [pc, #184]	; (800efa0 <TIM_OC2_SetConfig+0xbc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eee8:	f022 0210 	bic.w	r2, r2, #16
{
 800eeec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eef0:	4604      	mov	r4, r0
 800eef2:	460e      	mov	r6, r1
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800eef4:	492b      	ldr	r1, [pc, #172]	; (800efa4 <TIM_OC2_SetConfig+0xc0>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800eef6:	f8d6 c008 	ldr.w	ip, [r6, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eefa:	6830      	ldr	r0, [r6, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800eefc:	428c      	cmp	r4, r1
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800eefe:	6222      	str	r2, [r4, #32]
  tmpccer = TIMx->CCER;
 800ef00:	6a25      	ldr	r5, [r4, #32]
  tmpcr2 =  TIMx->CR2;
 800ef02:	6867      	ldr	r7, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 800ef04:	69a2      	ldr	r2, [r4, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800ef06:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ef0a:	ea03 0302 	and.w	r3, r3, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ef0e:	ea45 150c 	orr.w	r5, r5, ip, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ef12:	ea43 2800 	orr.w	r8, r3, r0, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ef16:	d00a      	beq.n	800ef2e <TIM_OC2_SetConfig+0x4a>
 800ef18:	4b23      	ldr	r3, [pc, #140]	; (800efa8 <TIM_OC2_SetConfig+0xc4>)
 800ef1a:	429c      	cmp	r4, r3
 800ef1c:	d007      	beq.n	800ef2e <TIM_OC2_SetConfig+0x4a>
  TIMx->CCR2 = OC_Config->Pulse;
 800ef1e:	6872      	ldr	r2, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800ef20:	6067      	str	r7, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 800ef22:	f8c4 8018 	str.w	r8, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800ef26:	63a2      	str	r2, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800ef28:	6225      	str	r5, [r4, #32]
}
 800ef2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ef2e:	68f2      	ldr	r2, [r6, #12]
 800ef30:	f032 0308 	bics.w	r3, r2, #8
 800ef34:	d123      	bne.n	800ef7e <TIM_OC2_SetConfig+0x9a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800ef36:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ef3a:	69b3      	ldr	r3, [r6, #24]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ef3c:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ef40:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 800ef44:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ef48:	d120      	bne.n	800ef8c <TIM_OC2_SetConfig+0xa8>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ef4a:	6973      	ldr	r3, [r6, #20]
 800ef4c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ef50:	d107      	bne.n	800ef62 <TIM_OC2_SetConfig+0x7e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ef52:	f427 6240 	bic.w	r2, r7, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ef56:	69b1      	ldr	r1, [r6, #24]
 800ef58:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800ef5c:	ea42 0783 	orr.w	r7, r2, r3, lsl #2
 800ef60:	e7dd      	b.n	800ef1e <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ef62:	f641 31b9 	movw	r1, #7097	; 0x1bb9
 800ef66:	4811      	ldr	r0, [pc, #68]	; (800efac <TIM_OC2_SetConfig+0xc8>)
 800ef68:	f7f4 ff56 	bl	8003e18 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ef6c:	f427 6240 	bic.w	r2, r7, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ef70:	69b1      	ldr	r1, [r6, #24]
 800ef72:	6973      	ldr	r3, [r6, #20]
 800ef74:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800ef78:	ea42 0783 	orr.w	r7, r2, r3, lsl #2
 800ef7c:	e7cf      	b.n	800ef1e <TIM_OC2_SetConfig+0x3a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ef7e:	f641 31aa 	movw	r1, #7082	; 0x1baa
 800ef82:	480a      	ldr	r0, [pc, #40]	; (800efac <TIM_OC2_SetConfig+0xc8>)
 800ef84:	f7f4 ff48 	bl	8003e18 <assert_failed>
 800ef88:	68f2      	ldr	r2, [r6, #12]
 800ef8a:	e7d4      	b.n	800ef36 <TIM_OC2_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800ef8c:	f641 31b8 	movw	r1, #7096	; 0x1bb8
 800ef90:	4806      	ldr	r0, [pc, #24]	; (800efac <TIM_OC2_SetConfig+0xc8>)
 800ef92:	f7f4 ff41 	bl	8003e18 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800ef96:	6973      	ldr	r3, [r6, #20]
 800ef98:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800ef9c:	d0d9      	beq.n	800ef52 <TIM_OC2_SetConfig+0x6e>
 800ef9e:	e7e0      	b.n	800ef62 <TIM_OC2_SetConfig+0x7e>
 800efa0:	feff8cff 	.word	0xfeff8cff
 800efa4:	40010000 	.word	0x40010000
 800efa8:	40010400 	.word	0x40010400
 800efac:	08029df8 	.word	0x08029df8

0800efb0 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800efb0:	2a14      	cmp	r2, #20
{
 800efb2:	b570      	push	{r4, r5, r6, lr}
 800efb4:	4614      	mov	r4, r2
 800efb6:	4605      	mov	r5, r0
 800efb8:	460e      	mov	r6, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800efba:	d937      	bls.n	800f02c <HAL_TIM_OC_ConfigChannel+0x7c>
 800efbc:	2a3c      	cmp	r2, #60	; 0x3c
 800efbe:	d139      	bne.n	800f034 <HAL_TIM_OC_ConfigChannel+0x84>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800efc0:	6833      	ldr	r3, [r6, #0]
 800efc2:	f023 0210 	bic.w	r2, r3, #16
 800efc6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800efca:	2a40      	cmp	r2, #64	; 0x40
 800efcc:	bf18      	it	ne
 800efce:	2b00      	cmpne	r3, #0
 800efd0:	d003      	beq.n	800efda <HAL_TIM_OC_ConfigChannel+0x2a>
 800efd2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800efd6:	f040 8134 	bne.w	800f242 <HAL_TIM_OC_ConfigChannel+0x292>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800efda:	68b3      	ldr	r3, [r6, #8]
 800efdc:	f033 0302 	bics.w	r3, r3, #2
 800efe0:	d12e      	bne.n	800f040 <HAL_TIM_OC_ConfigChannel+0x90>
  __HAL_LOCK(htim);
 800efe2:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800efe6:	2b01      	cmp	r3, #1
 800efe8:	d033      	beq.n	800f052 <HAL_TIM_OC_ConfigChannel+0xa2>
 800efea:	2301      	movs	r3, #1
 800efec:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 800eff0:	2c14      	cmp	r4, #20
 800eff2:	d816      	bhi.n	800f022 <HAL_TIM_OC_ConfigChannel+0x72>
 800eff4:	e8df f014 	tbh	[pc, r4, lsl #1]
 800eff8:	0015002f 	.word	0x0015002f
 800effc:	00150015 	.word	0x00150015
 800f000:	0015007f 	.word	0x0015007f
 800f004:	00150015 	.word	0x00150015
 800f008:	001500b3 	.word	0x001500b3
 800f00c:	00150015 	.word	0x00150015
 800f010:	001500d8 	.word	0x001500d8
 800f014:	00150015 	.word	0x00150015
 800f018:	001500fd 	.word	0x001500fd
 800f01c:	00150015 	.word	0x00150015
 800f020:	010a      	.short	0x010a
  __HAL_LOCK(htim);
 800f022:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800f024:	2300      	movs	r3, #0
 800f026:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800f02a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800f02c:	4b96      	ldr	r3, [pc, #600]	; (800f288 <HAL_TIM_OC_ConfigChannel+0x2d8>)
 800f02e:	40d3      	lsrs	r3, r2
 800f030:	07db      	lsls	r3, r3, #31
 800f032:	d4c5      	bmi.n	800efc0 <HAL_TIM_OC_ConfigChannel+0x10>
 800f034:	f640 71df 	movw	r1, #4063	; 0xfdf
 800f038:	4894      	ldr	r0, [pc, #592]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f03a:	f7f4 feed 	bl	8003e18 <assert_failed>
 800f03e:	e7bf      	b.n	800efc0 <HAL_TIM_OC_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800f040:	f640 71e1 	movw	r1, #4065	; 0xfe1
 800f044:	4891      	ldr	r0, [pc, #580]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f046:	f7f4 fee7 	bl	8003e18 <assert_failed>
  __HAL_LOCK(htim);
 800f04a:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800f04e:	2b01      	cmp	r3, #1
 800f050:	d1cb      	bne.n	800efea <HAL_TIM_OC_ConfigChannel+0x3a>
 800f052:	2002      	movs	r0, #2
}
 800f054:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f056:	6828      	ldr	r0, [r5, #0]
 800f058:	4b8d      	ldr	r3, [pc, #564]	; (800f290 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800f05a:	4a8e      	ldr	r2, [pc, #568]	; (800f294 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800f05c:	4298      	cmp	r0, r3
 800f05e:	bf18      	it	ne
 800f060:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f064:	498c      	ldr	r1, [pc, #560]	; (800f298 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800f066:	bf14      	ite	ne
 800f068:	2301      	movne	r3, #1
 800f06a:	2300      	moveq	r3, #0
 800f06c:	4290      	cmp	r0, r2
 800f06e:	bf0c      	ite	eq
 800f070:	2300      	moveq	r3, #0
 800f072:	f003 0301 	andne.w	r3, r3, #1
 800f076:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f07a:	4288      	cmp	r0, r1
 800f07c:	bf0c      	ite	eq
 800f07e:	2300      	moveq	r3, #0
 800f080:	f003 0301 	andne.w	r3, r3, #1
 800f084:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800f088:	4290      	cmp	r0, r2
 800f08a:	bf0c      	ite	eq
 800f08c:	2300      	moveq	r3, #0
 800f08e:	f003 0301 	andne.w	r3, r3, #1
 800f092:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800f096:	4288      	cmp	r0, r1
 800f098:	bf0c      	ite	eq
 800f09a:	2300      	moveq	r3, #0
 800f09c:	f003 0301 	andne.w	r3, r3, #1
 800f0a0:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800f0a4:	4290      	cmp	r0, r2
 800f0a6:	bf0c      	ite	eq
 800f0a8:	2300      	moveq	r3, #0
 800f0aa:	f003 0301 	andne.w	r3, r3, #1
 800f0ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f0b2:	4288      	cmp	r0, r1
 800f0b4:	bf0c      	ite	eq
 800f0b6:	2300      	moveq	r3, #0
 800f0b8:	f003 0301 	andne.w	r3, r3, #1
 800f0bc:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800f0c0:	4290      	cmp	r0, r2
 800f0c2:	bf0c      	ite	eq
 800f0c4:	2300      	moveq	r3, #0
 800f0c6:	f003 0301 	andne.w	r3, r3, #1
 800f0ca:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800f0ce:	4288      	cmp	r0, r1
 800f0d0:	bf0c      	ite	eq
 800f0d2:	2300      	moveq	r3, #0
 800f0d4:	f003 0301 	andne.w	r3, r3, #1
 800f0d8:	4290      	cmp	r0, r2
 800f0da:	bf0c      	ite	eq
 800f0dc:	2300      	moveq	r3, #0
 800f0de:	f003 0301 	andne.w	r3, r3, #1
 800f0e2:	b11b      	cbz	r3, 800f0ec <HAL_TIM_OC_ConfigChannel+0x13c>
 800f0e4:	4b6d      	ldr	r3, [pc, #436]	; (800f29c <HAL_TIM_OC_ConfigChannel+0x2ec>)
 800f0e6:	4298      	cmp	r0, r3
 800f0e8:	f040 80c6 	bne.w	800f278 <HAL_TIM_OC_ConfigChannel+0x2c8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f0ec:	4631      	mov	r1, r6
 800f0ee:	f7fe f9ad 	bl	800d44c <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800f0f2:	2000      	movs	r0, #0
      break;
 800f0f4:	e796      	b.n	800f024 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f0f6:	6828      	ldr	r0, [r5, #0]
 800f0f8:	4b65      	ldr	r3, [pc, #404]	; (800f290 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800f0fa:	4a66      	ldr	r2, [pc, #408]	; (800f294 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800f0fc:	4298      	cmp	r0, r3
 800f0fe:	bf18      	it	ne
 800f100:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f104:	4964      	ldr	r1, [pc, #400]	; (800f298 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800f106:	bf14      	ite	ne
 800f108:	2301      	movne	r3, #1
 800f10a:	2300      	moveq	r3, #0
 800f10c:	4290      	cmp	r0, r2
 800f10e:	bf0c      	ite	eq
 800f110:	2300      	moveq	r3, #0
 800f112:	f003 0301 	andne.w	r3, r3, #1
 800f116:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f11a:	4288      	cmp	r0, r1
 800f11c:	bf0c      	ite	eq
 800f11e:	2300      	moveq	r3, #0
 800f120:	f003 0301 	andne.w	r3, r3, #1
 800f124:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800f128:	4290      	cmp	r0, r2
 800f12a:	bf0c      	ite	eq
 800f12c:	2300      	moveq	r3, #0
 800f12e:	f003 0301 	andne.w	r3, r3, #1
 800f132:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800f136:	4288      	cmp	r0, r1
 800f138:	bf0c      	ite	eq
 800f13a:	2300      	moveq	r3, #0
 800f13c:	f003 0301 	andne.w	r3, r3, #1
 800f140:	4290      	cmp	r0, r2
 800f142:	bf0c      	ite	eq
 800f144:	2300      	moveq	r3, #0
 800f146:	f003 0301 	andne.w	r3, r3, #1
 800f14a:	b11b      	cbz	r3, 800f154 <HAL_TIM_OC_ConfigChannel+0x1a4>
 800f14c:	4b54      	ldr	r3, [pc, #336]	; (800f2a0 <HAL_TIM_OC_ConfigChannel+0x2f0>)
 800f14e:	4298      	cmp	r0, r3
 800f150:	f040 808b 	bne.w	800f26a <HAL_TIM_OC_ConfigChannel+0x2ba>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f154:	4631      	mov	r1, r6
 800f156:	f7ff fec5 	bl	800eee4 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800f15a:	2000      	movs	r0, #0
      break;
 800f15c:	e762      	b.n	800f024 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800f15e:	6828      	ldr	r0, [r5, #0]
 800f160:	4b4b      	ldr	r3, [pc, #300]	; (800f290 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800f162:	4a4c      	ldr	r2, [pc, #304]	; (800f294 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800f164:	4298      	cmp	r0, r3
 800f166:	bf18      	it	ne
 800f168:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f16c:	494a      	ldr	r1, [pc, #296]	; (800f298 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800f16e:	bf14      	ite	ne
 800f170:	2301      	movne	r3, #1
 800f172:	2300      	moveq	r3, #0
 800f174:	4290      	cmp	r0, r2
 800f176:	bf0c      	ite	eq
 800f178:	2300      	moveq	r3, #0
 800f17a:	f003 0301 	andne.w	r3, r3, #1
 800f17e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f182:	4288      	cmp	r0, r1
 800f184:	bf0c      	ite	eq
 800f186:	2300      	moveq	r3, #0
 800f188:	f003 0301 	andne.w	r3, r3, #1
 800f18c:	4290      	cmp	r0, r2
 800f18e:	bf0c      	ite	eq
 800f190:	2300      	moveq	r3, #0
 800f192:	f003 0301 	andne.w	r3, r3, #1
 800f196:	b113      	cbz	r3, 800f19e <HAL_TIM_OC_ConfigChannel+0x1ee>
 800f198:	4b42      	ldr	r3, [pc, #264]	; (800f2a4 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800f19a:	4298      	cmp	r0, r3
 800f19c:	d15e      	bne.n	800f25c <HAL_TIM_OC_ConfigChannel+0x2ac>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f19e:	4631      	mov	r1, r6
 800f1a0:	f7fe f9b8 	bl	800d514 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800f1a4:	2000      	movs	r0, #0
      break;
 800f1a6:	e73d      	b.n	800f024 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800f1a8:	6828      	ldr	r0, [r5, #0]
 800f1aa:	4b39      	ldr	r3, [pc, #228]	; (800f290 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800f1ac:	4a39      	ldr	r2, [pc, #228]	; (800f294 <HAL_TIM_OC_ConfigChannel+0x2e4>)
 800f1ae:	4298      	cmp	r0, r3
 800f1b0:	bf18      	it	ne
 800f1b2:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f1b6:	4938      	ldr	r1, [pc, #224]	; (800f298 <HAL_TIM_OC_ConfigChannel+0x2e8>)
 800f1b8:	bf14      	ite	ne
 800f1ba:	2301      	movne	r3, #1
 800f1bc:	2300      	moveq	r3, #0
 800f1be:	4290      	cmp	r0, r2
 800f1c0:	bf0c      	ite	eq
 800f1c2:	2300      	moveq	r3, #0
 800f1c4:	f003 0301 	andne.w	r3, r3, #1
 800f1c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f1cc:	4288      	cmp	r0, r1
 800f1ce:	bf0c      	ite	eq
 800f1d0:	2300      	moveq	r3, #0
 800f1d2:	f003 0301 	andne.w	r3, r3, #1
 800f1d6:	4290      	cmp	r0, r2
 800f1d8:	bf0c      	ite	eq
 800f1da:	2300      	moveq	r3, #0
 800f1dc:	f003 0301 	andne.w	r3, r3, #1
 800f1e0:	b113      	cbz	r3, 800f1e8 <HAL_TIM_OC_ConfigChannel+0x238>
 800f1e2:	4b30      	ldr	r3, [pc, #192]	; (800f2a4 <HAL_TIM_OC_ConfigChannel+0x2f4>)
 800f1e4:	4298      	cmp	r0, r3
 800f1e6:	d132      	bne.n	800f24e <HAL_TIM_OC_ConfigChannel+0x29e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f1e8:	4631      	mov	r1, r6
 800f1ea:	f7fe f9f9 	bl	800d5e0 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800f1ee:	2000      	movs	r0, #0
      break;
 800f1f0:	e718      	b.n	800f024 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800f1f2:	6828      	ldr	r0, [r5, #0]
 800f1f4:	4b26      	ldr	r3, [pc, #152]	; (800f290 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800f1f6:	4298      	cmp	r0, r3
 800f1f8:	d003      	beq.n	800f202 <HAL_TIM_OC_ConfigChannel+0x252>
 800f1fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f1fe:	4298      	cmp	r0, r3
 800f200:	d118      	bne.n	800f234 <HAL_TIM_OC_ConfigChannel+0x284>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f202:	4631      	mov	r1, r6
 800f204:	f7fe f8ca 	bl	800d39c <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800f208:	2000      	movs	r0, #0
      break;
 800f20a:	e70b      	b.n	800f024 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800f20c:	6828      	ldr	r0, [r5, #0]
 800f20e:	4b20      	ldr	r3, [pc, #128]	; (800f290 <HAL_TIM_OC_ConfigChannel+0x2e0>)
 800f210:	4298      	cmp	r0, r3
 800f212:	d003      	beq.n	800f21c <HAL_TIM_OC_ConfigChannel+0x26c>
 800f214:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f218:	4298      	cmp	r0, r3
 800f21a:	d104      	bne.n	800f226 <HAL_TIM_OC_ConfigChannel+0x276>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f21c:	4631      	mov	r1, r6
 800f21e:	f7fe f8e9 	bl	800d3f4 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800f222:	2000      	movs	r0, #0
      break;
 800f224:	e6fe      	b.n	800f024 <HAL_TIM_OC_ConfigChannel+0x74>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800f226:	4819      	ldr	r0, [pc, #100]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f228:	f241 011d 	movw	r1, #4125	; 0x101d
 800f22c:	f7f4 fdf4 	bl	8003e18 <assert_failed>
 800f230:	6828      	ldr	r0, [r5, #0]
 800f232:	e7f3      	b.n	800f21c <HAL_TIM_OC_ConfigChannel+0x26c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800f234:	4815      	ldr	r0, [pc, #84]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f236:	f241 0113 	movw	r1, #4115	; 0x1013
 800f23a:	f7f4 fded 	bl	8003e18 <assert_failed>
 800f23e:	6828      	ldr	r0, [r5, #0]
 800f240:	e7df      	b.n	800f202 <HAL_TIM_OC_ConfigChannel+0x252>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 800f242:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 800f246:	4811      	ldr	r0, [pc, #68]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f248:	f7f4 fde6 	bl	8003e18 <assert_failed>
 800f24c:	e6c5      	b.n	800efda <HAL_TIM_OC_ConfigChannel+0x2a>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800f24e:	480f      	ldr	r0, [pc, #60]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f250:	f241 0109 	movw	r1, #4105	; 0x1009
 800f254:	f7f4 fde0 	bl	8003e18 <assert_failed>
 800f258:	6828      	ldr	r0, [r5, #0]
 800f25a:	e7c5      	b.n	800f1e8 <HAL_TIM_OC_ConfigChannel+0x238>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800f25c:	480b      	ldr	r0, [pc, #44]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f25e:	f640 71ff 	movw	r1, #4095	; 0xfff
 800f262:	f7f4 fdd9 	bl	8003e18 <assert_failed>
 800f266:	6828      	ldr	r0, [r5, #0]
 800f268:	e799      	b.n	800f19e <HAL_TIM_OC_ConfigChannel+0x1ee>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f26a:	4808      	ldr	r0, [pc, #32]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f26c:	f640 71f5 	movw	r1, #4085	; 0xff5
 800f270:	f7f4 fdd2 	bl	8003e18 <assert_failed>
 800f274:	6828      	ldr	r0, [r5, #0]
 800f276:	e76d      	b.n	800f154 <HAL_TIM_OC_ConfigChannel+0x1a4>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f278:	4804      	ldr	r0, [pc, #16]	; (800f28c <HAL_TIM_OC_ConfigChannel+0x2dc>)
 800f27a:	f640 71eb 	movw	r1, #4075	; 0xfeb
 800f27e:	f7f4 fdcb 	bl	8003e18 <assert_failed>
 800f282:	6828      	ldr	r0, [r5, #0]
 800f284:	e732      	b.n	800f0ec <HAL_TIM_OC_ConfigChannel+0x13c>
 800f286:	bf00      	nop
 800f288:	00111111 	.word	0x00111111
 800f28c:	08029df8 	.word	0x08029df8
 800f290:	40010000 	.word	0x40010000
 800f294:	40000400 	.word	0x40000400
 800f298:	40000800 	.word	0x40000800
 800f29c:	40002000 	.word	0x40002000
 800f2a0:	40001800 	.word	0x40001800
 800f2a4:	40010400 	.word	0x40010400

0800f2a8 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 800f2a8:	2a14      	cmp	r2, #20
{
 800f2aa:	b570      	push	{r4, r5, r6, lr}
 800f2ac:	4616      	mov	r6, r2
 800f2ae:	4605      	mov	r5, r0
 800f2b0:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 800f2b2:	d938      	bls.n	800f326 <HAL_TIM_PWM_ConfigChannel+0x7e>
 800f2b4:	2a3c      	cmp	r2, #60	; 0x3c
 800f2b6:	d13a      	bne.n	800f32e <HAL_TIM_PWM_ConfigChannel+0x86>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800f2b8:	6822      	ldr	r2, [r4, #0]
 800f2ba:	4baa      	ldr	r3, [pc, #680]	; (800f564 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 800f2bc:	4013      	ands	r3, r2
 800f2be:	2b60      	cmp	r3, #96	; 0x60
 800f2c0:	d004      	beq.n	800f2cc <HAL_TIM_PWM_ConfigChannel+0x24>
 800f2c2:	f022 0210 	bic.w	r2, r2, #16
 800f2c6:	4ba8      	ldr	r3, [pc, #672]	; (800f568 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 800f2c8:	429a      	cmp	r2, r3
 800f2ca:	d14a      	bne.n	800f362 <HAL_TIM_PWM_ConfigChannel+0xba>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800f2cc:	68a3      	ldr	r3, [r4, #8]
 800f2ce:	f033 0302 	bics.w	r3, r3, #2
 800f2d2:	d132      	bne.n	800f33a <HAL_TIM_PWM_ConfigChannel+0x92>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800f2d4:	6923      	ldr	r3, [r4, #16]
 800f2d6:	f033 0304 	bics.w	r3, r3, #4
 800f2da:	d137      	bne.n	800f34c <HAL_TIM_PWM_ConfigChannel+0xa4>
  __HAL_LOCK(htim);
 800f2dc:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800f2e0:	2b01      	cmp	r3, #1
 800f2e2:	d03c      	beq.n	800f35e <HAL_TIM_PWM_ConfigChannel+0xb6>
 800f2e4:	2301      	movs	r3, #1
 800f2e6:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 800f2ea:	2e14      	cmp	r6, #20
 800f2ec:	d816      	bhi.n	800f31c <HAL_TIM_PWM_ConfigChannel+0x74>
 800f2ee:	e8df f016 	tbh	[pc, r6, lsl #1]
 800f2f2:	0075      	.short	0x0075
 800f2f4:	00150015 	.word	0x00150015
 800f2f8:	014b0015 	.word	0x014b0015
 800f2fc:	00150015 	.word	0x00150015
 800f300:	00d20015 	.word	0x00d20015
 800f304:	00150015 	.word	0x00150015
 800f308:	01050015 	.word	0x01050015
 800f30c:	00150015 	.word	0x00150015
 800f310:	003e0015 	.word	0x003e0015
 800f314:	00150015 	.word	0x00150015
 800f318:	00590015 	.word	0x00590015
  __HAL_LOCK(htim);
 800f31c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800f31e:	2300      	movs	r3, #0
 800f320:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800f324:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800f326:	4b91      	ldr	r3, [pc, #580]	; (800f56c <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 800f328:	40d3      	lsrs	r3, r2
 800f32a:	07db      	lsls	r3, r3, #31
 800f32c:	d4c4      	bmi.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x10>
 800f32e:	f241 01a7 	movw	r1, #4263	; 0x10a7
 800f332:	488f      	ldr	r0, [pc, #572]	; (800f570 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800f334:	f7f4 fd70 	bl	8003e18 <assert_failed>
 800f338:	e7be      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x10>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800f33a:	f241 01a9 	movw	r1, #4265	; 0x10a9
 800f33e:	488c      	ldr	r0, [pc, #560]	; (800f570 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800f340:	f7f4 fd6a 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800f344:	6923      	ldr	r3, [r4, #16]
 800f346:	f033 0304 	bics.w	r3, r3, #4
 800f34a:	d0c7      	beq.n	800f2dc <HAL_TIM_PWM_ConfigChannel+0x34>
 800f34c:	f241 01aa 	movw	r1, #4266	; 0x10aa
 800f350:	4887      	ldr	r0, [pc, #540]	; (800f570 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800f352:	f7f4 fd61 	bl	8003e18 <assert_failed>
  __HAL_LOCK(htim);
 800f356:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800f35a:	2b01      	cmp	r3, #1
 800f35c:	d1c2      	bne.n	800f2e4 <HAL_TIM_PWM_ConfigChannel+0x3c>
 800f35e:	2002      	movs	r0, #2
}
 800f360:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800f362:	f241 01a8 	movw	r1, #4264	; 0x10a8
 800f366:	4882      	ldr	r0, [pc, #520]	; (800f570 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 800f368:	f7f4 fd56 	bl	8003e18 <assert_failed>
 800f36c:	e7ae      	b.n	800f2cc <HAL_TIM_PWM_ConfigChannel+0x24>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800f36e:	6828      	ldr	r0, [r5, #0]
 800f370:	4b80      	ldr	r3, [pc, #512]	; (800f574 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800f372:	4298      	cmp	r0, r3
 800f374:	d004      	beq.n	800f380 <HAL_TIM_PWM_ConfigChannel+0xd8>
 800f376:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f37a:	4298      	cmp	r0, r3
 800f37c:	f040 814c 	bne.w	800f618 <HAL_TIM_PWM_ConfigChannel+0x370>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f380:	4621      	mov	r1, r4
 800f382:	f7fe f80b 	bl	800d39c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f386:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f388:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800f38a:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f38c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f38e:	f041 0108 	orr.w	r1, r1, #8
 800f392:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f394:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f396:	f021 0104 	bic.w	r1, r1, #4
 800f39a:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f39c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f39e:	4322      	orrs	r2, r4
 800f3a0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f3a2:	e7bc      	b.n	800f31e <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800f3a4:	6828      	ldr	r0, [r5, #0]
 800f3a6:	4b73      	ldr	r3, [pc, #460]	; (800f574 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800f3a8:	4298      	cmp	r0, r3
 800f3aa:	d004      	beq.n	800f3b6 <HAL_TIM_PWM_ConfigChannel+0x10e>
 800f3ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800f3b0:	4298      	cmp	r0, r3
 800f3b2:	f040 812a 	bne.w	800f60a <HAL_TIM_PWM_ConfigChannel+0x362>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f3b6:	4621      	mov	r1, r4
 800f3b8:	f7fe f81c 	bl	800d3f4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f3bc:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f3be:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800f3c0:	2000      	movs	r0, #0
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f3c2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f3c4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800f3c8:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f3ca:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f3cc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800f3d0:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f3d2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f3d4:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800f3d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f3da:	e7a0      	b.n	800f31e <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f3dc:	6828      	ldr	r0, [r5, #0]
 800f3de:	4b65      	ldr	r3, [pc, #404]	; (800f574 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800f3e0:	4a65      	ldr	r2, [pc, #404]	; (800f578 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800f3e2:	4298      	cmp	r0, r3
 800f3e4:	bf18      	it	ne
 800f3e6:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f3ea:	4964      	ldr	r1, [pc, #400]	; (800f57c <HAL_TIM_PWM_ConfigChannel+0x2d4>)
 800f3ec:	bf14      	ite	ne
 800f3ee:	2301      	movne	r3, #1
 800f3f0:	2300      	moveq	r3, #0
 800f3f2:	4290      	cmp	r0, r2
 800f3f4:	bf0c      	ite	eq
 800f3f6:	2300      	moveq	r3, #0
 800f3f8:	f003 0301 	andne.w	r3, r3, #1
 800f3fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f400:	4288      	cmp	r0, r1
 800f402:	bf0c      	ite	eq
 800f404:	2300      	moveq	r3, #0
 800f406:	f003 0301 	andne.w	r3, r3, #1
 800f40a:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800f40e:	4290      	cmp	r0, r2
 800f410:	bf0c      	ite	eq
 800f412:	2300      	moveq	r3, #0
 800f414:	f003 0301 	andne.w	r3, r3, #1
 800f418:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800f41c:	4288      	cmp	r0, r1
 800f41e:	bf0c      	ite	eq
 800f420:	2300      	moveq	r3, #0
 800f422:	f003 0301 	andne.w	r3, r3, #1
 800f426:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
 800f42a:	4290      	cmp	r0, r2
 800f42c:	bf0c      	ite	eq
 800f42e:	2300      	moveq	r3, #0
 800f430:	f003 0301 	andne.w	r3, r3, #1
 800f434:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f438:	4288      	cmp	r0, r1
 800f43a:	bf0c      	ite	eq
 800f43c:	2300      	moveq	r3, #0
 800f43e:	f003 0301 	andne.w	r3, r3, #1
 800f442:	f5a1 3196 	sub.w	r1, r1, #76800	; 0x12c00
 800f446:	4290      	cmp	r0, r2
 800f448:	bf0c      	ite	eq
 800f44a:	2300      	moveq	r3, #0
 800f44c:	f003 0301 	andne.w	r3, r3, #1
 800f450:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 800f454:	4288      	cmp	r0, r1
 800f456:	bf0c      	ite	eq
 800f458:	2300      	moveq	r3, #0
 800f45a:	f003 0301 	andne.w	r3, r3, #1
 800f45e:	4290      	cmp	r0, r2
 800f460:	bf0c      	ite	eq
 800f462:	2300      	moveq	r3, #0
 800f464:	f003 0301 	andne.w	r3, r3, #1
 800f468:	b11b      	cbz	r3, 800f472 <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800f46a:	4b45      	ldr	r3, [pc, #276]	; (800f580 <HAL_TIM_PWM_ConfigChannel+0x2d8>)
 800f46c:	4298      	cmp	r0, r3
 800f46e:	f040 80ef 	bne.w	800f650 <HAL_TIM_PWM_ConfigChannel+0x3a8>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f472:	4621      	mov	r1, r4
 800f474:	f7fd ffea 	bl	800d44c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f478:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f47a:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800f47c:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f47e:	6999      	ldr	r1, [r3, #24]
 800f480:	f041 0108 	orr.w	r1, r1, #8
 800f484:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f486:	6999      	ldr	r1, [r3, #24]
 800f488:	f021 0104 	bic.w	r1, r1, #4
 800f48c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f48e:	699a      	ldr	r2, [r3, #24]
 800f490:	4322      	orrs	r2, r4
 800f492:	619a      	str	r2, [r3, #24]
      break;
 800f494:	e743      	b.n	800f31e <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800f496:	6828      	ldr	r0, [r5, #0]
 800f498:	4b36      	ldr	r3, [pc, #216]	; (800f574 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800f49a:	4a37      	ldr	r2, [pc, #220]	; (800f578 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800f49c:	4298      	cmp	r0, r3
 800f49e:	bf18      	it	ne
 800f4a0:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f4a4:	4935      	ldr	r1, [pc, #212]	; (800f57c <HAL_TIM_PWM_ConfigChannel+0x2d4>)
 800f4a6:	bf14      	ite	ne
 800f4a8:	2301      	movne	r3, #1
 800f4aa:	2300      	moveq	r3, #0
 800f4ac:	4290      	cmp	r0, r2
 800f4ae:	bf0c      	ite	eq
 800f4b0:	2300      	moveq	r3, #0
 800f4b2:	f003 0301 	andne.w	r3, r3, #1
 800f4b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f4ba:	4288      	cmp	r0, r1
 800f4bc:	bf0c      	ite	eq
 800f4be:	2300      	moveq	r3, #0
 800f4c0:	f003 0301 	andne.w	r3, r3, #1
 800f4c4:	4290      	cmp	r0, r2
 800f4c6:	bf0c      	ite	eq
 800f4c8:	2300      	moveq	r3, #0
 800f4ca:	f003 0301 	andne.w	r3, r3, #1
 800f4ce:	b11b      	cbz	r3, 800f4d8 <HAL_TIM_PWM_ConfigChannel+0x230>
 800f4d0:	4b2c      	ldr	r3, [pc, #176]	; (800f584 <HAL_TIM_PWM_ConfigChannel+0x2dc>)
 800f4d2:	4298      	cmp	r0, r3
 800f4d4:	f040 80ae 	bne.w	800f634 <HAL_TIM_PWM_ConfigChannel+0x38c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f4d8:	4621      	mov	r1, r4
 800f4da:	f7fe f81b 	bl	800d514 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f4de:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f4e0:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800f4e2:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f4e4:	69d9      	ldr	r1, [r3, #28]
 800f4e6:	f041 0108 	orr.w	r1, r1, #8
 800f4ea:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f4ec:	69d9      	ldr	r1, [r3, #28]
 800f4ee:	f021 0104 	bic.w	r1, r1, #4
 800f4f2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f4f4:	69da      	ldr	r2, [r3, #28]
 800f4f6:	4322      	orrs	r2, r4
 800f4f8:	61da      	str	r2, [r3, #28]
      break;
 800f4fa:	e710      	b.n	800f31e <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800f4fc:	6828      	ldr	r0, [r5, #0]
 800f4fe:	4b1d      	ldr	r3, [pc, #116]	; (800f574 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800f500:	4a1d      	ldr	r2, [pc, #116]	; (800f578 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 800f502:	4298      	cmp	r0, r3
 800f504:	bf18      	it	ne
 800f506:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f50a:	491c      	ldr	r1, [pc, #112]	; (800f57c <HAL_TIM_PWM_ConfigChannel+0x2d4>)
 800f50c:	bf14      	ite	ne
 800f50e:	2301      	movne	r3, #1
 800f510:	2300      	moveq	r3, #0
 800f512:	4290      	cmp	r0, r2
 800f514:	bf0c      	ite	eq
 800f516:	2300      	moveq	r3, #0
 800f518:	f003 0301 	andne.w	r3, r3, #1
 800f51c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f520:	4288      	cmp	r0, r1
 800f522:	bf0c      	ite	eq
 800f524:	2300      	moveq	r3, #0
 800f526:	f003 0301 	andne.w	r3, r3, #1
 800f52a:	4290      	cmp	r0, r2
 800f52c:	bf0c      	ite	eq
 800f52e:	2300      	moveq	r3, #0
 800f530:	f003 0301 	andne.w	r3, r3, #1
 800f534:	b113      	cbz	r3, 800f53c <HAL_TIM_PWM_ConfigChannel+0x294>
 800f536:	4b13      	ldr	r3, [pc, #76]	; (800f584 <HAL_TIM_PWM_ConfigChannel+0x2dc>)
 800f538:	4298      	cmp	r0, r3
 800f53a:	d174      	bne.n	800f626 <HAL_TIM_PWM_ConfigChannel+0x37e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f53c:	4621      	mov	r1, r4
 800f53e:	f7fe f84f 	bl	800d5e0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f542:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f544:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800f546:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f548:	69d9      	ldr	r1, [r3, #28]
 800f54a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800f54e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f550:	69d9      	ldr	r1, [r3, #28]
 800f552:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800f556:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f558:	69da      	ldr	r2, [r3, #28]
 800f55a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800f55e:	61da      	str	r2, [r3, #28]
      break;
 800f560:	e6dd      	b.n	800f31e <HAL_TIM_PWM_ConfigChannel+0x76>
 800f562:	bf00      	nop
 800f564:	fffeffef 	.word	0xfffeffef
 800f568:	00010040 	.word	0x00010040
 800f56c:	00111111 	.word	0x00111111
 800f570:	08029df8 	.word	0x08029df8
 800f574:	40010000 	.word	0x40010000
 800f578:	40000400 	.word	0x40000400
 800f57c:	40000800 	.word	0x40000800
 800f580:	40002000 	.word	0x40002000
 800f584:	40010400 	.word	0x40010400
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f588:	6828      	ldr	r0, [r5, #0]
 800f58a:	4b35      	ldr	r3, [pc, #212]	; (800f660 <HAL_TIM_PWM_ConfigChannel+0x3b8>)
 800f58c:	4a35      	ldr	r2, [pc, #212]	; (800f664 <HAL_TIM_PWM_ConfigChannel+0x3bc>)
 800f58e:	4298      	cmp	r0, r3
 800f590:	bf18      	it	ne
 800f592:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800f596:	4934      	ldr	r1, [pc, #208]	; (800f668 <HAL_TIM_PWM_ConfigChannel+0x3c0>)
 800f598:	bf14      	ite	ne
 800f59a:	2301      	movne	r3, #1
 800f59c:	2300      	moveq	r3, #0
 800f59e:	4290      	cmp	r0, r2
 800f5a0:	bf0c      	ite	eq
 800f5a2:	2300      	moveq	r3, #0
 800f5a4:	f003 0301 	andne.w	r3, r3, #1
 800f5a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f5ac:	4288      	cmp	r0, r1
 800f5ae:	bf0c      	ite	eq
 800f5b0:	2300      	moveq	r3, #0
 800f5b2:	f003 0301 	andne.w	r3, r3, #1
 800f5b6:	f501 417c 	add.w	r1, r1, #64512	; 0xfc00
 800f5ba:	4290      	cmp	r0, r2
 800f5bc:	bf0c      	ite	eq
 800f5be:	2300      	moveq	r3, #0
 800f5c0:	f003 0301 	andne.w	r3, r3, #1
 800f5c4:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800f5c8:	4288      	cmp	r0, r1
 800f5ca:	bf0c      	ite	eq
 800f5cc:	2300      	moveq	r3, #0
 800f5ce:	f003 0301 	andne.w	r3, r3, #1
 800f5d2:	4290      	cmp	r0, r2
 800f5d4:	bf0c      	ite	eq
 800f5d6:	2300      	moveq	r3, #0
 800f5d8:	f003 0301 	andne.w	r3, r3, #1
 800f5dc:	b113      	cbz	r3, 800f5e4 <HAL_TIM_PWM_ConfigChannel+0x33c>
 800f5de:	4b23      	ldr	r3, [pc, #140]	; (800f66c <HAL_TIM_PWM_ConfigChannel+0x3c4>)
 800f5e0:	4298      	cmp	r0, r3
 800f5e2:	d12e      	bne.n	800f642 <HAL_TIM_PWM_ConfigChannel+0x39a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f5e4:	4621      	mov	r1, r4
 800f5e6:	f7ff fc7d 	bl	800eee4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f5ea:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f5ec:	6924      	ldr	r4, [r4, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800f5ee:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f5f0:	6999      	ldr	r1, [r3, #24]
 800f5f2:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800f5f6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f5f8:	6999      	ldr	r1, [r3, #24]
 800f5fa:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800f5fe:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f600:	699a      	ldr	r2, [r3, #24]
 800f602:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800f606:	619a      	str	r2, [r3, #24]
      break;
 800f608:	e689      	b.n	800f31e <HAL_TIM_PWM_ConfigChannel+0x76>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 800f60a:	4819      	ldr	r0, [pc, #100]	; (800f670 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800f60c:	f241 1109 	movw	r1, #4361	; 0x1109
 800f610:	f7f4 fc02 	bl	8003e18 <assert_failed>
 800f614:	6828      	ldr	r0, [r5, #0]
 800f616:	e6ce      	b.n	800f3b6 <HAL_TIM_PWM_ConfigChannel+0x10e>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 800f618:	4815      	ldr	r0, [pc, #84]	; (800f670 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800f61a:	f241 01f8 	movw	r1, #4344	; 0x10f8
 800f61e:	f7f4 fbfb 	bl	8003e18 <assert_failed>
 800f622:	6828      	ldr	r0, [r5, #0]
 800f624:	e6ac      	b.n	800f380 <HAL_TIM_PWM_ConfigChannel+0xd8>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800f626:	4812      	ldr	r0, [pc, #72]	; (800f670 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800f628:	f241 01e7 	movw	r1, #4327	; 0x10e7
 800f62c:	f7f4 fbf4 	bl	8003e18 <assert_failed>
 800f630:	6828      	ldr	r0, [r5, #0]
 800f632:	e783      	b.n	800f53c <HAL_TIM_PWM_ConfigChannel+0x294>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800f634:	480e      	ldr	r0, [pc, #56]	; (800f670 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800f636:	f241 01d6 	movw	r1, #4310	; 0x10d6
 800f63a:	f7f4 fbed 	bl	8003e18 <assert_failed>
 800f63e:	6828      	ldr	r0, [r5, #0]
 800f640:	e74a      	b.n	800f4d8 <HAL_TIM_PWM_ConfigChannel+0x230>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f642:	480b      	ldr	r0, [pc, #44]	; (800f670 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800f644:	f241 01c5 	movw	r1, #4293	; 0x10c5
 800f648:	f7f4 fbe6 	bl	8003e18 <assert_failed>
 800f64c:	6828      	ldr	r0, [r5, #0]
 800f64e:	e7c9      	b.n	800f5e4 <HAL_TIM_PWM_ConfigChannel+0x33c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f650:	4807      	ldr	r0, [pc, #28]	; (800f670 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
 800f652:	f241 01b4 	movw	r1, #4276	; 0x10b4
 800f656:	f7f4 fbdf 	bl	8003e18 <assert_failed>
 800f65a:	6828      	ldr	r0, [r5, #0]
 800f65c:	e709      	b.n	800f472 <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800f65e:	bf00      	nop
 800f660:	40010000 	.word	0x40010000
 800f664:	40000400 	.word	0x40000400
 800f668:	40000800 	.word	0x40000800
 800f66c:	40001800 	.word	0x40001800
 800f670:	08029df8 	.word	0x08029df8

0800f674 <TIM_TI1_SetConfig>:
{
 800f674:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f676:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f678:	4e1b      	ldr	r6, [pc, #108]	; (800f6e8 <TIM_TI1_SetConfig+0x74>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f67a:	f024 0401 	bic.w	r4, r4, #1
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f67e:	42b0      	cmp	r0, r6
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f680:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f682:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800f684:	6a05      	ldr	r5, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800f686:	d01d      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f688:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800f68c:	d01a      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f68e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800f692:	42b0      	cmp	r0, r6
 800f694:	d016      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f696:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800f69a:	42b0      	cmp	r0, r6
 800f69c:	d012      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f69e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800f6a2:	42b0      	cmp	r0, r6
 800f6a4:	d00e      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f6a6:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800f6aa:	42b0      	cmp	r0, r6
 800f6ac:	d00a      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f6ae:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800f6b2:	42b0      	cmp	r0, r6
 800f6b4:	d006      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
 800f6b6:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 800f6ba:	42b0      	cmp	r0, r6
 800f6bc:	d002      	beq.n	800f6c4 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800f6be:	f044 0201 	orr.w	r2, r4, #1
 800f6c2:	e002      	b.n	800f6ca <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800f6c4:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800f6c8:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f6ca:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f6cc:	f025 040a 	bic.w	r4, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f6d0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800f6d4:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f6d8:	b2db      	uxtb	r3, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800f6da:	4321      	orrs	r1, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800f6dc:	4313      	orrs	r3, r2
}
 800f6de:	bc70      	pop	{r4, r5, r6}
  TIMx->CCMR1 = tmpccmr1;
 800f6e0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800f6e2:	6201      	str	r1, [r0, #32]
}
 800f6e4:	4770      	bx	lr
 800f6e6:	bf00      	nop
 800f6e8:	40010000 	.word	0x40010000

0800f6ec <HAL_TIM_IC_ConfigChannel>:
{
 800f6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6ee:	4605      	mov	r5, r0
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f6f0:	4ba5      	ldr	r3, [pc, #660]	; (800f988 <HAL_TIM_IC_ConfigChannel+0x29c>)
{
 800f6f2:	460c      	mov	r4, r1
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f6f4:	4fa5      	ldr	r7, [pc, #660]	; (800f98c <HAL_TIM_IC_ConfigChannel+0x2a0>)
 800f6f6:	6829      	ldr	r1, [r5, #0]
{
 800f6f8:	4616      	mov	r6, r2
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800f6fa:	48a5      	ldr	r0, [pc, #660]	; (800f990 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 800f6fc:	4299      	cmp	r1, r3
 800f6fe:	bf18      	it	ne
 800f700:	f1b1 4f80 	cmpne.w	r1, #1073741824	; 0x40000000
 800f704:	4aa3      	ldr	r2, [pc, #652]	; (800f994 <HAL_TIM_IC_ConfigChannel+0x2a8>)
 800f706:	bf14      	ite	ne
 800f708:	2301      	movne	r3, #1
 800f70a:	2300      	moveq	r3, #0
 800f70c:	42b9      	cmp	r1, r7
 800f70e:	bf0c      	ite	eq
 800f710:	2300      	moveq	r3, #0
 800f712:	f003 0301 	andne.w	r3, r3, #1
 800f716:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800f71a:	4281      	cmp	r1, r0
 800f71c:	bf0c      	ite	eq
 800f71e:	2300      	moveq	r3, #0
 800f720:	f003 0301 	andne.w	r3, r3, #1
 800f724:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
 800f728:	4291      	cmp	r1, r2
 800f72a:	bf0c      	ite	eq
 800f72c:	2300      	moveq	r3, #0
 800f72e:	f003 0301 	andne.w	r3, r3, #1
 800f732:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800f736:	42b9      	cmp	r1, r7
 800f738:	bf0c      	ite	eq
 800f73a:	2300      	moveq	r3, #0
 800f73c:	f003 0301 	andne.w	r3, r3, #1
 800f740:	f507 4788 	add.w	r7, r7, #17408	; 0x4400
 800f744:	4281      	cmp	r1, r0
 800f746:	bf0c      	ite	eq
 800f748:	2300      	moveq	r3, #0
 800f74a:	f003 0301 	andne.w	r3, r3, #1
 800f74e:	f5a0 3094 	sub.w	r0, r0, #75776	; 0x12800
 800f752:	4291      	cmp	r1, r2
 800f754:	bf0c      	ite	eq
 800f756:	2300      	moveq	r3, #0
 800f758:	f003 0301 	andne.w	r3, r3, #1
 800f75c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800f760:	42b9      	cmp	r1, r7
 800f762:	bf0c      	ite	eq
 800f764:	2300      	moveq	r3, #0
 800f766:	f003 0301 	andne.w	r3, r3, #1
 800f76a:	4281      	cmp	r1, r0
 800f76c:	bf0c      	ite	eq
 800f76e:	2300      	moveq	r3, #0
 800f770:	f003 0301 	andne.w	r3, r3, #1
 800f774:	4291      	cmp	r1, r2
 800f776:	bf0c      	ite	eq
 800f778:	2300      	moveq	r3, #0
 800f77a:	f003 0301 	andne.w	r3, r3, #1
 800f77e:	b11b      	cbz	r3, 800f788 <HAL_TIM_IC_ConfigChannel+0x9c>
 800f780:	4b85      	ldr	r3, [pc, #532]	; (800f998 <HAL_TIM_IC_ConfigChannel+0x2ac>)
 800f782:	4299      	cmp	r1, r3
 800f784:	f040 8156 	bne.w	800fa34 <HAL_TIM_IC_ConfigChannel+0x348>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800f788:	6823      	ldr	r3, [r4, #0]
 800f78a:	f033 0202 	bics.w	r2, r3, #2
 800f78e:	d001      	beq.n	800f794 <HAL_TIM_IC_ConfigChannel+0xa8>
 800f790:	2b0a      	cmp	r3, #10
 800f792:	d11e      	bne.n	800f7d2 <HAL_TIM_IC_ConfigChannel+0xe6>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800f794:	6863      	ldr	r3, [r4, #4]
 800f796:	3b01      	subs	r3, #1
 800f798:	2b02      	cmp	r3, #2
 800f79a:	d823      	bhi.n	800f7e4 <HAL_TIM_IC_ConfigChannel+0xf8>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800f79c:	68a3      	ldr	r3, [r4, #8]
 800f79e:	f033 030c 	bics.w	r3, r3, #12
 800f7a2:	d128      	bne.n	800f7f6 <HAL_TIM_IC_ConfigChannel+0x10a>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800f7a4:	68e3      	ldr	r3, [r4, #12]
 800f7a6:	2b0f      	cmp	r3, #15
 800f7a8:	d82d      	bhi.n	800f806 <HAL_TIM_IC_ConfigChannel+0x11a>
  __HAL_LOCK(htim);
 800f7aa:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800f7ae:	2b01      	cmp	r3, #1
 800f7b0:	d032      	beq.n	800f818 <HAL_TIM_IC_ConfigChannel+0x12c>
 800f7b2:	2001      	movs	r0, #1
 800f7b4:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 800f7b8:	b386      	cbz	r6, 800f81c <HAL_TIM_IC_ConfigChannel+0x130>
  else if (Channel == TIM_CHANNEL_2)
 800f7ba:	2e04      	cmp	r6, #4
 800f7bc:	d042      	beq.n	800f844 <HAL_TIM_IC_ConfigChannel+0x158>
  else if (Channel == TIM_CHANNEL_3)
 800f7be:	2e08      	cmp	r6, #8
 800f7c0:	f000 80f2 	beq.w	800f9a8 <HAL_TIM_IC_ConfigChannel+0x2bc>
  else if (Channel == TIM_CHANNEL_4)
 800f7c4:	2e0c      	cmp	r6, #12
 800f7c6:	f000 8094 	beq.w	800f8f2 <HAL_TIM_IC_ConfigChannel+0x206>
  __HAL_UNLOCK(htim);
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 800f7d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800f7d2:	f241 0141 	movw	r1, #4161	; 0x1041
 800f7d6:	4871      	ldr	r0, [pc, #452]	; (800f99c <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800f7d8:	f7f4 fb1e 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800f7dc:	6863      	ldr	r3, [r4, #4]
 800f7de:	3b01      	subs	r3, #1
 800f7e0:	2b02      	cmp	r3, #2
 800f7e2:	d9db      	bls.n	800f79c <HAL_TIM_IC_ConfigChannel+0xb0>
 800f7e4:	f241 0142 	movw	r1, #4162	; 0x1042
 800f7e8:	486c      	ldr	r0, [pc, #432]	; (800f99c <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800f7ea:	f7f4 fb15 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800f7ee:	68a3      	ldr	r3, [r4, #8]
 800f7f0:	f033 030c 	bics.w	r3, r3, #12
 800f7f4:	d0d6      	beq.n	800f7a4 <HAL_TIM_IC_ConfigChannel+0xb8>
 800f7f6:	f241 0143 	movw	r1, #4163	; 0x1043
 800f7fa:	4868      	ldr	r0, [pc, #416]	; (800f99c <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800f7fc:	f7f4 fb0c 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 800f800:	68e3      	ldr	r3, [r4, #12]
 800f802:	2b0f      	cmp	r3, #15
 800f804:	d9d1      	bls.n	800f7aa <HAL_TIM_IC_ConfigChannel+0xbe>
 800f806:	f241 0144 	movw	r1, #4164	; 0x1044
 800f80a:	4864      	ldr	r0, [pc, #400]	; (800f99c <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800f80c:	f7f4 fb04 	bl	8003e18 <assert_failed>
  __HAL_LOCK(htim);
 800f810:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 800f814:	2b01      	cmp	r3, #1
 800f816:	d1cc      	bne.n	800f7b2 <HAL_TIM_IC_ConfigChannel+0xc6>
 800f818:	2002      	movs	r0, #2
}
 800f81a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 800f81c:	e9d4 1200 	ldrd	r1, r2, [r4]
 800f820:	68e3      	ldr	r3, [r4, #12]
 800f822:	6828      	ldr	r0, [r5, #0]
 800f824:	f7ff ff26 	bl	800f674 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f828:	682b      	ldr	r3, [r5, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f82a:	68a4      	ldr	r4, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800f82c:	4630      	mov	r0, r6
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800f82e:	6999      	ldr	r1, [r3, #24]
 800f830:	f021 010c 	bic.w	r1, r1, #12
 800f834:	6199      	str	r1, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800f836:	699a      	ldr	r2, [r3, #24]
 800f838:	4322      	orrs	r2, r4
 800f83a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800f83c:	2300      	movs	r3, #0
 800f83e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 800f842:	e7c5      	b.n	800f7d0 <HAL_TIM_IC_ConfigChannel+0xe4>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800f844:	682a      	ldr	r2, [r5, #0]
 800f846:	4b50      	ldr	r3, [pc, #320]	; (800f988 <HAL_TIM_IC_ConfigChannel+0x29c>)
 800f848:	4950      	ldr	r1, [pc, #320]	; (800f98c <HAL_TIM_IC_ConfigChannel+0x2a0>)
 800f84a:	429a      	cmp	r2, r3
 800f84c:	bf18      	it	ne
 800f84e:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 800f852:	484f      	ldr	r0, [pc, #316]	; (800f990 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 800f854:	bf14      	ite	ne
 800f856:	2301      	movne	r3, #1
 800f858:	2300      	moveq	r3, #0
 800f85a:	428a      	cmp	r2, r1
 800f85c:	bf0c      	ite	eq
 800f85e:	2300      	moveq	r3, #0
 800f860:	f003 0301 	andne.w	r3, r3, #1
 800f864:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f868:	4282      	cmp	r2, r0
 800f86a:	bf0c      	ite	eq
 800f86c:	2300      	moveq	r3, #0
 800f86e:	f003 0301 	andne.w	r3, r3, #1
 800f872:	f500 407c 	add.w	r0, r0, #64512	; 0xfc00
 800f876:	428a      	cmp	r2, r1
 800f878:	bf0c      	ite	eq
 800f87a:	2300      	moveq	r3, #0
 800f87c:	f003 0301 	andne.w	r3, r3, #1
 800f880:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800f884:	4282      	cmp	r2, r0
 800f886:	bf0c      	ite	eq
 800f888:	2300      	moveq	r3, #0
 800f88a:	f003 0301 	andne.w	r3, r3, #1
 800f88e:	428a      	cmp	r2, r1
 800f890:	bf0c      	ite	eq
 800f892:	2300      	moveq	r3, #0
 800f894:	f003 0301 	andne.w	r3, r3, #1
 800f898:	b11b      	cbz	r3, 800f8a2 <HAL_TIM_IC_ConfigChannel+0x1b6>
 800f89a:	4b41      	ldr	r3, [pc, #260]	; (800f9a0 <HAL_TIM_IC_ConfigChannel+0x2b4>)
 800f89c:	429a      	cmp	r2, r3
 800f89e:	f040 80d6 	bne.w	800fa4e <HAL_TIM_IC_ConfigChannel+0x362>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8a2:	6a11      	ldr	r1, [r2, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800f8a4:	2000      	movs	r0, #0
    TIM_TI2_SetConfig(htim->Instance,
 800f8a6:	6867      	ldr	r7, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8a8:	f021 0110 	bic.w	r1, r1, #16
    TIM_TI2_SetConfig(htim->Instance,
 800f8ac:	6826      	ldr	r6, [r4, #0]
 800f8ae:	68e3      	ldr	r3, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8b0:	6211      	str	r1, [r2, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f8b2:	0136      	lsls	r6, r6, #4
  tmpccmr1 = TIMx->CCMR1;
 800f8b4:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f8b6:	031b      	lsls	r3, r3, #12
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f8b8:	f006 06a0 	and.w	r6, r6, #160	; 0xa0
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f8bc:	68a4      	ldr	r4, [r4, #8]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800f8be:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f8c2:	b29b      	uxth	r3, r3
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800f8c4:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer = TIMx->CCER;
 800f8c8:	6a17      	ldr	r7, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f8ca:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f8ce:	f027 07a0 	bic.w	r7, r7, #160	; 0xa0
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800f8d2:	430b      	orrs	r3, r1
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f8d4:	433e      	orrs	r6, r7
  TIMx->CCMR1 = tmpccmr1 ;
 800f8d6:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800f8d8:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800f8da:	6991      	ldr	r1, [r2, #24]
 800f8dc:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 800f8e0:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800f8e2:	6993      	ldr	r3, [r2, #24]
 800f8e4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800f8e8:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 800f8f0:	e76e      	b.n	800f7d0 <HAL_TIM_IC_ConfigChannel+0xe4>
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800f8f2:	682b      	ldr	r3, [r5, #0]
 800f8f4:	4a24      	ldr	r2, [pc, #144]	; (800f988 <HAL_TIM_IC_ConfigChannel+0x29c>)
 800f8f6:	4925      	ldr	r1, [pc, #148]	; (800f98c <HAL_TIM_IC_ConfigChannel+0x2a0>)
 800f8f8:	4293      	cmp	r3, r2
 800f8fa:	bf18      	it	ne
 800f8fc:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f900:	4823      	ldr	r0, [pc, #140]	; (800f990 <HAL_TIM_IC_ConfigChannel+0x2a4>)
 800f902:	bf14      	ite	ne
 800f904:	2201      	movne	r2, #1
 800f906:	2200      	moveq	r2, #0
 800f908:	428b      	cmp	r3, r1
 800f90a:	bf0c      	ite	eq
 800f90c:	2200      	moveq	r2, #0
 800f90e:	f002 0201 	andne.w	r2, r2, #1
 800f912:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f916:	4283      	cmp	r3, r0
 800f918:	bf0c      	ite	eq
 800f91a:	2200      	moveq	r2, #0
 800f91c:	f002 0201 	andne.w	r2, r2, #1
 800f920:	428b      	cmp	r3, r1
 800f922:	bf0c      	ite	eq
 800f924:	2200      	moveq	r2, #0
 800f926:	f002 0201 	andne.w	r2, r2, #1
 800f92a:	b142      	cbz	r2, 800f93e <HAL_TIM_IC_ConfigChannel+0x252>
 800f92c:	4a1d      	ldr	r2, [pc, #116]	; (800f9a4 <HAL_TIM_IC_ConfigChannel+0x2b8>)
 800f92e:	4293      	cmp	r3, r2
 800f930:	d005      	beq.n	800f93e <HAL_TIM_IC_ConfigChannel+0x252>
 800f932:	f241 017a 	movw	r1, #4218	; 0x107a
 800f936:	4819      	ldr	r0, [pc, #100]	; (800f99c <HAL_TIM_IC_ConfigChannel+0x2b0>)
 800f938:	f7f4 fa6e 	bl	8003e18 <assert_failed>
 800f93c:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f93e:	6a19      	ldr	r1, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800f940:	2000      	movs	r0, #0
    TIM_TI4_SetConfig(htim->Instance,
 800f942:	6867      	ldr	r7, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f944:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
    TIM_TI4_SetConfig(htim->Instance,
 800f948:	6826      	ldr	r6, [r4, #0]
 800f94a:	68e2      	ldr	r2, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f94c:	6219      	str	r1, [r3, #32]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f94e:	0336      	lsls	r6, r6, #12
  tmpccmr2 = TIMx->CCMR2;
 800f950:	69d9      	ldr	r1, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f952:	0312      	lsls	r2, r2, #12
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f954:	f406 4620 	and.w	r6, r6, #40960	; 0xa000
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f958:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800f95a:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f95e:	b292      	uxth	r2, r2
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800f960:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccer = TIMx->CCER;
 800f964:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800f966:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800f96a:	f427 4720 	bic.w	r7, r7, #40960	; 0xa000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f96e:	430a      	orrs	r2, r1
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f970:	433e      	orrs	r6, r7
  TIMx->CCMR2 = tmpccmr2;
 800f972:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800f974:	621e      	str	r6, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800f976:	69d9      	ldr	r1, [r3, #28]
 800f978:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 800f97c:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800f97e:	69da      	ldr	r2, [r3, #28]
 800f980:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 800f984:	61da      	str	r2, [r3, #28]
 800f986:	e720      	b.n	800f7ca <HAL_TIM_IC_ConfigChannel+0xde>
 800f988:	40010000 	.word	0x40010000
 800f98c:	40000400 	.word	0x40000400
 800f990:	40000800 	.word	0x40000800
 800f994:	40000c00 	.word	0x40000c00
 800f998:	40002000 	.word	0x40002000
 800f99c:	08029df8 	.word	0x08029df8
 800f9a0:	40001800 	.word	0x40001800
 800f9a4:	40010400 	.word	0x40010400
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800f9a8:	682b      	ldr	r3, [r5, #0]
 800f9aa:	4a2c      	ldr	r2, [pc, #176]	; (800fa5c <HAL_TIM_IC_ConfigChannel+0x370>)
 800f9ac:	492c      	ldr	r1, [pc, #176]	; (800fa60 <HAL_TIM_IC_ConfigChannel+0x374>)
 800f9ae:	4293      	cmp	r3, r2
 800f9b0:	bf18      	it	ne
 800f9b2:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800f9b6:	482b      	ldr	r0, [pc, #172]	; (800fa64 <HAL_TIM_IC_ConfigChannel+0x378>)
 800f9b8:	bf14      	ite	ne
 800f9ba:	2201      	movne	r2, #1
 800f9bc:	2200      	moveq	r2, #0
 800f9be:	428b      	cmp	r3, r1
 800f9c0:	bf0c      	ite	eq
 800f9c2:	2200      	moveq	r2, #0
 800f9c4:	f002 0201 	andne.w	r2, r2, #1
 800f9c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f9cc:	4283      	cmp	r3, r0
 800f9ce:	bf0c      	ite	eq
 800f9d0:	2200      	moveq	r2, #0
 800f9d2:	f002 0201 	andne.w	r2, r2, #1
 800f9d6:	428b      	cmp	r3, r1
 800f9d8:	bf0c      	ite	eq
 800f9da:	2200      	moveq	r2, #0
 800f9dc:	f002 0201 	andne.w	r2, r2, #1
 800f9e0:	b112      	cbz	r2, 800f9e8 <HAL_TIM_IC_ConfigChannel+0x2fc>
 800f9e2:	4a21      	ldr	r2, [pc, #132]	; (800fa68 <HAL_TIM_IC_ConfigChannel+0x37c>)
 800f9e4:	4293      	cmp	r3, r2
 800f9e6:	d12b      	bne.n	800fa40 <HAL_TIM_IC_ConfigChannel+0x354>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f9e8:	6a1f      	ldr	r7, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800f9ea:	2000      	movs	r0, #0
    TIM_TI3_SetConfig(htim->Instance,
 800f9ec:	6826      	ldr	r6, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f9ee:	f427 7780 	bic.w	r7, r7, #256	; 0x100
    TIM_TI3_SetConfig(htim->Instance,
 800f9f2:	6861      	ldr	r1, [r4, #4]
 800f9f4:	68e2      	ldr	r2, [r4, #12]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f9f6:	0236      	lsls	r6, r6, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f9f8:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f9fa:	69df      	ldr	r7, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f9fc:	0112      	lsls	r2, r2, #4
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f9fe:	f406 6620 	and.w	r6, r6, #2560	; 0xa00
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800fa02:	68a4      	ldr	r4, [r4, #8]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800fa04:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800fa08:	b2d2      	uxtb	r2, r2
  tmpccmr2 |= TIM_ICSelection;
 800fa0a:	4339      	orrs	r1, r7
  tmpccer = TIMx->CCER;
 800fa0c:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800fa0e:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800fa12:	f427 6720 	bic.w	r7, r7, #2560	; 0xa00
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800fa16:	430a      	orrs	r2, r1
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800fa18:	433e      	orrs	r6, r7
  TIMx->CCMR2 = tmpccmr2;
 800fa1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800fa1c:	621e      	str	r6, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800fa1e:	69d9      	ldr	r1, [r3, #28]
 800fa20:	f021 010c 	bic.w	r1, r1, #12
 800fa24:	61d9      	str	r1, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800fa26:	69da      	ldr	r2, [r3, #28]
 800fa28:	4322      	orrs	r2, r4
 800fa2a:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800fa2c:	2300      	movs	r3, #0
 800fa2e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return status;
 800fa32:	e6cd      	b.n	800f7d0 <HAL_TIM_IC_ConfigChannel+0xe4>
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800fa34:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 800fa38:	480c      	ldr	r0, [pc, #48]	; (800fa6c <HAL_TIM_IC_ConfigChannel+0x380>)
 800fa3a:	f7f4 f9ed 	bl	8003e18 <assert_failed>
 800fa3e:	e6a3      	b.n	800f788 <HAL_TIM_IC_ConfigChannel+0x9c>
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800fa40:	f241 016a 	movw	r1, #4202	; 0x106a
 800fa44:	4809      	ldr	r0, [pc, #36]	; (800fa6c <HAL_TIM_IC_ConfigChannel+0x380>)
 800fa46:	f7f4 f9e7 	bl	8003e18 <assert_failed>
 800fa4a:	682b      	ldr	r3, [r5, #0]
 800fa4c:	e7cc      	b.n	800f9e8 <HAL_TIM_IC_ConfigChannel+0x2fc>
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800fa4e:	f241 015a 	movw	r1, #4186	; 0x105a
 800fa52:	4806      	ldr	r0, [pc, #24]	; (800fa6c <HAL_TIM_IC_ConfigChannel+0x380>)
 800fa54:	f7f4 f9e0 	bl	8003e18 <assert_failed>
 800fa58:	682a      	ldr	r2, [r5, #0]
 800fa5a:	e722      	b.n	800f8a2 <HAL_TIM_IC_ConfigChannel+0x1b6>
 800fa5c:	40010000 	.word	0x40010000
 800fa60:	40000400 	.word	0x40000400
 800fa64:	40000800 	.word	0x40000800
 800fa68:	40010400 	.word	0x40010400
 800fa6c:	08029df8 	.word	0x08029df8

0800fa70 <TIM_CCxChannelCmd>:
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800fa70:	4b2b      	ldr	r3, [pc, #172]	; (800fb20 <TIM_CCxChannelCmd+0xb0>)
 800fa72:	4298      	cmp	r0, r3
{
 800fa74:	b530      	push	{r4, r5, lr}
 800fa76:	4604      	mov	r4, r0
 800fa78:	b083      	sub	sp, #12
 800fa7a:	460d      	mov	r5, r1
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800fa7c:	d031      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fa7e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800fa82:	d02e      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fa84:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 800fa88:	4298      	cmp	r0, r3
 800fa8a:	d02a      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fa8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fa90:	4298      	cmp	r0, r3
 800fa92:	d026      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fa94:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fa98:	4298      	cmp	r0, r3
 800fa9a:	d022      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fa9c:	f503 4378 	add.w	r3, r3, #63488	; 0xf800
 800faa0:	4298      	cmp	r0, r3
 800faa2:	d01e      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800faa4:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800faa8:	4298      	cmp	r0, r3
 800faaa:	d01a      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800faac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fab0:	4298      	cmp	r0, r3
 800fab2:	d016      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fab4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fab8:	4298      	cmp	r0, r3
 800faba:	d012      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fabc:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800fac0:	4298      	cmp	r0, r3
 800fac2:	d00e      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fac4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fac8:	4298      	cmp	r0, r3
 800faca:	d00a      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800facc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fad0:	4298      	cmp	r0, r3
 800fad2:	d006      	beq.n	800fae2 <TIM_CCxChannelCmd+0x72>
 800fad4:	f641 6199 	movw	r1, #7833	; 0x1e99
 800fad8:	4812      	ldr	r0, [pc, #72]	; (800fb24 <TIM_CCxChannelCmd+0xb4>)
 800fada:	9201      	str	r2, [sp, #4]
 800fadc:	f7f4 f99c 	bl	8003e18 <assert_failed>
 800fae0:	9a01      	ldr	r2, [sp, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
 800fae2:	2d14      	cmp	r5, #20
 800fae4:	d90f      	bls.n	800fb06 <TIM_CCxChannelCmd+0x96>
 800fae6:	2d3c      	cmp	r5, #60	; 0x3c
 800fae8:	d111      	bne.n	800fb0e <TIM_CCxChannelCmd+0x9e>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800faea:	f005 051f 	and.w	r5, r5, #31
 800faee:	2001      	movs	r0, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800faf0:	6a23      	ldr	r3, [r4, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800faf2:	40a8      	lsls	r0, r5

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800faf4:	40aa      	lsls	r2, r5
  TIMx->CCER &= ~tmp;
 800faf6:	ea23 0300 	bic.w	r3, r3, r0
 800fafa:	6223      	str	r3, [r4, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fafc:	6a25      	ldr	r5, [r4, #32]
 800fafe:	4315      	orrs	r5, r2
 800fb00:	6225      	str	r5, [r4, #32]
}
 800fb02:	b003      	add	sp, #12
 800fb04:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_CHANNELS(Channel));
 800fb06:	4b08      	ldr	r3, [pc, #32]	; (800fb28 <TIM_CCxChannelCmd+0xb8>)
 800fb08:	40eb      	lsrs	r3, r5
 800fb0a:	07db      	lsls	r3, r3, #31
 800fb0c:	d4ed      	bmi.n	800faea <TIM_CCxChannelCmd+0x7a>
 800fb0e:	f641 619a 	movw	r1, #7834	; 0x1e9a
 800fb12:	4804      	ldr	r0, [pc, #16]	; (800fb24 <TIM_CCxChannelCmd+0xb4>)
 800fb14:	9201      	str	r2, [sp, #4]
 800fb16:	f7f4 f97f 	bl	8003e18 <assert_failed>
 800fb1a:	9a01      	ldr	r2, [sp, #4]
 800fb1c:	e7e5      	b.n	800faea <TIM_CCxChannelCmd+0x7a>
 800fb1e:	bf00      	nop
 800fb20:	40010000 	.word	0x40010000
 800fb24:	08029df8 	.word	0x08029df8
 800fb28:	00111111 	.word	0x00111111

0800fb2c <HAL_TIM_IC_Start_DMA>:
{
 800fb2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb30:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fb32:	460d      	mov	r5, r1
{
 800fb34:	4617      	mov	r7, r2
 800fb36:	4698      	mov	r8, r3
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fb38:	2900      	cmp	r1, #0
 800fb3a:	f040 8089 	bne.w	800fc50 <HAL_TIM_IC_Start_DMA+0x124>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fb3e:	6803      	ldr	r3, [r0, #0]
 800fb40:	4a97      	ldr	r2, [pc, #604]	; (800fda0 <HAL_TIM_IC_Start_DMA+0x274>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fb42:	f890 603e 	ldrb.w	r6, [r0, #62]	; 0x3e
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fb46:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fb48:	f890 9044 	ldrb.w	r9, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fb4c:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fb4e:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fb52:	d036      	beq.n	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fb54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb58:	d033      	beq.n	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fb5a:	4a92      	ldr	r2, [pc, #584]	; (800fda4 <HAL_TIM_IC_Start_DMA+0x278>)
 800fb5c:	4293      	cmp	r3, r2
 800fb5e:	d030      	beq.n	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fb60:	4a91      	ldr	r2, [pc, #580]	; (800fda8 <HAL_TIM_IC_Start_DMA+0x27c>)
 800fb62:	4293      	cmp	r3, r2
 800fb64:	d068      	beq.n	800fc38 <HAL_TIM_IC_Start_DMA+0x10c>
 800fb66:	4a91      	ldr	r2, [pc, #580]	; (800fdac <HAL_TIM_IC_Start_DMA+0x280>)
 800fb68:	4293      	cmp	r3, r2
 800fb6a:	d065      	beq.n	800fc38 <HAL_TIM_IC_Start_DMA+0x10c>
 800fb6c:	4a90      	ldr	r2, [pc, #576]	; (800fdb0 <HAL_TIM_IC_Start_DMA+0x284>)
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	f040 80be 	bne.w	800fcf0 <HAL_TIM_IC_Start_DMA+0x1c4>
 800fb74:	2d14      	cmp	r5, #20
 800fb76:	d864      	bhi.n	800fc42 <HAL_TIM_IC_Start_DMA+0x116>
 800fb78:	4a8e      	ldr	r2, [pc, #568]	; (800fdb4 <HAL_TIM_IC_Start_DMA+0x288>)
 800fb7a:	40ea      	lsrs	r2, r5
 800fb7c:	07d2      	lsls	r2, r2, #31
 800fb7e:	d560      	bpl.n	800fc42 <HAL_TIM_IC_Start_DMA+0x116>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800fb80:	4987      	ldr	r1, [pc, #540]	; (800fda0 <HAL_TIM_IC_Start_DMA+0x274>)
 800fb82:	4a88      	ldr	r2, [pc, #544]	; (800fda4 <HAL_TIM_IC_Start_DMA+0x278>)
 800fb84:	428b      	cmp	r3, r1
 800fb86:	bf18      	it	ne
 800fb88:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800fb8c:	4886      	ldr	r0, [pc, #536]	; (800fda8 <HAL_TIM_IC_Start_DMA+0x27c>)
 800fb8e:	bf14      	ite	ne
 800fb90:	2101      	movne	r1, #1
 800fb92:	2100      	moveq	r1, #0
 800fb94:	4293      	cmp	r3, r2
 800fb96:	bf0c      	ite	eq
 800fb98:	2100      	moveq	r1, #0
 800fb9a:	f001 0101 	andne.w	r1, r1, #1
 800fb9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fba2:	4283      	cmp	r3, r0
 800fba4:	bf0c      	ite	eq
 800fba6:	2100      	moveq	r1, #0
 800fba8:	f001 0101 	andne.w	r1, r1, #1
 800fbac:	4293      	cmp	r3, r2
 800fbae:	bf0c      	ite	eq
 800fbb0:	2100      	moveq	r1, #0
 800fbb2:	f001 0101 	andne.w	r1, r1, #1
 800fbb6:	b121      	cbz	r1, 800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fbb8:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800fbbc:	4293      	cmp	r3, r2
 800fbbe:	f040 808d 	bne.w	800fcdc <HAL_TIM_IC_Start_DMA+0x1b0>
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800fbc2:	2e02      	cmp	r6, #2
 800fbc4:	d069      	beq.n	800fc9a <HAL_TIM_IC_Start_DMA+0x16e>
 800fbc6:	f1b9 0f02 	cmp.w	r9, #2
 800fbca:	d066      	beq.n	800fc9a <HAL_TIM_IC_Start_DMA+0x16e>
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800fbcc:	2e01      	cmp	r6, #1
 800fbce:	d106      	bne.n	800fbde <HAL_TIM_IC_Start_DMA+0xb2>
 800fbd0:	f1b9 0f01 	cmp.w	r9, #1
 800fbd4:	d103      	bne.n	800fbde <HAL_TIM_IC_Start_DMA+0xb2>
    if ((pData == NULL) && (Length > 0U))
 800fbd6:	b92f      	cbnz	r7, 800fbe4 <HAL_TIM_IC_Start_DMA+0xb8>
 800fbd8:	f1b8 0f00 	cmp.w	r8, #0
 800fbdc:	d002      	beq.n	800fbe4 <HAL_TIM_IC_Start_DMA+0xb8>
    return HAL_ERROR;
 800fbde:	2001      	movs	r0, #1
}
 800fbe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fbe4:	2302      	movs	r3, #2
 800fbe6:	2d00      	cmp	r5, #0
 800fbe8:	d05a      	beq.n	800fca0 <HAL_TIM_IC_Start_DMA+0x174>
 800fbea:	2d04      	cmp	r5, #4
 800fbec:	f000 80b9 	beq.w	800fd62 <HAL_TIM_IC_Start_DMA+0x236>
 800fbf0:	2d08      	cmp	r5, #8
 800fbf2:	f000 8156 	beq.w	800fea2 <HAL_TIM_IC_Start_DMA+0x376>
 800fbf6:	2d0c      	cmp	r5, #12
 800fbf8:	f000 8134 	beq.w	800fe64 <HAL_TIM_IC_Start_DMA+0x338>
 800fbfc:	2d10      	cmp	r5, #16
 800fbfe:	f000 80ef 	beq.w	800fde0 <HAL_TIM_IC_Start_DMA+0x2b4>
 800fc02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fc06:	2201      	movs	r2, #1
 800fc08:	4629      	mov	r1, r5
 800fc0a:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fc0c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fc10:	f7ff ff2e 	bl	800fa70 <TIM_CCxChannelCmd>
  switch (Channel)
 800fc14:	2d0c      	cmp	r5, #12
 800fc16:	f200 80ec 	bhi.w	800fdf2 <HAL_TIM_IC_Start_DMA+0x2c6>
 800fc1a:	e8df f015 	tbh	[pc, r5, lsl #1]
 800fc1e:	004a      	.short	0x004a
 800fc20:	00ea00ea 	.word	0x00ea00ea
 800fc24:	00ab00ea 	.word	0x00ab00ea
 800fc28:	00ea00ea 	.word	0x00ea00ea
 800fc2c:	014b00ea 	.word	0x014b00ea
 800fc30:	00ea00ea 	.word	0x00ea00ea
 800fc34:	012c00ea 	.word	0x012c00ea
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fc38:	f035 0204 	bics.w	r2, r5, #4
 800fc3c:	d0a0      	beq.n	800fb80 <HAL_TIM_IC_Start_DMA+0x54>
 800fc3e:	2a08      	cmp	r2, #8
 800fc40:	d09e      	beq.n	800fb80 <HAL_TIM_IC_Start_DMA+0x54>
 800fc42:	f640 114a 	movw	r1, #2378	; 0x94a
 800fc46:	485c      	ldr	r0, [pc, #368]	; (800fdb8 <HAL_TIM_IC_Start_DMA+0x28c>)
 800fc48:	f7f4 f8e6 	bl	8003e18 <assert_failed>
 800fc4c:	6823      	ldr	r3, [r4, #0]
 800fc4e:	e797      	b.n	800fb80 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fc50:	2904      	cmp	r1, #4
 800fc52:	d054      	beq.n	800fcfe <HAL_TIM_IC_Start_DMA+0x1d2>
 800fc54:	2908      	cmp	r1, #8
 800fc56:	d07e      	beq.n	800fd56 <HAL_TIM_IC_Start_DMA+0x22a>
 800fc58:	290c      	cmp	r1, #12
 800fc5a:	d045      	beq.n	800fce8 <HAL_TIM_IC_Start_DMA+0x1bc>
 800fc5c:	2910      	cmp	r1, #16
 800fc5e:	f000 813f 	beq.w	800fee0 <HAL_TIM_IC_Start_DMA+0x3b4>
 800fc62:	f890 6043 	ldrb.w	r6, [r0, #67]	; 0x43
 800fc66:	b2f6      	uxtb	r6, r6
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fc68:	6823      	ldr	r3, [r4, #0]
 800fc6a:	4a4d      	ldr	r2, [pc, #308]	; (800fda0 <HAL_TIM_IC_Start_DMA+0x274>)
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fc6c:	f894 9047 	ldrb.w	r9, [r4, #71]	; 0x47
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fc70:	4293      	cmp	r3, r2
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fc72:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fc76:	d05c      	beq.n	800fd32 <HAL_TIM_IC_Start_DMA+0x206>
 800fc78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fc7c:	d04e      	beq.n	800fd1c <HAL_TIM_IC_Start_DMA+0x1f0>
 800fc7e:	4a49      	ldr	r2, [pc, #292]	; (800fda4 <HAL_TIM_IC_Start_DMA+0x278>)
 800fc80:	4293      	cmp	r3, r2
 800fc82:	f47f af6d 	bne.w	800fb60 <HAL_TIM_IC_Start_DMA+0x34>
 800fc86:	f035 020c 	bics.w	r2, r5, #12
 800fc8a:	d09a      	beq.n	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fc8c:	4a4b      	ldr	r2, [pc, #300]	; (800fdbc <HAL_TIM_IC_Start_DMA+0x290>)
 800fc8e:	4293      	cmp	r3, r2
 800fc90:	d1d7      	bne.n	800fc42 <HAL_TIM_IC_Start_DMA+0x116>
 800fc92:	2d00      	cmp	r5, #0
 800fc94:	f43f af74 	beq.w	800fb80 <HAL_TIM_IC_Start_DMA+0x54>
 800fc98:	e7d3      	b.n	800fc42 <HAL_TIM_IC_Start_DMA+0x116>
    return HAL_BUSY;
 800fc9a:	2002      	movs	r0, #2
}
 800fc9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fca0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fca4:	4629      	mov	r1, r5
 800fca6:	2201      	movs	r2, #1
 800fca8:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fcaa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fcae:	f7ff fedf 	bl	800fa70 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800fcb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800fcb4:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800fcb6:	4d42      	ldr	r5, [pc, #264]	; (800fdc0 <HAL_TIM_IC_Start_DMA+0x294>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800fcb8:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800fcba:	4942      	ldr	r1, [pc, #264]	; (800fdc4 <HAL_TIM_IC_Start_DMA+0x298>)
 800fcbc:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800fcc0:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800fcc2:	4d41      	ldr	r5, [pc, #260]	; (800fdc8 <HAL_TIM_IC_Start_DMA+0x29c>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800fcc4:	3134      	adds	r1, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800fcc6:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800fcc8:	f7f8 fa8e 	bl	80081e8 <HAL_DMA_Start_IT>
 800fccc:	2800      	cmp	r0, #0
 800fcce:	d186      	bne.n	800fbde <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800fcd0:	6822      	ldr	r2, [r4, #0]
 800fcd2:	68d3      	ldr	r3, [r2, #12]
 800fcd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fcd8:	60d3      	str	r3, [r2, #12]
      break;
 800fcda:	e08c      	b.n	800fdf6 <HAL_TIM_IC_Start_DMA+0x2ca>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800fcdc:	f640 114b 	movw	r1, #2379	; 0x94b
 800fce0:	4835      	ldr	r0, [pc, #212]	; (800fdb8 <HAL_TIM_IC_Start_DMA+0x28c>)
 800fce2:	f7f4 f899 	bl	8003e18 <assert_failed>
 800fce6:	e76c      	b.n	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fce8:	f890 6041 	ldrb.w	r6, [r0, #65]	; 0x41
 800fcec:	b2f6      	uxtb	r6, r6
 800fcee:	e7bb      	b.n	800fc68 <HAL_TIM_IC_Start_DMA+0x13c>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fcf0:	4a36      	ldr	r2, [pc, #216]	; (800fdcc <HAL_TIM_IC_Start_DMA+0x2a0>)
 800fcf2:	4293      	cmp	r3, r2
 800fcf4:	d125      	bne.n	800fd42 <HAL_TIM_IC_Start_DMA+0x216>
 800fcf6:	f035 0204 	bics.w	r2, r5, #4
 800fcfa:	d1a2      	bne.n	800fc42 <HAL_TIM_IC_Start_DMA+0x116>
 800fcfc:	e740      	b.n	800fb80 <HAL_TIM_IC_Start_DMA+0x54>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fcfe:	f890 603f 	ldrb.w	r6, [r0, #63]	; 0x3f
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fd02:	6803      	ldr	r3, [r0, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fd04:	f890 9045 	ldrb.w	r9, [r0, #69]	; 0x45
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fd08:	4a25      	ldr	r2, [pc, #148]	; (800fda0 <HAL_TIM_IC_Start_DMA+0x274>)
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fd0a:	b2f6      	uxtb	r6, r6
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fd0c:	fa5f f989 	uxtb.w	r9, r9
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fd10:	4293      	cmp	r3, r2
 800fd12:	f43f af56 	beq.w	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fd16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fd1a:	d1b0      	bne.n	800fc7e <HAL_TIM_IC_Start_DMA+0x152>
 800fd1c:	f035 020c 	bics.w	r2, r5, #12
 800fd20:	f43f af4f 	beq.w	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fd24:	4a2a      	ldr	r2, [pc, #168]	; (800fdd0 <HAL_TIM_IC_Start_DMA+0x2a4>)
 800fd26:	4293      	cmp	r3, r2
 800fd28:	d1b0      	bne.n	800fc8c <HAL_TIM_IC_Start_DMA+0x160>
 800fd2a:	2d00      	cmp	r5, #0
 800fd2c:	f43f af28 	beq.w	800fb80 <HAL_TIM_IC_Start_DMA+0x54>
 800fd30:	e787      	b.n	800fc42 <HAL_TIM_IC_Start_DMA+0x116>
 800fd32:	f025 0204 	bic.w	r2, r5, #4
 800fd36:	2a08      	cmp	r2, #8
 800fd38:	f43f af43 	beq.w	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fd3c:	2a10      	cmp	r2, #16
 800fd3e:	f43f af40 	beq.w	800fbc2 <HAL_TIM_IC_Start_DMA+0x96>
 800fd42:	4a24      	ldr	r2, [pc, #144]	; (800fdd4 <HAL_TIM_IC_Start_DMA+0x2a8>)
 800fd44:	4293      	cmp	r3, r2
 800fd46:	d0a4      	beq.n	800fc92 <HAL_TIM_IC_Start_DMA+0x166>
 800fd48:	4a23      	ldr	r2, [pc, #140]	; (800fdd8 <HAL_TIM_IC_Start_DMA+0x2ac>)
 800fd4a:	4293      	cmp	r3, r2
 800fd4c:	d0a1      	beq.n	800fc92 <HAL_TIM_IC_Start_DMA+0x166>
 800fd4e:	4a23      	ldr	r2, [pc, #140]	; (800fddc <HAL_TIM_IC_Start_DMA+0x2b0>)
 800fd50:	4293      	cmp	r3, r2
 800fd52:	d0d0      	beq.n	800fcf6 <HAL_TIM_IC_Start_DMA+0x1ca>
 800fd54:	e7e6      	b.n	800fd24 <HAL_TIM_IC_Start_DMA+0x1f8>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fd56:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800fd5a:	6803      	ldr	r3, [r0, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800fd5c:	f890 9046 	ldrb.w	r9, [r0, #70]	; 0x46
 800fd60:	e7d2      	b.n	800fd08 <HAL_TIM_IC_Start_DMA+0x1dc>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fd62:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fd66:	4629      	mov	r1, r5
 800fd68:	2201      	movs	r2, #1
 800fd6a:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fd6c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fd70:	f7ff fe7e 	bl	800fa70 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800fd74:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800fd76:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800fd78:	4d11      	ldr	r5, [pc, #68]	; (800fdc0 <HAL_TIM_IC_Start_DMA+0x294>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800fd7a:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800fd7c:	4911      	ldr	r1, [pc, #68]	; (800fdc4 <HAL_TIM_IC_Start_DMA+0x298>)
 800fd7e:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800fd82:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800fd84:	4d10      	ldr	r5, [pc, #64]	; (800fdc8 <HAL_TIM_IC_Start_DMA+0x29c>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800fd86:	3138      	adds	r1, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800fd88:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 800fd8a:	f7f8 fa2d 	bl	80081e8 <HAL_DMA_Start_IT>
 800fd8e:	2800      	cmp	r0, #0
 800fd90:	f47f af25 	bne.w	800fbde <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800fd94:	6822      	ldr	r2, [r4, #0]
 800fd96:	68d3      	ldr	r3, [r2, #12]
 800fd98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fd9c:	60d3      	str	r3, [r2, #12]
      break;
 800fd9e:	e02a      	b.n	800fdf6 <HAL_TIM_IC_Start_DMA+0x2ca>
 800fda0:	40010000 	.word	0x40010000
 800fda4:	40000400 	.word	0x40000400
 800fda8:	40000800 	.word	0x40000800
 800fdac:	40000c00 	.word	0x40000c00
 800fdb0:	40010400 	.word	0x40010400
 800fdb4:	00111111 	.word	0x00111111
 800fdb8:	08029df8 	.word	0x08029df8
 800fdbc:	40002000 	.word	0x40002000
 800fdc0:	0800e46d 	.word	0x0800e46d
 800fdc4:	0800e505 	.word	0x0800e505
 800fdc8:	0800e6e9 	.word	0x0800e6e9
 800fdcc:	40014000 	.word	0x40014000
 800fdd0:	40001c00 	.word	0x40001c00
 800fdd4:	40014400 	.word	0x40014400
 800fdd8:	40014800 	.word	0x40014800
 800fddc:	40001800 	.word	0x40001800
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fde0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fde4:	4629      	mov	r1, r5
 800fde6:	2201      	movs	r2, #1
 800fde8:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fdea:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fdee:	f7ff fe3f 	bl	800fa70 <TIM_CCxChannelCmd>
  switch (Channel)
 800fdf2:	6822      	ldr	r2, [r4, #0]
      status = HAL_ERROR;
 800fdf4:	2001      	movs	r0, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fdf6:	4b3c      	ldr	r3, [pc, #240]	; (800fee8 <HAL_TIM_IC_Start_DMA+0x3bc>)
 800fdf8:	4c3c      	ldr	r4, [pc, #240]	; (800feec <HAL_TIM_IC_Start_DMA+0x3c0>)
 800fdfa:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800fdfe:	bf18      	it	ne
 800fe00:	429a      	cmpne	r2, r3
 800fe02:	493b      	ldr	r1, [pc, #236]	; (800fef0 <HAL_TIM_IC_Start_DMA+0x3c4>)
 800fe04:	4d3b      	ldr	r5, [pc, #236]	; (800fef4 <HAL_TIM_IC_Start_DMA+0x3c8>)
 800fe06:	bf0c      	ite	eq
 800fe08:	2301      	moveq	r3, #1
 800fe0a:	2300      	movne	r3, #0
 800fe0c:	42a2      	cmp	r2, r4
 800fe0e:	bf08      	it	eq
 800fe10:	f043 0301 	orreq.w	r3, r3, #1
 800fe14:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 800fe18:	428a      	cmp	r2, r1
 800fe1a:	bf08      	it	eq
 800fe1c:	f043 0301 	orreq.w	r3, r3, #1
 800fe20:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
 800fe24:	42aa      	cmp	r2, r5
 800fe26:	bf08      	it	eq
 800fe28:	f043 0301 	orreq.w	r3, r3, #1
 800fe2c:	42a2      	cmp	r2, r4
 800fe2e:	bf08      	it	eq
 800fe30:	f043 0301 	orreq.w	r3, r3, #1
 800fe34:	428a      	cmp	r2, r1
 800fe36:	bf08      	it	eq
 800fe38:	f043 0301 	orreq.w	r3, r3, #1
 800fe3c:	b913      	cbnz	r3, 800fe44 <HAL_TIM_IC_Start_DMA+0x318>
 800fe3e:	4b2e      	ldr	r3, [pc, #184]	; (800fef8 <HAL_TIM_IC_Start_DMA+0x3cc>)
 800fe40:	429a      	cmp	r2, r3
 800fe42:	d109      	bne.n	800fe58 <HAL_TIM_IC_Start_DMA+0x32c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fe44:	6891      	ldr	r1, [r2, #8]
 800fe46:	4b2d      	ldr	r3, [pc, #180]	; (800fefc <HAL_TIM_IC_Start_DMA+0x3d0>)
 800fe48:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fe4a:	2b06      	cmp	r3, #6
 800fe4c:	f43f aec8 	beq.w	800fbe0 <HAL_TIM_IC_Start_DMA+0xb4>
 800fe50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe54:	f43f aec4 	beq.w	800fbe0 <HAL_TIM_IC_Start_DMA+0xb4>
    __HAL_TIM_ENABLE(htim);
 800fe58:	6813      	ldr	r3, [r2, #0]
 800fe5a:	f043 0301 	orr.w	r3, r3, #1
 800fe5e:	6013      	str	r3, [r2, #0]
}
 800fe60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fe64:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fe68:	4629      	mov	r1, r5
 800fe6a:	2201      	movs	r2, #1
 800fe6c:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fe6e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fe72:	f7ff fdfd 	bl	800fa70 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800fe76:	6b20      	ldr	r0, [r4, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800fe78:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800fe7a:	4d21      	ldr	r5, [pc, #132]	; (800ff00 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800fe7c:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800fe7e:	4921      	ldr	r1, [pc, #132]	; (800ff04 <HAL_TIM_IC_Start_DMA+0x3d8>)
 800fe80:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800fe84:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800fe86:	4d20      	ldr	r5, [pc, #128]	; (800ff08 <HAL_TIM_IC_Start_DMA+0x3dc>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800fe88:	3140      	adds	r1, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800fe8a:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 800fe8c:	f7f8 f9ac 	bl	80081e8 <HAL_DMA_Start_IT>
 800fe90:	2800      	cmp	r0, #0
 800fe92:	f47f aea4 	bne.w	800fbde <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800fe96:	6822      	ldr	r2, [r4, #0]
 800fe98:	68d3      	ldr	r3, [r2, #12]
 800fe9a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800fe9e:	60d3      	str	r3, [r2, #12]
      break;
 800fea0:	e7a9      	b.n	800fdf6 <HAL_TIM_IC_Start_DMA+0x2ca>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800fea2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fea6:	4629      	mov	r1, r5
 800fea8:	2201      	movs	r2, #1
 800feaa:	6820      	ldr	r0, [r4, #0]
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800feac:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800feb0:	f7ff fdde 	bl	800fa70 <TIM_CCxChannelCmd>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800feb4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800feb6:	4643      	mov	r3, r8
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800feb8:	4d11      	ldr	r5, [pc, #68]	; (800ff00 <HAL_TIM_IC_Start_DMA+0x3d4>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800feba:	463a      	mov	r2, r7
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800febc:	4911      	ldr	r1, [pc, #68]	; (800ff04 <HAL_TIM_IC_Start_DMA+0x3d8>)
 800febe:	e9c0 510f 	strd	r5, r1, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800fec2:	6821      	ldr	r1, [r4, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800fec4:	4d10      	ldr	r5, [pc, #64]	; (800ff08 <HAL_TIM_IC_Start_DMA+0x3dc>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800fec6:	313c      	adds	r1, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800fec8:	64c5      	str	r5, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800feca:	f7f8 f98d 	bl	80081e8 <HAL_DMA_Start_IT>
 800fece:	2800      	cmp	r0, #0
 800fed0:	f47f ae85 	bne.w	800fbde <HAL_TIM_IC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800fed4:	6822      	ldr	r2, [r4, #0]
 800fed6:	68d3      	ldr	r3, [r2, #12]
 800fed8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800fedc:	60d3      	str	r3, [r2, #12]
      break;
 800fede:	e78a      	b.n	800fdf6 <HAL_TIM_IC_Start_DMA+0x2ca>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800fee0:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 800fee4:	b2f6      	uxtb	r6, r6
 800fee6:	e6bf      	b.n	800fc68 <HAL_TIM_IC_Start_DMA+0x13c>
 800fee8:	40010000 	.word	0x40010000
 800feec:	40000400 	.word	0x40000400
 800fef0:	40000800 	.word	0x40000800
 800fef4:	40000c00 	.word	0x40000c00
 800fef8:	40001800 	.word	0x40001800
 800fefc:	00010007 	.word	0x00010007
 800ff00:	0800e46d 	.word	0x0800e46d
 800ff04:	0800e505 	.word	0x0800e505
 800ff08:	0800e6e9 	.word	0x0800e6e9

0800ff0c <HAL_TIM_IC_Stop_DMA>:
{
 800ff0c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800ff0e:	4b81      	ldr	r3, [pc, #516]	; (8010114 <HAL_TIM_IC_Stop_DMA+0x208>)
{
 800ff10:	4604      	mov	r4, r0
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800ff12:	6800      	ldr	r0, [r0, #0]
{
 800ff14:	460d      	mov	r5, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800ff16:	4298      	cmp	r0, r3
 800ff18:	f000 80cb 	beq.w	80100b2 <HAL_TIM_IC_Stop_DMA+0x1a6>
 800ff1c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800ff20:	d055      	beq.n	800ffce <HAL_TIM_IC_Stop_DMA+0xc2>
 800ff22:	4b7d      	ldr	r3, [pc, #500]	; (8010118 <HAL_TIM_IC_Stop_DMA+0x20c>)
 800ff24:	4298      	cmp	r0, r3
 800ff26:	d052      	beq.n	800ffce <HAL_TIM_IC_Stop_DMA+0xc2>
 800ff28:	4b7c      	ldr	r3, [pc, #496]	; (801011c <HAL_TIM_IC_Stop_DMA+0x210>)
 800ff2a:	4298      	cmp	r0, r3
 800ff2c:	d04f      	beq.n	800ffce <HAL_TIM_IC_Stop_DMA+0xc2>
 800ff2e:	4b7c      	ldr	r3, [pc, #496]	; (8010120 <HAL_TIM_IC_Stop_DMA+0x214>)
 800ff30:	4298      	cmp	r0, r3
 800ff32:	d04c      	beq.n	800ffce <HAL_TIM_IC_Stop_DMA+0xc2>
 800ff34:	4b7b      	ldr	r3, [pc, #492]	; (8010124 <HAL_TIM_IC_Stop_DMA+0x218>)
 800ff36:	4298      	cmp	r0, r3
 800ff38:	f000 80bb 	beq.w	80100b2 <HAL_TIM_IC_Stop_DMA+0x1a6>
 800ff3c:	4b7a      	ldr	r3, [pc, #488]	; (8010128 <HAL_TIM_IC_Stop_DMA+0x21c>)
 800ff3e:	4298      	cmp	r0, r3
 800ff40:	d00c      	beq.n	800ff5c <HAL_TIM_IC_Stop_DMA+0x50>
 800ff42:	4b7a      	ldr	r3, [pc, #488]	; (801012c <HAL_TIM_IC_Stop_DMA+0x220>)
 800ff44:	4298      	cmp	r0, r3
 800ff46:	f000 80d8 	beq.w	80100fa <HAL_TIM_IC_Stop_DMA+0x1ee>
 800ff4a:	4b79      	ldr	r3, [pc, #484]	; (8010130 <HAL_TIM_IC_Stop_DMA+0x224>)
 800ff4c:	4298      	cmp	r0, r3
 800ff4e:	f000 80d4 	beq.w	80100fa <HAL_TIM_IC_Stop_DMA+0x1ee>
 800ff52:	f5a3 3398 	sub.w	r3, r3, #77824	; 0x13000
 800ff56:	4298      	cmp	r0, r3
 800ff58:	f040 80c8 	bne.w	80100ec <HAL_TIM_IC_Stop_DMA+0x1e0>
 800ff5c:	f035 0304 	bics.w	r3, r5, #4
 800ff60:	f000 80ce 	beq.w	8010100 <HAL_TIM_IC_Stop_DMA+0x1f4>
 800ff64:	f640 11e5 	movw	r1, #2533	; 0x9e5
 800ff68:	4872      	ldr	r0, [pc, #456]	; (8010134 <HAL_TIM_IC_Stop_DMA+0x228>)
 800ff6a:	f7f3 ff55 	bl	8003e18 <assert_failed>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 800ff6e:	6820      	ldr	r0, [r4, #0]
 800ff70:	4b68      	ldr	r3, [pc, #416]	; (8010114 <HAL_TIM_IC_Stop_DMA+0x208>)
 800ff72:	4a69      	ldr	r2, [pc, #420]	; (8010118 <HAL_TIM_IC_Stop_DMA+0x20c>)
 800ff74:	4298      	cmp	r0, r3
 800ff76:	bf18      	it	ne
 800ff78:	f1b0 4f80 	cmpne.w	r0, #1073741824	; 0x40000000
 800ff7c:	4967      	ldr	r1, [pc, #412]	; (801011c <HAL_TIM_IC_Stop_DMA+0x210>)
 800ff7e:	bf14      	ite	ne
 800ff80:	2301      	movne	r3, #1
 800ff82:	2300      	moveq	r3, #0
 800ff84:	4290      	cmp	r0, r2
 800ff86:	bf0c      	ite	eq
 800ff88:	2300      	moveq	r3, #0
 800ff8a:	f003 0301 	andne.w	r3, r3, #1
 800ff8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ff92:	4288      	cmp	r0, r1
 800ff94:	bf0c      	ite	eq
 800ff96:	2300      	moveq	r3, #0
 800ff98:	f003 0301 	andne.w	r3, r3, #1
 800ff9c:	4290      	cmp	r0, r2
 800ff9e:	bf0c      	ite	eq
 800ffa0:	2300      	moveq	r3, #0
 800ffa2:	f003 0301 	andne.w	r3, r3, #1
 800ffa6:	b11b      	cbz	r3, 800ffb0 <HAL_TIM_IC_Stop_DMA+0xa4>
 800ffa8:	4b5e      	ldr	r3, [pc, #376]	; (8010124 <HAL_TIM_IC_Stop_DMA+0x218>)
 800ffaa:	4298      	cmp	r0, r3
 800ffac:	f040 80a8 	bne.w	8010100 <HAL_TIM_IC_Stop_DMA+0x1f4>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	4629      	mov	r1, r5
 800ffb4:	f7ff fd5c 	bl	800fa70 <TIM_CCxChannelCmd>
  switch (Channel)
 800ffb8:	2d0c      	cmp	r5, #12
 800ffba:	d80c      	bhi.n	800ffd6 <HAL_TIM_IC_Stop_DMA+0xca>
 800ffbc:	e8df f005 	tbb	[pc, r5]
 800ffc0:	0b0b0b0d 	.word	0x0b0b0b0d
 800ffc4:	0b0b0b64 	.word	0x0b0b0b64
 800ffc8:	0b0b0b4a 	.word	0x0b0b0b4a
 800ffcc:	22          	.byte	0x22
 800ffcd:	00          	.byte	0x00
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800ffce:	f035 030c 	bics.w	r3, r5, #12
 800ffd2:	d1c7      	bne.n	800ff64 <HAL_TIM_IC_Stop_DMA+0x58>
 800ffd4:	e7ec      	b.n	800ffb0 <HAL_TIM_IC_Stop_DMA+0xa4>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ffd6:	2001      	movs	r0, #1
}
 800ffd8:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ffda:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ffdc:	6a60      	ldr	r0, [r4, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ffde:	68d3      	ldr	r3, [r2, #12]
 800ffe0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ffe4:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ffe6:	f7f8 f9a3 	bl	8008330 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 800ffea:	6823      	ldr	r3, [r4, #0]
 800ffec:	f241 1211 	movw	r2, #4369	; 0x1111
 800fff0:	6a19      	ldr	r1, [r3, #32]
 800fff2:	4211      	tst	r1, r2
 800fff4:	d06c      	beq.n	80100d0 <HAL_TIM_IC_Stop_DMA+0x1c4>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800fff6:	2301      	movs	r3, #1
 800fff8:	2000      	movs	r0, #0
 800fffa:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800fffe:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 8010002:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8010004:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8010006:	6b20      	ldr	r0, [r4, #48]	; 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8010008:	68d3      	ldr	r3, [r2, #12]
 801000a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801000e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8010010:	f7f8 f98e 	bl	8008330 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8010014:	6823      	ldr	r3, [r4, #0]
 8010016:	f241 1211 	movw	r2, #4369	; 0x1111
 801001a:	6a19      	ldr	r1, [r3, #32]
 801001c:	4211      	tst	r1, r2
 801001e:	d161      	bne.n	80100e4 <HAL_TIM_IC_Stop_DMA+0x1d8>
 8010020:	6a19      	ldr	r1, [r3, #32]
 8010022:	f240 4244 	movw	r2, #1092	; 0x444
 8010026:	4211      	tst	r1, r2
 8010028:	d15c      	bne.n	80100e4 <HAL_TIM_IC_Stop_DMA+0x1d8>
 801002a:	681a      	ldr	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801002c:	2d04      	cmp	r5, #4
    __HAL_TIM_DISABLE(htim);
 801002e:	f022 0201 	bic.w	r2, r2, #1
 8010032:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8010034:	d036      	beq.n	80100a4 <HAL_TIM_IC_Stop_DMA+0x198>
 8010036:	2d08      	cmp	r5, #8
 8010038:	d01f      	beq.n	801007a <HAL_TIM_IC_Stop_DMA+0x16e>
 801003a:	2d0c      	cmp	r5, #12
 801003c:	d052      	beq.n	80100e4 <HAL_TIM_IC_Stop_DMA+0x1d8>
 801003e:	2d10      	cmp	r5, #16
 8010040:	f04f 0301 	mov.w	r3, #1
 8010044:	d063      	beq.n	801010e <HAL_TIM_IC_Stop_DMA+0x202>
 8010046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801004a:	2301      	movs	r3, #1
 801004c:	2000      	movs	r0, #0
 801004e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
}
 8010052:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8010054:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8010056:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8010058:	68d3      	ldr	r3, [r2, #12]
 801005a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801005e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8010060:	f7f8 f966 	bl	8008330 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8010064:	6823      	ldr	r3, [r4, #0]
 8010066:	f241 1211 	movw	r2, #4369	; 0x1111
 801006a:	6a19      	ldr	r1, [r3, #32]
 801006c:	4211      	tst	r1, r2
 801006e:	d104      	bne.n	801007a <HAL_TIM_IC_Stop_DMA+0x16e>
 8010070:	6a19      	ldr	r1, [r3, #32]
 8010072:	f240 4244 	movw	r2, #1092	; 0x444
 8010076:	4211      	tst	r1, r2
 8010078:	d0d7      	beq.n	801002a <HAL_TIM_IC_Stop_DMA+0x11e>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801007a:	2301      	movs	r3, #1
 801007c:	2000      	movs	r0, #0
 801007e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8010082:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
}
 8010086:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8010088:	6822      	ldr	r2, [r4, #0]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 801008a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 801008c:	68d3      	ldr	r3, [r2, #12]
 801008e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010092:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8010094:	f7f8 f94c 	bl	8008330 <HAL_DMA_Abort_IT>
    __HAL_TIM_DISABLE(htim);
 8010098:	6823      	ldr	r3, [r4, #0]
 801009a:	f241 1211 	movw	r2, #4369	; 0x1111
 801009e:	6a19      	ldr	r1, [r3, #32]
 80100a0:	4211      	tst	r1, r2
 80100a2:	d00f      	beq.n	80100c4 <HAL_TIM_IC_Stop_DMA+0x1b8>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80100a4:	2301      	movs	r3, #1
 80100a6:	2000      	movs	r0, #0
 80100a8:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80100ac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 80100b0:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80100b2:	2d14      	cmp	r5, #20
 80100b4:	f63f af56 	bhi.w	800ff64 <HAL_TIM_IC_Stop_DMA+0x58>
 80100b8:	4b1f      	ldr	r3, [pc, #124]	; (8010138 <HAL_TIM_IC_Stop_DMA+0x22c>)
 80100ba:	40eb      	lsrs	r3, r5
 80100bc:	07db      	lsls	r3, r3, #31
 80100be:	f53f af77 	bmi.w	800ffb0 <HAL_TIM_IC_Stop_DMA+0xa4>
 80100c2:	e74f      	b.n	800ff64 <HAL_TIM_IC_Stop_DMA+0x58>
    __HAL_TIM_DISABLE(htim);
 80100c4:	6a19      	ldr	r1, [r3, #32]
 80100c6:	f240 4244 	movw	r2, #1092	; 0x444
 80100ca:	4211      	tst	r1, r2
 80100cc:	d0ad      	beq.n	801002a <HAL_TIM_IC_Stop_DMA+0x11e>
 80100ce:	e7e9      	b.n	80100a4 <HAL_TIM_IC_Stop_DMA+0x198>
 80100d0:	6a19      	ldr	r1, [r3, #32]
 80100d2:	f240 4244 	movw	r2, #1092	; 0x444
 80100d6:	4211      	tst	r1, r2
 80100d8:	d18d      	bne.n	800fff6 <HAL_TIM_IC_Stop_DMA+0xea>
 80100da:	681a      	ldr	r2, [r3, #0]
 80100dc:	f022 0201 	bic.w	r2, r2, #1
 80100e0:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80100e2:	e788      	b.n	800fff6 <HAL_TIM_IC_Stop_DMA+0xea>
 80100e4:	2301      	movs	r3, #1
 80100e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80100ea:	e7ae      	b.n	801004a <HAL_TIM_IC_Stop_DMA+0x13e>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80100ec:	4b13      	ldr	r3, [pc, #76]	; (801013c <HAL_TIM_IC_Stop_DMA+0x230>)
 80100ee:	4298      	cmp	r0, r3
 80100f0:	d003      	beq.n	80100fa <HAL_TIM_IC_Stop_DMA+0x1ee>
 80100f2:	4b13      	ldr	r3, [pc, #76]	; (8010140 <HAL_TIM_IC_Stop_DMA+0x234>)
 80100f4:	4298      	cmp	r0, r3
 80100f6:	f47f af35 	bne.w	800ff64 <HAL_TIM_IC_Stop_DMA+0x58>
 80100fa:	2d00      	cmp	r5, #0
 80100fc:	f47f af32 	bne.w	800ff64 <HAL_TIM_IC_Stop_DMA+0x58>
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
 8010100:	480c      	ldr	r0, [pc, #48]	; (8010134 <HAL_TIM_IC_Stop_DMA+0x228>)
 8010102:	f640 11e6 	movw	r1, #2534	; 0x9e6
 8010106:	f7f3 fe87 	bl	8003e18 <assert_failed>
 801010a:	6820      	ldr	r0, [r4, #0]
 801010c:	e750      	b.n	800ffb0 <HAL_TIM_IC_Stop_DMA+0xa4>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 801010e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010112:	e79a      	b.n	801004a <HAL_TIM_IC_Stop_DMA+0x13e>
 8010114:	40010000 	.word	0x40010000
 8010118:	40000400 	.word	0x40000400
 801011c:	40000800 	.word	0x40000800
 8010120:	40000c00 	.word	0x40000c00
 8010124:	40010400 	.word	0x40010400
 8010128:	40014000 	.word	0x40014000
 801012c:	40014400 	.word	0x40014400
 8010130:	40014800 	.word	0x40014800
 8010134:	08029df8 	.word	0x08029df8
 8010138:	00111111 	.word	0x00111111
 801013c:	40001c00 	.word	0x40001c00
 8010140:	40002000 	.word	0x40002000

08010144 <HAL_TIMEx_MasterConfigSynchronization>:
{
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8010144:	6802      	ldr	r2, [r0, #0]
 8010146:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 8010314 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>
{
 801014a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 801014e:	4b6b      	ldr	r3, [pc, #428]	; (80102fc <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
{
 8010150:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8010152:	4f6b      	ldr	r7, [pc, #428]	; (8010300 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
{
 8010154:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8010156:	429a      	cmp	r2, r3
 8010158:	bf18      	it	ne
 801015a:	f1b2 4f80 	cmpne.w	r2, #1073741824	; 0x40000000
 801015e:	4e69      	ldr	r6, [pc, #420]	; (8010304 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>)
 8010160:	4869      	ldr	r0, [pc, #420]	; (8010308 <HAL_TIMEx_MasterConfigSynchronization+0x1c4>)
 8010162:	bf14      	ite	ne
 8010164:	2301      	movne	r3, #1
 8010166:	2300      	moveq	r3, #0
 8010168:	4968      	ldr	r1, [pc, #416]	; (801030c <HAL_TIMEx_MasterConfigSynchronization+0x1c8>)
 801016a:	4562      	cmp	r2, ip
 801016c:	bf0c      	ite	eq
 801016e:	2300      	moveq	r3, #0
 8010170:	f003 0301 	andne.w	r3, r3, #1
 8010174:	42ba      	cmp	r2, r7
 8010176:	bf0c      	ite	eq
 8010178:	2300      	moveq	r3, #0
 801017a:	f003 0301 	andne.w	r3, r3, #1
 801017e:	42b2      	cmp	r2, r6
 8010180:	bf0c      	ite	eq
 8010182:	2300      	moveq	r3, #0
 8010184:	f003 0301 	andne.w	r3, r3, #1
 8010188:	4282      	cmp	r2, r0
 801018a:	bf0c      	ite	eq
 801018c:	2300      	moveq	r3, #0
 801018e:	f003 0301 	andne.w	r3, r3, #1
 8010192:	428a      	cmp	r2, r1
 8010194:	bf0c      	ite	eq
 8010196:	2300      	moveq	r3, #0
 8010198:	f003 0301 	andne.w	r3, r3, #1
 801019c:	b11b      	cbz	r3, 80101a6 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 801019e:	4b5c      	ldr	r3, [pc, #368]	; (8010310 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>)
 80101a0:	429a      	cmp	r2, r3
 80101a2:	f040 808c 	bne.w	80102be <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80101a6:	682b      	ldr	r3, [r5, #0]
 80101a8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80101ac:	2b40      	cmp	r3, #64	; 0x40
 80101ae:	d002      	beq.n	80101b6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	f040 808a 	bne.w	80102ca <HAL_TIMEx_MasterConfigSynchronization+0x186>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80101b6:	68ab      	ldr	r3, [r5, #8]
 80101b8:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80101bc:	d173      	bne.n	80102a6 <HAL_TIMEx_MasterConfigSynchronization+0x162>

  /* Check input state */
  __HAL_LOCK(htim);
 80101be:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80101c2:	2b01      	cmp	r3, #1
 80101c4:	d078      	beq.n	80102b8 <HAL_TIMEx_MasterConfigSynchronization+0x174>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80101c6:	6822      	ldr	r2, [r4, #0]
  __HAL_LOCK(htim);
 80101c8:	2101      	movs	r1, #1

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80101ca:	f8df 9130 	ldr.w	r9, [pc, #304]	; 80102fc <HAL_TIMEx_MasterConfigSynchronization+0x1b8>
  htim->State = HAL_TIM_STATE_BUSY;
 80101ce:	2302      	movs	r3, #2
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80101d0:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8010310 <HAL_TIMEx_MasterConfigSynchronization+0x1cc>
  __HAL_LOCK(htim);
 80101d4:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80101d8:	eba2 0009 	sub.w	r0, r2, r9
 80101dc:	eba2 0108 	sub.w	r1, r2, r8
  htim->State = HAL_TIM_STATE_BUSY;
 80101e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80101e4:	fab0 f080 	clz	r0, r0
  tmpcr2 = htim->Instance->CR2;
 80101e8:	6857      	ldr	r7, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80101ea:	fab1 f181 	clz	r1, r1
  tmpsmcr = htim->Instance->SMCR;
 80101ee:	6896      	ldr	r6, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80101f0:	0940      	lsrs	r0, r0, #5
 80101f2:	0949      	lsrs	r1, r1, #5
 80101f4:	ea50 0301 	orrs.w	r3, r0, r1
 80101f8:	d135      	bne.n	8010266 <HAL_TIMEx_MasterConfigSynchronization+0x122>
 80101fa:	4619      	mov	r1, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80101fc:	430b      	orrs	r3, r1
 80101fe:	4845      	ldr	r0, [pc, #276]	; (8010314 <HAL_TIMEx_MasterConfigSynchronization+0x1d0>)
 8010200:	493f      	ldr	r1, [pc, #252]	; (8010300 <HAL_TIMEx_MasterConfigSynchronization+0x1bc>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8010202:	f027 0770 	bic.w	r7, r7, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010206:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 801020a:	bf08      	it	eq
 801020c:	f043 0301 	orreq.w	r3, r3, #1
 8010210:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 8010304 <HAL_TIMEx_MasterConfigSynchronization+0x1c0>
 8010214:	4282      	cmp	r2, r0
 8010216:	bf08      	it	eq
 8010218:	f043 0301 	orreq.w	r3, r3, #1
 801021c:	f500 309e 	add.w	r0, r0, #80896	; 0x13c00
 8010220:	428a      	cmp	r2, r1
 8010222:	bf08      	it	eq
 8010224:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010228:	6829      	ldr	r1, [r5, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801022a:	4562      	cmp	r2, ip
 801022c:	bf08      	it	eq
 801022e:	f043 0301 	orreq.w	r3, r3, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010232:	430f      	orrs	r7, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010234:	4282      	cmp	r2, r0
 8010236:	bf08      	it	eq
 8010238:	f043 0301 	orreq.w	r3, r3, #1
  htim->Instance->CR2 = tmpcr2;
 801023c:	6057      	str	r7, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801023e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010242:	d102      	bne.n	801024a <HAL_TIMEx_MasterConfigSynchronization+0x106>
 8010244:	4b34      	ldr	r3, [pc, #208]	; (8010318 <HAL_TIMEx_MasterConfigSynchronization+0x1d4>)
 8010246:	429a      	cmp	r2, r3
 8010248:	d104      	bne.n	8010254 <HAL_TIMEx_MasterConfigSynchronization+0x110>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801024a:	68ab      	ldr	r3, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 801024c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010250:	431e      	orrs	r6, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010252:	6096      	str	r6, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8010254:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8010256:	2201      	movs	r2, #1

  return HAL_OK;
 8010258:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 801025a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 801025e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8010262:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8010266:	f8d5 e004 	ldr.w	lr, [r5, #4]
 801026a:	f42e 1340 	bic.w	r3, lr, #3145728	; 0x300000
 801026e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010272:	bf18      	it	ne
 8010274:	2b00      	cmpne	r3, #0
 8010276:	bf14      	ite	ne
 8010278:	f04f 0c01 	movne.w	ip, #1
 801027c:	f04f 0c00 	moveq.w	ip, #0
 8010280:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010284:	bf0c      	ite	eq
 8010286:	f04f 0c00 	moveq.w	ip, #0
 801028a:	f00c 0c01 	andne.w	ip, ip, #1
 801028e:	f1bc 0f00 	cmp.w	ip, #0
 8010292:	d002      	beq.n	801029a <HAL_TIMEx_MasterConfigSynchronization+0x156>
 8010294:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8010298:	d11d      	bne.n	80102d6 <HAL_TIMEx_MasterConfigSynchronization+0x192>
    tmpcr2 &= ~TIM_CR2_MMS2;
 801029a:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801029e:	4603      	mov	r3, r0
 80102a0:	ea47 070e 	orr.w	r7, r7, lr
 80102a4:	e7aa      	b.n	80101fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80102a6:	f240 71b5 	movw	r1, #1973	; 0x7b5
 80102aa:	481c      	ldr	r0, [pc, #112]	; (801031c <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 80102ac:	f7f3 fdb4 	bl	8003e18 <assert_failed>
  __HAL_LOCK(htim);
 80102b0:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80102b4:	2b01      	cmp	r3, #1
 80102b6:	d186      	bne.n	80101c6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80102b8:	2002      	movs	r0, #2
}
 80102ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80102be:	f240 71b3 	movw	r1, #1971	; 0x7b3
 80102c2:	4816      	ldr	r0, [pc, #88]	; (801031c <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 80102c4:	f7f3 fda8 	bl	8003e18 <assert_failed>
 80102c8:	e76d      	b.n	80101a6 <HAL_TIMEx_MasterConfigSynchronization+0x62>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80102ca:	f240 71b4 	movw	r1, #1972	; 0x7b4
 80102ce:	4813      	ldr	r0, [pc, #76]	; (801031c <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 80102d0:	f7f3 fda2 	bl	8003e18 <assert_failed>
 80102d4:	e76f      	b.n	80101b6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 80102d6:	f240 71c7 	movw	r1, #1991	; 0x7c7
 80102da:	4810      	ldr	r0, [pc, #64]	; (801031c <HAL_TIMEx_MasterConfigSynchronization+0x1d8>)
 80102dc:	f7f3 fd9c 	bl	8003e18 <assert_failed>
 80102e0:	6822      	ldr	r2, [r4, #0]
 80102e2:	f8d5 e004 	ldr.w	lr, [r5, #4]
 80102e6:	eba2 0309 	sub.w	r3, r2, r9
 80102ea:	eba2 0c08 	sub.w	ip, r2, r8
 80102ee:	4258      	negs	r0, r3
 80102f0:	4158      	adcs	r0, r3
 80102f2:	f1dc 0100 	rsbs	r1, ip, #0
 80102f6:	eb41 010c 	adc.w	r1, r1, ip
 80102fa:	e7ce      	b.n	801029a <HAL_TIMEx_MasterConfigSynchronization+0x156>
 80102fc:	40010000 	.word	0x40010000
 8010300:	40000800 	.word	0x40000800
 8010304:	40000c00 	.word	0x40000c00
 8010308:	40001000 	.word	0x40001000
 801030c:	40001400 	.word	0x40001400
 8010310:	40010400 	.word	0x40010400
 8010314:	40000400 	.word	0x40000400
 8010318:	40001800 	.word	0x40001800
 801031c:	08029e30 	.word	0x08029e30

08010320 <HAL_TIMEx_CommutCallback>:
 8010320:	4770      	bx	lr
 8010322:	bf00      	nop

08010324 <HAL_TIMEx_BreakCallback>:
 8010324:	4770      	bx	lr
 8010326:	bf00      	nop

08010328 <HAL_TIMEx_Break2Callback>:
 8010328:	4770      	bx	lr
 801032a:	bf00      	nop

0801032c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801032c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801032e:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010332:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010336:	e842 3100 	strex	r1, r3, [r2]
 801033a:	2900      	cmp	r1, #0
 801033c:	d1f7      	bne.n	801032e <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801033e:	f102 0308 	add.w	r3, r2, #8
 8010342:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010346:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801034a:	f102 0c08 	add.w	ip, r2, #8
 801034e:	e84c 3100 	strex	r1, r3, [ip]
 8010352:	2900      	cmp	r1, #0
 8010354:	d1f3      	bne.n	801033e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010356:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8010358:	2b01      	cmp	r3, #1
 801035a:	d005      	beq.n	8010368 <UART_EndRxTransfer+0x3c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801035c:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 801035e:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010360:	6643      	str	r3, [r0, #100]	; 0x64
  huart->RxState = HAL_UART_STATE_READY;
 8010362:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010364:	6603      	str	r3, [r0, #96]	; 0x60
}
 8010366:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010368:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801036c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010370:	e842 3100 	strex	r1, r3, [r2]
 8010374:	2900      	cmp	r1, #0
 8010376:	d0f1      	beq.n	801035c <UART_EndRxTransfer+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010378:	e852 3f00 	ldrex	r3, [r2]
 801037c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010380:	e842 3100 	strex	r1, r3, [r2]
 8010384:	2900      	cmp	r1, #0
 8010386:	d1ef      	bne.n	8010368 <UART_EndRxTransfer+0x3c>
 8010388:	e7e8      	b.n	801035c <UART_EndRxTransfer+0x30>
 801038a:	bf00      	nop

0801038c <HAL_UART_DeInit>:
  if (huart == NULL)
 801038c:	2800      	cmp	r0, #0
 801038e:	d045      	beq.n	801041c <HAL_UART_DeInit+0x90>
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8010390:	6802      	ldr	r2, [r0, #0]
 8010392:	4927      	ldr	r1, [pc, #156]	; (8010430 <HAL_UART_DeInit+0xa4>)
{
 8010394:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8010396:	4b27      	ldr	r3, [pc, #156]	; (8010434 <HAL_UART_DeInit+0xa8>)
 8010398:	4604      	mov	r4, r0
 801039a:	4827      	ldr	r0, [pc, #156]	; (8010438 <HAL_UART_DeInit+0xac>)
 801039c:	429a      	cmp	r2, r3
 801039e:	bf18      	it	ne
 80103a0:	428a      	cmpne	r2, r1
 80103a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80103a6:	4d25      	ldr	r5, [pc, #148]	; (801043c <HAL_UART_DeInit+0xb0>)
 80103a8:	bf14      	ite	ne
 80103aa:	2301      	movne	r3, #1
 80103ac:	2300      	moveq	r3, #0
 80103ae:	4282      	cmp	r2, r0
 80103b0:	bf0c      	ite	eq
 80103b2:	2300      	moveq	r3, #0
 80103b4:	f003 0301 	andne.w	r3, r3, #1
 80103b8:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 80103bc:	428a      	cmp	r2, r1
 80103be:	bf0c      	ite	eq
 80103c0:	2300      	moveq	r3, #0
 80103c2:	f003 0301 	andne.w	r3, r3, #1
 80103c6:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 80103ca:	42aa      	cmp	r2, r5
 80103cc:	bf0c      	ite	eq
 80103ce:	2300      	moveq	r3, #0
 80103d0:	f003 0301 	andne.w	r3, r3, #1
 80103d4:	4282      	cmp	r2, r0
 80103d6:	bf0c      	ite	eq
 80103d8:	2300      	moveq	r3, #0
 80103da:	f003 0301 	andne.w	r3, r3, #1
 80103de:	428a      	cmp	r2, r1
 80103e0:	bf0c      	ite	eq
 80103e2:	2300      	moveq	r3, #0
 80103e4:	f003 0301 	andne.w	r3, r3, #1
 80103e8:	b113      	cbz	r3, 80103f0 <HAL_UART_DeInit+0x64>
 80103ea:	4b15      	ldr	r3, [pc, #84]	; (8010440 <HAL_UART_DeInit+0xb4>)
 80103ec:	429a      	cmp	r2, r3
 80103ee:	d117      	bne.n	8010420 <HAL_UART_DeInit+0x94>
  huart->gState = HAL_UART_STATE_BUSY;
 80103f0:	2324      	movs	r3, #36	; 0x24
  huart->Instance->CR1 = 0x0U;
 80103f2:	2500      	movs	r5, #0
  HAL_UART_MspDeInit(huart);
 80103f4:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 80103f6:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80103f8:	6813      	ldr	r3, [r2, #0]
 80103fa:	f023 0301 	bic.w	r3, r3, #1
 80103fe:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 8010400:	6015      	str	r5, [r2, #0]
  huart->Instance->CR2 = 0x0U;
 8010402:	6055      	str	r5, [r2, #4]
  huart->Instance->CR3 = 0x0U;
 8010404:	6095      	str	r5, [r2, #8]
  HAL_UART_MspDeInit(huart);
 8010406:	f7f5 fd35 	bl	8005e74 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801040a:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  return HAL_OK;
 801040e:	4628      	mov	r0, r5
  huart->gState = HAL_UART_STATE_RESET;
 8010410:	67a5      	str	r5, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8010412:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8010416:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010418:	6625      	str	r5, [r4, #96]	; 0x60
}
 801041a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 801041c:	2001      	movs	r0, #1
}
 801041e:	4770      	bx	lr
  assert_param(IS_UART_INSTANCE(huart->Instance));
 8010420:	f240 2167 	movw	r1, #615	; 0x267
 8010424:	4807      	ldr	r0, [pc, #28]	; (8010444 <HAL_UART_DeInit+0xb8>)
 8010426:	f7f3 fcf7 	bl	8003e18 <assert_failed>
 801042a:	6822      	ldr	r2, [r4, #0]
 801042c:	e7e0      	b.n	80103f0 <HAL_UART_DeInit+0x64>
 801042e:	bf00      	nop
 8010430:	40004400 	.word	0x40004400
 8010434:	40011000 	.word	0x40011000
 8010438:	40004800 	.word	0x40004800
 801043c:	40005000 	.word	0x40005000
 8010440:	40007c00 	.word	0x40007c00
 8010444:	08029e6c 	.word	0x08029e6c

08010448 <HAL_UART_Transmit_DMA>:
{
 8010448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 801044a:	6f87      	ldr	r7, [r0, #120]	; 0x78
 801044c:	2f20      	cmp	r7, #32
 801044e:	d140      	bne.n	80104d2 <HAL_UART_Transmit_DMA+0x8a>
    if ((pData == NULL) || (Size == 0U))
 8010450:	2900      	cmp	r1, #0
 8010452:	d03c      	beq.n	80104ce <HAL_UART_Transmit_DMA+0x86>
 8010454:	fab2 f682 	clz	r6, r2
 8010458:	0976      	lsrs	r6, r6, #5
 801045a:	2a00      	cmp	r2, #0
 801045c:	d037      	beq.n	80104ce <HAL_UART_Transmit_DMA+0x86>
 801045e:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 8010460:	f890 0074 	ldrb.w	r0, [r0, #116]	; 0x74
 8010464:	2801      	cmp	r0, #1
 8010466:	d034      	beq.n	80104d2 <HAL_UART_Transmit_DMA+0x8a>
 8010468:	2501      	movs	r5, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801046a:	f04f 0c21 	mov.w	ip, #33	; 0x21
    if (huart->hdmatx != NULL)
 801046e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
    huart->TxXferCount = Size;
 8010470:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    huart->pTxBuffPtr  = pData;
 8010474:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010476:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    huart->TxXferSize  = Size;
 801047a:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    __HAL_LOCK(huart);
 801047e:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010482:	f8c4 c078 	str.w	ip, [r4, #120]	; 0x78
    if (huart->hdmatx != NULL)
 8010486:	b178      	cbz	r0, 80104a8 <HAL_UART_Transmit_DMA+0x60>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010488:	f8df c060 	ldr.w	ip, [pc, #96]	; 80104ec <HAL_UART_Transmit_DMA+0xa4>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801048c:	4613      	mov	r3, r2
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 801048e:	4a16      	ldr	r2, [pc, #88]	; (80104e8 <HAL_UART_Transmit_DMA+0xa0>)
      huart->hdmatx->XferAbortCallback = NULL;
 8010490:	6506      	str	r6, [r0, #80]	; 0x50
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8010492:	e9c0 c20f 	strd	ip, r2, [r0, #60]	; 0x3c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8010496:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010498:	f8df c054 	ldr.w	ip, [pc, #84]	; 80104f0 <HAL_UART_Transmit_DMA+0xa8>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801049c:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801049e:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80104a2:	f7f7 fea1 	bl	80081e8 <HAL_DMA_Start_IT>
 80104a6:	b9b0      	cbnz	r0, 80104d6 <HAL_UART_Transmit_DMA+0x8e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80104a8:	6822      	ldr	r2, [r4, #0]
 80104aa:	2140      	movs	r1, #64	; 0x40
    __HAL_UNLOCK(huart);
 80104ac:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80104ae:	6211      	str	r1, [r2, #32]
    __HAL_UNLOCK(huart);
 80104b0:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104b4:	f102 0308 	add.w	r3, r2, #8
 80104b8:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80104bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104c0:	f102 0108 	add.w	r1, r2, #8
 80104c4:	e841 3000 	strex	r0, r3, [r1]
 80104c8:	2800      	cmp	r0, #0
 80104ca:	d1f3      	bne.n	80104b4 <HAL_UART_Transmit_DMA+0x6c>
}
 80104cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80104ce:	2001      	movs	r0, #1
}
 80104d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80104d2:	2002      	movs	r0, #2
}
 80104d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80104d6:	2310      	movs	r3, #16
        return HAL_ERROR;
 80104d8:	4628      	mov	r0, r5
        __HAL_UNLOCK(huart);
 80104da:	f884 6074 	strb.w	r6, [r4, #116]	; 0x74
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80104de:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80104e2:	67a7      	str	r7, [r4, #120]	; 0x78
}
 80104e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80104e6:	bf00      	nop
 80104e8:	08010641 	.word	0x08010641
 80104ec:	080105f9 	.word	0x080105f9
 80104f0:	08010651 	.word	0x08010651

080104f4 <HAL_UART_Abort>:
{
 80104f4:	b538      	push	{r3, r4, r5, lr}
 80104f6:	4604      	mov	r4, r0
 80104f8:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104fa:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80104fe:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010502:	e843 2100 	strex	r1, r2, [r3]
 8010506:	2900      	cmp	r1, #0
 8010508:	d1f7      	bne.n	80104fa <HAL_UART_Abort+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801050a:	f103 0208 	add.w	r2, r3, #8
 801050e:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010512:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010516:	f103 0008 	add.w	r0, r3, #8
 801051a:	e840 2100 	strex	r1, r2, [r0]
 801051e:	2900      	cmp	r1, #0
 8010520:	d1f3      	bne.n	801050a <HAL_UART_Abort+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010522:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8010524:	2a01      	cmp	r2, #1
 8010526:	d043      	beq.n	80105b0 <HAL_UART_Abort+0xbc>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8010528:	6899      	ldr	r1, [r3, #8]
 801052a:	461a      	mov	r2, r3
 801052c:	0608      	lsls	r0, r1, #24
 801052e:	d42a      	bmi.n	8010586 <HAL_UART_Abort+0x92>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010530:	6899      	ldr	r1, [r3, #8]
 8010532:	0649      	lsls	r1, r1, #25
 8010534:	d514      	bpl.n	8010560 <HAL_UART_Abort+0x6c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010536:	f103 0208 	add.w	r2, r3, #8
 801053a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801053e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010542:	f103 0008 	add.w	r0, r3, #8
 8010546:	e840 2100 	strex	r1, r2, [r0]
 801054a:	2900      	cmp	r1, #0
 801054c:	d1f3      	bne.n	8010536 <HAL_UART_Abort+0x42>
    if (huart->hdmarx != NULL)
 801054e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8010550:	2800      	cmp	r0, #0
 8010552:	d03e      	beq.n	80105d2 <HAL_UART_Abort+0xde>
      huart->hdmarx->XferAbortCallback = NULL;
 8010554:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8010556:	f7f7 fea3 	bl	80082a0 <HAL_DMA_Abort>
 801055a:	2800      	cmp	r0, #0
 801055c:	d145      	bne.n	80105ea <HAL_UART_Abort+0xf6>
 801055e:	6822      	ldr	r2, [r4, #0]
  huart->TxXferCount = 0U;
 8010560:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010562:	210f      	movs	r1, #15
  huart->gState  = HAL_UART_STATE_READY;
 8010564:	2520      	movs	r5, #32
  huart->TxXferCount = 0U;
 8010566:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
  return HAL_OK;
 801056a:	4618      	mov	r0, r3
  huart->RxXferCount = 0U;
 801056c:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010570:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010572:	6991      	ldr	r1, [r2, #24]
 8010574:	f041 0108 	orr.w	r1, r1, #8
 8010578:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 801057a:	67a5      	str	r5, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 801057c:	67e5      	str	r5, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801057e:	6623      	str	r3, [r4, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010580:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 8010584:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010586:	f103 0208 	add.w	r2, r3, #8
 801058a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801058e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010592:	f103 0008 	add.w	r0, r3, #8
 8010596:	e840 2100 	strex	r1, r2, [r0]
 801059a:	2900      	cmp	r1, #0
 801059c:	d1f3      	bne.n	8010586 <HAL_UART_Abort+0x92>
    if (huart->hdmatx != NULL)
 801059e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80105a0:	b120      	cbz	r0, 80105ac <HAL_UART_Abort+0xb8>
      huart->hdmatx->XferAbortCallback = NULL;
 80105a2:	6501      	str	r1, [r0, #80]	; 0x50
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80105a4:	f7f7 fe7c 	bl	80082a0 <HAL_DMA_Abort>
 80105a8:	b9a8      	cbnz	r0, 80105d6 <HAL_UART_Abort+0xe2>
 80105aa:	6823      	ldr	r3, [r4, #0]
 80105ac:	461a      	mov	r2, r3
 80105ae:	e7bf      	b.n	8010530 <HAL_UART_Abort+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105b0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80105b4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105b8:	e843 2100 	strex	r1, r2, [r3]
 80105bc:	2900      	cmp	r1, #0
 80105be:	d0b3      	beq.n	8010528 <HAL_UART_Abort+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105c0:	e853 2f00 	ldrex	r2, [r3]
 80105c4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c8:	e843 2100 	strex	r1, r2, [r3]
 80105cc:	2900      	cmp	r1, #0
 80105ce:	d1ef      	bne.n	80105b0 <HAL_UART_Abort+0xbc>
 80105d0:	e7aa      	b.n	8010528 <HAL_UART_Abort+0x34>
 80105d2:	461a      	mov	r2, r3
 80105d4:	e7c4      	b.n	8010560 <HAL_UART_Abort+0x6c>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80105d6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80105d8:	f7f7 ffae 	bl	8008538 <HAL_DMA_GetError>
 80105dc:	2820      	cmp	r0, #32
 80105de:	d1e4      	bne.n	80105aa <HAL_UART_Abort+0xb6>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80105e0:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 80105e2:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80105e4:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
}
 80105e8:	bd38      	pop	{r3, r4, r5, pc}
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80105ea:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80105ec:	f7f7 ffa4 	bl	8008538 <HAL_DMA_GetError>
 80105f0:	2820      	cmp	r0, #32
 80105f2:	d1b4      	bne.n	801055e <HAL_UART_Abort+0x6a>
 80105f4:	e7f4      	b.n	80105e0 <HAL_UART_Abort+0xec>
 80105f6:	bf00      	nop

080105f8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80105f8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80105fa:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80105fc:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80105fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010602:	d018      	beq.n	8010636 <UART_DMATransmitCplt+0x3e>
  {
    huart->TxXferCount = 0U;
 8010604:	2300      	movs	r3, #0
 8010606:	6802      	ldr	r2, [r0, #0]
 8010608:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801060c:	f102 0308 	add.w	r3, r2, #8
 8010610:	e853 3f00 	ldrex	r3, [r3]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010614:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010618:	f102 0008 	add.w	r0, r2, #8
 801061c:	e840 3100 	strex	r1, r3, [r0]
 8010620:	2900      	cmp	r1, #0
 8010622:	d1f3      	bne.n	801060c <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010624:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801062c:	e842 3100 	strex	r1, r3, [r2]
 8010630:	2900      	cmp	r1, #0
 8010632:	d1f7      	bne.n	8010624 <UART_DMATransmitCplt+0x2c>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010634:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8010636:	f7f0 fd03 	bl	8001040 <HAL_UART_TxCpltCallback>
}
 801063a:	bd08      	pop	{r3, pc}

0801063c <HAL_UART_TxHalfCpltCallback>:
 801063c:	4770      	bx	lr
 801063e:	bf00      	nop

08010640 <UART_DMATxHalfCplt>:
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010640:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8010642:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8010644:	f7ff fffa 	bl	801063c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010648:	bd08      	pop	{r3, pc}
 801064a:	bf00      	nop

0801064c <HAL_UART_RxHalfCpltCallback>:
 801064c:	4770      	bx	lr
 801064e:	bf00      	nop

08010650 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010650:	6b80      	ldr	r0, [r0, #56]	; 0x38

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010652:	6802      	ldr	r2, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010654:	6f81      	ldr	r1, [r0, #120]	; 0x78
{
 8010656:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010658:	6fc4      	ldr	r4, [r0, #124]	; 0x7c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801065a:	6893      	ldr	r3, [r2, #8]
 801065c:	061b      	lsls	r3, r3, #24
 801065e:	d501      	bpl.n	8010664 <UART_DMAError+0x14>
 8010660:	2921      	cmp	r1, #33	; 0x21
 8010662:	d00d      	beq.n	8010680 <UART_DMAError+0x30>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010664:	6893      	ldr	r3, [r2, #8]
 8010666:	065b      	lsls	r3, r3, #25
 8010668:	d501      	bpl.n	801066e <UART_DMAError+0x1e>
 801066a:	2c22      	cmp	r4, #34	; 0x22
 801066c:	d016      	beq.n	801069c <UART_DMAError+0x4c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 801066e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8010672:	f043 0310 	orr.w	r3, r3, #16
 8010676:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801067a:	f7f3 feb9 	bl	80043f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801067e:	bd10      	pop	{r4, pc}
    huart->TxXferCount = 0U;
 8010680:	2300      	movs	r3, #0
 8010682:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010686:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801068a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801068e:	e842 3100 	strex	r1, r3, [r2]
 8010692:	2900      	cmp	r1, #0
 8010694:	d1f7      	bne.n	8010686 <UART_DMAError+0x36>
  huart->gState = HAL_UART_STATE_READY;
 8010696:	2320      	movs	r3, #32
 8010698:	6783      	str	r3, [r0, #120]	; 0x78
}
 801069a:	e7e3      	b.n	8010664 <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 801069c:	2300      	movs	r3, #0
 801069e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80106a2:	f7ff fe43 	bl	801032c <UART_EndRxTransfer>
 80106a6:	e7e2      	b.n	801066e <UART_DMAError+0x1e>

080106a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80106a8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80106aa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80106ac:	2300      	movs	r3, #0
 80106ae:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80106b2:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80106b6:	f7f3 fe9b 	bl	80043f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80106ba:	bd08      	pop	{r3, pc}

080106bc <HAL_UART_AbortCpltCallback>:
 80106bc:	4770      	bx	lr
 80106be:	bf00      	nop

080106c0 <HAL_UART_Abort_IT>:
{
 80106c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106c2:	4605      	mov	r5, r0
 80106c4:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106c6:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 80106ca:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106ce:	e843 2100 	strex	r1, r2, [r3]
 80106d2:	2900      	cmp	r1, #0
 80106d4:	d1f7      	bne.n	80106c6 <HAL_UART_Abort_IT+0x6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106d6:	f103 0208 	add.w	r2, r3, #8
 80106da:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80106de:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106e2:	f103 0008 	add.w	r0, r3, #8
 80106e6:	e840 2100 	strex	r1, r2, [r0]
 80106ea:	2900      	cmp	r1, #0
 80106ec:	d1f3      	bne.n	80106d6 <HAL_UART_Abort_IT+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80106ee:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80106f0:	2a01      	cmp	r2, #1
 80106f2:	d05e      	beq.n	80107b2 <HAL_UART_Abort_IT+0xf2>
  if (huart->hdmatx != NULL)
 80106f4:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 80106f6:	2800      	cmp	r0, #0
 80106f8:	d071      	beq.n	80107de <HAL_UART_Abort_IT+0x11e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80106fa:	689a      	ldr	r2, [r3, #8]
 80106fc:	461f      	mov	r7, r3
 80106fe:	f012 0280 	ands.w	r2, r2, #128	; 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8010702:	bf18      	it	ne
 8010704:	4a3b      	ldrne	r2, [pc, #236]	; (80107f4 <HAL_UART_Abort_IT+0x134>)
      huart->hdmatx->XferAbortCallback = NULL;
 8010706:	6502      	str	r2, [r0, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8010708:	6f29      	ldr	r1, [r5, #112]	; 0x70
 801070a:	b129      	cbz	r1, 8010718 <HAL_UART_Abort_IT+0x58>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801070c:	689a      	ldr	r2, [r3, #8]
 801070e:	f012 0240 	ands.w	r2, r2, #64	; 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8010712:	bf18      	it	ne
 8010714:	4a38      	ldrne	r2, [pc, #224]	; (80107f8 <HAL_UART_Abort_IT+0x138>)
      huart->hdmarx->XferAbortCallback = NULL;
 8010716:	650a      	str	r2, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8010718:	689a      	ldr	r2, [r3, #8]
 801071a:	0616      	lsls	r6, r2, #24
 801071c:	d430      	bmi.n	8010780 <HAL_UART_Abort_IT+0xc0>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801071e:	689a      	ldr	r2, [r3, #8]
 8010720:	0654      	lsls	r4, r2, #25
 8010722:	d515      	bpl.n	8010750 <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 8010724:	2401      	movs	r4, #1
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010726:	f103 0208 	add.w	r2, r3, #8
 801072a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801072e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010732:	f103 0008 	add.w	r0, r3, #8
 8010736:	e840 2600 	strex	r6, r2, [r0]
 801073a:	2e00      	cmp	r6, #0
 801073c:	d1f3      	bne.n	8010726 <HAL_UART_Abort_IT+0x66>
    if (huart->hdmarx != NULL)
 801073e:	2900      	cmp	r1, #0
 8010740:	d04f      	beq.n	80107e2 <HAL_UART_Abort_IT+0x122>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010742:	4608      	mov	r0, r1
 8010744:	f7f7 fdf4 	bl	8008330 <HAL_DMA_Abort_IT>
 8010748:	b1c0      	cbz	r0, 801077c <HAL_UART_Abort_IT+0xbc>
        huart->hdmarx->XferAbortCallback = NULL;
 801074a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 801074c:	682f      	ldr	r7, [r5, #0]
 801074e:	651e      	str	r6, [r3, #80]	; 0x50
    huart->TxXferCount = 0U;
 8010750:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010752:	220f      	movs	r2, #15
    huart->gState  = HAL_UART_STATE_READY;
 8010754:	2120      	movs	r1, #32
    HAL_UART_AbortCpltCallback(huart);
 8010756:	4628      	mov	r0, r5
    huart->TxXferCount = 0U;
 8010758:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
    huart->RxISR = NULL;
 801075c:	666b      	str	r3, [r5, #100]	; 0x64
    huart->RxXferCount = 0U;
 801075e:	f8a5 305a 	strh.w	r3, [r5, #90]	; 0x5a
    huart->TxISR = NULL;
 8010762:	66ab      	str	r3, [r5, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010764:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010768:	623a      	str	r2, [r7, #32]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801076a:	69ba      	ldr	r2, [r7, #24]
 801076c:	f042 0208 	orr.w	r2, r2, #8
 8010770:	61ba      	str	r2, [r7, #24]
    huart->gState  = HAL_UART_STATE_READY;
 8010772:	67a9      	str	r1, [r5, #120]	; 0x78
    huart->RxState = HAL_UART_STATE_READY;
 8010774:	67e9      	str	r1, [r5, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010776:	662b      	str	r3, [r5, #96]	; 0x60
    HAL_UART_AbortCpltCallback(huart);
 8010778:	f7ff ffa0 	bl	80106bc <HAL_UART_AbortCpltCallback>
}
 801077c:	2000      	movs	r0, #0
 801077e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010780:	f103 0208 	add.w	r2, r3, #8
 8010784:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010788:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801078c:	f103 0608 	add.w	r6, r3, #8
 8010790:	e846 2400 	strex	r4, r2, [r6]
 8010794:	2c00      	cmp	r4, #0
 8010796:	d1f3      	bne.n	8010780 <HAL_UART_Abort_IT+0xc0>
    if (huart->hdmatx != NULL)
 8010798:	b1e0      	cbz	r0, 80107d4 <HAL_UART_Abort_IT+0x114>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 801079a:	f7f7 fdc9 	bl	8008330 <HAL_DMA_Abort_IT>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801079e:	682b      	ldr	r3, [r5, #0]
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80107a0:	b318      	cbz	r0, 80107ea <HAL_UART_Abort_IT+0x12a>
        huart->hdmatx->XferAbortCallback = NULL;
 80107a2:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107a4:	461f      	mov	r7, r3
 80107a6:	689a      	ldr	r2, [r3, #8]
        huart->hdmatx->XferAbortCallback = NULL;
 80107a8:	650c      	str	r4, [r1, #80]	; 0x50
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107aa:	0651      	lsls	r1, r2, #25
 80107ac:	d5d0      	bpl.n	8010750 <HAL_UART_Abort_IT+0x90>
  uint32_t abortcplt = 1U;
 80107ae:	2401      	movs	r4, #1
 80107b0:	e01e      	b.n	80107f0 <HAL_UART_Abort_IT+0x130>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107b2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80107b6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ba:	e843 2100 	strex	r1, r2, [r3]
 80107be:	2900      	cmp	r1, #0
 80107c0:	d098      	beq.n	80106f4 <HAL_UART_Abort_IT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c2:	e853 2f00 	ldrex	r2, [r3]
 80107c6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ca:	e843 2100 	strex	r1, r2, [r3]
 80107ce:	2900      	cmp	r1, #0
 80107d0:	d1ef      	bne.n	80107b2 <HAL_UART_Abort_IT+0xf2>
 80107d2:	e78f      	b.n	80106f4 <HAL_UART_Abort_IT+0x34>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107d4:	689a      	ldr	r2, [r3, #8]
 80107d6:	461f      	mov	r7, r3
 80107d8:	0652      	lsls	r2, r2, #25
 80107da:	d5b9      	bpl.n	8010750 <HAL_UART_Abort_IT+0x90>
 80107dc:	e7a2      	b.n	8010724 <HAL_UART_Abort_IT+0x64>
 80107de:	461f      	mov	r7, r3
 80107e0:	e792      	b.n	8010708 <HAL_UART_Abort_IT+0x48>
  if (abortcplt == 1U)
 80107e2:	2c01      	cmp	r4, #1
 80107e4:	d1ca      	bne.n	801077c <HAL_UART_Abort_IT+0xbc>
 80107e6:	461f      	mov	r7, r3
 80107e8:	e7b2      	b.n	8010750 <HAL_UART_Abort_IT+0x90>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80107ea:	689a      	ldr	r2, [r3, #8]
 80107ec:	0650      	lsls	r0, r2, #25
 80107ee:	d5c5      	bpl.n	801077c <HAL_UART_Abort_IT+0xbc>
 80107f0:	6f29      	ldr	r1, [r5, #112]	; 0x70
 80107f2:	e798      	b.n	8010726 <HAL_UART_Abort_IT+0x66>
 80107f4:	0801083d 	.word	0x0801083d
 80107f8:	080107fd 	.word	0x080107fd

080107fc <UART_DMARxAbortCallback>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80107fc:	6b80      	ldr	r0, [r0, #56]	; 0x38

  huart->hdmarx->XferAbortCallback = NULL;
 80107fe:	2100      	movs	r1, #0

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8010800:	e9d0 321b 	ldrd	r3, r2, [r0, #108]	; 0x6c
  huart->hdmarx->XferAbortCallback = NULL;
 8010804:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmatx != NULL)
 8010806:	b113      	cbz	r3, 801080e <UART_DMARxAbortCallback+0x12>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8010808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801080a:	b103      	cbz	r3, 801080e <UART_DMARxAbortCallback+0x12>
 801080c:	4770      	bx	lr
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 801080e:	2300      	movs	r3, #0

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010810:	6802      	ldr	r2, [r0, #0]
 8010812:	210f      	movs	r1, #15
{
 8010814:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 8010816:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801081a:	2420      	movs	r4, #32
  huart->RxXferCount = 0U;
 801081c:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010820:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010824:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010826:	6991      	ldr	r1, [r2, #24]
 8010828:	f041 0108 	orr.w	r1, r1, #8
 801082c:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 801082e:	6784      	str	r4, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8010830:	67c4      	str	r4, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010832:	6603      	str	r3, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8010834:	f7ff ff42 	bl	80106bc <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010838:	bd10      	pop	{r4, pc}
 801083a:	bf00      	nop

0801083c <UART_DMATxAbortCallback>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801083c:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmatx->XferAbortCallback = NULL;
 801083e:	2100      	movs	r1, #0
  if (huart->hdmarx != NULL)
 8010840:	e9d0 231b 	ldrd	r2, r3, [r0, #108]	; 0x6c
  huart->hdmatx->XferAbortCallback = NULL;
 8010844:	6511      	str	r1, [r2, #80]	; 0x50
  if (huart->hdmarx != NULL)
 8010846:	b113      	cbz	r3, 801084e <UART_DMATxAbortCallback+0x12>
    if (huart->hdmarx->XferAbortCallback != NULL)
 8010848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801084a:	b103      	cbz	r3, 801084e <UART_DMATxAbortCallback+0x12>
 801084c:	4770      	bx	lr
{
 801084e:	b510      	push	{r4, lr}
  huart->TxXferCount = 0U;
 8010850:	2300      	movs	r3, #0
  huart->gState  = HAL_UART_STATE_READY;
 8010852:	2220      	movs	r2, #32
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010854:	6801      	ldr	r1, [r0, #0]
 8010856:	240f      	movs	r4, #15
  huart->TxXferCount = 0U;
 8010858:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  huart->RxXferCount = 0U;
 801085c:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010860:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8010864:	620c      	str	r4, [r1, #32]
  huart->gState  = HAL_UART_STATE_READY;
 8010866:	6782      	str	r2, [r0, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8010868:	67c2      	str	r2, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801086a:	6603      	str	r3, [r0, #96]	; 0x60
  HAL_UART_AbortCpltCallback(huart);
 801086c:	f7ff ff26 	bl	80106bc <HAL_UART_AbortCpltCallback>
}
 8010870:	bd10      	pop	{r4, pc}
 8010872:	bf00      	nop

08010874 <HAL_UARTEx_RxEventCallback>:
}
 8010874:	4770      	bx	lr
 8010876:	bf00      	nop

08010878 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8010878:	b508      	push	{r3, lr}
 801087a:	6803      	ldr	r3, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801087c:	e853 2f00 	ldrex	r2, [r3]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010880:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010884:	e843 2100 	strex	r1, r2, [r3]
 8010888:	2900      	cmp	r1, #0
 801088a:	d1f7      	bne.n	801087c <UART_RxISR_16BIT.part.0+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801088c:	f103 0208 	add.w	r2, r3, #8
 8010890:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010894:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010898:	f103 0c08 	add.w	ip, r3, #8
 801089c:	e84c 2100 	strex	r1, r2, [ip]
 80108a0:	2900      	cmp	r1, #0
 80108a2:	d1f3      	bne.n	801088c <UART_RxISR_16BIT.part.0+0x14>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80108a4:	2220      	movs	r2, #32

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80108a6:	6641      	str	r1, [r0, #100]	; 0x64
      huart->RxState = HAL_UART_STATE_READY;
 80108a8:	67c2      	str	r2, [r0, #124]	; 0x7c

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80108aa:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80108ac:	2a01      	cmp	r2, #1
 80108ae:	d112      	bne.n	80108d6 <UART_RxISR_16BIT.part.0+0x5e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80108b0:	6601      	str	r1, [r0, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108b2:	e853 2f00 	ldrex	r2, [r3]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80108b6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108ba:	e843 2100 	strex	r1, r2, [r3]
 80108be:	2900      	cmp	r1, #0
 80108c0:	d1f7      	bne.n	80108b2 <UART_RxISR_16BIT.part.0+0x3a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80108c2:	69da      	ldr	r2, [r3, #28]
 80108c4:	06d2      	lsls	r2, r2, #27
 80108c6:	d501      	bpl.n	80108cc <UART_RxISR_16BIT.part.0+0x54>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80108c8:	2210      	movs	r2, #16
 80108ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80108cc:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 80108d0:	f7ff ffd0 	bl	8010874 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80108d4:	bd08      	pop	{r3, pc}
        HAL_UART_RxCpltCallback(huart);
 80108d6:	f7f3 fd15 	bl	8004304 <HAL_UART_RxCpltCallback>
}
 80108da:	bd08      	pop	{r3, pc}

080108dc <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80108dc:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 80108de:	2a22      	cmp	r2, #34	; 0x22
 80108e0:	d005      	beq.n	80108ee <UART_RxISR_16BIT+0x12>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80108e2:	6802      	ldr	r2, [r0, #0]
 80108e4:	6993      	ldr	r3, [r2, #24]
 80108e6:	f043 0308 	orr.w	r3, r3, #8
 80108ea:	6193      	str	r3, [r2, #24]
 80108ec:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80108ee:	6802      	ldr	r2, [r0, #0]
    *tmp = (uint16_t)(uhdata & uhMask);
 80108f0:	6d41      	ldr	r1, [r0, #84]	; 0x54
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80108f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
{
 80108f4:	b410      	push	{r4}
    *tmp = (uint16_t)(uhdata & uhMask);
 80108f6:	f8b0 405c 	ldrh.w	r4, [r0, #92]	; 0x5c
 80108fa:	4022      	ands	r2, r4
 80108fc:	f821 2b02 	strh.w	r2, [r1], #2
    huart->RxXferCount--;
 8010900:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr += 2U;
 8010904:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8010906:	3a01      	subs	r2, #1
 8010908:	b292      	uxth	r2, r2
 801090a:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 801090e:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8010912:	b29b      	uxth	r3, r3
 8010914:	b91b      	cbnz	r3, 801091e <UART_RxISR_16BIT+0x42>
  }
}
 8010916:	f85d 4b04 	ldr.w	r4, [sp], #4
 801091a:	f7ff bfad 	b.w	8010878 <UART_RxISR_16BIT.part.0>
 801091e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010922:	4770      	bx	lr

08010924 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010924:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8010926:	2a22      	cmp	r2, #34	; 0x22
 8010928:	d005      	beq.n	8010936 <UART_RxISR_8BIT+0x12>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801092a:	6802      	ldr	r2, [r0, #0]
 801092c:	6993      	ldr	r3, [r2, #24]
 801092e:	f043 0308 	orr.w	r3, r3, #8
 8010932:	6193      	str	r3, [r2, #24]
 8010934:	4770      	bx	lr
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010936:	6802      	ldr	r2, [r0, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010938:	6d41      	ldr	r1, [r0, #84]	; 0x54
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801093a:	6a52      	ldr	r2, [r2, #36]	; 0x24
{
 801093c:	b410      	push	{r4}
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801093e:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8010942:	4022      	ands	r2, r4
 8010944:	700a      	strb	r2, [r1, #0]
    huart->RxXferCount--;
 8010946:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
    huart->pRxBuffPtr++;
 801094a:	6d41      	ldr	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 801094c:	3a01      	subs	r2, #1
    huart->pRxBuffPtr++;
 801094e:	3101      	adds	r1, #1
    huart->RxXferCount--;
 8010950:	b292      	uxth	r2, r2
    huart->pRxBuffPtr++;
 8010952:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8010954:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8010958:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 801095c:	b29b      	uxth	r3, r3
 801095e:	b91b      	cbnz	r3, 8010968 <UART_RxISR_8BIT+0x44>
}
 8010960:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010964:	f7ff bf88 	b.w	8010878 <UART_RxISR_16BIT.part.0>
 8010968:	f85d 4b04 	ldr.w	r4, [sp], #4
 801096c:	4770      	bx	lr
 801096e:	bf00      	nop

08010970 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010970:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8010972:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010974:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8010976:	2b01      	cmp	r3, #1
 8010978:	d002      	beq.n	8010980 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 801097a:	f7ff fe67 	bl	801064c <HAL_UART_RxHalfCpltCallback>
}
 801097e:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010980:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8010984:	0849      	lsrs	r1, r1, #1
 8010986:	f7ff ff75 	bl	8010874 <HAL_UARTEx_RxEventCallback>
}
 801098a:	bd08      	pop	{r3, pc}

0801098c <UART_DMAReceiveCplt>:
{
 801098c:	b508      	push	{r3, lr}
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801098e:	69c3      	ldr	r3, [r0, #28]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010990:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010996:	d028      	beq.n	80109ea <UART_DMAReceiveCplt+0x5e>
    huart->RxXferCount = 0U;
 8010998:	2200      	movs	r2, #0
 801099a:	6803      	ldr	r3, [r0, #0]
 801099c:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109a0:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80109a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109a8:	e843 2100 	strex	r1, r2, [r3]
 80109ac:	2900      	cmp	r1, #0
 80109ae:	d1f7      	bne.n	80109a0 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109b0:	f103 0208 	add.w	r2, r3, #8
 80109b4:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109b8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109bc:	f103 0c08 	add.w	ip, r3, #8
 80109c0:	e84c 2100 	strex	r1, r2, [ip]
 80109c4:	2900      	cmp	r1, #0
 80109c6:	d1f3      	bne.n	80109b0 <UART_DMAReceiveCplt+0x24>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109c8:	f103 0208 	add.w	r2, r3, #8
 80109cc:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80109d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109d4:	f103 0c08 	add.w	ip, r3, #8
 80109d8:	e84c 2100 	strex	r1, r2, [ip]
 80109dc:	2900      	cmp	r1, #0
 80109de:	d1f3      	bne.n	80109c8 <UART_DMAReceiveCplt+0x3c>
    huart->RxState = HAL_UART_STATE_READY;
 80109e0:	2220      	movs	r2, #32
 80109e2:	67c2      	str	r2, [r0, #124]	; 0x7c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80109e4:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80109e6:	2a01      	cmp	r2, #1
 80109e8:	d005      	beq.n	80109f6 <UART_DMAReceiveCplt+0x6a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80109ea:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80109ec:	2b01      	cmp	r3, #1
 80109ee:	d013      	beq.n	8010a18 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 80109f0:	f7f3 fc88 	bl	8004304 <HAL_UART_RxCpltCallback>
}
 80109f4:	bd08      	pop	{r3, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109f6:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80109fa:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109fe:	e843 2100 	strex	r1, r2, [r3]
 8010a02:	2900      	cmp	r1, #0
 8010a04:	d0f1      	beq.n	80109ea <UART_DMAReceiveCplt+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a06:	e853 2f00 	ldrex	r2, [r3]
 8010a0a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a0e:	e843 2100 	strex	r1, r2, [r3]
 8010a12:	2900      	cmp	r1, #0
 8010a14:	d1ef      	bne.n	80109f6 <UART_DMAReceiveCplt+0x6a>
 8010a16:	e7e8      	b.n	80109ea <UART_DMAReceiveCplt+0x5e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010a18:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 8010a1c:	f7ff ff2a 	bl	8010874 <HAL_UARTEx_RxEventCallback>
}
 8010a20:	bd08      	pop	{r3, pc}
 8010a22:	bf00      	nop

08010a24 <HAL_UARTEx_WakeupCallback>:
}
 8010a24:	4770      	bx	lr
 8010a26:	bf00      	nop

08010a28 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010a28:	6803      	ldr	r3, [r0, #0]
{
 8010a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8010a2e:	69da      	ldr	r2, [r3, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8010a30:	f640 050f 	movw	r5, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010a34:	6819      	ldr	r1, [r3, #0]
{
 8010a36:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8010a38:	422a      	tst	r2, r5
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010a3a:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 8010a3c:	d17d      	bne.n	8010b3a <HAL_UART_IRQHandler+0x112>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8010a3e:	0697      	lsls	r7, r2, #26
 8010a40:	d502      	bpl.n	8010a48 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8010a42:	068d      	lsls	r5, r1, #26
 8010a44:	f100 80f4 	bmi.w	8010c30 <HAL_UART_IRQHandler+0x208>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010a48:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8010a4a:	2801      	cmp	r0, #1
 8010a4c:	d024      	beq.n	8010a98 <HAL_UART_IRQHandler+0x70>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010a4e:	02d0      	lsls	r0, r2, #11
 8010a50:	d502      	bpl.n	8010a58 <HAL_UART_IRQHandler+0x30>
 8010a52:	0277      	lsls	r7, r6, #9
 8010a54:	f100 80f1 	bmi.w	8010c3a <HAL_UART_IRQHandler+0x212>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8010a58:	0616      	lsls	r6, r2, #24
 8010a5a:	d414      	bmi.n	8010a86 <HAL_UART_IRQHandler+0x5e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010a5c:	0650      	lsls	r0, r2, #25
 8010a5e:	d501      	bpl.n	8010a64 <HAL_UART_IRQHandler+0x3c>
 8010a60:	064a      	lsls	r2, r1, #25
 8010a62:	d401      	bmi.n	8010a68 <HAL_UART_IRQHandler+0x40>
}
 8010a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a68:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a70:	e843 2100 	strex	r1, r2, [r3]
 8010a74:	2900      	cmp	r1, #0
 8010a76:	d1f7      	bne.n	8010a68 <HAL_UART_IRQHandler+0x40>
  huart->gState = HAL_UART_STATE_READY;
 8010a78:	2320      	movs	r3, #32
  HAL_UART_TxCpltCallback(huart);
 8010a7a:	4620      	mov	r0, r4
  huart->TxISR = NULL;
 8010a7c:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 8010a7e:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 8010a80:	f7f0 fade 	bl	8001040 <HAL_UART_TxCpltCallback>
    return;
 8010a84:	e7ee      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8010a86:	060d      	lsls	r5, r1, #24
 8010a88:	d5e8      	bpl.n	8010a5c <HAL_UART_IRQHandler+0x34>
    if (huart->TxISR != NULL)
 8010a8a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d0e9      	beq.n	8010a64 <HAL_UART_IRQHandler+0x3c>
      huart->TxISR(huart);
 8010a90:	4620      	mov	r0, r4
}
 8010a92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8010a96:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010a98:	06d0      	lsls	r0, r2, #27
 8010a9a:	d5d8      	bpl.n	8010a4e <HAL_UART_IRQHandler+0x26>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010a9c:	06cf      	lsls	r7, r1, #27
 8010a9e:	d5d6      	bpl.n	8010a4e <HAL_UART_IRQHandler+0x26>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010aa0:	2210      	movs	r2, #16
 8010aa2:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010aa4:	689a      	ldr	r2, [r3, #8]
 8010aa6:	0655      	lsls	r5, r2, #25
 8010aa8:	f140 80d9 	bpl.w	8010c5e <HAL_UART_IRQHandler+0x236>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010aac:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8010aae:	6802      	ldr	r2, [r0, #0]
 8010ab0:	6852      	ldr	r2, [r2, #4]
 8010ab2:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8010ab4:	2a00      	cmp	r2, #0
 8010ab6:	d0d5      	beq.n	8010a64 <HAL_UART_IRQHandler+0x3c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010ab8:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8010abc:	4291      	cmp	r1, r2
 8010abe:	d9d1      	bls.n	8010a64 <HAL_UART_IRQHandler+0x3c>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010ac0:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 8010ac2:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010ac6:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8010aca:	d02e      	beq.n	8010b2a <HAL_UART_IRQHandler+0x102>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010acc:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010ad0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ad4:	e843 2100 	strex	r1, r2, [r3]
 8010ad8:	2900      	cmp	r1, #0
 8010ada:	d1f7      	bne.n	8010acc <HAL_UART_IRQHandler+0xa4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010adc:	f103 0208 	add.w	r2, r3, #8
 8010ae0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ae4:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae8:	f103 0508 	add.w	r5, r3, #8
 8010aec:	e845 2100 	strex	r1, r2, [r5]
 8010af0:	2900      	cmp	r1, #0
 8010af2:	d1f3      	bne.n	8010adc <HAL_UART_IRQHandler+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010af4:	f103 0208 	add.w	r2, r3, #8
 8010af8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010afc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b00:	f103 0508 	add.w	r5, r3, #8
 8010b04:	e845 2100 	strex	r1, r2, [r5]
 8010b08:	2900      	cmp	r1, #0
 8010b0a:	d1f3      	bne.n	8010af4 <HAL_UART_IRQHandler+0xcc>
          huart->RxState = HAL_UART_STATE_READY;
 8010b0c:	2220      	movs	r2, #32
 8010b0e:	67e2      	str	r2, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b10:	6621      	str	r1, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b12:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b16:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b1a:	e843 2100 	strex	r1, r2, [r3]
 8010b1e:	2900      	cmp	r1, #0
 8010b20:	d1f7      	bne.n	8010b12 <HAL_UART_IRQHandler+0xea>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010b22:	f7f7 fbbd 	bl	80082a0 <HAL_DMA_Abort>
 8010b26:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010b2a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8010b2e:	4620      	mov	r0, r4
 8010b30:	1ac9      	subs	r1, r1, r3
 8010b32:	b289      	uxth	r1, r1
 8010b34:	f7ff fe9e 	bl	8010874 <HAL_UARTEx_RxEventCallback>
 8010b38:	e794      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8010b3a:	4865      	ldr	r0, [pc, #404]	; (8010cd0 <HAL_UART_IRQHandler+0x2a8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8010b3c:	f006 0501 	and.w	r5, r6, #1
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8010b40:	4008      	ands	r0, r1
 8010b42:	4328      	orrs	r0, r5
 8010b44:	d080      	beq.n	8010a48 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010b46:	07d0      	lsls	r0, r2, #31
 8010b48:	461f      	mov	r7, r3
 8010b4a:	d509      	bpl.n	8010b60 <HAL_UART_IRQHandler+0x138>
 8010b4c:	05ce      	lsls	r6, r1, #23
 8010b4e:	d507      	bpl.n	8010b60 <HAL_UART_IRQHandler+0x138>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010b50:	2001      	movs	r0, #1
 8010b52:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010b54:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8010b58:	f040 0001 	orr.w	r0, r0, #1
 8010b5c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b60:	0790      	lsls	r0, r2, #30
 8010b62:	d558      	bpl.n	8010c16 <HAL_UART_IRQHandler+0x1ee>
 8010b64:	b14d      	cbz	r5, 8010b7a <HAL_UART_IRQHandler+0x152>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010b66:	2002      	movs	r0, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b68:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010b6a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010b6c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8010b70:	f040 0004 	orr.w	r0, r0, #4
 8010b74:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010b78:	d451      	bmi.n	8010c1e <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010b7a:	0716      	lsls	r6, r2, #28
 8010b7c:	d50b      	bpl.n	8010b96 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8010b7e:	f001 0020 	and.w	r0, r1, #32
 8010b82:	4328      	orrs	r0, r5
 8010b84:	d007      	beq.n	8010b96 <HAL_UART_IRQHandler+0x16e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010b86:	2008      	movs	r0, #8
 8010b88:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010b8a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8010b8e:	f040 0008 	orr.w	r0, r0, #8
 8010b92:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010b96:	0515      	lsls	r5, r2, #20
 8010b98:	d50a      	bpl.n	8010bb0 <HAL_UART_IRQHandler+0x188>
 8010b9a:	0148      	lsls	r0, r1, #5
 8010b9c:	d508      	bpl.n	8010bb0 <HAL_UART_IRQHandler+0x188>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010b9e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8010ba2:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8010ba4:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8010ba8:	f043 0320 	orr.w	r3, r3, #32
 8010bac:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010bb0:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	f43f af55 	beq.w	8010a64 <HAL_UART_IRQHandler+0x3c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8010bba:	0693      	lsls	r3, r2, #26
 8010bbc:	d501      	bpl.n	8010bc2 <HAL_UART_IRQHandler+0x19a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8010bbe:	068e      	lsls	r6, r1, #26
 8010bc0:	d446      	bmi.n	8010c50 <HAL_UART_IRQHandler+0x228>
      errorcode = huart->ErrorCode;
 8010bc2:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        UART_EndRxTransfer(huart);
 8010bc6:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010bc8:	68bb      	ldr	r3, [r7, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010bca:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010bd2:	431d      	orrs	r5, r3
 8010bd4:	d076      	beq.n	8010cc4 <HAL_UART_IRQHandler+0x29c>
        UART_EndRxTransfer(huart);
 8010bd6:	f7ff fba9 	bl	801032c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010bda:	6823      	ldr	r3, [r4, #0]
 8010bdc:	689a      	ldr	r2, [r3, #8]
 8010bde:	0655      	lsls	r5, r2, #25
 8010be0:	d532      	bpl.n	8010c48 <HAL_UART_IRQHandler+0x220>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010be2:	f103 0208 	add.w	r2, r3, #8
 8010be6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010bea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bee:	f103 0008 	add.w	r0, r3, #8
 8010bf2:	e840 2100 	strex	r1, r2, [r0]
 8010bf6:	2900      	cmp	r1, #0
 8010bf8:	d1f3      	bne.n	8010be2 <HAL_UART_IRQHandler+0x1ba>
          if (huart->hdmarx != NULL)
 8010bfa:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8010bfc:	b320      	cbz	r0, 8010c48 <HAL_UART_IRQHandler+0x220>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010bfe:	4b35      	ldr	r3, [pc, #212]	; (8010cd4 <HAL_UART_IRQHandler+0x2ac>)
 8010c00:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010c02:	f7f7 fb95 	bl	8008330 <HAL_DMA_Abort_IT>
 8010c06:	2800      	cmp	r0, #0
 8010c08:	f43f af2c 	beq.w	8010a64 <HAL_UART_IRQHandler+0x3c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010c0c:	6f20      	ldr	r0, [r4, #112]	; 0x70
}
 8010c0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010c12:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010c14:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010c16:	0750      	lsls	r0, r2, #29
 8010c18:	d5af      	bpl.n	8010b7a <HAL_UART_IRQHandler+0x152>
 8010c1a:	2d00      	cmp	r5, #0
 8010c1c:	d0ad      	beq.n	8010b7a <HAL_UART_IRQHandler+0x152>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010c1e:	2004      	movs	r0, #4
 8010c20:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010c22:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8010c26:	f040 0002 	orr.w	r0, r0, #2
 8010c2a:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
 8010c2e:	e7a4      	b.n	8010b7a <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 8010c30:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	f47f af2d 	bne.w	8010a92 <HAL_UART_IRQHandler+0x6a>
 8010c38:	e714      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010c3a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8010c3e:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010c40:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8010c42:	f7ff feef 	bl	8010a24 <HAL_UARTEx_WakeupCallback>
    return;
 8010c46:	e70d      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
            HAL_UART_ErrorCallback(huart);
 8010c48:	4620      	mov	r0, r4
 8010c4a:	f7f3 fbd1 	bl	80043f0 <HAL_UART_ErrorCallback>
 8010c4e:	e709      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
        if (huart->RxISR != NULL)
 8010c50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d0b5      	beq.n	8010bc2 <HAL_UART_IRQHandler+0x19a>
          huart->RxISR(huart);
 8010c56:	4620      	mov	r0, r4
 8010c58:	4798      	blx	r3
 8010c5a:	6827      	ldr	r7, [r4, #0]
 8010c5c:	e7b1      	b.n	8010bc2 <HAL_UART_IRQHandler+0x19a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010c5e:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8010c62:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
      if ((huart->RxXferCount > 0U)
 8010c66:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010c6a:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 8010c6c:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010c6e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8010c70:	2900      	cmp	r1, #0
 8010c72:	f43f aef7 	beq.w	8010a64 <HAL_UART_IRQHandler+0x3c>
 8010c76:	2a00      	cmp	r2, #0
 8010c78:	f43f aef4 	beq.w	8010a64 <HAL_UART_IRQHandler+0x3c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c7c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010c80:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c84:	e843 2000 	strex	r0, r2, [r3]
 8010c88:	2800      	cmp	r0, #0
 8010c8a:	d1f7      	bne.n	8010c7c <HAL_UART_IRQHandler+0x254>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c8c:	f103 0208 	add.w	r2, r3, #8
 8010c90:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c94:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c98:	f103 0508 	add.w	r5, r3, #8
 8010c9c:	e845 2000 	strex	r0, r2, [r5]
 8010ca0:	2800      	cmp	r0, #0
 8010ca2:	d1f3      	bne.n	8010c8c <HAL_UART_IRQHandler+0x264>
        huart->RxState = HAL_UART_STATE_READY;
 8010ca4:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8010ca6:	6660      	str	r0, [r4, #100]	; 0x64
        huart->RxState = HAL_UART_STATE_READY;
 8010ca8:	67e2      	str	r2, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010caa:	6620      	str	r0, [r4, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cac:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010cb0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cb4:	e843 2000 	strex	r0, r2, [r3]
 8010cb8:	2800      	cmp	r0, #0
 8010cba:	d1f7      	bne.n	8010cac <HAL_UART_IRQHandler+0x284>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010cbc:	4620      	mov	r0, r4
 8010cbe:	f7ff fdd9 	bl	8010874 <HAL_UARTEx_RxEventCallback>
 8010cc2:	e6cf      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
        HAL_UART_ErrorCallback(huart);
 8010cc4:	f7f3 fb94 	bl	80043f0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cc8:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 8010ccc:	e6ca      	b.n	8010a64 <HAL_UART_IRQHandler+0x3c>
 8010cce:	bf00      	nop
 8010cd0:	04000120 	.word	0x04000120
 8010cd4:	080106a9 	.word	0x080106a9

08010cd8 <UART_SetConfig>:
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010cd8:	4bbd      	ldr	r3, [pc, #756]	; (8010fd0 <UART_SetConfig+0x2f8>)
 8010cda:	6842      	ldr	r2, [r0, #4]
 8010cdc:	429a      	cmp	r2, r3
{
 8010cde:	b570      	push	{r4, r5, r6, lr}
 8010ce0:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010ce2:	f200 811b 	bhi.w	8010f1c <UART_SetConfig+0x244>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8010ce6:	68a3      	ldr	r3, [r4, #8]
 8010ce8:	f433 5280 	bics.w	r2, r3, #4096	; 0x1000
 8010cec:	d002      	beq.n	8010cf4 <UART_SetConfig+0x1c>
 8010cee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010cf2:	d17d      	bne.n	8010df0 <UART_SetConfig+0x118>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8010cf4:	68e3      	ldr	r3, [r4, #12]
 8010cf6:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8010cfa:	f040 8083 	bne.w	8010e04 <UART_SetConfig+0x12c>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8010cfe:	6a23      	ldr	r3, [r4, #32]
 8010d00:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8010d04:	f040 8088 	bne.w	8010e18 <UART_SetConfig+0x140>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8010d08:	6923      	ldr	r3, [r4, #16]
 8010d0a:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8010d0e:	d002      	beq.n	8010d16 <UART_SetConfig+0x3e>
 8010d10:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8010d14:	d166      	bne.n	8010de4 <UART_SetConfig+0x10c>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8010d16:	6963      	ldr	r3, [r4, #20]
 8010d18:	f033 020c 	bics.w	r2, r3, #12
 8010d1c:	d149      	bne.n	8010db2 <UART_SetConfig+0xda>
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d047      	beq.n	8010db2 <UART_SetConfig+0xda>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8010d22:	69a3      	ldr	r3, [r4, #24]
 8010d24:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8010d28:	d14c      	bne.n	8010dc4 <UART_SetConfig+0xec>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8010d2a:	69e0      	ldr	r0, [r4, #28]
 8010d2c:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 8010d30:	d151      	bne.n	8010dd6 <UART_SetConfig+0xfe>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010d32:	6823      	ldr	r3, [r4, #0]
 8010d34:	6921      	ldr	r1, [r4, #16]
 8010d36:	68a2      	ldr	r2, [r4, #8]
 8010d38:	681e      	ldr	r6, [r3, #0]
 8010d3a:	430a      	orrs	r2, r1
 8010d3c:	4da5      	ldr	r5, [pc, #660]	; (8010fd4 <UART_SetConfig+0x2fc>)
 8010d3e:	6961      	ldr	r1, [r4, #20]
 8010d40:	4035      	ands	r5, r6
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010d42:	68e6      	ldr	r6, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010d44:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010d46:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010d48:	432a      	orrs	r2, r5
  tmpreg |= huart->Init.OneBitSampling;
 8010d4a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010d4c:	4302      	orrs	r2, r0
  tmpreg |= huart->Init.OneBitSampling;
 8010d4e:	4329      	orrs	r1, r5
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010d50:	4da1      	ldr	r5, [pc, #644]	; (8010fd8 <UART_SetConfig+0x300>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010d52:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010d54:	685a      	ldr	r2, [r3, #4]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010d56:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010d58:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8010d5c:	ea42 0206 	orr.w	r2, r2, r6
 8010d60:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010d62:	689a      	ldr	r2, [r3, #8]
 8010d64:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8010d68:	ea41 0102 	orr.w	r1, r1, r2
 8010d6c:	6099      	str	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010d6e:	f000 80db 	beq.w	8010f28 <UART_SetConfig+0x250>
 8010d72:	4a9a      	ldr	r2, [pc, #616]	; (8010fdc <UART_SetConfig+0x304>)
 8010d74:	4293      	cmp	r3, r2
 8010d76:	d055      	beq.n	8010e24 <UART_SetConfig+0x14c>
 8010d78:	4a99      	ldr	r2, [pc, #612]	; (8010fe0 <UART_SetConfig+0x308>)
 8010d7a:	4293      	cmp	r3, r2
 8010d7c:	f000 8116 	beq.w	8010fac <UART_SetConfig+0x2d4>
 8010d80:	4a98      	ldr	r2, [pc, #608]	; (8010fe4 <UART_SetConfig+0x30c>)
 8010d82:	4293      	cmp	r3, r2
 8010d84:	f000 8144 	beq.w	8011010 <UART_SetConfig+0x338>
 8010d88:	4a97      	ldr	r2, [pc, #604]	; (8010fe8 <UART_SetConfig+0x310>)
 8010d8a:	4293      	cmp	r3, r2
 8010d8c:	f000 80e0 	beq.w	8010f50 <UART_SetConfig+0x278>
 8010d90:	4a96      	ldr	r2, [pc, #600]	; (8010fec <UART_SetConfig+0x314>)
 8010d92:	4293      	cmp	r3, r2
 8010d94:	f000 8082 	beq.w	8010e9c <UART_SetConfig+0x1c4>
 8010d98:	4a95      	ldr	r2, [pc, #596]	; (8010ff0 <UART_SetConfig+0x318>)
 8010d9a:	4293      	cmp	r3, r2
 8010d9c:	f000 8169 	beq.w	8011072 <UART_SetConfig+0x39a>
 8010da0:	4a94      	ldr	r2, [pc, #592]	; (8010ff4 <UART_SetConfig+0x31c>)
 8010da2:	4293      	cmp	r3, r2
 8010da4:	f000 8153 	beq.w	801104e <UART_SetConfig+0x376>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010da8:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8010daa:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8010dac:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8010db0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8010db2:	f640 3176 	movw	r1, #2934	; 0xb76
 8010db6:	4890      	ldr	r0, [pc, #576]	; (8010ff8 <UART_SetConfig+0x320>)
 8010db8:	f7f3 f82e 	bl	8003e18 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8010dbc:	69a3      	ldr	r3, [r4, #24]
 8010dbe:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8010dc2:	d0b2      	beq.n	8010d2a <UART_SetConfig+0x52>
 8010dc4:	488c      	ldr	r0, [pc, #560]	; (8010ff8 <UART_SetConfig+0x320>)
 8010dc6:	f640 3177 	movw	r1, #2935	; 0xb77
 8010dca:	f7f3 f825 	bl	8003e18 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8010dce:	69e0      	ldr	r0, [r4, #28]
 8010dd0:	f430 4300 	bics.w	r3, r0, #32768	; 0x8000
 8010dd4:	d0ad      	beq.n	8010d32 <UART_SetConfig+0x5a>
 8010dd6:	4888      	ldr	r0, [pc, #544]	; (8010ff8 <UART_SetConfig+0x320>)
 8010dd8:	f640 3178 	movw	r1, #2936	; 0xb78
 8010ddc:	f7f3 f81c 	bl	8003e18 <assert_failed>
 8010de0:	69e0      	ldr	r0, [r4, #28]
 8010de2:	e7a6      	b.n	8010d32 <UART_SetConfig+0x5a>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8010de4:	f640 3175 	movw	r1, #2933	; 0xb75
 8010de8:	4883      	ldr	r0, [pc, #524]	; (8010ff8 <UART_SetConfig+0x320>)
 8010dea:	f7f3 f815 	bl	8003e18 <assert_failed>
 8010dee:	e792      	b.n	8010d16 <UART_SetConfig+0x3e>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8010df0:	f640 3171 	movw	r1, #2929	; 0xb71
 8010df4:	4880      	ldr	r0, [pc, #512]	; (8010ff8 <UART_SetConfig+0x320>)
 8010df6:	f7f3 f80f 	bl	8003e18 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8010dfa:	68e3      	ldr	r3, [r4, #12]
 8010dfc:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8010e00:	f43f af7d 	beq.w	8010cfe <UART_SetConfig+0x26>
 8010e04:	f640 3172 	movw	r1, #2930	; 0xb72
 8010e08:	487b      	ldr	r0, [pc, #492]	; (8010ff8 <UART_SetConfig+0x320>)
 8010e0a:	f7f3 f805 	bl	8003e18 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8010e0e:	6a23      	ldr	r3, [r4, #32]
 8010e10:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8010e14:	f43f af78 	beq.w	8010d08 <UART_SetConfig+0x30>
 8010e18:	f640 3173 	movw	r1, #2931	; 0xb73
 8010e1c:	4876      	ldr	r0, [pc, #472]	; (8010ff8 <UART_SetConfig+0x320>)
 8010e1e:	f7f2 fffb 	bl	8003e18 <assert_failed>
 8010e22:	e771      	b.n	8010d08 <UART_SetConfig+0x30>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010e24:	4b75      	ldr	r3, [pc, #468]	; (8010ffc <UART_SetConfig+0x324>)
 8010e26:	4a76      	ldr	r2, [pc, #472]	; (8011000 <UART_SetConfig+0x328>)
 8010e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010e2c:	f003 030c 	and.w	r3, r3, #12
 8010e30:	5cd3      	ldrb	r3, [r2, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010e32:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8010e36:	d03f      	beq.n	8010eb8 <UART_SetConfig+0x1e0>
    switch (clocksource)
 8010e38:	2b08      	cmp	r3, #8
 8010e3a:	d8b5      	bhi.n	8010da8 <UART_SetConfig+0xd0>
 8010e3c:	a201      	add	r2, pc, #4	; (adr r2, 8010e44 <UART_SetConfig+0x16c>)
 8010e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e42:	bf00      	nop
 8010e44:	08010f7f 	.word	0x08010f7f
 8010e48:	08010f3f 	.word	0x08010f3f
 8010e4c:	08010eb5 	.word	0x08010eb5
 8010e50:	08010da9 	.word	0x08010da9
 8010e54:	08010f73 	.word	0x08010f73
 8010e58:	08010da9 	.word	0x08010da9
 8010e5c:	08010da9 	.word	0x08010da9
 8010e60:	08010da9 	.word	0x08010da9
 8010e64:	08010e75 	.word	0x08010e75
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010e68:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8010e6c:	d19c      	bne.n	8010da8 <UART_SetConfig+0xd0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010e6e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8010e72:	d039      	beq.n	8010ee8 <UART_SetConfig+0x210>
        pclk = (uint32_t) LSE_VALUE;
 8010e74:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010e78:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010e7a:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010e7e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8010e82:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010e86:	f1a3 0110 	sub.w	r1, r3, #16
 8010e8a:	4291      	cmp	r1, r2
 8010e8c:	d88c      	bhi.n	8010da8 <UART_SetConfig+0xd0>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010e8e:	6822      	ldr	r2, [r4, #0]
 8010e90:	2000      	movs	r0, #0
 8010e92:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8010e94:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8010e96:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8010e9a:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010e9c:	4b57      	ldr	r3, [pc, #348]	; (8010ffc <UART_SetConfig+0x324>)
 8010e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010ea2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8010ea6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010eaa:	f040 80c3 	bne.w	8011034 <UART_SetConfig+0x35c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010eae:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8010eb2:	d031      	beq.n	8010f18 <UART_SetConfig+0x240>
 8010eb4:	4853      	ldr	r0, [pc, #332]	; (8011004 <UART_SetConfig+0x32c>)
 8010eb6:	e7df      	b.n	8010e78 <UART_SetConfig+0x1a0>
    switch (clocksource)
 8010eb8:	2b08      	cmp	r3, #8
 8010eba:	f63f af75 	bhi.w	8010da8 <UART_SetConfig+0xd0>
 8010ebe:	a201      	add	r2, pc, #4	; (adr r2, 8010ec4 <UART_SetConfig+0x1ec>)
 8010ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ec4:	08010f97 	.word	0x08010f97
 8010ec8:	08010f91 	.word	0x08010f91
 8010ecc:	08010f19 	.word	0x08010f19
 8010ed0:	08010da9 	.word	0x08010da9
 8010ed4:	08010f85 	.word	0x08010f85
 8010ed8:	08010da9 	.word	0x08010da9
 8010edc:	08010da9 	.word	0x08010da9
 8010ee0:	08010da9 	.word	0x08010da9
 8010ee4:	08010ee9 	.word	0x08010ee9
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010ee8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010eec:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010eee:	f64f 72ef 	movw	r2, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010ef2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8010ef6:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010efa:	f1a0 0310 	sub.w	r3, r0, #16
 8010efe:	4293      	cmp	r3, r2
 8010f00:	f63f af52 	bhi.w	8010da8 <UART_SetConfig+0xd0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010f04:	f020 020f 	bic.w	r2, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010f08:	f3c0 0342 	ubfx	r3, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 8010f0c:	6821      	ldr	r1, [r4, #0]
 8010f0e:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010f10:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8010f12:	4313      	orrs	r3, r2
 8010f14:	60cb      	str	r3, [r1, #12]
 8010f16:	e748      	b.n	8010daa <UART_SetConfig+0xd2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010f18:	483b      	ldr	r0, [pc, #236]	; (8011008 <UART_SetConfig+0x330>)
 8010f1a:	e7e7      	b.n	8010eec <UART_SetConfig+0x214>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8010f1c:	f44f 6137 	mov.w	r1, #2928	; 0xb70
 8010f20:	4835      	ldr	r0, [pc, #212]	; (8010ff8 <UART_SetConfig+0x320>)
 8010f22:	f7f2 ff79 	bl	8003e18 <assert_failed>
 8010f26:	e6de      	b.n	8010ce6 <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010f28:	4b34      	ldr	r3, [pc, #208]	; (8010ffc <UART_SetConfig+0x324>)
 8010f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010f2e:	f003 0303 	and.w	r3, r3, #3
 8010f32:	3b01      	subs	r3, #1
 8010f34:	2b02      	cmp	r3, #2
 8010f36:	d931      	bls.n	8010f9c <UART_SetConfig+0x2c4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010f38:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8010f3c:	d028      	beq.n	8010f90 <UART_SetConfig+0x2b8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8010f3e:	f7fb f98d 	bl	800c25c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8010f42:	2800      	cmp	r0, #0
 8010f44:	d198      	bne.n	8010e78 <UART_SetConfig+0x1a0>
  huart->RxISR = NULL;
 8010f46:	2300      	movs	r3, #0
 8010f48:	2000      	movs	r0, #0
  huart->TxISR = NULL;
 8010f4a:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64
}
 8010f4e:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010f50:	4b2a      	ldr	r3, [pc, #168]	; (8010ffc <UART_SetConfig+0x324>)
 8010f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010f5e:	d0a6      	beq.n	8010eae <UART_SetConfig+0x1d6>
 8010f60:	d81f      	bhi.n	8010fa2 <UART_SetConfig+0x2ca>
 8010f62:	b14b      	cbz	r3, 8010f78 <UART_SetConfig+0x2a0>
 8010f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010f68:	f47f af1e 	bne.w	8010da8 <UART_SetConfig+0xd0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010f6c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8010f70:	d008      	beq.n	8010f84 <UART_SetConfig+0x2ac>
        pclk = HAL_RCC_GetSysClockFreq();
 8010f72:	f7fb f809 	bl	800bf88 <HAL_RCC_GetSysClockFreq>
        break;
 8010f76:	e7e4      	b.n	8010f42 <UART_SetConfig+0x26a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010f78:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8010f7c:	d00b      	beq.n	8010f96 <UART_SetConfig+0x2be>
        pclk = HAL_RCC_GetPCLK1Freq();
 8010f7e:	f7fb f95d 	bl	800c23c <HAL_RCC_GetPCLK1Freq>
        break;
 8010f82:	e7de      	b.n	8010f42 <UART_SetConfig+0x26a>
        pclk = HAL_RCC_GetSysClockFreq();
 8010f84:	f7fb f800 	bl	800bf88 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d0dc      	beq.n	8010f46 <UART_SetConfig+0x26e>
 8010f8c:	0040      	lsls	r0, r0, #1
 8010f8e:	e7ad      	b.n	8010eec <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetPCLK2Freq();
 8010f90:	f7fb f964 	bl	800c25c <HAL_RCC_GetPCLK2Freq>
        break;
 8010f94:	e7f8      	b.n	8010f88 <UART_SetConfig+0x2b0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8010f96:	f7fb f951 	bl	800c23c <HAL_RCC_GetPCLK1Freq>
        break;
 8010f9a:	e7f5      	b.n	8010f88 <UART_SetConfig+0x2b0>
 8010f9c:	4a1b      	ldr	r2, [pc, #108]	; (801100c <UART_SetConfig+0x334>)
 8010f9e:	5cd3      	ldrb	r3, [r2, r3]
 8010fa0:	e747      	b.n	8010e32 <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010fa2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010fa6:	f43f af62 	beq.w	8010e6e <UART_SetConfig+0x196>
 8010faa:	e6fd      	b.n	8010da8 <UART_SetConfig+0xd0>
 8010fac:	4b13      	ldr	r3, [pc, #76]	; (8010ffc <UART_SetConfig+0x324>)
 8010fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010fb2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010fb6:	2b20      	cmp	r3, #32
 8010fb8:	f43f af79 	beq.w	8010eae <UART_SetConfig+0x1d6>
 8010fbc:	d804      	bhi.n	8010fc8 <UART_SetConfig+0x2f0>
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d0da      	beq.n	8010f78 <UART_SetConfig+0x2a0>
 8010fc2:	2b10      	cmp	r3, #16
 8010fc4:	d0d2      	beq.n	8010f6c <UART_SetConfig+0x294>
 8010fc6:	e6ef      	b.n	8010da8 <UART_SetConfig+0xd0>
 8010fc8:	2b30      	cmp	r3, #48	; 0x30
 8010fca:	f43f af50 	beq.w	8010e6e <UART_SetConfig+0x196>
 8010fce:	e6eb      	b.n	8010da8 <UART_SetConfig+0xd0>
 8010fd0:	019bfcc0 	.word	0x019bfcc0
 8010fd4:	efff69f3 	.word	0xefff69f3
 8010fd8:	40011000 	.word	0x40011000
 8010fdc:	40004400 	.word	0x40004400
 8010fe0:	40004800 	.word	0x40004800
 8010fe4:	40004c00 	.word	0x40004c00
 8010fe8:	40005000 	.word	0x40005000
 8010fec:	40011400 	.word	0x40011400
 8010ff0:	40007800 	.word	0x40007800
 8010ff4:	40007c00 	.word	0x40007c00
 8010ff8:	08029e6c 	.word	0x08029e6c
 8010ffc:	40023800 	.word	0x40023800
 8011000:	08029eac 	.word	0x08029eac
 8011004:	00f42400 	.word	0x00f42400
 8011008:	01e84800 	.word	0x01e84800
 801100c:	08029ea8 	.word	0x08029ea8
 8011010:	4b23      	ldr	r3, [pc, #140]	; (80110a0 <UART_SetConfig+0x3c8>)
 8011012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011016:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801101a:	2b80      	cmp	r3, #128	; 0x80
 801101c:	f43f af47 	beq.w	8010eae <UART_SetConfig+0x1d6>
 8011020:	d804      	bhi.n	801102c <UART_SetConfig+0x354>
 8011022:	2b00      	cmp	r3, #0
 8011024:	d0a8      	beq.n	8010f78 <UART_SetConfig+0x2a0>
 8011026:	2b40      	cmp	r3, #64	; 0x40
 8011028:	d0a0      	beq.n	8010f6c <UART_SetConfig+0x294>
 801102a:	e6bd      	b.n	8010da8 <UART_SetConfig+0xd0>
 801102c:	2bc0      	cmp	r3, #192	; 0xc0
 801102e:	f43f af1e 	beq.w	8010e6e <UART_SetConfig+0x196>
 8011032:	e6b9      	b.n	8010da8 <UART_SetConfig+0xd0>
 8011034:	d806      	bhi.n	8011044 <UART_SetConfig+0x36c>
 8011036:	2b00      	cmp	r3, #0
 8011038:	f43f af7e 	beq.w	8010f38 <UART_SetConfig+0x260>
 801103c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011040:	d094      	beq.n	8010f6c <UART_SetConfig+0x294>
 8011042:	e6b1      	b.n	8010da8 <UART_SetConfig+0xd0>
 8011044:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8011048:	f43f af11 	beq.w	8010e6e <UART_SetConfig+0x196>
 801104c:	e6ac      	b.n	8010da8 <UART_SetConfig+0xd0>
 801104e:	4b14      	ldr	r3, [pc, #80]	; (80110a0 <UART_SetConfig+0x3c8>)
 8011050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011054:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8011058:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801105c:	f43f af27 	beq.w	8010eae <UART_SetConfig+0x1d6>
 8011060:	f63f af02 	bhi.w	8010e68 <UART_SetConfig+0x190>
 8011064:	2b00      	cmp	r3, #0
 8011066:	d087      	beq.n	8010f78 <UART_SetConfig+0x2a0>
 8011068:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801106c:	f43f af7e 	beq.w	8010f6c <UART_SetConfig+0x294>
 8011070:	e69a      	b.n	8010da8 <UART_SetConfig+0xd0>
 8011072:	4b0b      	ldr	r3, [pc, #44]	; (80110a0 <UART_SetConfig+0x3c8>)
 8011074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011078:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 801107c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011080:	f43f af15 	beq.w	8010eae <UART_SetConfig+0x1d6>
 8011084:	d807      	bhi.n	8011096 <UART_SetConfig+0x3be>
 8011086:	2b00      	cmp	r3, #0
 8011088:	f43f af76 	beq.w	8010f78 <UART_SetConfig+0x2a0>
 801108c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011090:	f43f af6c 	beq.w	8010f6c <UART_SetConfig+0x294>
 8011094:	e688      	b.n	8010da8 <UART_SetConfig+0xd0>
 8011096:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 801109a:	f43f aee8 	beq.w	8010e6e <UART_SetConfig+0x196>
 801109e:	e683      	b.n	8010da8 <UART_SetConfig+0xd0>
 80110a0:	40023800 	.word	0x40023800

080110a4 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80110a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80110a6:	2bff      	cmp	r3, #255	; 0xff
{
 80110a8:	b510      	push	{r4, lr}
 80110aa:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80110ac:	d87b      	bhi.n	80111a6 <UART_AdvFeatureConfig+0x102>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80110ae:	07da      	lsls	r2, r3, #31
 80110b0:	d50a      	bpl.n	80110c8 <UART_AdvFeatureConfig+0x24>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80110b2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80110b4:	f431 3200 	bics.w	r2, r1, #131072	; 0x20000
 80110b8:	f040 808e 	bne.w	80111d8 <UART_AdvFeatureConfig+0x134>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80110bc:	6820      	ldr	r0, [r4, #0]
 80110be:	6842      	ldr	r2, [r0, #4]
 80110c0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80110c4:	430a      	orrs	r2, r1
 80110c6:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80110c8:	0798      	lsls	r0, r3, #30
 80110ca:	d50a      	bpl.n	80110e2 <UART_AdvFeatureConfig+0x3e>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80110cc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80110ce:	f431 3280 	bics.w	r2, r1, #65536	; 0x10000
 80110d2:	f040 8089 	bne.w	80111e8 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80110d6:	6820      	ldr	r0, [r4, #0]
 80110d8:	6842      	ldr	r2, [r0, #4]
 80110da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80110de:	430a      	orrs	r2, r1
 80110e0:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80110e2:	0759      	lsls	r1, r3, #29
 80110e4:	d50a      	bpl.n	80110fc <UART_AdvFeatureConfig+0x58>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80110e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80110e8:	f431 2280 	bics.w	r2, r1, #262144	; 0x40000
 80110ec:	f040 8084 	bne.w	80111f8 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80110f0:	6820      	ldr	r0, [r4, #0]
 80110f2:	6842      	ldr	r2, [r0, #4]
 80110f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80110f8:	430a      	orrs	r2, r1
 80110fa:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80110fc:	071a      	lsls	r2, r3, #28
 80110fe:	d509      	bpl.n	8011114 <UART_AdvFeatureConfig+0x70>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8011100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011102:	f431 4200 	bics.w	r2, r1, #32768	; 0x8000
 8011106:	d17f      	bne.n	8011208 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011108:	6820      	ldr	r0, [r4, #0]
 801110a:	6842      	ldr	r2, [r0, #4]
 801110c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011110:	430a      	orrs	r2, r1
 8011112:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011114:	06d8      	lsls	r0, r3, #27
 8011116:	d509      	bpl.n	801112c <UART_AdvFeatureConfig+0x88>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8011118:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801111a:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 801111e:	d17b      	bne.n	8011218 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011120:	6820      	ldr	r0, [r4, #0]
 8011122:	6882      	ldr	r2, [r0, #8]
 8011124:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8011128:	430a      	orrs	r2, r1
 801112a:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801112c:	0699      	lsls	r1, r3, #26
 801112e:	d509      	bpl.n	8011144 <UART_AdvFeatureConfig+0xa0>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8011130:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011132:	f431 5200 	bics.w	r2, r1, #8192	; 0x2000
 8011136:	d177      	bne.n	8011228 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011138:	6820      	ldr	r0, [r4, #0]
 801113a:	6882      	ldr	r2, [r0, #8]
 801113c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8011140:	430a      	orrs	r2, r1
 8011142:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011144:	065a      	lsls	r2, r3, #25
 8011146:	d521      	bpl.n	801118c <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8011148:	4b46      	ldr	r3, [pc, #280]	; (8011264 <UART_AdvFeatureConfig+0x1c0>)
 801114a:	6822      	ldr	r2, [r4, #0]
 801114c:	4846      	ldr	r0, [pc, #280]	; (8011268 <UART_AdvFeatureConfig+0x1c4>)
 801114e:	4947      	ldr	r1, [pc, #284]	; (801126c <UART_AdvFeatureConfig+0x1c8>)
 8011150:	429a      	cmp	r2, r3
 8011152:	bf18      	it	ne
 8011154:	4282      	cmpne	r2, r0
 8011156:	bf14      	ite	ne
 8011158:	2301      	movne	r3, #1
 801115a:	2300      	moveq	r3, #0
 801115c:	428a      	cmp	r2, r1
 801115e:	bf0c      	ite	eq
 8011160:	2300      	moveq	r3, #0
 8011162:	f003 0301 	andne.w	r3, r3, #1
 8011166:	b113      	cbz	r3, 801116e <UART_AdvFeatureConfig+0xca>
 8011168:	4b41      	ldr	r3, [pc, #260]	; (8011270 <UART_AdvFeatureConfig+0x1cc>)
 801116a:	429a      	cmp	r2, r3
 801116c:	d16b      	bne.n	8011246 <UART_AdvFeatureConfig+0x1a2>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 801116e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8011170:	f432 1380 	bics.w	r3, r2, #1048576	; 0x100000
 8011174:	d160      	bne.n	8011238 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011176:	6821      	ldr	r1, [r4, #0]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011178:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801117c:	684b      	ldr	r3, [r1, #4]
 801117e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8011182:	ea43 0302 	orr.w	r3, r3, r2
 8011186:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011188:	d014      	beq.n	80111b4 <UART_AdvFeatureConfig+0x110>
 801118a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801118c:	061b      	lsls	r3, r3, #24
 801118e:	d509      	bpl.n	80111a4 <UART_AdvFeatureConfig+0x100>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8011190:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8011192:	f432 2300 	bics.w	r3, r2, #524288	; 0x80000
 8011196:	d118      	bne.n	80111ca <UART_AdvFeatureConfig+0x126>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011198:	6821      	ldr	r1, [r4, #0]
 801119a:	684b      	ldr	r3, [r1, #4]
 801119c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80111a0:	4313      	orrs	r3, r2
 80111a2:	604b      	str	r3, [r1, #4]
}
 80111a4:	bd10      	pop	{r4, pc}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80111a6:	f640 31f9 	movw	r1, #3065	; 0xbf9
 80111aa:	4832      	ldr	r0, [pc, #200]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 80111ac:	f7f2 fe34 	bl	8003e18 <assert_failed>
 80111b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111b2:	e77c      	b.n	80110ae <UART_AdvFeatureConfig+0xa>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 80111b4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80111b6:	f430 03c0 	bics.w	r3, r0, #6291456	; 0x600000
 80111ba:	d14a      	bne.n	8011252 <UART_AdvFeatureConfig+0x1ae>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80111bc:	684a      	ldr	r2, [r1, #4]
 80111be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111c0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80111c4:	4302      	orrs	r2, r0
 80111c6:	604a      	str	r2, [r1, #4]
 80111c8:	e7e0      	b.n	801118c <UART_AdvFeatureConfig+0xe8>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80111ca:	f640 4136 	movw	r1, #3126	; 0xc36
 80111ce:	4829      	ldr	r0, [pc, #164]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 80111d0:	f7f2 fe22 	bl	8003e18 <assert_failed>
 80111d4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80111d6:	e7df      	b.n	8011198 <UART_AdvFeatureConfig+0xf4>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80111d8:	f640 31fe 	movw	r1, #3070	; 0xbfe
 80111dc:	4825      	ldr	r0, [pc, #148]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 80111de:	f7f2 fe1b 	bl	8003e18 <assert_failed>
 80111e2:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	; 0x24
 80111e6:	e769      	b.n	80110bc <UART_AdvFeatureConfig+0x18>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80111e8:	f640 4105 	movw	r1, #3077	; 0xc05
 80111ec:	4821      	ldr	r0, [pc, #132]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 80111ee:	f7f2 fe13 	bl	8003e18 <assert_failed>
 80111f2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80111f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80111f6:	e76e      	b.n	80110d6 <UART_AdvFeatureConfig+0x32>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80111f8:	f640 410c 	movw	r1, #3084	; 0xc0c
 80111fc:	481d      	ldr	r0, [pc, #116]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 80111fe:	f7f2 fe0b 	bl	8003e18 <assert_failed>
 8011202:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011204:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011206:	e773      	b.n	80110f0 <UART_AdvFeatureConfig+0x4c>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8011208:	f640 4113 	movw	r1, #3091	; 0xc13
 801120c:	4819      	ldr	r0, [pc, #100]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 801120e:	f7f2 fe03 	bl	8003e18 <assert_failed>
 8011212:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011214:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011216:	e777      	b.n	8011108 <UART_AdvFeatureConfig+0x64>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8011218:	f640 411a 	movw	r1, #3098	; 0xc1a
 801121c:	4815      	ldr	r0, [pc, #84]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 801121e:	f7f2 fdfb 	bl	8003e18 <assert_failed>
 8011222:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8011224:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011226:	e77b      	b.n	8011120 <UART_AdvFeatureConfig+0x7c>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8011228:	f640 4121 	movw	r1, #3105	; 0xc21
 801122c:	4811      	ldr	r0, [pc, #68]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 801122e:	f7f2 fdf3 	bl	8003e18 <assert_failed>
 8011232:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8011234:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011236:	e77f      	b.n	8011138 <UART_AdvFeatureConfig+0x94>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8011238:	f640 4129 	movw	r1, #3113	; 0xc29
 801123c:	480d      	ldr	r0, [pc, #52]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 801123e:	f7f2 fdeb 	bl	8003e18 <assert_failed>
 8011242:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8011244:	e797      	b.n	8011176 <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8011246:	f640 4128 	movw	r1, #3112	; 0xc28
 801124a:	480a      	ldr	r0, [pc, #40]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 801124c:	f7f2 fde4 	bl	8003e18 <assert_failed>
 8011250:	e78d      	b.n	801116e <UART_AdvFeatureConfig+0xca>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8011252:	f640 412e 	movw	r1, #3118	; 0xc2e
 8011256:	4807      	ldr	r0, [pc, #28]	; (8011274 <UART_AdvFeatureConfig+0x1d0>)
 8011258:	f7f2 fdde 	bl	8003e18 <assert_failed>
 801125c:	6821      	ldr	r1, [r4, #0]
 801125e:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8011260:	e7ac      	b.n	80111bc <UART_AdvFeatureConfig+0x118>
 8011262:	bf00      	nop
 8011264:	40011000 	.word	0x40011000
 8011268:	40004400 	.word	0x40004400
 801126c:	40004800 	.word	0x40004800
 8011270:	40011400 	.word	0x40011400
 8011274:	08029e6c 	.word	0x08029e6c

08011278 <UART_WaitOnFlagUntilTimeout>:
{
 8011278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801127c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011280:	4681      	mov	r9, r0
 8011282:	460f      	mov	r7, r1
 8011284:	4616      	mov	r6, r2
 8011286:	469a      	mov	sl, r3
 8011288:	6805      	ldr	r5, [r0, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801128a:	e002      	b.n	8011292 <UART_WaitOnFlagUntilTimeout+0x1a>
    if (Timeout != HAL_MAX_DELAY)
 801128c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8011290:	d10a      	bne.n	80112a8 <UART_WaitOnFlagUntilTimeout+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011292:	69ec      	ldr	r4, [r5, #28]
 8011294:	ea37 0304 	bics.w	r3, r7, r4
 8011298:	bf0c      	ite	eq
 801129a:	2401      	moveq	r4, #1
 801129c:	2400      	movne	r4, #0
 801129e:	42b4      	cmp	r4, r6
 80112a0:	d0f4      	beq.n	801128c <UART_WaitOnFlagUntilTimeout+0x14>
  return HAL_OK;
 80112a2:	2000      	movs	r0, #0
}
 80112a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80112a8:	f7f5 fdc8 	bl	8006e3c <HAL_GetTick>
 80112ac:	eba0 000a 	sub.w	r0, r0, sl
 80112b0:	4540      	cmp	r0, r8
 80112b2:	d82d      	bhi.n	8011310 <UART_WaitOnFlagUntilTimeout+0x98>
 80112b4:	f1b8 0f00 	cmp.w	r8, #0
 80112b8:	d02a      	beq.n	8011310 <UART_WaitOnFlagUntilTimeout+0x98>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80112ba:	f8d9 5000 	ldr.w	r5, [r9]
 80112be:	682b      	ldr	r3, [r5, #0]
 80112c0:	462a      	mov	r2, r5
 80112c2:	0759      	lsls	r1, r3, #29
 80112c4:	d5e5      	bpl.n	8011292 <UART_WaitOnFlagUntilTimeout+0x1a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80112c6:	69eb      	ldr	r3, [r5, #28]
 80112c8:	051b      	lsls	r3, r3, #20
 80112ca:	d5e2      	bpl.n	8011292 <UART_WaitOnFlagUntilTimeout+0x1a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80112cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80112d0:	622b      	str	r3, [r5, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112d2:	e852 3f00 	ldrex	r3, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80112d6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112da:	e842 3100 	strex	r1, r3, [r2]
 80112de:	2900      	cmp	r1, #0
 80112e0:	d1f7      	bne.n	80112d2 <UART_WaitOnFlagUntilTimeout+0x5a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112e2:	f102 0308 	add.w	r3, r2, #8
 80112e6:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80112ea:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112ee:	f102 0008 	add.w	r0, r2, #8
 80112f2:	e840 3100 	strex	r1, r3, [r0]
 80112f6:	2900      	cmp	r1, #0
 80112f8:	d1f3      	bne.n	80112e2 <UART_WaitOnFlagUntilTimeout+0x6a>
          huart->gState = HAL_UART_STATE_READY;
 80112fa:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 80112fc:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80112fe:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
 8011302:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8011306:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801130a:	f8c9 3080 	str.w	r3, [r9, #128]	; 0x80
          return HAL_TIMEOUT;
 801130e:	e7c9      	b.n	80112a4 <UART_WaitOnFlagUntilTimeout+0x2c>
 8011310:	f8d9 2000 	ldr.w	r2, [r9]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011314:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011318:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801131c:	e842 3100 	strex	r1, r3, [r2]
 8011320:	2900      	cmp	r1, #0
 8011322:	d1f7      	bne.n	8011314 <UART_WaitOnFlagUntilTimeout+0x9c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011324:	f102 0308 	add.w	r3, r2, #8
 8011328:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801132c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011330:	f102 0008 	add.w	r0, r2, #8
 8011334:	e840 3100 	strex	r1, r3, [r0]
 8011338:	2900      	cmp	r1, #0
 801133a:	d1f3      	bne.n	8011324 <UART_WaitOnFlagUntilTimeout+0xac>
        huart->gState = HAL_UART_STATE_READY;
 801133c:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 801133e:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8011340:	f889 1074 	strb.w	r1, [r9, #116]	; 0x74
        huart->gState = HAL_UART_STATE_READY;
 8011344:	f8c9 3078 	str.w	r3, [r9, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8011348:	f8c9 307c 	str.w	r3, [r9, #124]	; 0x7c
        return HAL_TIMEOUT;
 801134c:	e7aa      	b.n	80112a4 <UART_WaitOnFlagUntilTimeout+0x2c>
 801134e:	bf00      	nop

08011350 <HAL_UART_Transmit>:
{
 8011350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011354:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8011356:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8011358:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 801135a:	2b20      	cmp	r3, #32
 801135c:	d14b      	bne.n	80113f6 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 801135e:	460d      	mov	r5, r1
 8011360:	2900      	cmp	r1, #0
 8011362:	d044      	beq.n	80113ee <HAL_UART_Transmit+0x9e>
 8011364:	fab2 f982 	clz	r9, r2
 8011368:	4617      	mov	r7, r2
 801136a:	ea4f 1959 	mov.w	r9, r9, lsr #5
 801136e:	2a00      	cmp	r2, #0
 8011370:	d03d      	beq.n	80113ee <HAL_UART_Transmit+0x9e>
    __HAL_LOCK(huart);
 8011372:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8011376:	4604      	mov	r4, r0
 8011378:	2b01      	cmp	r3, #1
 801137a:	d03c      	beq.n	80113f6 <HAL_UART_Transmit+0xa6>
 801137c:	2201      	movs	r2, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801137e:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011380:	f8c0 9080 	str.w	r9, [r0, #128]	; 0x80
    __HAL_LOCK(huart);
 8011384:	f880 2074 	strb.w	r2, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011388:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 801138a:	f7f5 fd57 	bl	8006e3c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801138e:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8011390:	4680      	mov	r8, r0
    huart->TxXferSize  = Size;
 8011392:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011396:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    huart->TxXferCount = Size;
 801139a:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801139e:	d040      	beq.n	8011422 <HAL_UART_Transmit+0xd2>
    while (huart->TxXferCount > 0U)
 80113a0:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
    __HAL_UNLOCK(huart);
 80113a4:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 80113a6:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80113a8:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 80113ac:	b973      	cbnz	r3, 80113cc <HAL_UART_Transmit+0x7c>
 80113ae:	e02a      	b.n	8011406 <HAL_UART_Transmit+0xb6>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80113b0:	6823      	ldr	r3, [r4, #0]
 80113b2:	f815 2b01 	ldrb.w	r2, [r5], #1
 80113b6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 80113b8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80113bc:	3a01      	subs	r2, #1
 80113be:	b292      	uxth	r2, r2
 80113c0:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80113c4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80113c8:	b292      	uxth	r2, r2
 80113ca:	b1e2      	cbz	r2, 8011406 <HAL_UART_Transmit+0xb6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80113cc:	4643      	mov	r3, r8
 80113ce:	2200      	movs	r2, #0
 80113d0:	2180      	movs	r1, #128	; 0x80
 80113d2:	4620      	mov	r0, r4
 80113d4:	9600      	str	r6, [sp, #0]
 80113d6:	f7ff ff4f 	bl	8011278 <UART_WaitOnFlagUntilTimeout>
 80113da:	b980      	cbnz	r0, 80113fe <HAL_UART_Transmit+0xae>
      if (pdata8bits == NULL)
 80113dc:	2d00      	cmp	r5, #0
 80113de:	d1e7      	bne.n	80113b0 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80113e0:	f839 3b02 	ldrh.w	r3, [r9], #2
 80113e4:	6822      	ldr	r2, [r4, #0]
 80113e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80113ea:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 80113ec:	e7e4      	b.n	80113b8 <HAL_UART_Transmit+0x68>
      return  HAL_ERROR;
 80113ee:	2001      	movs	r0, #1
}
 80113f0:	b003      	add	sp, #12
 80113f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 80113f6:	2002      	movs	r0, #2
}
 80113f8:	b003      	add	sp, #12
 80113fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80113fe:	2003      	movs	r0, #3
}
 8011400:	b003      	add	sp, #12
 8011402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011406:	4643      	mov	r3, r8
 8011408:	2200      	movs	r2, #0
 801140a:	2140      	movs	r1, #64	; 0x40
 801140c:	4620      	mov	r0, r4
 801140e:	9600      	str	r6, [sp, #0]
 8011410:	f7ff ff32 	bl	8011278 <UART_WaitOnFlagUntilTimeout>
 8011414:	2800      	cmp	r0, #0
 8011416:	d1f2      	bne.n	80113fe <HAL_UART_Transmit+0xae>
    huart->gState = HAL_UART_STATE_READY;
 8011418:	2320      	movs	r3, #32
 801141a:	67a3      	str	r3, [r4, #120]	; 0x78
}
 801141c:	b003      	add	sp, #12
 801141e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011422:	6923      	ldr	r3, [r4, #16]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d1bb      	bne.n	80113a0 <HAL_UART_Transmit+0x50>
 8011428:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 801142a:	461d      	mov	r5, r3
 801142c:	e7b8      	b.n	80113a0 <HAL_UART_Transmit+0x50>
 801142e:	bf00      	nop

08011430 <UART_CheckIdleState>:
{
 8011430:	b570      	push	{r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011432:	2600      	movs	r6, #0
{
 8011434:	4604      	mov	r4, r0
 8011436:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011438:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 801143c:	f7f5 fcfe 	bl	8006e3c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011440:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8011442:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011444:	681a      	ldr	r2, [r3, #0]
 8011446:	0712      	lsls	r2, r2, #28
 8011448:	d40c      	bmi.n	8011464 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	075b      	lsls	r3, r3, #29
 801144e:	d418      	bmi.n	8011482 <UART_CheckIdleState+0x52>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011450:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8011452:	2220      	movs	r2, #32
  return HAL_OK;
 8011454:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8011456:	67a2      	str	r2, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8011458:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 801145c:	67e2      	str	r2, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801145e:	6623      	str	r3, [r4, #96]	; 0x60
}
 8011460:	b002      	add	sp, #8
 8011462:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011464:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 8011468:	4632      	mov	r2, r6
 801146a:	462b      	mov	r3, r5
 801146c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011470:	9000      	str	r0, [sp, #0]
 8011472:	4620      	mov	r0, r4
 8011474:	f7ff ff00 	bl	8011278 <UART_WaitOnFlagUntilTimeout>
 8011478:	b978      	cbnz	r0, 801149a <UART_CheckIdleState+0x6a>
 801147a:	6823      	ldr	r3, [r4, #0]
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	075b      	lsls	r3, r3, #29
 8011480:	d5e6      	bpl.n	8011450 <UART_CheckIdleState+0x20>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011482:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
 8011486:	462b      	mov	r3, r5
 8011488:	2200      	movs	r2, #0
 801148a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801148e:	9000      	str	r0, [sp, #0]
 8011490:	4620      	mov	r0, r4
 8011492:	f7ff fef1 	bl	8011278 <UART_WaitOnFlagUntilTimeout>
 8011496:	2800      	cmp	r0, #0
 8011498:	d0da      	beq.n	8011450 <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 801149a:	2003      	movs	r0, #3
}
 801149c:	b002      	add	sp, #8
 801149e:	bd70      	pop	{r4, r5, r6, pc}

080114a0 <HAL_UART_Init>:
  if (huart == NULL)
 80114a0:	2800      	cmp	r0, #0
 80114a2:	f000 8097 	beq.w	80115d4 <HAL_UART_Init+0x134>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80114a6:	6802      	ldr	r2, [r0, #0]
{
 80114a8:	b538      	push	{r3, r4, r5, lr}
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80114aa:	6983      	ldr	r3, [r0, #24]
 80114ac:	4604      	mov	r4, r0
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d050      	beq.n	8011554 <HAL_UART_Init+0xb4>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80114b2:	4b4c      	ldr	r3, [pc, #304]	; (80115e4 <HAL_UART_Init+0x144>)
 80114b4:	494c      	ldr	r1, [pc, #304]	; (80115e8 <HAL_UART_Init+0x148>)
 80114b6:	484d      	ldr	r0, [pc, #308]	; (80115ec <HAL_UART_Init+0x14c>)
 80114b8:	429a      	cmp	r2, r3
 80114ba:	bf18      	it	ne
 80114bc:	428a      	cmpne	r2, r1
 80114be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80114c2:	4d4b      	ldr	r5, [pc, #300]	; (80115f0 <HAL_UART_Init+0x150>)
 80114c4:	bf14      	ite	ne
 80114c6:	2301      	movne	r3, #1
 80114c8:	2300      	moveq	r3, #0
 80114ca:	4282      	cmp	r2, r0
 80114cc:	bf0c      	ite	eq
 80114ce:	2300      	moveq	r3, #0
 80114d0:	f003 0301 	andne.w	r3, r3, #1
 80114d4:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 80114d8:	428a      	cmp	r2, r1
 80114da:	bf0c      	ite	eq
 80114dc:	2300      	moveq	r3, #0
 80114de:	f003 0301 	andne.w	r3, r3, #1
 80114e2:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 80114e6:	42aa      	cmp	r2, r5
 80114e8:	bf0c      	ite	eq
 80114ea:	2300      	moveq	r3, #0
 80114ec:	f003 0301 	andne.w	r3, r3, #1
 80114f0:	4282      	cmp	r2, r0
 80114f2:	bf0c      	ite	eq
 80114f4:	2300      	moveq	r3, #0
 80114f6:	f003 0301 	andne.w	r3, r3, #1
 80114fa:	428a      	cmp	r2, r1
 80114fc:	bf0c      	ite	eq
 80114fe:	2300      	moveq	r3, #0
 8011500:	f003 0301 	andne.w	r3, r3, #1
 8011504:	b113      	cbz	r3, 801150c <HAL_UART_Init+0x6c>
 8011506:	4b3b      	ldr	r3, [pc, #236]	; (80115f4 <HAL_UART_Init+0x154>)
 8011508:	429a      	cmp	r2, r3
 801150a:	d165      	bne.n	80115d8 <HAL_UART_Init+0x138>
  if (huart->gState == HAL_UART_STATE_RESET)
 801150c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 801150e:	2b00      	cmp	r3, #0
 8011510:	d056      	beq.n	80115c0 <HAL_UART_Init+0x120>
  __HAL_UART_DISABLE(huart);
 8011512:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8011514:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011516:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8011518:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 801151a:	6813      	ldr	r3, [r2, #0]
 801151c:	f023 0301 	bic.w	r3, r3, #1
 8011520:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011522:	f7ff fbd9 	bl	8010cd8 <UART_SetConfig>
 8011526:	2801      	cmp	r0, #1
 8011528:	d048      	beq.n	80115bc <HAL_UART_Init+0x11c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801152a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801152c:	2b00      	cmp	r3, #0
 801152e:	d14d      	bne.n	80115cc <HAL_UART_Init+0x12c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011530:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8011532:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011534:	685a      	ldr	r2, [r3, #4]
 8011536:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801153a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801153c:	689a      	ldr	r2, [r3, #8]
 801153e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011542:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8011544:	681a      	ldr	r2, [r3, #0]
 8011546:	f042 0201 	orr.w	r2, r2, #1
 801154a:	601a      	str	r2, [r3, #0]
}
 801154c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 8011550:	f7ff bf6e 	b.w	8011430 <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8011554:	4b23      	ldr	r3, [pc, #140]	; (80115e4 <HAL_UART_Init+0x144>)
 8011556:	4924      	ldr	r1, [pc, #144]	; (80115e8 <HAL_UART_Init+0x148>)
 8011558:	4824      	ldr	r0, [pc, #144]	; (80115ec <HAL_UART_Init+0x14c>)
 801155a:	429a      	cmp	r2, r3
 801155c:	bf18      	it	ne
 801155e:	428a      	cmpne	r2, r1
 8011560:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011564:	4d22      	ldr	r5, [pc, #136]	; (80115f0 <HAL_UART_Init+0x150>)
 8011566:	bf14      	ite	ne
 8011568:	2301      	movne	r3, #1
 801156a:	2300      	moveq	r3, #0
 801156c:	4282      	cmp	r2, r0
 801156e:	bf0c      	ite	eq
 8011570:	2300      	moveq	r3, #0
 8011572:	f003 0301 	andne.w	r3, r3, #1
 8011576:	f500 404c 	add.w	r0, r0, #52224	; 0xcc00
 801157a:	428a      	cmp	r2, r1
 801157c:	bf0c      	ite	eq
 801157e:	2300      	moveq	r3, #0
 8011580:	f003 0301 	andne.w	r3, r3, #1
 8011584:	f501 5130 	add.w	r1, r1, #11264	; 0x2c00
 8011588:	42aa      	cmp	r2, r5
 801158a:	bf0c      	ite	eq
 801158c:	2300      	moveq	r3, #0
 801158e:	f003 0301 	andne.w	r3, r3, #1
 8011592:	4282      	cmp	r2, r0
 8011594:	bf0c      	ite	eq
 8011596:	2300      	moveq	r3, #0
 8011598:	f003 0301 	andne.w	r3, r3, #1
 801159c:	428a      	cmp	r2, r1
 801159e:	bf0c      	ite	eq
 80115a0:	2300      	moveq	r3, #0
 80115a2:	f003 0301 	andne.w	r3, r3, #1
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d0b0      	beq.n	801150c <HAL_UART_Init+0x6c>
 80115aa:	4b12      	ldr	r3, [pc, #72]	; (80115f4 <HAL_UART_Init+0x154>)
 80115ac:	429a      	cmp	r2, r3
 80115ae:	d0ad      	beq.n	801150c <HAL_UART_Init+0x6c>
 80115b0:	f240 1131 	movw	r1, #305	; 0x131
 80115b4:	4810      	ldr	r0, [pc, #64]	; (80115f8 <HAL_UART_Init+0x158>)
 80115b6:	f7f2 fc2f 	bl	8003e18 <assert_failed>
 80115ba:	e7a7      	b.n	801150c <HAL_UART_Init+0x6c>
}
 80115bc:	2001      	movs	r0, #1
 80115be:	bd38      	pop	{r3, r4, r5, pc}
    HAL_UART_MspInit(huart);
 80115c0:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 80115c2:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80115c6:	f7f4 f995 	bl	80058f4 <HAL_UART_MspInit>
 80115ca:	e7a2      	b.n	8011512 <HAL_UART_Init+0x72>
    UART_AdvFeatureConfig(huart);
 80115cc:	4620      	mov	r0, r4
 80115ce:	f7ff fd69 	bl	80110a4 <UART_AdvFeatureConfig>
 80115d2:	e7ad      	b.n	8011530 <HAL_UART_Init+0x90>
}
 80115d4:	2001      	movs	r0, #1
 80115d6:	4770      	bx	lr
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80115d8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80115dc:	4806      	ldr	r0, [pc, #24]	; (80115f8 <HAL_UART_Init+0x158>)
 80115de:	f7f2 fc1b 	bl	8003e18 <assert_failed>
 80115e2:	e793      	b.n	801150c <HAL_UART_Init+0x6c>
 80115e4:	40011000 	.word	0x40011000
 80115e8:	40004400 	.word	0x40004400
 80115ec:	40004800 	.word	0x40004800
 80115f0:	40005000 	.word	0x40005000
 80115f4:	40007c00 	.word	0x40007c00
 80115f8:	08029e6c 	.word	0x08029e6c

080115fc <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 80115fc:	2800      	cmp	r0, #0
 80115fe:	d04a      	beq.n	8011696 <HAL_MultiProcessor_Init+0x9a>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 8011600:	f432 6300 	bics.w	r3, r2, #2048	; 0x800
{
 8011604:	b570      	push	{r4, r5, r6, lr}
 8011606:	460e      	mov	r6, r1
 8011608:	4604      	mov	r4, r0
 801160a:	4615      	mov	r5, r2
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 801160c:	d13d      	bne.n	801168a <HAL_MultiProcessor_Init+0x8e>
  if (huart->gState == HAL_UART_STATE_RESET)
 801160e:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8011610:	2b00      	cmp	r3, #0
 8011612:	d034      	beq.n	801167e <HAL_MultiProcessor_Init+0x82>
  __HAL_UART_DISABLE(huart);
 8011614:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8011616:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011618:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 801161a:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 801161c:	6813      	ldr	r3, [r2, #0]
 801161e:	f023 0301 	bic.w	r3, r3, #1
 8011622:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011624:	f7ff fb58 	bl	8010cd8 <UART_SetConfig>
 8011628:	2801      	cmp	r0, #1
 801162a:	d026      	beq.n	801167a <HAL_MultiProcessor_Init+0x7e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801162c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801162e:	bb03      	cbnz	r3, 8011672 <HAL_MultiProcessor_Init+0x76>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011630:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8011632:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011636:	685a      	ldr	r2, [r3, #4]
 8011638:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801163c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801163e:	689a      	ldr	r2, [r3, #8]
 8011640:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011644:	609a      	str	r2, [r3, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8011646:	d00d      	beq.n	8011664 <HAL_MultiProcessor_Init+0x68>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8011648:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 801164a:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 801164c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8011650:	4315      	orrs	r5, r2
 8011652:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 8011654:	681a      	ldr	r2, [r3, #0]
 8011656:	f042 0201 	orr.w	r2, r2, #1
}
 801165a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 801165e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8011660:	f7ff bee6 	b.w	8011430 <UART_CheckIdleState>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8011664:	6859      	ldr	r1, [r3, #4]
 8011666:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 801166a:	ea41 6606 	orr.w	r6, r1, r6, lsl #24
 801166e:	605e      	str	r6, [r3, #4]
 8011670:	e7ea      	b.n	8011648 <HAL_MultiProcessor_Init+0x4c>
    UART_AdvFeatureConfig(huart);
 8011672:	4620      	mov	r0, r4
 8011674:	f7ff fd16 	bl	80110a4 <UART_AdvFeatureConfig>
 8011678:	e7da      	b.n	8011630 <HAL_MultiProcessor_Init+0x34>
}
 801167a:	2001      	movs	r0, #1
 801167c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_MspInit(huart);
 801167e:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
 8011680:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8011684:	f7f4 f936 	bl	80058f4 <HAL_UART_MspInit>
 8011688:	e7c4      	b.n	8011614 <HAL_MultiProcessor_Init+0x18>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
 801168a:	f240 211d 	movw	r1, #541	; 0x21d
 801168e:	4803      	ldr	r0, [pc, #12]	; (801169c <HAL_MultiProcessor_Init+0xa0>)
 8011690:	f7f2 fbc2 	bl	8003e18 <assert_failed>
 8011694:	e7bb      	b.n	801160e <HAL_MultiProcessor_Init+0x12>
}
 8011696:	2001      	movs	r0, #1
 8011698:	4770      	bx	lr
 801169a:	bf00      	nop
 801169c:	08029e6c 	.word	0x08029e6c

080116a0 <UART_Start_Receive_IT>:
  UART_MASK_COMPUTATION(huart);
 80116a0:	6883      	ldr	r3, [r0, #8]
{
 80116a2:	b410      	push	{r4}
  UART_MASK_COMPUTATION(huart);
 80116a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  huart->RxISR       = NULL;
 80116a8:	f04f 0400 	mov.w	r4, #0
  huart->RxXferSize  = Size;
 80116ac:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 80116b0:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->pRxBuffPtr  = pData;
 80116b4:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxISR       = NULL;
 80116b6:	6644      	str	r4, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 80116b8:	d04f      	beq.n	801175a <UART_Start_Receive_IT+0xba>
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d043      	beq.n	8011746 <UART_Start_Receive_IT+0xa6>
 80116be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80116c2:	d057      	beq.n	8011774 <UART_Start_Receive_IT+0xd4>
 80116c4:	f8a0 405c 	strh.w	r4, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80116c8:	2100      	movs	r1, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80116ca:	2322      	movs	r3, #34	; 0x22
 80116cc:	6802      	ldr	r2, [r0, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80116ce:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80116d2:	67c3      	str	r3, [r0, #124]	; 0x7c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116d4:	f102 0308 	add.w	r3, r2, #8
 80116d8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80116dc:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116e0:	f102 0408 	add.w	r4, r2, #8
 80116e4:	e844 3100 	strex	r1, r3, [r4]
 80116e8:	2900      	cmp	r1, #0
 80116ea:	d1f3      	bne.n	80116d4 <UART_Start_Receive_IT+0x34>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80116ec:	6883      	ldr	r3, [r0, #8]
 80116ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80116f2:	d011      	beq.n	8011718 <UART_Start_Receive_IT+0x78>
 80116f4:	4c23      	ldr	r4, [pc, #140]	; (8011784 <UART_Start_Receive_IT+0xe4>)
 80116f6:	6903      	ldr	r3, [r0, #16]
  __HAL_UNLOCK(huart);
 80116f8:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 80116fc:	6644      	str	r4, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 80116fe:	b18b      	cbz	r3, 8011724 <UART_Start_Receive_IT+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011700:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8011704:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011708:	e842 3100 	strex	r1, r3, [r2]
 801170c:	2900      	cmp	r1, #0
 801170e:	d1f7      	bne.n	8011700 <UART_Start_Receive_IT+0x60>
}
 8011710:	2000      	movs	r0, #0
 8011712:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011716:	4770      	bx	lr
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011718:	6903      	ldr	r3, [r0, #16]
 801171a:	bb33      	cbnz	r3, 801176a <UART_Start_Receive_IT+0xca>
 801171c:	491a      	ldr	r1, [pc, #104]	; (8011788 <UART_Start_Receive_IT+0xe8>)
  __HAL_UNLOCK(huart);
 801171e:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
 8011722:	6641      	str	r1, [r0, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011724:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8011728:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801172c:	e842 3100 	strex	r1, r3, [r2]
 8011730:	2900      	cmp	r1, #0
 8011732:	d0ed      	beq.n	8011710 <UART_Start_Receive_IT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011734:	e852 3f00 	ldrex	r3, [r2]
 8011738:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801173c:	e842 3100 	strex	r1, r3, [r2]
 8011740:	2900      	cmp	r1, #0
 8011742:	d1ef      	bne.n	8011724 <UART_Start_Receive_IT+0x84>
 8011744:	e7e4      	b.n	8011710 <UART_Start_Receive_IT+0x70>
  UART_MASK_COMPUTATION(huart);
 8011746:	6903      	ldr	r3, [r0, #16]
 8011748:	b91b      	cbnz	r3, 8011752 <UART_Start_Receive_IT+0xb2>
 801174a:	23ff      	movs	r3, #255	; 0xff
 801174c:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8011750:	e7ba      	b.n	80116c8 <UART_Start_Receive_IT+0x28>
 8011752:	237f      	movs	r3, #127	; 0x7f
 8011754:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8011758:	e7b6      	b.n	80116c8 <UART_Start_Receive_IT+0x28>
 801175a:	6903      	ldr	r3, [r0, #16]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d1f4      	bne.n	801174a <UART_Start_Receive_IT+0xaa>
 8011760:	f240 13ff 	movw	r3, #511	; 0x1ff
 8011764:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8011768:	e7ae      	b.n	80116c8 <UART_Start_Receive_IT+0x28>
    huart->RxISR = UART_RxISR_8BIT;
 801176a:	4b06      	ldr	r3, [pc, #24]	; (8011784 <UART_Start_Receive_IT+0xe4>)
  __HAL_UNLOCK(huart);
 801176c:	f880 1074 	strb.w	r1, [r0, #116]	; 0x74
 8011770:	6643      	str	r3, [r0, #100]	; 0x64
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011772:	e7c5      	b.n	8011700 <UART_Start_Receive_IT+0x60>
  UART_MASK_COMPUTATION(huart);
 8011774:	6903      	ldr	r3, [r0, #16]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d0eb      	beq.n	8011752 <UART_Start_Receive_IT+0xb2>
 801177a:	233f      	movs	r3, #63	; 0x3f
 801177c:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8011780:	e7a2      	b.n	80116c8 <UART_Start_Receive_IT+0x28>
 8011782:	bf00      	nop
 8011784:	08010925 	.word	0x08010925
 8011788:	080108dd 	.word	0x080108dd

0801178c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 801178c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 801178e:	2b20      	cmp	r3, #32
 8011790:	d11e      	bne.n	80117d0 <HAL_UART_Receive_IT+0x44>
    if ((pData == NULL) || (Size == 0U))
 8011792:	b1d9      	cbz	r1, 80117cc <HAL_UART_Receive_IT+0x40>
 8011794:	fab2 f382 	clz	r3, r2
 8011798:	095b      	lsrs	r3, r3, #5
 801179a:	b1ba      	cbz	r2, 80117cc <HAL_UART_Receive_IT+0x40>
{
 801179c:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 801179e:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 80117a2:	2c01      	cmp	r4, #1
 80117a4:	d016      	beq.n	80117d4 <HAL_UART_Receive_IT+0x48>
 80117a6:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80117a8:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80117aa:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 80117ac:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80117b0:	6863      	ldr	r3, [r4, #4]
 80117b2:	021b      	lsls	r3, r3, #8
 80117b4:	d507      	bpl.n	80117c6 <HAL_UART_Receive_IT+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117b6:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80117ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117be:	e844 3500 	strex	r5, r3, [r4]
 80117c2:	2d00      	cmp	r5, #0
 80117c4:	d1f7      	bne.n	80117b6 <HAL_UART_Receive_IT+0x2a>
}
 80117c6:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 80117c8:	f7ff bf6a 	b.w	80116a0 <UART_Start_Receive_IT>
      return HAL_ERROR;
 80117cc:	2001      	movs	r0, #1
}
 80117ce:	4770      	bx	lr
    return HAL_BUSY;
 80117d0:	2002      	movs	r0, #2
 80117d2:	4770      	bx	lr
 80117d4:	2002      	movs	r0, #2
}
 80117d6:	bc30      	pop	{r4, r5}
 80117d8:	4770      	bx	lr
 80117da:	bf00      	nop

080117dc <UART_Start_Receive_DMA>:
{
 80117dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117de:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80117e0:	2500      	movs	r5, #0
  if (huart->hdmarx != NULL)
 80117e2:	6f00      	ldr	r0, [r0, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80117e4:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80117e6:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  huart->pRxBuffPtr = pData;
 80117ea:	6561      	str	r1, [r4, #84]	; 0x54
  huart->RxXferSize = Size;
 80117ec:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80117f0:	67e3      	str	r3, [r4, #124]	; 0x7c
  if (huart->hdmarx != NULL)
 80117f2:	b168      	cbz	r0, 8011810 <UART_Start_Receive_DMA+0x34>
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80117f4:	4e1f      	ldr	r6, [pc, #124]	; (8011874 <UART_Start_Receive_DMA+0x98>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80117f6:	4613      	mov	r3, r2
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80117f8:	4f1f      	ldr	r7, [pc, #124]	; (8011878 <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80117fa:	460a      	mov	r2, r1
 80117fc:	6821      	ldr	r1, [r4, #0]
    huart->hdmarx->XferAbortCallback = NULL;
 80117fe:	6505      	str	r5, [r0, #80]	; 0x50
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8011800:	3124      	adds	r1, #36	; 0x24
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011802:	e9c0 760f 	strd	r7, r6, [r0, #60]	; 0x3c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011806:	4e1d      	ldr	r6, [pc, #116]	; (801187c <UART_Start_Receive_DMA+0xa0>)
 8011808:	64c6      	str	r6, [r0, #76]	; 0x4c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801180a:	f7f6 fced 	bl	80081e8 <HAL_DMA_Start_IT>
 801180e:	bb40      	cbnz	r0, 8011862 <UART_Start_Receive_DMA+0x86>
  __HAL_UNLOCK(huart);
 8011810:	2200      	movs	r2, #0
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011812:	6923      	ldr	r3, [r4, #16]
  __HAL_UNLOCK(huart);
 8011814:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 8011818:	b14b      	cbz	r3, 801182e <UART_Start_Receive_DMA+0x52>
 801181a:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801181c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011820:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011824:	e843 2100 	strex	r1, r2, [r3]
 8011828:	2900      	cmp	r1, #0
 801182a:	d1f7      	bne.n	801181c <UART_Start_Receive_DMA+0x40>
 801182c:	e000      	b.n	8011830 <UART_Start_Receive_DMA+0x54>
 801182e:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011830:	f103 0208 	add.w	r2, r3, #8
 8011834:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011838:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801183c:	f103 0008 	add.w	r0, r3, #8
 8011840:	e840 2100 	strex	r1, r2, [r0]
 8011844:	2900      	cmp	r1, #0
 8011846:	d1f3      	bne.n	8011830 <UART_Start_Receive_DMA+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011848:	f103 0208 	add.w	r2, r3, #8
 801184c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011850:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011854:	f103 0108 	add.w	r1, r3, #8
 8011858:	e841 2000 	strex	r0, r2, [r1]
 801185c:	2800      	cmp	r0, #0
 801185e:	d1f3      	bne.n	8011848 <UART_Start_Receive_DMA+0x6c>
}
 8011860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011862:	2210      	movs	r2, #16
      huart->RxState = HAL_UART_STATE_READY;
 8011864:	2320      	movs	r3, #32
      return HAL_ERROR;
 8011866:	2001      	movs	r0, #1
      __HAL_UNLOCK(huart);
 8011868:	f884 5074 	strb.w	r5, [r4, #116]	; 0x74
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801186c:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 8011870:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8011872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011874:	08010971 	.word	0x08010971
 8011878:	0801098d 	.word	0x0801098d
 801187c:	08010651 	.word	0x08010651

08011880 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8011880:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8011882:	2b20      	cmp	r3, #32
 8011884:	d11e      	bne.n	80118c4 <HAL_UART_Receive_DMA+0x44>
    if ((pData == NULL) || (Size == 0U))
 8011886:	b1d9      	cbz	r1, 80118c0 <HAL_UART_Receive_DMA+0x40>
 8011888:	fab2 f382 	clz	r3, r2
 801188c:	095b      	lsrs	r3, r3, #5
 801188e:	b1ba      	cbz	r2, 80118c0 <HAL_UART_Receive_DMA+0x40>
{
 8011890:	b430      	push	{r4, r5}
    __HAL_LOCK(huart);
 8011892:	f890 4074 	ldrb.w	r4, [r0, #116]	; 0x74
 8011896:	2c01      	cmp	r4, #1
 8011898:	d016      	beq.n	80118c8 <HAL_UART_Receive_DMA+0x48>
 801189a:	2501      	movs	r5, #1
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 801189c:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801189e:	6603      	str	r3, [r0, #96]	; 0x60
    __HAL_LOCK(huart);
 80118a0:	f880 5074 	strb.w	r5, [r0, #116]	; 0x74
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80118a4:	6863      	ldr	r3, [r4, #4]
 80118a6:	021b      	lsls	r3, r3, #8
 80118a8:	d507      	bpl.n	80118ba <HAL_UART_Receive_DMA+0x3a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118aa:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80118ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118b2:	e844 3500 	strex	r5, r3, [r4]
 80118b6:	2d00      	cmp	r5, #0
 80118b8:	d1f7      	bne.n	80118aa <HAL_UART_Receive_DMA+0x2a>
}
 80118ba:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80118bc:	f7ff bf8e 	b.w	80117dc <UART_Start_Receive_DMA>
      return HAL_ERROR;
 80118c0:	2001      	movs	r0, #1
}
 80118c2:	4770      	bx	lr
    return HAL_BUSY;
 80118c4:	2002      	movs	r0, #2
 80118c6:	4770      	bx	lr
 80118c8:	2002      	movs	r0, #2
}
 80118ca:	bc30      	pop	{r4, r5}
 80118cc:	4770      	bx	lr
 80118ce:	bf00      	nop

080118d0 <HAL_RS485Ex_Init>:
                                   uint32_t DeassertionTime)
{
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 80118d0:	2800      	cmp	r0, #0
 80118d2:	f000 8089 	beq.w	80119e8 <HAL_RS485Ex_Init+0x118>
{
 80118d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }
  /* Check the Driver Enable UART instance */
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 80118da:	4c47      	ldr	r4, [pc, #284]	; (80119f8 <HAL_RS485Ex_Init+0x128>)
 80118dc:	460e      	mov	r6, r1
 80118de:	461d      	mov	r5, r3
 80118e0:	4946      	ldr	r1, [pc, #280]	; (80119fc <HAL_RS485Ex_Init+0x12c>)
 80118e2:	6803      	ldr	r3, [r0, #0]
 80118e4:	4617      	mov	r7, r2
 80118e6:	4a46      	ldr	r2, [pc, #280]	; (8011a00 <HAL_RS485Ex_Init+0x130>)
 80118e8:	4680      	mov	r8, r0
 80118ea:	42a3      	cmp	r3, r4
 80118ec:	bf18      	it	ne
 80118ee:	428b      	cmpne	r3, r1
 80118f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80118f4:	bf14      	ite	ne
 80118f6:	2401      	movne	r4, #1
 80118f8:	2400      	moveq	r4, #0
 80118fa:	4293      	cmp	r3, r2
 80118fc:	bf0c      	ite	eq
 80118fe:	2400      	moveq	r4, #0
 8011900:	f004 0401 	andne.w	r4, r4, #1
 8011904:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8011908:	428b      	cmp	r3, r1
 801190a:	bf0c      	ite	eq
 801190c:	2400      	moveq	r4, #0
 801190e:	f004 0401 	andne.w	r4, r4, #1
 8011912:	f501 4148 	add.w	r1, r1, #51200	; 0xc800
 8011916:	4293      	cmp	r3, r2
 8011918:	bf0c      	ite	eq
 801191a:	2400      	moveq	r4, #0
 801191c:	f004 0401 	andne.w	r4, r4, #1
 8011920:	f502 5220 	add.w	r2, r2, #10240	; 0x2800
 8011924:	428b      	cmp	r3, r1
 8011926:	bf0c      	ite	eq
 8011928:	2400      	moveq	r4, #0
 801192a:	f004 0401 	andne.w	r4, r4, #1
 801192e:	4293      	cmp	r3, r2
 8011930:	bf0c      	ite	eq
 8011932:	2400      	moveq	r4, #0
 8011934:	f004 0401 	andne.w	r4, r4, #1
 8011938:	b11c      	cbz	r4, 8011942 <HAL_RS485Ex_Init+0x72>
 801193a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801193e:	4293      	cmp	r3, r2
 8011940:	d154      	bne.n	80119ec <HAL_RS485Ex_Init+0x11c>

  /* Check the Driver Enable polarity */
  assert_param(IS_UART_DE_POLARITY(Polarity));
 8011942:	f436 4300 	bics.w	r3, r6, #32768	; 0x8000
 8011946:	d14a      	bne.n	80119de <HAL_RS485Ex_Init+0x10e>

  /* Check the Driver Enable assertion time */
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 8011948:	2f1f      	cmp	r7, #31
 801194a:	d843      	bhi.n	80119d4 <HAL_RS485Ex_Init+0x104>

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 801194c:	2d1f      	cmp	r5, #31
 801194e:	d83c      	bhi.n	80119ca <HAL_RS485Ex_Init+0xfa>

  if (huart->gState == HAL_UART_STATE_RESET)
 8011950:	f8d8 3078 	ldr.w	r3, [r8, #120]	; 0x78
 8011954:	b39b      	cbz	r3, 80119be <HAL_RS485Ex_Init+0xee>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8011956:	f8d8 2000 	ldr.w	r2, [r8]
  huart->gState = HAL_UART_STATE_BUSY;
 801195a:	2324      	movs	r3, #36	; 0x24

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801195c:	4640      	mov	r0, r8
  huart->gState = HAL_UART_STATE_BUSY;
 801195e:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8011962:	6813      	ldr	r3, [r2, #0]
 8011964:	f023 0301 	bic.w	r3, r3, #1
 8011968:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 801196a:	f7ff f9b5 	bl	8010cd8 <UART_SetConfig>
 801196e:	2801      	cmp	r0, #1
 8011970:	d022      	beq.n	80119b8 <HAL_RS485Ex_Init+0xe8>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011972:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8011976:	b9db      	cbnz	r3, 80119b0 <HAL_RS485Ex_Init+0xe0>
  {
    UART_AdvFeatureConfig(huart);
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8011978:	f8d8 3000 	ldr.w	r3, [r8]
  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 801197c:	042d      	lsls	r5, r5, #16
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 801197e:	4a21      	ldr	r2, [pc, #132]	; (8011a04 <HAL_RS485Ex_Init+0x134>)

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011980:	4640      	mov	r0, r8
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8011982:	6899      	ldr	r1, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8011984:	ea45 5747 	orr.w	r7, r5, r7, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8011988:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 801198c:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 801198e:	6899      	ldr	r1, [r3, #8]
 8011990:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8011994:	430e      	orrs	r6, r1
 8011996:	609e      	str	r6, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8011998:	6819      	ldr	r1, [r3, #0]
 801199a:	400a      	ands	r2, r1
 801199c:	4317      	orrs	r7, r2
 801199e:	601f      	str	r7, [r3, #0]
  __HAL_UART_ENABLE(huart);
 80119a0:	681a      	ldr	r2, [r3, #0]
 80119a2:	f042 0201 	orr.w	r2, r2, #1
}
 80119a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_UART_ENABLE(huart);
 80119aa:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80119ac:	f7ff bd40 	b.w	8011430 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 80119b0:	4640      	mov	r0, r8
 80119b2:	f7ff fb77 	bl	80110a4 <UART_AdvFeatureConfig>
 80119b6:	e7df      	b.n	8011978 <HAL_RS485Ex_Init+0xa8>
}
 80119b8:	2001      	movs	r0, #1
 80119ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_UART_MspInit(huart);
 80119be:	4640      	mov	r0, r8
    huart->Lock = HAL_UNLOCKED;
 80119c0:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80119c4:	f7f3 ff96 	bl	80058f4 <HAL_UART_MspInit>
 80119c8:	e7c5      	b.n	8011956 <HAL_RS485Ex_Init+0x86>
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 80119ca:	21aa      	movs	r1, #170	; 0xaa
 80119cc:	480e      	ldr	r0, [pc, #56]	; (8011a08 <HAL_RS485Ex_Init+0x138>)
 80119ce:	f7f2 fa23 	bl	8003e18 <assert_failed>
 80119d2:	e7bd      	b.n	8011950 <HAL_RS485Ex_Init+0x80>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 80119d4:	21a7      	movs	r1, #167	; 0xa7
 80119d6:	480c      	ldr	r0, [pc, #48]	; (8011a08 <HAL_RS485Ex_Init+0x138>)
 80119d8:	f7f2 fa1e 	bl	8003e18 <assert_failed>
 80119dc:	e7b6      	b.n	801194c <HAL_RS485Ex_Init+0x7c>
  assert_param(IS_UART_DE_POLARITY(Polarity));
 80119de:	21a4      	movs	r1, #164	; 0xa4
 80119e0:	4809      	ldr	r0, [pc, #36]	; (8011a08 <HAL_RS485Ex_Init+0x138>)
 80119e2:	f7f2 fa19 	bl	8003e18 <assert_failed>
 80119e6:	e7af      	b.n	8011948 <HAL_RS485Ex_Init+0x78>
}
 80119e8:	2001      	movs	r0, #1
 80119ea:	4770      	bx	lr
  assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 80119ec:	21a1      	movs	r1, #161	; 0xa1
 80119ee:	4806      	ldr	r0, [pc, #24]	; (8011a08 <HAL_RS485Ex_Init+0x138>)
 80119f0:	f7f2 fa12 	bl	8003e18 <assert_failed>
 80119f4:	e7a5      	b.n	8011942 <HAL_RS485Ex_Init+0x72>
 80119f6:	bf00      	nop
 80119f8:	40011000 	.word	0x40011000
 80119fc:	40004400 	.word	0x40004400
 8011a00:	40004800 	.word	0x40004800
 8011a04:	fc00ffff 	.word	0xfc00ffff
 8011a08:	08029ebc 	.word	0x08029ebc

08011a0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011a0c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8011a0e:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8011a10:	4a11      	ldr	r2, [pc, #68]	; (8011a58 <USB_CoreReset+0x4c>)
  __IO uint32_t count = 0U;
 8011a12:	9301      	str	r3, [sp, #4]
 8011a14:	e002      	b.n	8011a1c <USB_CoreReset+0x10>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011a16:	6903      	ldr	r3, [r0, #16]
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	db07      	blt.n	8011a2c <USB_CoreReset+0x20>
    if (++count > 200000U)
 8011a1c:	9b01      	ldr	r3, [sp, #4]
 8011a1e:	3301      	adds	r3, #1
 8011a20:	4293      	cmp	r3, r2
 8011a22:	9301      	str	r3, [sp, #4]
 8011a24:	d9f7      	bls.n	8011a16 <USB_CoreReset+0xa>
      return HAL_TIMEOUT;
 8011a26:	2003      	movs	r0, #3
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);

  return HAL_OK;
}
 8011a28:	b002      	add	sp, #8
 8011a2a:	4770      	bx	lr
  count = 0U;
 8011a2c:	2300      	movs	r3, #0
    if (++count > 200000U)
 8011a2e:	4a0a      	ldr	r2, [pc, #40]	; (8011a58 <USB_CoreReset+0x4c>)
  count = 0U;
 8011a30:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011a32:	6903      	ldr	r3, [r0, #16]
 8011a34:	f043 0301 	orr.w	r3, r3, #1
 8011a38:	6103      	str	r3, [r0, #16]
 8011a3a:	e003      	b.n	8011a44 <USB_CoreReset+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011a3c:	6903      	ldr	r3, [r0, #16]
 8011a3e:	f013 0301 	ands.w	r3, r3, #1
 8011a42:	d005      	beq.n	8011a50 <USB_CoreReset+0x44>
    if (++count > 200000U)
 8011a44:	9b01      	ldr	r3, [sp, #4]
 8011a46:	3301      	adds	r3, #1
 8011a48:	4293      	cmp	r3, r2
 8011a4a:	9301      	str	r3, [sp, #4]
 8011a4c:	d9f6      	bls.n	8011a3c <USB_CoreReset+0x30>
 8011a4e:	e7ea      	b.n	8011a26 <USB_CoreReset+0x1a>
  return HAL_OK;
 8011a50:	4618      	mov	r0, r3
}
 8011a52:	b002      	add	sp, #8
 8011a54:	4770      	bx	lr
 8011a56:	bf00      	nop
 8011a58:	00030d40 	.word	0x00030d40

08011a5c <USB_CoreInit>:
{
 8011a5c:	b084      	sub	sp, #16
 8011a5e:	b570      	push	{r4, r5, r6, lr}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011a60:	9e0a      	ldr	r6, [sp, #40]	; 0x28
{
 8011a62:	ad05      	add	r5, sp, #20
 8011a64:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011a66:	2e01      	cmp	r6, #1
{
 8011a68:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011a6c:	d121      	bne.n	8011ab2 <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011a6e:	6b82      	ldr	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8011a70:	4b18      	ldr	r3, [pc, #96]	; (8011ad4 <USB_CoreInit+0x78>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011a72:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 8011a76:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8011a78:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 8011a7a:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8011a7c:	68c2      	ldr	r2, [r0, #12]
 8011a7e:	ea03 0302 	and.w	r3, r3, r2
 8011a82:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8011a84:	68c3      	ldr	r3, [r0, #12]
 8011a86:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8011a8a:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 8011a8c:	d01c      	beq.n	8011ac8 <USB_CoreInit+0x6c>
    ret = USB_CoreReset(USBx);
 8011a8e:	4620      	mov	r0, r4
 8011a90:	f7ff ffbc 	bl	8011a0c <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8011a94:	9b08      	ldr	r3, [sp, #32]
 8011a96:	2b01      	cmp	r3, #1
 8011a98:	d107      	bne.n	8011aaa <USB_CoreInit+0x4e>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011a9a:	68a3      	ldr	r3, [r4, #8]
 8011a9c:	f043 0306 	orr.w	r3, r3, #6
 8011aa0:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011aa2:	68a3      	ldr	r3, [r4, #8]
 8011aa4:	f043 0320 	orr.w	r3, r3, #32
 8011aa8:	60a3      	str	r3, [r4, #8]
}
 8011aaa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011aae:	b004      	add	sp, #16
 8011ab0:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8011ab2:	68c3      	ldr	r3, [r0, #12]
 8011ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011ab8:	60c3      	str	r3, [r0, #12]
    ret = USB_CoreReset(USBx);
 8011aba:	f7ff ffa7 	bl	8011a0c <USB_CoreReset>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011abe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011ac4:	63a3      	str	r3, [r4, #56]	; 0x38
 8011ac6:	e7e5      	b.n	8011a94 <USB_CoreInit+0x38>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8011ac8:	68c3      	ldr	r3, [r0, #12]
 8011aca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011ace:	60c3      	str	r3, [r0, #12]
 8011ad0:	e7dd      	b.n	8011a8e <USB_CoreInit+0x32>
 8011ad2:	bf00      	nop
 8011ad4:	ffbdffbf 	.word	0xffbdffbf

08011ad8 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8011ad8:	2a02      	cmp	r2, #2
{
 8011ada:	4603      	mov	r3, r0
 8011adc:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 8011ade:	d00c      	beq.n	8011afa <USB_SetTurnaroundTime+0x22>
 8011ae0:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8011ae4:	68d9      	ldr	r1, [r3, #12]
}
 8011ae6:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8011ae8:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 8011aec:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8011aee:	68da      	ldr	r2, [r3, #12]
 8011af0:	4322      	orrs	r2, r4
}
 8011af2:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8011af6:	60da      	str	r2, [r3, #12]
}
 8011af8:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8011afa:	4a23      	ldr	r2, [pc, #140]	; (8011b88 <USB_SetTurnaroundTime+0xb0>)
 8011afc:	4823      	ldr	r0, [pc, #140]	; (8011b8c <USB_SetTurnaroundTime+0xb4>)
 8011afe:	440a      	add	r2, r1
 8011b00:	4282      	cmp	r2, r0
 8011b02:	d92c      	bls.n	8011b5e <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8011b04:	4a22      	ldr	r2, [pc, #136]	; (8011b90 <USB_SetTurnaroundTime+0xb8>)
 8011b06:	4823      	ldr	r0, [pc, #140]	; (8011b94 <USB_SetTurnaroundTime+0xbc>)
 8011b08:	440a      	add	r2, r1
 8011b0a:	4282      	cmp	r2, r0
 8011b0c:	d92a      	bls.n	8011b64 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8011b0e:	4a22      	ldr	r2, [pc, #136]	; (8011b98 <USB_SetTurnaroundTime+0xc0>)
 8011b10:	4822      	ldr	r0, [pc, #136]	; (8011b9c <USB_SetTurnaroundTime+0xc4>)
 8011b12:	440a      	add	r2, r1
 8011b14:	4282      	cmp	r2, r0
 8011b16:	d928      	bls.n	8011b6a <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8011b18:	4a21      	ldr	r2, [pc, #132]	; (8011ba0 <USB_SetTurnaroundTime+0xc8>)
 8011b1a:	4822      	ldr	r0, [pc, #136]	; (8011ba4 <USB_SetTurnaroundTime+0xcc>)
 8011b1c:	440a      	add	r2, r1
 8011b1e:	4282      	cmp	r2, r0
 8011b20:	d326      	bcc.n	8011b70 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8011b22:	4a21      	ldr	r2, [pc, #132]	; (8011ba8 <USB_SetTurnaroundTime+0xd0>)
 8011b24:	4821      	ldr	r0, [pc, #132]	; (8011bac <USB_SetTurnaroundTime+0xd4>)
 8011b26:	440a      	add	r2, r1
 8011b28:	4282      	cmp	r2, r0
 8011b2a:	d924      	bls.n	8011b76 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8011b2c:	4a20      	ldr	r2, [pc, #128]	; (8011bb0 <USB_SetTurnaroundTime+0xd8>)
 8011b2e:	4821      	ldr	r0, [pc, #132]	; (8011bb4 <USB_SetTurnaroundTime+0xdc>)
 8011b30:	440a      	add	r2, r1
 8011b32:	4282      	cmp	r2, r0
 8011b34:	d322      	bcc.n	8011b7c <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8011b36:	4a20      	ldr	r2, [pc, #128]	; (8011bb8 <USB_SetTurnaroundTime+0xe0>)
 8011b38:	4820      	ldr	r0, [pc, #128]	; (8011bbc <USB_SetTurnaroundTime+0xe4>)
 8011b3a:	440a      	add	r2, r1
 8011b3c:	4282      	cmp	r2, r0
 8011b3e:	d3cf      	bcc.n	8011ae0 <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8011b40:	4a1f      	ldr	r2, [pc, #124]	; (8011bc0 <USB_SetTurnaroundTime+0xe8>)
 8011b42:	4820      	ldr	r0, [pc, #128]	; (8011bc4 <USB_SetTurnaroundTime+0xec>)
 8011b44:	440a      	add	r2, r1
 8011b46:	4282      	cmp	r2, r0
 8011b48:	d31b      	bcc.n	8011b82 <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8011b4a:	4a1f      	ldr	r2, [pc, #124]	; (8011bc8 <USB_SetTurnaroundTime+0xf0>)
 8011b4c:	4c1f      	ldr	r4, [pc, #124]	; (8011bcc <USB_SetTurnaroundTime+0xf4>)
 8011b4e:	440a      	add	r2, r1
 8011b50:	42a2      	cmp	r2, r4
 8011b52:	bf34      	ite	cc
 8011b54:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 8011b58:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 8011b5c:	e7c2      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b5e:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 8011b62:	e7bf      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b64:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 8011b68:	e7bc      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b6a:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 8011b6e:	e7b9      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b70:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8011b74:	e7b6      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b76:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 8011b7a:	e7b3      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b7c:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 8011b80:	e7b0      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b82:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8011b86:	e7ad      	b.n	8011ae4 <USB_SetTurnaroundTime+0xc>
 8011b88:	ff275340 	.word	0xff275340
 8011b8c:	000c34ff 	.word	0x000c34ff
 8011b90:	ff1b1e40 	.word	0xff1b1e40
 8011b94:	000f423f 	.word	0x000f423f
 8011b98:	ff0bdc00 	.word	0xff0bdc00
 8011b9c:	00124f7f 	.word	0x00124f7f
 8011ba0:	fef98c80 	.word	0xfef98c80
 8011ba4:	0013d620 	.word	0x0013d620
 8011ba8:	fee5b660 	.word	0xfee5b660
 8011bac:	0016e35f 	.word	0x0016e35f
 8011bb0:	feced300 	.word	0xfeced300
 8011bb4:	001b7740 	.word	0x001b7740
 8011bb8:	feb35bc0 	.word	0xfeb35bc0
 8011bbc:	002191c0 	.word	0x002191c0
 8011bc0:	fe91ca00 	.word	0xfe91ca00
 8011bc4:	00387520 	.word	0x00387520
 8011bc8:	fe5954e0 	.word	0xfe5954e0
 8011bcc:	00419ce0 	.word	0x00419ce0

08011bd0 <USB_EnableGlobalInt>:
{
 8011bd0:	4603      	mov	r3, r0
}
 8011bd2:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011bd4:	689a      	ldr	r2, [r3, #8]
 8011bd6:	f042 0201 	orr.w	r2, r2, #1
 8011bda:	609a      	str	r2, [r3, #8]
}
 8011bdc:	4770      	bx	lr
 8011bde:	bf00      	nop

08011be0 <USB_DisableGlobalInt>:
{
 8011be0:	4603      	mov	r3, r0
}
 8011be2:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8011be4:	689a      	ldr	r2, [r3, #8]
 8011be6:	f022 0201 	bic.w	r2, r2, #1
 8011bea:	609a      	str	r2, [r3, #8]
}
 8011bec:	4770      	bx	lr
 8011bee:	bf00      	nop

08011bf0 <USB_SetCurrentMode>:
{
 8011bf0:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011bf2:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8011bf4:	2901      	cmp	r1, #1
{
 8011bf6:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011bf8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8011bfc:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8011bfe:	d017      	beq.n	8011c30 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 8011c00:	b9a1      	cbnz	r1, 8011c2c <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011c02:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8011c04:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011c06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8011c0a:	60c3      	str	r3, [r0, #12]
 8011c0c:	e001      	b.n	8011c12 <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8011c0e:	2c32      	cmp	r4, #50	; 0x32
 8011c10:	d00c      	beq.n	8011c2c <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8011c12:	2001      	movs	r0, #1
      ms++;
 8011c14:	4404      	add	r4, r0
      HAL_Delay(1U);
 8011c16:	f7f5 f917 	bl	8006e48 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8011c1a:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8011c1c:	07db      	lsls	r3, r3, #31
 8011c1e:	d4f6      	bmi.n	8011c0e <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 8011c20:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8011c24:	fab0 f080 	clz	r0, r0
 8011c28:	0940      	lsrs	r0, r0, #5
}
 8011c2a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8011c2c:	2001      	movs	r0, #1
}
 8011c2e:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8011c30:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 8011c32:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8011c34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011c38:	60c3      	str	r3, [r0, #12]
 8011c3a:	e001      	b.n	8011c40 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8011c3c:	2c32      	cmp	r4, #50	; 0x32
 8011c3e:	d0f5      	beq.n	8011c2c <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 8011c40:	2001      	movs	r0, #1
      ms++;
 8011c42:	4404      	add	r4, r0
      HAL_Delay(1U);
 8011c44:	f7f5 f900 	bl	8006e48 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 8011c48:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8011c4a:	07da      	lsls	r2, r3, #31
 8011c4c:	d5f6      	bpl.n	8011c3c <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 8011c4e:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 8011c52:	fab0 f080 	clz	r0, r0
 8011c56:	0940      	lsrs	r0, r0, #5
 8011c58:	e7e7      	b.n	8011c2a <USB_SetCurrentMode+0x3a>
 8011c5a:	bf00      	nop

08011c5c <USB_FlushTxFifo>:
{
 8011c5c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8011c5e:	2300      	movs	r3, #0
    if (++count > 200000U)
 8011c60:	4a11      	ldr	r2, [pc, #68]	; (8011ca8 <USB_FlushTxFifo+0x4c>)
  __IO uint32_t count = 0U;
 8011c62:	9301      	str	r3, [sp, #4]
 8011c64:	e002      	b.n	8011c6c <USB_FlushTxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011c66:	6903      	ldr	r3, [r0, #16]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	db07      	blt.n	8011c7c <USB_FlushTxFifo+0x20>
    if (++count > 200000U)
 8011c6c:	9b01      	ldr	r3, [sp, #4]
 8011c6e:	3301      	adds	r3, #1
 8011c70:	4293      	cmp	r3, r2
 8011c72:	9301      	str	r3, [sp, #4]
 8011c74:	d9f7      	bls.n	8011c66 <USB_FlushTxFifo+0xa>
      return HAL_TIMEOUT;
 8011c76:	2003      	movs	r0, #3
}
 8011c78:	b002      	add	sp, #8
 8011c7a:	4770      	bx	lr
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011c7c:	0189      	lsls	r1, r1, #6
  count = 0U;
 8011c7e:	2300      	movs	r3, #0
    if (++count > 200000U)
 8011c80:	4a09      	ldr	r2, [pc, #36]	; (8011ca8 <USB_FlushTxFifo+0x4c>)
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011c82:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
 8011c86:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8011c88:	6101      	str	r1, [r0, #16]
 8011c8a:	e003      	b.n	8011c94 <USB_FlushTxFifo+0x38>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011c8c:	6903      	ldr	r3, [r0, #16]
 8011c8e:	f013 0320 	ands.w	r3, r3, #32
 8011c92:	d005      	beq.n	8011ca0 <USB_FlushTxFifo+0x44>
    if (++count > 200000U)
 8011c94:	9b01      	ldr	r3, [sp, #4]
 8011c96:	3301      	adds	r3, #1
 8011c98:	4293      	cmp	r3, r2
 8011c9a:	9301      	str	r3, [sp, #4]
 8011c9c:	d9f6      	bls.n	8011c8c <USB_FlushTxFifo+0x30>
 8011c9e:	e7ea      	b.n	8011c76 <USB_FlushTxFifo+0x1a>
  return HAL_OK;
 8011ca0:	4618      	mov	r0, r3
}
 8011ca2:	b002      	add	sp, #8
 8011ca4:	4770      	bx	lr
 8011ca6:	bf00      	nop
 8011ca8:	00030d40 	.word	0x00030d40

08011cac <USB_FlushRxFifo>:
{
 8011cac:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8011cae:	2300      	movs	r3, #0
    if (++count > 200000U)
 8011cb0:	4a10      	ldr	r2, [pc, #64]	; (8011cf4 <USB_FlushRxFifo+0x48>)
  __IO uint32_t count = 0U;
 8011cb2:	9301      	str	r3, [sp, #4]
 8011cb4:	e002      	b.n	8011cbc <USB_FlushRxFifo+0x10>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011cb6:	6903      	ldr	r3, [r0, #16]
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	db07      	blt.n	8011ccc <USB_FlushRxFifo+0x20>
    if (++count > 200000U)
 8011cbc:	9b01      	ldr	r3, [sp, #4]
 8011cbe:	3301      	adds	r3, #1
 8011cc0:	4293      	cmp	r3, r2
 8011cc2:	9301      	str	r3, [sp, #4]
 8011cc4:	d9f7      	bls.n	8011cb6 <USB_FlushRxFifo+0xa>
      return HAL_TIMEOUT;
 8011cc6:	2003      	movs	r0, #3
}
 8011cc8:	b002      	add	sp, #8
 8011cca:	4770      	bx	lr
  count = 0U;
 8011ccc:	2100      	movs	r1, #0
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011cce:	2310      	movs	r3, #16
    if (++count > 200000U)
 8011cd0:	4a08      	ldr	r2, [pc, #32]	; (8011cf4 <USB_FlushRxFifo+0x48>)
  count = 0U;
 8011cd2:	9101      	str	r1, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011cd4:	6103      	str	r3, [r0, #16]
 8011cd6:	e003      	b.n	8011ce0 <USB_FlushRxFifo+0x34>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011cd8:	6903      	ldr	r3, [r0, #16]
 8011cda:	f013 0310 	ands.w	r3, r3, #16
 8011cde:	d005      	beq.n	8011cec <USB_FlushRxFifo+0x40>
    if (++count > 200000U)
 8011ce0:	9b01      	ldr	r3, [sp, #4]
 8011ce2:	3301      	adds	r3, #1
 8011ce4:	4293      	cmp	r3, r2
 8011ce6:	9301      	str	r3, [sp, #4]
 8011ce8:	d9f6      	bls.n	8011cd8 <USB_FlushRxFifo+0x2c>
 8011cea:	e7ec      	b.n	8011cc6 <USB_FlushRxFifo+0x1a>
  return HAL_OK;
 8011cec:	4618      	mov	r0, r3
}
 8011cee:	b002      	add	sp, #8
 8011cf0:	4770      	bx	lr
 8011cf2:	bf00      	nop
 8011cf4:	00030d40 	.word	0x00030d40

08011cf8 <USB_DevInit>:
{
 8011cf8:	b084      	sub	sp, #16
 8011cfa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  for (i = 0U; i < 15U; i++)
 8011cfe:	2400      	movs	r4, #0
{
 8011d00:	ae09      	add	r6, sp, #36	; 0x24
 8011d02:	4605      	mov	r5, r0
 8011d04:	e886 000e 	stmia.w	r6, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 8011d08:	4622      	mov	r2, r4
 8011d0a:	460e      	mov	r6, r1
 8011d0c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8011d0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  for (i = 0U; i < 15U; i++)
 8011d12:	3401      	adds	r4, #1
    USBx->DIEPTXF[i] = 0U;
 8011d14:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  for (i = 0U; i < 15U; i++)
 8011d18:	2c0f      	cmp	r4, #15
    USBx->DIEPTXF[i] = 0U;
 8011d1a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8011d1c:	d1f7      	bne.n	8011d0e <USB_DevInit+0x16>
  if (cfg.vbus_sensing_enable == 0U)
 8011d1e:	2f00      	cmp	r7, #0
 8011d20:	f040 8092 	bne.w	8011e48 <USB_DevInit+0x150>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011d24:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8011d28:	f505 6400 	add.w	r4, r5, #2048	; 0x800
 8011d2c:	f043 0302 	orr.w	r3, r3, #2
 8011d30:	6063      	str	r3, [r4, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8011d32:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8011d34:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8011d38:	63ab      	str	r3, [r5, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8011d3a:	682b      	ldr	r3, [r5, #0]
 8011d3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d40:	602b      	str	r3, [r5, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8011d42:	682b      	ldr	r3, [r5, #0]
 8011d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d48:	602b      	str	r3, [r5, #0]
  USBx_PCGCCTL = 0U;
 8011d4a:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011d4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 8011d4e:	f8c5 2e00 	str.w	r2, [r5, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011d52:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8011d54:	6822      	ldr	r2, [r4, #0]
 8011d56:	6022      	str	r2, [r4, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011d58:	d07d      	beq.n	8011e56 <USB_DevInit+0x15e>
  USBx_DEVICE->DCFG |= speed;
 8011d5a:	6823      	ldr	r3, [r4, #0]
 8011d5c:	f043 0303 	orr.w	r3, r3, #3
 8011d60:	6023      	str	r3, [r4, #0]
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011d62:	2110      	movs	r1, #16
 8011d64:	4628      	mov	r0, r5
 8011d66:	f7ff ff79 	bl	8011c5c <USB_FlushTxFifo>
 8011d6a:	4680      	mov	r8, r0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011d6c:	4628      	mov	r0, r5
 8011d6e:	f7ff ff9d 	bl	8011cac <USB_FlushRxFifo>
 8011d72:	ea48 0000 	orr.w	r0, r8, r0
  USBx_DEVICE->DIEPMSK = 0U;
 8011d76:	2200      	movs	r2, #0
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011d78:	b2c0      	uxtb	r0, r0
  USBx_DEVICE->DIEPMSK = 0U;
 8011d7a:	6122      	str	r2, [r4, #16]
    ret = HAL_ERROR;
 8011d7c:	1a80      	subs	r0, r0, r2
  USBx_DEVICE->DOEPMSK = 0U;
 8011d7e:	6162      	str	r2, [r4, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8011d80:	61e2      	str	r2, [r4, #28]
    ret = HAL_ERROR;
 8011d82:	bf18      	it	ne
 8011d84:	2001      	movne	r0, #1
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011d86:	b1ee      	cbz	r6, 8011dc4 <USB_DevInit+0xcc>
 8011d88:	f505 6310 	add.w	r3, r5, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8011d8c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8011d90:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 8011d94:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8011d96:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8011d9a:	e009      	b.n	8011db0 <USB_DevInit+0xb8>
      USBx_INEP(i)->DIEPCTL = 0U;
 8011d9c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011da0:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8011da2:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8011da6:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011daa:	3320      	adds	r3, #32
 8011dac:	42b2      	cmp	r2, r6
 8011dae:	d02c      	beq.n	8011e0a <USB_DevInit+0x112>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011db0:	6819      	ldr	r1, [r3, #0]
 8011db2:	2900      	cmp	r1, #0
 8011db4:	daf2      	bge.n	8011d9c <USB_DevInit+0xa4>
      if (i == 0U)
 8011db6:	b112      	cbz	r2, 8011dbe <USB_DevInit+0xc6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8011db8:	f8c3 8000 	str.w	r8, [r3]
 8011dbc:	e7f0      	b.n	8011da0 <USB_DevInit+0xa8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8011dbe:	f8c3 9000 	str.w	r9, [r3]
 8011dc2:	e7ed      	b.n	8011da0 <USB_DevInit+0xa8>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8011dc4:	6923      	ldr	r3, [r4, #16]
  USBx->GINTMSK = 0U;
 8011dc6:	2600      	movs	r6, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 8011dc8:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 8011dcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8011dce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011dd2:	6123      	str	r3, [r4, #16]
  USBx->GINTMSK = 0U;
 8011dd4:	61ae      	str	r6, [r5, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8011dd6:	6169      	str	r1, [r5, #20]
  if (cfg.dma_enable == 0U)
 8011dd8:	b91a      	cbnz	r2, 8011de2 <USB_DevInit+0xea>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011dda:	69ab      	ldr	r3, [r5, #24]
 8011ddc:	f043 0310 	orr.w	r3, r3, #16
 8011de0:	61ab      	str	r3, [r5, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8011de2:	69a9      	ldr	r1, [r5, #24]
 8011de4:	4b21      	ldr	r3, [pc, #132]	; (8011e6c <USB_DevInit+0x174>)
  if (cfg.Sof_enable != 0U)
 8011de6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8011de8:	430b      	orrs	r3, r1
 8011dea:	61ab      	str	r3, [r5, #24]
  if (cfg.Sof_enable != 0U)
 8011dec:	b11a      	cbz	r2, 8011df6 <USB_DevInit+0xfe>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8011dee:	69ab      	ldr	r3, [r5, #24]
 8011df0:	f043 0308 	orr.w	r3, r3, #8
 8011df4:	61ab      	str	r3, [r5, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8011df6:	2f01      	cmp	r7, #1
 8011df8:	d103      	bne.n	8011e02 <USB_DevInit+0x10a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8011dfa:	69aa      	ldr	r2, [r5, #24]
 8011dfc:	4b1c      	ldr	r3, [pc, #112]	; (8011e70 <USB_DevInit+0x178>)
 8011dfe:	4313      	orrs	r3, r2
 8011e00:	61ab      	str	r3, [r5, #24]
}
 8011e02:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e06:	b004      	add	sp, #16
 8011e08:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011e0a:	2200      	movs	r2, #0
 8011e0c:	f505 6330 	add.w	r3, r5, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8011e10:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8011e14:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8011e18:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011e1a:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 8011e1e:	e009      	b.n	8011e34 <USB_DevInit+0x13c>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8011e20:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011e24:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8011e26:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011e2a:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011e2e:	3320      	adds	r3, #32
 8011e30:	42b2      	cmp	r2, r6
 8011e32:	d0c7      	beq.n	8011dc4 <USB_DevInit+0xcc>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011e34:	6819      	ldr	r1, [r3, #0]
 8011e36:	2900      	cmp	r1, #0
 8011e38:	daf2      	bge.n	8011e20 <USB_DevInit+0x128>
      if (i == 0U)
 8011e3a:	b112      	cbz	r2, 8011e42 <USB_DevInit+0x14a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8011e3c:	f8c3 8000 	str.w	r8, [r3]
 8011e40:	e7f0      	b.n	8011e24 <USB_DevInit+0x12c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8011e42:	f8c3 9000 	str.w	r9, [r3]
 8011e46:	e7ed      	b.n	8011e24 <USB_DevInit+0x12c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8011e48:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8011e4a:	f505 6400 	add.w	r4, r5, #2048	; 0x800
 8011e4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8011e52:	63ab      	str	r3, [r5, #56]	; 0x38
 8011e54:	e779      	b.n	8011d4a <USB_DevInit+0x52>
    if (cfg.speed == USBD_HS_SPEED)
 8011e56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e58:	b913      	cbnz	r3, 8011e60 <USB_DevInit+0x168>
  USBx_DEVICE->DCFG |= speed;
 8011e5a:	6823      	ldr	r3, [r4, #0]
 8011e5c:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8011e5e:	e780      	b.n	8011d62 <USB_DevInit+0x6a>
  USBx_DEVICE->DCFG |= speed;
 8011e60:	6823      	ldr	r3, [r4, #0]
 8011e62:	f043 0301 	orr.w	r3, r3, #1
 8011e66:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8011e68:	e77b      	b.n	8011d62 <USB_DevInit+0x6a>
 8011e6a:	bf00      	nop
 8011e6c:	803c3800 	.word	0x803c3800
 8011e70:	40000004 	.word	0x40000004

08011e74 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8011e74:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8011e78:	f013 0006 	ands.w	r0, r3, #6
 8011e7c:	d004      	beq.n	8011e88 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8011e7e:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 8011e82:	bf14      	ite	ne
 8011e84:	2002      	movne	r0, #2
 8011e86:	200f      	moveq	r0, #15
}
 8011e88:	4770      	bx	lr
 8011e8a:	bf00      	nop

08011e8c <USB_ActivateEndpoint>:
{
 8011e8c:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 8011e8e:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8011e90:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 8011e92:	2b01      	cmp	r3, #1
 8011e94:	d01f      	beq.n	8011ed6 <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8011e96:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 8011e9a:	f002 050f 	and.w	r5, r2, #15
 8011e9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011ea2:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8011ea6:	69e2      	ldr	r2, [r4, #28]
 8011ea8:	40ab      	lsls	r3, r5
 8011eaa:	4313      	orrs	r3, r2
 8011eac:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011eae:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8011eb2:	041b      	lsls	r3, r3, #16
 8011eb4:	d40c      	bmi.n	8011ed0 <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011eb6:	688b      	ldr	r3, [r1, #8]
 8011eb8:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 8011ebc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8011ec0:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011ec2:	4a15      	ldr	r2, [pc, #84]	; (8011f18 <USB_ActivateEndpoint+0x8c>)
 8011ec4:	4323      	orrs	r3, r4
 8011ec6:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8011eca:	431a      	orrs	r2, r3
 8011ecc:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 8011ed0:	2000      	movs	r0, #0
 8011ed2:	bc70      	pop	{r4, r5, r6}
 8011ed4:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8011ed6:	f002 040f 	and.w	r4, r2, #15
 8011eda:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 8011ede:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011ee2:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8011ee6:	40a3      	lsls	r3, r4
 8011ee8:	4333      	orrs	r3, r6
 8011eea:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011eec:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8011ef0:	041c      	lsls	r4, r3, #16
 8011ef2:	d4ed      	bmi.n	8011ed0 <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011ef4:	688b      	ldr	r3, [r1, #8]
 8011ef6:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 8011efa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8011efe:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011f00:	4905      	ldr	r1, [pc, #20]	; (8011f18 <USB_ActivateEndpoint+0x8c>)
 8011f02:	432b      	orrs	r3, r5
 8011f04:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 8011f08:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 8011f0c:	4311      	orrs	r1, r2
}
 8011f0e:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011f10:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 8011f14:	2000      	movs	r0, #0
 8011f16:	4770      	bx	lr
 8011f18:	10008000 	.word	0x10008000

08011f1c <USB_DeactivateEndpoint>:
{
 8011f1c:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 8011f1e:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8011f20:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8011f22:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011f24:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8011f28:	d02b      	beq.n	8011f82 <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011f2a:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 8011f2e:	2a00      	cmp	r2, #0
 8011f30:	db1a      	blt.n	8011f68 <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011f32:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011f36:	f003 030f 	and.w	r3, r3, #15
 8011f3a:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 8011f3e:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8011f42:	4925      	ldr	r1, [pc, #148]	; (8011fd8 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011f44:	ea24 0403 	bic.w	r4, r4, r3
 8011f48:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011f4c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8011f50:	ea22 0303 	bic.w	r3, r2, r3
 8011f54:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8011f58:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8011f5a:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 8011f5e:	4019      	ands	r1, r3
 8011f60:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 8011f64:	bc30      	pop	{r4, r5}
 8011f66:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011f68:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 8011f6c:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8011f70:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8011f74:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 8011f78:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8011f7c:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 8011f80:	e7d7      	b.n	8011f32 <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011f82:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 8011f86:	2a00      	cmp	r2, #0
 8011f88:	da0b      	bge.n	8011fa2 <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011f8a:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 8011f8e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8011f92:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8011f96:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 8011f9a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8011f9e:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011fa2:	2201      	movs	r2, #1
 8011fa4:	f003 030f 	and.w	r3, r3, #15
 8011fa8:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 8011fac:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8011fb0:	490a      	ldr	r1, [pc, #40]	; (8011fdc <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011fb2:	ea24 0403 	bic.w	r4, r4, r3
 8011fb6:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011fba:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8011fbe:	ea22 0303 	bic.w	r3, r2, r3
 8011fc2:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8011fc6:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8011fc8:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 8011fcc:	4019      	ands	r1, r3
 8011fce:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 8011fd2:	bc30      	pop	{r4, r5}
 8011fd4:	4770      	bx	lr
 8011fd6:	bf00      	nop
 8011fd8:	eff37800 	.word	0xeff37800
 8011fdc:	ec337800 	.word	0xec337800

08011fe0 <USB_EPStartXfer>:
{
 8011fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 8011fe4:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 8011fe6:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8011fe8:	2d01      	cmp	r5, #1
 8011fea:	d054      	beq.n	8012096 <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011fec:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8011ff0:	4f82      	ldr	r7, [pc, #520]	; (80121fc <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 8011ff2:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011ff4:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 8011ff8:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011ffc:	4e80      	ldr	r6, [pc, #512]	; (8012200 <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011ffe:	ea0c 0707 	and.w	r7, ip, r7
 8012002:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8012004:	691f      	ldr	r7, [r3, #16]
 8012006:	403e      	ands	r6, r7
 8012008:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 801200a:	b395      	cbz	r5, 8012072 <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801200c:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 801200e:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012010:	4f7c      	ldr	r7, [pc, #496]	; (8012204 <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8012012:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012014:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8012018:	f105 35ff 	add.w	r5, r5, #4294967295
 801201c:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8012020:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012024:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8012028:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801202c:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8012030:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8012034:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8012036:	691d      	ldr	r5, [r3, #16]
 8012038:	ea46 0605 	orr.w	r6, r6, r5
 801203c:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 801203e:	d025      	beq.n	801208c <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 8012040:	78cb      	ldrb	r3, [r1, #3]
 8012042:	2b01      	cmp	r3, #1
 8012044:	d10c      	bne.n	8012060 <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8012046:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 801204a:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801204e:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8012052:	bf0c      	ite	eq
 8012054:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8012058:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 801205c:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8012060:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8012064:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012068:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 801206c:	2000      	movs	r0, #0
 801206e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8012072:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 8012074:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8012076:	691e      	ldr	r6, [r3, #16]
 8012078:	f3c5 0512 	ubfx	r5, r5, #0, #19
 801207c:	ea45 0506 	orr.w	r5, r5, r6
 8012080:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012082:	691d      	ldr	r5, [r3, #16]
 8012084:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8012088:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 801208a:	d1d9      	bne.n	8012040 <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 801208c:	68ca      	ldr	r2, [r1, #12]
 801208e:	2a00      	cmp	r2, #0
 8012090:	d0d6      	beq.n	8012040 <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8012092:	615a      	str	r2, [r3, #20]
 8012094:	e7d4      	b.n	8012040 <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 8012096:	694e      	ldr	r6, [r1, #20]
 8012098:	2e00      	cmp	r6, #0
 801209a:	d040      	beq.n	801211e <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801209c:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80120a0:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80120a4:	f8df a154 	ldr.w	sl, [pc, #340]	; 80121fc <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80120a8:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80120ac:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80120b0:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80120b4:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 80120b8:	ea09 0a0a 	and.w	sl, r9, sl
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80120bc:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80120c0:	f8df 913c 	ldr.w	r9, [pc, #316]	; 8012200 <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80120c4:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80120c8:	f8d3 a010 	ldr.w	sl, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80120cc:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80120d0:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80120d4:	f8df c12c 	ldr.w	ip, [pc, #300]	; 8012204 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80120d8:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80120dc:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 80120e0:	f8d3 8010 	ldr.w	r8, [r3, #16]
 80120e4:	ea4c 0c08 	orr.w	ip, ip, r8
 80120e8:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80120ec:	f8d3 c010 	ldr.w	ip, [r3, #16]
 80120f0:	ea47 070c 	orr.w	r7, r7, ip
 80120f4:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 80120f6:	78cf      	ldrb	r7, [r1, #3]
 80120f8:	2f01      	cmp	r7, #1
 80120fa:	d04e      	beq.n	801219a <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 80120fc:	2a01      	cmp	r2, #1
 80120fe:	d068      	beq.n	80121d2 <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012100:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8012104:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012108:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801210c:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801210e:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8012112:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 8012116:	4325      	orrs	r5, r4
 8012118:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 801211c:	e7a6      	b.n	801206c <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801211e:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8012122:	4f37      	ldr	r7, [pc, #220]	; (8012200 <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012124:	4d35      	ldr	r5, [pc, #212]	; (80121fc <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 8012126:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012128:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 801212c:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 8012130:	ea0e 0707 	and.w	r7, lr, r7
 8012134:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012136:	691f      	ldr	r7, [r3, #16]
 8012138:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 801213c:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801213e:	691f      	ldr	r7, [r3, #16]
 8012140:	ea05 0507 	and.w	r5, r5, r7
 8012144:	611d      	str	r5, [r3, #16]
 8012146:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 8012148:	d038      	beq.n	80121bc <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801214a:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 801214e:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012150:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 8012154:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8012158:	d188      	bne.n	801206c <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801215a:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 801215e:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8012162:	681d      	ldr	r5, [r3, #0]
 8012164:	bf0c      	ite	eq
 8012166:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801216a:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 801216e:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 8012170:	2a00      	cmp	r2, #0
 8012172:	f47f af7b 	bne.w	801206c <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 8012176:	b2b6      	uxth	r6, r6
 8012178:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 801217a:	08b6      	lsrs	r6, r6, #2
 801217c:	f43f af76 	beq.w	801206c <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8012180:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012182:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 8012186:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 801218a:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 801218e:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 8012192:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012194:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8012196:	d1fa      	bne.n	801218e <USB_EPStartXfer+0x1ae>
 8012198:	e768      	b.n	801206c <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801219a:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 801219c:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801219e:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 80121a2:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80121a4:	691d      	ldr	r5, [r3, #16]
 80121a6:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80121aa:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80121ac:	d016      	beq.n	80121dc <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80121ae:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 80121b2:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 80121b6:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 80121ba:	e7ce      	b.n	801215a <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 80121bc:	690a      	ldr	r2, [r1, #16]
 80121be:	b95a      	cbnz	r2, 80121d8 <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 80121c0:	2f01      	cmp	r7, #1
 80121c2:	d00e      	beq.n	80121e2 <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80121c4:	681a      	ldr	r2, [r3, #0]
}
 80121c6:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80121c8:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80121cc:	601a      	str	r2, [r3, #0]
}
 80121ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 80121d2:	690a      	ldr	r2, [r1, #16]
 80121d4:	2a00      	cmp	r2, #0
 80121d6:	d0f5      	beq.n	80121c4 <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80121d8:	615a      	str	r2, [r3, #20]
 80121da:	e7f1      	b.n	80121c0 <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 80121dc:	690a      	ldr	r2, [r1, #16]
 80121de:	2a00      	cmp	r2, #0
 80121e0:	d1fa      	bne.n	80121d8 <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80121e2:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 80121e6:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80121ea:	681a      	ldr	r2, [r3, #0]
 80121ec:	bf0c      	ite	eq
 80121ee:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80121f2:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 80121f6:	601a      	str	r2, [r3, #0]
 80121f8:	e7e4      	b.n	80121c4 <USB_EPStartXfer+0x1e4>
 80121fa:	bf00      	nop
 80121fc:	fff80000 	.word	0xfff80000
 8012200:	e007ffff 	.word	0xe007ffff
 8012204:	1ff80000 	.word	0x1ff80000

08012208 <USB_EP0StartXfer>:
{
 8012208:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (ep->is_in == 1U)
 801220a:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 801220c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 801220e:	2b01      	cmp	r3, #1
 8012210:	d029      	beq.n	8012266 <USB_EP0StartXfer+0x5e>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8012212:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8012216:	4d3d      	ldr	r5, [pc, #244]	; (801230c <USB_EP0StartXfer+0x104>)
    if (ep->xfer_len > 0U)
 8012218:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801221a:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 801221e:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8012222:	4c3b      	ldr	r4, [pc, #236]	; (8012310 <USB_EP0StartXfer+0x108>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8012224:	403d      	ands	r5, r7
 8012226:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8012228:	691d      	ldr	r5, [r3, #16]
 801222a:	402c      	ands	r4, r5
 801222c:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 801222e:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 8012230:	b106      	cbz	r6, 8012234 <USB_EP0StartXfer+0x2c>
      ep->xfer_len = ep->maxpacket;
 8012232:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012234:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8012236:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 801223a:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801223c:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8012240:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8012242:	691d      	ldr	r5, [r3, #16]
 8012244:	ea44 0405 	orr.w	r4, r4, r5
 8012248:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 801224a:	d007      	beq.n	801225c <USB_EP0StartXfer+0x54>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801224c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8012250:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012254:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8012258:	2000      	movs	r0, #0
 801225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 801225c:	68ca      	ldr	r2, [r1, #12]
 801225e:	2a00      	cmp	r2, #0
 8012260:	d0f4      	beq.n	801224c <USB_EP0StartXfer+0x44>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8012262:	615a      	str	r2, [r3, #20]
 8012264:	e7f2      	b.n	801224c <USB_EP0StartXfer+0x44>
    if (ep->xfer_len == 0U)
 8012266:	694d      	ldr	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012268:	eb00 1344 	add.w	r3, r0, r4, lsl #5
    if (ep->xfer_len == 0U)
 801226c:	b38d      	cbz	r5, 80122d2 <USB_EP0StartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801226e:	f8d3 e910 	ldr.w	lr, [r3, #2320]	; 0x910
 8012272:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012276:	4f25      	ldr	r7, [pc, #148]	; (801230c <USB_EP0StartXfer+0x104>)
      if (ep->xfer_len > ep->maxpacket)
 8012278:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801227c:	ea0e 0707 	and.w	r7, lr, r7
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012280:	4e23      	ldr	r6, [pc, #140]	; (8012310 <USB_EP0StartXfer+0x108>)
      if (ep->xfer_len > ep->maxpacket)
 8012282:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012284:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8012286:	691f      	ldr	r7, [r3, #16]
 8012288:	ea06 0607 	and.w	r6, r6, r7
 801228c:	611e      	str	r6, [r3, #16]
      if (ep->xfer_len > ep->maxpacket)
 801228e:	d902      	bls.n	8012296 <USB_EP0StartXfer+0x8e>
        ep->xfer_len = ep->maxpacket;
 8012290:	4665      	mov	r5, ip
 8012292:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8012296:	691e      	ldr	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8012298:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 801229c:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801229e:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80122a2:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80122a4:	691e      	ldr	r6, [r3, #16]
 80122a6:	ea45 0506 	orr.w	r5, r5, r6
 80122aa:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80122ac:	d025      	beq.n	80122fa <USB_EP0StartXfer+0xf2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80122ae:	681a      	ldr	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 80122b0:	6949      	ldr	r1, [r1, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80122b2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80122b6:	601a      	str	r2, [r3, #0]
      if (ep->xfer_len > 0U)
 80122b8:	2900      	cmp	r1, #0
 80122ba:	d0cd      	beq.n	8012258 <USB_EP0StartXfer+0x50>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80122bc:	f004 020f 	and.w	r2, r4, #15
 80122c0:	2401      	movs	r4, #1
 80122c2:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 80122c6:	4094      	lsls	r4, r2
 80122c8:	431c      	orrs	r4, r3
 80122ca:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
}
 80122ce:	2000      	movs	r0, #0
 80122d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80122d2:	f8d3 7910 	ldr.w	r7, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80122d6:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80122da:	4e0d      	ldr	r6, [pc, #52]	; (8012310 <USB_EP0StartXfer+0x108>)
    if (dma == 1U)
 80122dc:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80122de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80122e2:	ea06 0607 	and.w	r6, r6, r7
 80122e6:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80122e8:	691e      	ldr	r6, [r3, #16]
 80122ea:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80122ee:	611e      	str	r6, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80122f0:	691e      	ldr	r6, [r3, #16]
 80122f2:	ea05 0506 	and.w	r5, r5, r6
 80122f6:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80122f8:	d1d9      	bne.n	80122ae <USB_EP0StartXfer+0xa6>
      if ((uint32_t)ep->dma_addr != 0U)
 80122fa:	690a      	ldr	r2, [r1, #16]
 80122fc:	b102      	cbz	r2, 8012300 <USB_EP0StartXfer+0xf8>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80122fe:	615a      	str	r2, [r3, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012300:	681a      	ldr	r2, [r3, #0]
}
 8012302:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8012304:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8012308:	601a      	str	r2, [r3, #0]
}
 801230a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801230c:	fff80000 	.word	0xfff80000
 8012310:	e007ffff 	.word	0xe007ffff

08012314 <USB_WritePacket>:
{
 8012314:	b410      	push	{r4}
 8012316:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 801231a:	b964      	cbnz	r4, 8012336 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 801231c:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 801231e:	089b      	lsrs	r3, r3, #2
 8012320:	d009      	beq.n	8012336 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012322:	3201      	adds	r2, #1
 8012324:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012328:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 801232c:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 8012330:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012332:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 8012334:	d1fa      	bne.n	801232c <USB_WritePacket+0x18>
}
 8012336:	2000      	movs	r0, #0
 8012338:	f85d 4b04 	ldr.w	r4, [sp], #4
 801233c:	4770      	bx	lr
 801233e:	bf00      	nop

08012340 <USB_ReadPacket>:
{
 8012340:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 8012342:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 8012344:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 8012348:	d01e      	beq.n	8012388 <USB_ReadPacket+0x48>
 801234a:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 801234e:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 8012350:	2300      	movs	r3, #0
 8012352:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8012354:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 8012356:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8012358:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 801235c:	d1f9      	bne.n	8012352 <USB_ReadPacket+0x12>
 801235e:	eb01 0585 	add.w	r5, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 8012362:	b177      	cbz	r7, 8012382 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8012364:	1e7b      	subs	r3, r7, #1
 8012366:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 801236a:	2100      	movs	r1, #0
 801236c:	b29b      	uxth	r3, r3
 801236e:	6800      	ldr	r0, [r0, #0]
 8012370:	3301      	adds	r3, #1
 8012372:	442b      	add	r3, r5
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8012374:	fa20 f201 	lsr.w	r2, r0, r1
 8012378:	3108      	adds	r1, #8
 801237a:	f805 2b01 	strb.w	r2, [r5], #1
    } while (remaining_bytes != 0U);
 801237e:	429d      	cmp	r5, r3
 8012380:	d1f8      	bne.n	8012374 <USB_ReadPacket+0x34>
}
 8012382:	4628      	mov	r0, r5
 8012384:	bcf0      	pop	{r4, r5, r6, r7}
 8012386:	4770      	bx	lr
  uint8_t *pDest = dest;
 8012388:	460d      	mov	r5, r1
 801238a:	e7ea      	b.n	8012362 <USB_ReadPacket+0x22>

0801238c <USB_EPSetStall>:
  if (ep->is_in == 1U)
 801238c:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 801238e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8012390:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8012392:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 8012396:	d00c      	beq.n	80123b2 <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8012398:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 801239c:	b10b      	cbz	r3, 80123a2 <USB_EPSetStall+0x16>
 801239e:	2a00      	cmp	r2, #0
 80123a0:	da14      	bge.n	80123cc <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80123a2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80123a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80123aa:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80123ae:	2000      	movs	r0, #0
 80123b0:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80123b2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80123b6:	2a00      	cmp	r2, #0
 80123b8:	db00      	blt.n	80123bc <USB_EPSetStall+0x30>
 80123ba:	b973      	cbnz	r3, 80123da <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80123bc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80123c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80123c4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 80123c8:	2000      	movs	r0, #0
 80123ca:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80123cc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80123d0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80123d4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 80123d8:	e7e3      	b.n	80123a2 <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80123da:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80123de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80123e2:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80123e6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80123ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80123ee:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 80123f2:	e7e9      	b.n	80123c8 <USB_EPSetStall+0x3c>

080123f4 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 80123f4:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 80123f6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80123f8:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80123fa:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 80123fe:	d013      	beq.n	8012428 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8012400:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8012404:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012408:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801240c:	78cb      	ldrb	r3, [r1, #3]
 801240e:	3b02      	subs	r3, #2
 8012410:	2b01      	cmp	r3, #1
 8012412:	d901      	bls.n	8012418 <USB_EPClearStall+0x24>
}
 8012414:	2000      	movs	r0, #0
 8012416:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8012418:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 801241c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012420:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8012424:	2000      	movs	r0, #0
 8012426:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8012428:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 801242c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012430:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8012434:	78cb      	ldrb	r3, [r1, #3]
 8012436:	3b02      	subs	r3, #2
 8012438:	2b01      	cmp	r3, #1
 801243a:	d8eb      	bhi.n	8012414 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801243c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8012440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012444:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 8012448:	2000      	movs	r0, #0
 801244a:	4770      	bx	lr

0801244c <USB_SetDevAddress>:
{
 801244c:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801244e:	0109      	lsls	r1, r1, #4
}
 8012450:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8012452:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8012456:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801245a:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 801245e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8012462:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 8012466:	4311      	orrs	r1, r2
 8012468:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 801246c:	4770      	bx	lr
 801246e:	bf00      	nop

08012470 <USB_DevConnect>:
{
 8012470:	4603      	mov	r3, r0
}
 8012472:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8012474:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8012478:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801247c:	f022 0203 	bic.w	r2, r2, #3
 8012480:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8012484:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8012488:	f023 0302 	bic.w	r3, r3, #2
 801248c:	604b      	str	r3, [r1, #4]
}
 801248e:	4770      	bx	lr

08012490 <USB_DevDisconnect>:
{
 8012490:	4603      	mov	r3, r0
}
 8012492:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8012494:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012498:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801249c:	f022 0203 	bic.w	r2, r2, #3
 80124a0:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80124a4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80124a8:	f043 0302 	orr.w	r3, r3, #2
 80124ac:	604b      	str	r3, [r1, #4]
}
 80124ae:	4770      	bx	lr

080124b0 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80124b0:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80124b2:	6980      	ldr	r0, [r0, #24]
}
 80124b4:	4010      	ands	r0, r2
 80124b6:	4770      	bx	lr

080124b8 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80124b8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80124bc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80124c0:	69c0      	ldr	r0, [r0, #28]
 80124c2:	4018      	ands	r0, r3
}
 80124c4:	0c00      	lsrs	r0, r0, #16
 80124c6:	4770      	bx	lr

080124c8 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80124c8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80124cc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80124d0:	69c0      	ldr	r0, [r0, #28]
 80124d2:	4018      	ands	r0, r3
}
 80124d4:	b280      	uxth	r0, r0
 80124d6:	4770      	bx	lr

080124d8 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80124d8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80124dc:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80124e0:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80124e4:	6940      	ldr	r0, [r0, #20]
}
 80124e6:	4010      	ands	r0, r2
 80124e8:	4770      	bx	lr
 80124ea:	bf00      	nop

080124ec <USB_ReadDevInEPInterrupt>:
{
 80124ec:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 80124ee:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80124f2:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 80124f6:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80124fa:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80124fe:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8012500:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8012504:	01db      	lsls	r3, r3, #7
 8012506:	b2db      	uxtb	r3, r3
 8012508:	4323      	orrs	r3, r4
}
 801250a:	bc30      	pop	{r4, r5}
 801250c:	4018      	ands	r0, r3
 801250e:	4770      	bx	lr

08012510 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8012510:	6940      	ldr	r0, [r0, #20]
}
 8012512:	f000 0001 	and.w	r0, r0, #1
 8012516:	4770      	bx	lr

08012518 <USB_ActivateSetup>:
{
 8012518:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801251a:	4a09      	ldr	r2, [pc, #36]	; (8012540 <USB_ActivateSetup+0x28>)
}
 801251c:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801251e:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 8012522:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8012524:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 8012528:	4022      	ands	r2, r4
}
 801252a:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801252e:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8012532:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8012536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801253a:	604b      	str	r3, [r1, #4]
}
 801253c:	4770      	bx	lr
 801253e:	bf00      	nop
 8012540:	fffff800 	.word	0xfffff800

08012544 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8012544:	4b14      	ldr	r3, [pc, #80]	; (8012598 <USB_EP0_OutStart+0x54>)
{
 8012546:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8012548:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801254a:	429c      	cmp	r4, r3
 801254c:	d81a      	bhi.n	8012584 <USB_EP0_OutStart+0x40>
 801254e:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012552:	2300      	movs	r3, #0
  if (dma == 1U)
 8012554:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012556:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012558:	6903      	ldr	r3, [r0, #16]
 801255a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801255e:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8012560:	6903      	ldr	r3, [r0, #16]
 8012562:	f043 0318 	orr.w	r3, r3, #24
 8012566:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8012568:	6903      	ldr	r3, [r0, #16]
 801256a:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801256e:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 8012570:	d104      	bne.n	801257c <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8012572:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8012574:	6803      	ldr	r3, [r0, #0]
 8012576:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 801257a:	6003      	str	r3, [r0, #0]
}
 801257c:	2000      	movs	r0, #0
 801257e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012582:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012584:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8012588:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 801258c:	2b00      	cmp	r3, #0
 801258e:	dae0      	bge.n	8012552 <USB_EP0_OutStart+0xe>
}
 8012590:	2000      	movs	r0, #0
 8012592:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012596:	4770      	bx	lr
 8012598:	4f54300a 	.word	0x4f54300a

0801259c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801259c:	b508      	push	{r3, lr}
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 801259e:	4903      	ldr	r1, [pc, #12]	; (80125ac <MX_FATFS_Init+0x10>)
 80125a0:	4803      	ldr	r0, [pc, #12]	; (80125b0 <MX_FATFS_Init+0x14>)
 80125a2:	f001 f973 	bl	801388c <FATFS_LinkDriver>
 80125a6:	4b03      	ldr	r3, [pc, #12]	; (80125b4 <MX_FATFS_Init+0x18>)
 80125a8:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80125aa:	bd08      	pop	{r3, pc}
 80125ac:	2001be84 	.word	0x2001be84
 80125b0:	200002e4 	.word	0x200002e4
 80125b4:	2001be88 	.word	0x2001be88

080125b8 <USER_initialize>:
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80125b8:	4b02      	ldr	r3, [pc, #8]	; (80125c4 <USER_initialize+0xc>)
 80125ba:	2201      	movs	r2, #1
 80125bc:	701a      	strb	r2, [r3, #0]
    return Stat;
 80125be:	7818      	ldrb	r0, [r3, #0]
  /* USER CODE END INIT */
}
 80125c0:	4770      	bx	lr
 80125c2:	bf00      	nop
 80125c4:	200002e0 	.word	0x200002e0

080125c8 <USER_read>:
)
{
  /* USER CODE BEGIN READ */
    return RES_OK;
  /* USER CODE END READ */
}
 80125c8:	2000      	movs	r0, #0
 80125ca:	4770      	bx	lr

080125cc <USER_ioctl>:
{
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
    return res;
  /* USER CODE END IOCTL */
}
 80125cc:	2001      	movs	r0, #1
 80125ce:	4770      	bx	lr

080125d0 <USER_write>:
 80125d0:	2000      	movs	r0, #0
 80125d2:	4770      	bx	lr

080125d4 <USER_status>:
 80125d4:	4b02      	ldr	r3, [pc, #8]	; (80125e0 <USER_status+0xc>)
 80125d6:	2201      	movs	r2, #1
 80125d8:	701a      	strb	r2, [r3, #0]
 80125da:	7818      	ldrb	r0, [r3, #0]
 80125dc:	4770      	bx	lr
 80125de:	bf00      	nop
 80125e0:	200002e0 	.word	0x200002e0

080125e4 <MX_LWIP_Init>:
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80125e4:	2100      	movs	r1, #0
{
 80125e6:	b5f0      	push	{r4, r5, r6, r7, lr}
  tcpip_init( NULL, NULL );
 80125e8:	4608      	mov	r0, r1
{
 80125ea:	b08f      	sub	sp, #60	; 0x3c
  tcpip_init( NULL, NULL );
 80125ec:	f003 fde8 	bl	80161c0 <tcpip_init>
  ipaddr.addr = 0;
  netmask.addr = 0;
  gw.addr = 0;

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80125f0:	4e1e      	ldr	r6, [pc, #120]	; (801266c <MX_LWIP_Init+0x88>)
  ipaddr.addr = 0;
 80125f2:	2400      	movs	r4, #0
  gw.addr = 0;
 80125f4:	4b1e      	ldr	r3, [pc, #120]	; (8012670 <MX_LWIP_Init+0x8c>)
  ipaddr.addr = 0;
 80125f6:	491f      	ldr	r1, [pc, #124]	; (8012674 <MX_LWIP_Init+0x90>)
  netmask.addr = 0;
 80125f8:	4a1f      	ldr	r2, [pc, #124]	; (8012678 <MX_LWIP_Init+0x94>)
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80125fa:	4820      	ldr	r0, [pc, #128]	; (801267c <MX_LWIP_Init+0x98>)
 80125fc:	4d20      	ldr	r5, [pc, #128]	; (8012680 <MX_LWIP_Init+0x9c>)
 80125fe:	9002      	str	r0, [sp, #8]
 8012600:	4630      	mov	r0, r6
 8012602:	9400      	str	r4, [sp, #0]
  gw.addr = 0;
 8012604:	601c      	str	r4, [r3, #0]
  ipaddr.addr = 0;
 8012606:	600c      	str	r4, [r1, #0]
  netmask.addr = 0;
 8012608:	6014      	str	r4, [r2, #0]
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 801260a:	9501      	str	r5, [sp, #4]
 801260c:	f006 fbce 	bl	8018dac <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8012610:	4630      	mov	r0, r6
 8012612:	f006 fc75 	bl	8018f00 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8012616:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 801261a:	4630      	mov	r0, r6
  if (netif_is_link_up(&gnetif))
 801261c:	075b      	lsls	r3, r3, #29
 801261e:	d522      	bpl.n	8012666 <MX_LWIP_Init+0x82>
    netif_set_up(&gnetif);
 8012620:	f006 fc74 	bl	8018f0c <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8012624:	4917      	ldr	r1, [pc, #92]	; (8012684 <MX_LWIP_Init+0xa0>)

  link_arg.netif = &gnetif;
  link_arg.semaphore = Netif_LinkSemaphore;
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8012626:	ac07      	add	r4, sp, #28
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8012628:	4810      	ldr	r0, [pc, #64]	; (801266c <MX_LWIP_Init+0x88>)
 801262a:	f006 fcf9 	bl	8019020 <netif_set_link_callback>
  osSemaphoreDef(Netif_SEM);
 801262e:	2300      	movs	r3, #0
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8012630:	2101      	movs	r1, #1
 8012632:	a805      	add	r0, sp, #20
  link_arg.netif = &gnetif;
 8012634:	4f14      	ldr	r7, [pc, #80]	; (8012688 <MX_LWIP_Init+0xa4>)
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8012636:	4d15      	ldr	r5, [pc, #84]	; (801268c <MX_LWIP_Init+0xa8>)
  osSemaphoreDef(Netif_SEM);
 8012638:	e9cd 3305 	strd	r3, r3, [sp, #20]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 801263c:	f001 fa0c 	bl	8013a58 <osSemaphoreCreate>
 8012640:	4b13      	ldr	r3, [pc, #76]	; (8012690 <MX_LWIP_Init+0xac>)
  link_arg.semaphore = Netif_LinkSemaphore;
 8012642:	6078      	str	r0, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 8012644:	6018      	str	r0, [r3, #0]
  link_arg.netif = &gnetif;
 8012646:	603e      	str	r6, [r7, #0]
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 8012648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801264a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801264c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8012650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 8012654:	4639      	mov	r1, r7
 8012656:	a807      	add	r0, sp, #28
 8012658:	f001 f94a 	bl	80138f0 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 801265c:	4803      	ldr	r0, [pc, #12]	; (801266c <MX_LWIP_Init+0x88>)
 801265e:	f00d fa77 	bl	801fb50 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8012662:	b00f      	add	sp, #60	; 0x3c
 8012664:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_down(&gnetif);
 8012666:	f006 fc73 	bl	8018f50 <netif_set_down>
 801266a:	e7db      	b.n	8012624 <MX_LWIP_Init+0x40>
 801266c:	2001c2f8 	.word	0x2001c2f8
 8012670:	2001c33c 	.word	0x2001c33c
 8012674:	2001c334 	.word	0x2001c334
 8012678:	2001c338 	.word	0x2001c338
 801267c:	08016139 	.word	0x08016139
 8012680:	08012999 	.word	0x08012999
 8012684:	08012b79 	.word	0x08012b79
 8012688:	2001c2f0 	.word	0x2001c2f0
 801268c:	08027738 	.word	0x08027738
 8012690:	20001d28 	.word	0x20001d28

08012694 <low_level_output>:

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8012694:	4b2d      	ldr	r3, [pc, #180]	; (801274c <low_level_output+0xb8>)
{
 8012696:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 801269a:	6adc      	ldr	r4, [r3, #44]	; 0x2c
{
 801269c:	b083      	sub	sp, #12
  uint32_t payloadoffset = 0;
  DmaTxDesc = heth.TxDesc;
  bufferoffset = 0;

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 801269e:	468b      	mov	fp, r1
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80126a0:	68a3      	ldr	r3, [r4, #8]
  for(q = p; q != NULL; q = q->next)
 80126a2:	2900      	cmp	r1, #0
 80126a4:	d04f      	beq.n	8012746 <low_level_output+0xb2>
  bufferoffset = 0;
 80126a6:	2500      	movs	r5, #0
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
      payloadoffset = 0;

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80126a8:	f240 59f4 	movw	r9, #1524	; 0x5f4
  uint32_t framelength = 0;
 80126ac:	46a8      	mov	r8, r5
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80126ae:	6822      	ldr	r2, [r4, #0]
 80126b0:	2a00      	cmp	r2, #0
 80126b2:	db1b      	blt.n	80126ec <low_level_output+0x58>
      byteslefttocopy = q->len;
 80126b4:	f8bb 200a 	ldrh.w	r2, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80126b8:	1956      	adds	r6, r2, r5
 80126ba:	454e      	cmp	r6, r9
 80126bc:	d93e      	bls.n	801273c <low_level_output+0xa8>
      payloadoffset = 0;
 80126be:	2700      	movs	r7, #0
 80126c0:	e002      	b.n	80126c8 <low_level_output+0x34>
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80126c2:	454e      	cmp	r6, r9
        {
          errval = ERR_USE;
          goto error;
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80126c4:	68a3      	ldr	r3, [r4, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80126c6:	d923      	bls.n	8012710 <low_level_output+0x7c>
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80126c8:	eba9 0a05 	sub.w	sl, r9, r5
 80126cc:	f8db 1004 	ldr.w	r1, [fp, #4]
 80126d0:	1958      	adds	r0, r3, r5

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
        bufferoffset = 0;
 80126d2:	2500      	movs	r5, #0
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80126d4:	4439      	add	r1, r7
 80126d6:	4652      	mov	r2, sl
 80126d8:	f00f ff02 	bl	80224e0 <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80126dc:	68e4      	ldr	r4, [r4, #12]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80126de:	f2a6 56f4 	subw	r6, r6, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80126e2:	4457      	add	r7, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80126e4:	6823      	ldr	r3, [r4, #0]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80126e6:	44d0      	add	r8, sl
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80126e8:	42ab      	cmp	r3, r5
 80126ea:	daea      	bge.n	80126c2 <low_level_output+0x2e>
        errval = ERR_USE;
 80126ec:	f06f 0007 	mvn.w	r0, #7
  errval = ERR_OK;

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 80126f0:	4b16      	ldr	r3, [pc, #88]	; (801274c <low_level_output+0xb8>)
 80126f2:	f241 0214 	movw	r2, #4116	; 0x1014
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	5899      	ldr	r1, [r3, r2]
 80126fa:	0689      	lsls	r1, r1, #26
 80126fc:	d505      	bpl.n	801270a <low_level_output+0x76>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 80126fe:	2520      	movs	r5, #32

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8012700:	f241 0104 	movw	r1, #4100	; 0x1004
 8012704:	2400      	movs	r4, #0
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8012706:	509d      	str	r5, [r3, r2]
    heth.Instance->DMATPDR = 0;
 8012708:	505c      	str	r4, [r3, r1]
  }
  return errval;
}
 801270a:	b003      	add	sp, #12
 801270c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012710:	4618      	mov	r0, r3
 8012712:	4635      	mov	r5, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8012714:	f8db 1004 	ldr.w	r1, [fp, #4]
 8012718:	4632      	mov	r2, r6
 801271a:	9301      	str	r3, [sp, #4]
      framelength = framelength + byteslefttocopy;
 801271c:	44b0      	add	r8, r6
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 801271e:	4439      	add	r1, r7
 8012720:	f00f fede 	bl	80224e0 <memcpy>
  for(q = p; q != NULL; q = q->next)
 8012724:	f8db b000 	ldr.w	fp, [fp]
 8012728:	9b01      	ldr	r3, [sp, #4]
 801272a:	f1bb 0f00 	cmp.w	fp, #0
 801272e:	d1be      	bne.n	80126ae <low_level_output+0x1a>
  HAL_ETH_TransmitFrame(&heth, framelength);
 8012730:	4641      	mov	r1, r8
 8012732:	4806      	ldr	r0, [pc, #24]	; (801274c <low_level_output+0xb8>)
 8012734:	f7f6 fcde 	bl	80090f4 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 8012738:	2000      	movs	r0, #0
 801273a:	e7d9      	b.n	80126f0 <low_level_output+0x5c>
 801273c:	1958      	adds	r0, r3, r5
      payloadoffset = 0;
 801273e:	2700      	movs	r7, #0
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8012740:	4635      	mov	r5, r6
      byteslefttocopy = q->len;
 8012742:	4616      	mov	r6, r2
 8012744:	e7e6      	b.n	8012714 <low_level_output+0x80>
  uint32_t framelength = 0;
 8012746:	4688      	mov	r8, r1
 8012748:	e7f2      	b.n	8012730 <low_level_output+0x9c>
 801274a:	bf00      	nop
 801274c:	2001dc10 	.word	0x2001dc10

08012750 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8012750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012754:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8012868 <ethernetif_input+0x118>
 8012758:	b083      	sub	sp, #12
 801275a:	9001      	str	r0, [sp, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 801275c:	4b40      	ldr	r3, [pc, #256]	; (8012860 <ethernetif_input+0x110>)
 801275e:	f04f 31ff 	mov.w	r1, #4294967295
 8012762:	6818      	ldr	r0, [r3, #0]
 8012764:	f001 f99e 	bl	8013aa4 <osSemaphoreWait>
 8012768:	2800      	cmp	r0, #0
 801276a:	d1f7      	bne.n	801275c <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 801276c:	483d      	ldr	r0, [pc, #244]	; (8012864 <ethernetif_input+0x114>)
 801276e:	f00f faaf 	bl	8021cd0 <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8012772:	483d      	ldr	r0, [pc, #244]	; (8012868 <ethernetif_input+0x118>)
 8012774:	f7f6 fd3e 	bl	80091f4 <HAL_ETH_GetReceivedFrame_IT>
 8012778:	4604      	mov	r4, r0
 801277a:	2800      	cmp	r0, #0
 801277c:	d167      	bne.n	801284e <ethernetif_input+0xfe>
  len = heth.RxFrameInfos.length;
 801277e:	f8b9 103c 	ldrh.w	r1, [r9, #60]	; 0x3c
  if (len > 0)
 8012782:	bb59      	cbnz	r1, 80127dc <ethernetif_input+0x8c>
  struct pbuf *p = NULL;
 8012784:	2300      	movs	r3, #0
 8012786:	9300      	str	r3, [sp, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8012788:	f8d9 0038 	ldr.w	r0, [r9, #56]	; 0x38
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 801278c:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8012790:	b140      	cbz	r0, 80127a4 <ethernetif_input+0x54>
 8012792:	2100      	movs	r1, #0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8012794:	681a      	ldr	r2, [r3, #0]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8012796:	3101      	adds	r1, #1
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8012798:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 801279c:	4281      	cmp	r1, r0
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 801279e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80127a0:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80127a2:	d1f7      	bne.n	8012794 <ethernetif_input+0x44>
    heth.RxFrameInfos.SegCount =0;
 80127a4:	2100      	movs	r1, #0
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80127a6:	f8d9 3000 	ldr.w	r3, [r9]
 80127aa:	f241 0214 	movw	r2, #4116	; 0x1014
    heth.RxFrameInfos.SegCount =0;
 80127ae:	f8c9 1038 	str.w	r1, [r9, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80127b2:	5899      	ldr	r1, [r3, r2]
 80127b4:	0609      	lsls	r1, r1, #24
 80127b6:	d505      	bpl.n	80127c4 <ethernetif_input+0x74>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80127b8:	2080      	movs	r0, #128	; 0x80
    heth.Instance->DMARPDR = 0;
 80127ba:	f241 0108 	movw	r1, #4104	; 0x1008
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80127be:	5098      	str	r0, [r3, r2]
    heth.Instance->DMARPDR = 0;
 80127c0:	2200      	movs	r2, #0
 80127c2:	505a      	str	r2, [r3, r1]
        p = low_level_input( netif );
        if   (p != NULL)
 80127c4:	9800      	ldr	r0, [sp, #0]
 80127c6:	2800      	cmp	r0, #0
 80127c8:	d041      	beq.n	801284e <ethernetif_input+0xfe>
        {
          if (netif->input( p, netif) != ERR_OK )
 80127ca:	9901      	ldr	r1, [sp, #4]
 80127cc:	690b      	ldr	r3, [r1, #16]
 80127ce:	4798      	blx	r3
 80127d0:	2800      	cmp	r0, #0
 80127d2:	d140      	bne.n	8012856 <ethernetif_input+0x106>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 80127d4:	4823      	ldr	r0, [pc, #140]	; (8012864 <ethernetif_input+0x114>)
 80127d6:	f00f fa81 	bl	8021cdc <sys_mutex_unlock>
      } while(p!=NULL);
 80127da:	e7c7      	b.n	801276c <ethernetif_input+0x1c>
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80127dc:	f44f 72c1 	mov.w	r2, #386	; 0x182
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80127e0:	f8d9 5040 	ldr.w	r5, [r9, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80127e4:	f006 fd6c 	bl	80192c0 <pbuf_alloc>
  if (p != NULL)
 80127e8:	4606      	mov	r6, r0
 80127ea:	9000      	str	r0, [sp, #0]
 80127ec:	2800      	cmp	r0, #0
 80127ee:	d0c9      	beq.n	8012784 <ethernetif_input+0x34>
    bufferoffset = 0;
 80127f0:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 80127f2:	8972      	ldrh	r2, [r6, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80127f4:	f240 58f4 	movw	r8, #1524	; 0x5f4
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80127f8:	46ab      	mov	fp, r5
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80127fa:	1854      	adds	r4, r2, r1
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80127fc:	f8d9 7030 	ldr.w	r7, [r9, #48]	; 0x30
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8012800:	4544      	cmp	r4, r8
 8012802:	d921      	bls.n	8012848 <ethernetif_input+0xf8>
      payloadoffset = 0;
 8012804:	2500      	movs	r5, #0
 8012806:	465b      	mov	r3, fp
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8012808:	eba8 0a01 	sub.w	sl, r8, r1
 801280c:	6870      	ldr	r0, [r6, #4]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 801280e:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8012812:	4419      	add	r1, r3
 8012814:	4428      	add	r0, r5
 8012816:	4652      	mov	r2, sl
 8012818:	f00f fe62 	bl	80224e0 <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 801281c:	68ff      	ldr	r7, [r7, #12]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 801281e:	4544      	cmp	r4, r8
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8012820:	4455      	add	r5, sl
        bufferoffset = 0;
 8012822:	f04f 0100 	mov.w	r1, #0
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8012826:	68bb      	ldr	r3, [r7, #8]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8012828:	d8ee      	bhi.n	8012808 <ethernetif_input+0xb8>
 801282a:	469b      	mov	fp, r3
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 801282c:	4619      	mov	r1, r3
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 801282e:	4622      	mov	r2, r4
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8012830:	6870      	ldr	r0, [r6, #4]
 8012832:	4428      	add	r0, r5
 8012834:	f00f fe54 	bl	80224e0 <memcpy>
    for(q = p; q != NULL; q = q->next)
 8012838:	6836      	ldr	r6, [r6, #0]
 801283a:	2e00      	cmp	r6, #0
 801283c:	d0a4      	beq.n	8012788 <ethernetif_input+0x38>
 801283e:	4621      	mov	r1, r4
      byteslefttocopy = q->len;
 8012840:	8972      	ldrh	r2, [r6, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8012842:	1854      	adds	r4, r2, r1
 8012844:	4544      	cmp	r4, r8
 8012846:	d8dd      	bhi.n	8012804 <ethernetif_input+0xb4>
 8012848:	4459      	add	r1, fp
      payloadoffset = 0;
 801284a:	2500      	movs	r5, #0
 801284c:	e7f0      	b.n	8012830 <ethernetif_input+0xe0>
        UNLOCK_TCPIP_CORE();
 801284e:	4805      	ldr	r0, [pc, #20]	; (8012864 <ethernetif_input+0x114>)
 8012850:	f00f fa44 	bl	8021cdc <sys_mutex_unlock>
      } while(p!=NULL);
 8012854:	e782      	b.n	801275c <ethernetif_input+0xc>
            pbuf_free(p);
 8012856:	9800      	ldr	r0, [sp, #0]
 8012858:	f006 fcc4 	bl	80191e4 <pbuf_free>
 801285c:	e7ba      	b.n	80127d4 <ethernetif_input+0x84>
 801285e:	bf00      	nop
 8012860:	20001d2c 	.word	0x20001d2c
 8012864:	2001f468 	.word	0x2001f468
 8012868:	2001dc10 	.word	0x2001dc10

0801286c <HAL_ETH_MspInit>:
  if(ethHandle->Instance==ETH)
 801286c:	4b42      	ldr	r3, [pc, #264]	; (8012978 <HAL_ETH_MspInit+0x10c>)
 801286e:	6802      	ldr	r2, [r0, #0]
{
 8012870:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(ethHandle->Instance==ETH)
 8012872:	429a      	cmp	r2, r3
{
 8012874:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012876:	f04f 0400 	mov.w	r4, #0
 801287a:	e9cd 4407 	strd	r4, r4, [sp, #28]
 801287e:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8012882:	940b      	str	r4, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 8012884:	d001      	beq.n	801288a <HAL_ETH_MspInit+0x1e>
}
 8012886:	b00d      	add	sp, #52	; 0x34
 8012888:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 801288a:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801288e:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8012890:	2032      	movs	r0, #50	; 0x32
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012892:	2603      	movs	r6, #3
    __HAL_RCC_ETH_CLK_ENABLE();
 8012894:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8012896:	250b      	movs	r5, #11
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012898:	a907      	add	r1, sp, #28
    __HAL_RCC_ETH_CLK_ENABLE();
 801289a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 801289e:	631a      	str	r2, [r3, #48]	; 0x30
 80128a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128a2:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80128a6:	9200      	str	r2, [sp, #0]
 80128a8:	9a00      	ldr	r2, [sp, #0]
 80128aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128ac:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80128b0:	631a      	str	r2, [r3, #48]	; 0x30
 80128b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128b4:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 80128b8:	9201      	str	r2, [sp, #4]
 80128ba:	9a01      	ldr	r2, [sp, #4]
 80128bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128be:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80128c2:	631a      	str	r2, [r3, #48]	; 0x30
 80128c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128c6:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80128ca:	9202      	str	r2, [sp, #8]
 80128cc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80128ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128d0:	f042 0204 	orr.w	r2, r2, #4
 80128d4:	631a      	str	r2, [r3, #48]	; 0x30
 80128d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128d8:	f002 0204 	and.w	r2, r2, #4
 80128dc:	9203      	str	r2, [sp, #12]
 80128de:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80128e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128e2:	f042 0201 	orr.w	r2, r2, #1
 80128e6:	631a      	str	r2, [r3, #48]	; 0x30
 80128e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128ea:	f002 0201 	and.w	r2, r2, #1
 80128ee:	9204      	str	r2, [sp, #16]
 80128f0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80128f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128f4:	433a      	orrs	r2, r7
 80128f6:	631a      	str	r2, [r3, #48]	; 0x30
 80128f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80128fa:	403a      	ands	r2, r7
 80128fc:	9205      	str	r2, [sp, #20]
 80128fe:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8012900:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012906:	631a      	str	r2, [r3, #48]	; 0x30
 8012908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 801290a:	9007      	str	r0, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 801290c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012910:	481a      	ldr	r0, [pc, #104]	; (801297c <HAL_ETH_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012912:	9409      	str	r4, [sp, #36]	; 0x24
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8012914:	9306      	str	r3, [sp, #24]
 8012916:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012918:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801291a:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801291e:	f7f7 f9b1 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8012922:	2386      	movs	r3, #134	; 0x86
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012924:	a907      	add	r1, sp, #28
 8012926:	4816      	ldr	r0, [pc, #88]	; (8012980 <HAL_ETH_MspInit+0x114>)
    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8012928:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801292a:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801292c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801292e:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012932:	f7f7 f9a7 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8012936:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 801293a:	a907      	add	r1, sp, #28
 801293c:	4811      	ldr	r0, [pc, #68]	; (8012984 <HAL_ETH_MspInit+0x118>)
    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 801293e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012940:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012942:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8012944:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8012948:	f7f7 f99c 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 801294c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8012950:	a907      	add	r1, sp, #28
 8012952:	480d      	ldr	r0, [pc, #52]	; (8012988 <HAL_ETH_MspInit+0x11c>)
    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8012954:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012956:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012958:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801295a:	e9cd 650a 	strd	r6, r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 801295e:	f7f7 f991 	bl	8009c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 8012962:	4622      	mov	r2, r4
 8012964:	2106      	movs	r1, #6
 8012966:	203d      	movs	r0, #61	; 0x3d
 8012968:	f7f4 fec2 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 801296c:	203d      	movs	r0, #61	; 0x3d
 801296e:	f7f4 ff09 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8012972:	b00d      	add	sp, #52	; 0x34
 8012974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012976:	bf00      	nop
 8012978:	40028000 	.word	0x40028000
 801297c:	40020800 	.word	0x40020800
 8012980:	40020000 	.word	0x40020000
 8012984:	40020400 	.word	0x40020400
 8012988:	40021800 	.word	0x40021800

0801298c <HAL_ETH_RxCpltCallback>:
  osSemaphoreRelease(s_xSemaphore);
 801298c:	4b01      	ldr	r3, [pc, #4]	; (8012994 <HAL_ETH_RxCpltCallback+0x8>)
 801298e:	6818      	ldr	r0, [r3, #0]
 8012990:	f001 b8b4 	b.w	8013afc <osSemaphoreRelease>
 8012994:	20001d2c 	.word	0x20001d2c

08012998 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8012998:	b5f0      	push	{r4, r5, r6, r7, lr}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 801299a:	4604      	mov	r4, r0
{
 801299c:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 801299e:	2800      	cmp	r0, #0
 80129a0:	f000 8097 	beq.w	8012ad2 <ethernetif_init+0x13a>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 80129a4:	f247 4173 	movw	r1, #29811	; 0x7473
  heth.Instance = ETH;
 80129a8:	4d4e      	ldr	r5, [pc, #312]	; (8012ae4 <ethernetif_init+0x14c>)
  uint32_t regvalue = 0;
 80129aa:	2600      	movs	r6, #0
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129ac:	484e      	ldr	r0, [pc, #312]	; (8012ae8 <ethernetif_init+0x150>)
  netif->name[0] = IFNAME0;
 80129ae:	86e1      	strh	r1, [r4, #54]	; 0x36
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80129b0:	f44f 6700 	mov.w	r7, #2048	; 0x800
  heth.Instance = ETH;
 80129b4:	4a4d      	ldr	r2, [pc, #308]	; (8012aec <ethernetif_init+0x154>)
  heth.Init.Speed = ETH_SPEED_100M;
 80129b6:	f44f 4e80 	mov.w	lr, #16384	; 0x4000
  MACAddr[0] = 0x00;
 80129ba:	4b4d      	ldr	r3, [pc, #308]	; (8012af0 <ethernetif_init+0x158>)
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129bc:	494d      	ldr	r1, [pc, #308]	; (8012af4 <ethernetif_init+0x15c>)
  uint32_t regvalue = 0;
 80129be:	9600      	str	r6, [sp, #0]
  MACAddr[0] = 0x00;
 80129c0:	9301      	str	r3, [sp, #4]
  heth.Instance = ETH;
 80129c2:	602a      	str	r2, [r5, #0]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129c4:	6803      	ldr	r3, [r0, #0]
 80129c6:	4a4c      	ldr	r2, [pc, #304]	; (8012af8 <ethernetif_init+0x160>)
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80129c8:	822e      	strh	r6, [r5, #16]
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129ca:	680e      	ldr	r6, [r1, #0]
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80129cc:	f8df c150 	ldr.w	ip, [pc, #336]	; 8012b20 <ethernetif_init+0x188>
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129d0:	4073      	eors	r3, r6
 80129d2:	6816      	ldr	r6, [r2, #0]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80129d4:	60ef      	str	r7, [r5, #12]
  heth.Init.MACAddr = &MACAddr[0];
 80129d6:	af01      	add	r7, sp, #4
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129d8:	4073      	eors	r3, r6
  heth.Init.Speed = ETH_SPEED_100M;
 80129da:	f8c5 e008 	str.w	lr, [r5, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 80129de:	f44f 0600 	mov.w	r6, #8388608	; 0x800000
heth.Init.MACAddr[5] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF;
 80129e2:	f88d 3009 	strb.w	r3, [sp, #9]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 80129e6:	6803      	ldr	r3, [r0, #0]
 80129e8:	6809      	ldr	r1, [r1, #0]
 80129ea:	6810      	ldr	r0, [r2, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80129ec:	2201      	movs	r2, #1
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 80129ee:	404b      	eors	r3, r1

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80129f0:	4942      	ldr	r1, [pc, #264]	; (8012afc <ethernetif_init+0x164>)
  netif->output = etharp_output;
 80129f2:	f8c4 c014 	str.w	ip, [r4, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 80129f6:	4043      	eors	r3, r0
  netif->linkoutput = low_level_output;
 80129f8:	61a1      	str	r1, [r4, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 80129fa:	4628      	mov	r0, r5
  heth.Init.MACAddr = &MACAddr[0];
 80129fc:	616f      	str	r7, [r5, #20]
heth.Init.MACAddr[4] = (STM32_UUID[0] ^ STM32_UUID[1] ^ STM32_UUID[2]) & 0xFF00 >> 8;		// fiddle mac address; eventually use EEPROM stored value? TODO
 80129fe:	f88d 3008 	strb.w	r3, [sp, #8]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8012a02:	622e      	str	r6, [r5, #32]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8012a04:	606a      	str	r2, [r5, #4]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_SOFTWARE;
 8012a06:	e9c5 2206 	strd	r2, r2, [r5, #24]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8012a0a:	f7f6 fd13 	bl	8009434 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8012a0e:	b928      	cbnz	r0, 8012a1c <ethernetif_init+0x84>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8012a10:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8012a14:	f043 0304 	orr.w	r3, r3, #4
 8012a18:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8012a1c:	2304      	movs	r3, #4
 8012a1e:	4a38      	ldr	r2, [pc, #224]	; (8012b00 <ethernetif_init+0x168>)
 8012a20:	4938      	ldr	r1, [pc, #224]	; (8012b04 <ethernetif_init+0x16c>)
  osSemaphoreDef(SEM);
 8012a22:	2700      	movs	r7, #0
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8012a24:	482f      	ldr	r0, [pc, #188]	; (8012ae4 <ethernetif_init+0x14c>)
 8012a26:	f7f6 fad7 	bl	8008fd8 <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8012a2a:	2304      	movs	r3, #4
 8012a2c:	4a36      	ldr	r2, [pc, #216]	; (8012b08 <ethernetif_init+0x170>)
 8012a2e:	4937      	ldr	r1, [pc, #220]	; (8012b0c <ethernetif_init+0x174>)
 8012a30:	482c      	ldr	r0, [pc, #176]	; (8012ae4 <ethernetif_init+0x14c>)
 8012a32:	f7f6 fb21 	bl	8009078 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8012a36:	696b      	ldr	r3, [r5, #20]
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8012a38:	2006      	movs	r0, #6
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8012a3a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
  netif->mtu = 1500;
 8012a3e:	f240 55dc 	movw	r5, #1500	; 0x5dc
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8012a42:	2101      	movs	r1, #1
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8012a44:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8012a48:	f042 020a 	orr.w	r2, r2, #10
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8012a4c:	781e      	ldrb	r6, [r3, #0]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8012a4e:	a803      	add	r0, sp, #12
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8012a50:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8012a54:	785e      	ldrb	r6, [r3, #1]
 8012a56:	f884 602f 	strb.w	r6, [r4, #47]	; 0x2f
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8012a5a:	789e      	ldrb	r6, [r3, #2]
 8012a5c:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8012a60:	78de      	ldrb	r6, [r3, #3]
  osSemaphoreDef(SEM);
 8012a62:	9703      	str	r7, [sp, #12]
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8012a64:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8012a68:	791e      	ldrb	r6, [r3, #4]
 8012a6a:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8012a6e:	795b      	ldrb	r3, [r3, #5]
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8012a70:	4e27      	ldr	r6, [pc, #156]	; (8012b10 <ethernetif_init+0x178>)
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8012a72:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8012a76:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
  netif->mtu = 1500;
 8012a7a:	85a5      	strh	r5, [r4, #44]	; 0x2c
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8012a7c:	ad05      	add	r5, sp, #20
  osSemaphoreDef(SEM);
 8012a7e:	9704      	str	r7, [sp, #16]
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8012a80:	f000 ffea 	bl	8013a58 <osSemaphoreCreate>
 8012a84:	4686      	mov	lr, r0
 8012a86:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8012b24 <ethernetif_init+0x18c>
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8012a8a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8012a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8012a8e:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8012a92:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8012a96:	4621      	mov	r1, r4
 8012a98:	a805      	add	r0, sp, #20
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8012a9a:	f8cc e000 	str.w	lr, [ip]
  osThreadCreate (osThread(EthIf), netif);
 8012a9e:	f000 ff27 	bl	80138f0 <osThreadCreate>
  HAL_ETH_Start(&heth);
 8012aa2:	4810      	ldr	r0, [pc, #64]	; (8012ae4 <ethernetif_init+0x14c>)
 8012aa4:	f7f6 fe1a 	bl	80096dc <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8012aa8:	466a      	mov	r2, sp
 8012aaa:	211d      	movs	r1, #29
 8012aac:	480d      	ldr	r0, [pc, #52]	; (8012ae4 <ethernetif_init+0x14c>)
 8012aae:	f7f6 fc2f 	bl	8009310 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8012ab2:	9a00      	ldr	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8012ab4:	211d      	movs	r1, #29
 8012ab6:	480b      	ldr	r0, [pc, #44]	; (8012ae4 <ethernetif_init+0x14c>)
  regvalue |= (PHY_ISFR_INT4);
 8012ab8:	f042 020b 	orr.w	r2, r2, #11
 8012abc:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8012abe:	f7f6 fc71 	bl	80093a4 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8012ac2:	466a      	mov	r2, sp
 8012ac4:	211d      	movs	r1, #29
 8012ac6:	4807      	ldr	r0, [pc, #28]	; (8012ae4 <ethernetif_init+0x14c>)
 8012ac8:	f7f6 fc22 	bl	8009310 <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 8012acc:	4638      	mov	r0, r7
 8012ace:	b00d      	add	sp, #52	; 0x34
 8012ad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8012ad2:	4b10      	ldr	r3, [pc, #64]	; (8012b14 <ethernetif_init+0x17c>)
 8012ad4:	f240 223a 	movw	r2, #570	; 0x23a
 8012ad8:	490f      	ldr	r1, [pc, #60]	; (8012b18 <ethernetif_init+0x180>)
 8012ada:	4810      	ldr	r0, [pc, #64]	; (8012b1c <ethernetif_init+0x184>)
 8012adc:	f010 fc9a 	bl	8023414 <iprintf>
 8012ae0:	e760      	b.n	80129a4 <ethernetif_init+0xc>
 8012ae2:	bf00      	nop
 8012ae4:	2001dc10 	.word	0x2001dc10
 8012ae8:	1ff0f420 	.word	0x1ff0f420
 8012aec:	40028000 	.word	0x40028000
 8012af0:	00e18000 	.word	0x00e18000
 8012af4:	1ff0f424 	.word	0x1ff0f424
 8012af8:	1ff0f428 	.word	0x1ff0f428
 8012afc:	08012695 	.word	0x08012695
 8012b00:	2001dc58 	.word	0x2001dc58
 8012b04:	2001c340 	.word	0x2001c340
 8012b08:	2001c3c0 	.word	0x2001c3c0
 8012b0c:	2001db90 	.word	0x2001db90
 8012b10:	08027754 	.word	0x08027754
 8012b14:	08029f08 	.word	0x08029f08
 8012b18:	08029f24 	.word	0x08029f24
 8012b1c:	08029f34 	.word	0x08029f34
 8012b20:	080206b9 	.word	0x080206b9
 8012b24:	20001d2c 	.word	0x20001d2c

08012b28 <sys_now>:
 8012b28:	f7f4 b988 	b.w	8006e3c <HAL_GetTick>

08012b2c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8012b2c:	b530      	push	{r4, r5, lr}
  uint32_t regvalue = 0;
 8012b2e:	2300      	movs	r3, #0
{
 8012b30:	b083      	sub	sp, #12
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8012b32:	4d0f      	ldr	r5, [pc, #60]	; (8012b70 <ethernetif_set_link+0x44>)
{
 8012b34:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 8012b36:	9301      	str	r3, [sp, #4]
  struct link_str *link_arg = (struct link_str *)argument;
 8012b38:	e003      	b.n	8012b42 <ethernetif_set_link+0x16>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8012b3a:	b1b3      	cbz	r3, 8012b6a <ethernetif_set_link+0x3e>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8012b3c:	20c8      	movs	r0, #200	; 0xc8
 8012b3e:	f000 ff03 	bl	8013948 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8012b42:	aa01      	add	r2, sp, #4
 8012b44:	2101      	movs	r1, #1
 8012b46:	4628      	mov	r0, r5
 8012b48:	f7f6 fbe2 	bl	8009310 <HAL_ETH_ReadPHYRegister>
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8012b4c:	6820      	ldr	r0, [r4, #0]
    regvalue &= PHY_LINKED_STATUS;
 8012b4e:	9b01      	ldr	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8012b50:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
    regvalue &= PHY_LINKED_STATUS;
 8012b54:	f003 0304 	and.w	r3, r3, #4
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8012b58:	0751      	lsls	r1, r2, #29
    regvalue &= PHY_LINKED_STATUS;
 8012b5a:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8012b5c:	d4ed      	bmi.n	8012b3a <ethernetif_set_link+0xe>
 8012b5e:	b113      	cbz	r3, 8012b66 <ethernetif_set_link+0x3a>
      netif_set_link_up(link_arg->netif);
 8012b60:	f006 fa1e 	bl	8018fa0 <netif_set_link_up>
 8012b64:	e7ea      	b.n	8012b3c <ethernetif_set_link+0x10>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8012b66:	0753      	lsls	r3, r2, #29
 8012b68:	d5e8      	bpl.n	8012b3c <ethernetif_set_link+0x10>
      netif_set_link_down(link_arg->netif);
 8012b6a:	f006 fa3f 	bl	8018fec <netif_set_link_down>
 8012b6e:	e7e5      	b.n	8012b3c <ethernetif_set_link+0x10>
 8012b70:	2001dc10 	.word	0x2001dc10

08012b74 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8012b74:	4770      	bx	lr
 8012b76:	bf00      	nop

08012b78 <ethernetif_update_config>:
{
 8012b78:	b570      	push	{r4, r5, r6, lr}
  if(netif_is_link_up(netif))
 8012b7a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
{
 8012b7e:	b082      	sub	sp, #8
  __IO uint32_t tickstart = 0;
 8012b80:	2100      	movs	r1, #0
{
 8012b82:	4604      	mov	r4, r0
  if(netif_is_link_up(netif))
 8012b84:	0758      	lsls	r0, r3, #29
  __IO uint32_t tickstart = 0;
 8012b86:	9100      	str	r1, [sp, #0]
  uint32_t regvalue = 0;
 8012b88:	9101      	str	r1, [sp, #4]
  if(netif_is_link_up(netif))
 8012b8a:	d539      	bpl.n	8012c00 <ethernetif_update_config+0x88>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8012b8c:	4d32      	ldr	r5, [pc, #200]	; (8012c58 <ethernetif_update_config+0xe0>)
 8012b8e:	686b      	ldr	r3, [r5, #4]
 8012b90:	b9e3      	cbnz	r3, 8012bcc <ethernetif_update_config+0x54>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8012b92:	68ab      	ldr	r3, [r5, #8]
 8012b94:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8012b98:	d141      	bne.n	8012c1e <ethernetif_update_config+0xa6>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8012b9a:	68eb      	ldr	r3, [r5, #12]
 8012b9c:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8012ba0:	d136      	bne.n	8012c10 <ethernetif_update_config+0x98>
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8012ba2:	68aa      	ldr	r2, [r5, #8]
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8012ba4:	08db      	lsrs	r3, r3, #3
 8012ba6:	2100      	movs	r1, #0
 8012ba8:	482b      	ldr	r0, [pc, #172]	; (8012c58 <ethernetif_update_config+0xe0>)
 8012baa:	ea43 0252 	orr.w	r2, r3, r2, lsr #1
 8012bae:	b292      	uxth	r2, r2
 8012bb0:	f7f6 fbf8 	bl	80093a4 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8012bb4:	2100      	movs	r1, #0
 8012bb6:	4828      	ldr	r0, [pc, #160]	; (8012c58 <ethernetif_update_config+0xe0>)
 8012bb8:	f7f6 fe10 	bl	80097dc <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 8012bbc:	4826      	ldr	r0, [pc, #152]	; (8012c58 <ethernetif_update_config+0xe0>)
 8012bbe:	f7f6 fd8d 	bl	80096dc <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 8012bc2:	4620      	mov	r0, r4
 8012bc4:	f7ff ffd6 	bl	8012b74 <ethernetif_notify_conn_changed>
}
 8012bc8:	b002      	add	sp, #8
 8012bca:	bd70      	pop	{r4, r5, r6, pc}
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8012bcc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8012bd0:	4628      	mov	r0, r5
 8012bd2:	f7f6 fbe7 	bl	80093a4 <HAL_ETH_WritePHYRegister>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8012bd6:	462e      	mov	r6, r5
      tickstart = HAL_GetTick();
 8012bd8:	f7f4 f930 	bl	8006e3c <HAL_GetTick>
 8012bdc:	9000      	str	r0, [sp, #0]
 8012bde:	e002      	b.n	8012be6 <ethernetif_update_config+0x6e>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8012be0:	9b01      	ldr	r3, [sp, #4]
 8012be2:	069a      	lsls	r2, r3, #26
 8012be4:	d425      	bmi.n	8012c32 <ethernetif_update_config+0xba>
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8012be6:	aa01      	add	r2, sp, #4
 8012be8:	2101      	movs	r1, #1
 8012bea:	4630      	mov	r0, r6
 8012bec:	f7f6 fb90 	bl	8009310 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 8012bf0:	f7f4 f924 	bl	8006e3c <HAL_GetTick>
 8012bf4:	9b00      	ldr	r3, [sp, #0]
 8012bf6:	1ac3      	subs	r3, r0, r3
 8012bf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8012bfc:	d9f0      	bls.n	8012be0 <ethernetif_update_config+0x68>
 8012bfe:	e7c8      	b.n	8012b92 <ethernetif_update_config+0x1a>
    HAL_ETH_Stop(&heth);
 8012c00:	4815      	ldr	r0, [pc, #84]	; (8012c58 <ethernetif_update_config+0xe0>)
 8012c02:	f7f6 fdab 	bl	800975c <HAL_ETH_Stop>
  ethernetif_notify_conn_changed(netif);
 8012c06:	4620      	mov	r0, r4
 8012c08:	f7ff ffb4 	bl	8012b74 <ethernetif_notify_conn_changed>
}
 8012c0c:	b002      	add	sp, #8
 8012c0e:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8012c10:	f240 21e3 	movw	r1, #739	; 0x2e3
 8012c14:	4811      	ldr	r0, [pc, #68]	; (8012c5c <ethernetif_update_config+0xe4>)
 8012c16:	f7f1 f8ff 	bl	8003e18 <assert_failed>
 8012c1a:	68eb      	ldr	r3, [r5, #12]
 8012c1c:	e7c1      	b.n	8012ba2 <ethernetif_update_config+0x2a>
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
 8012c1e:	f240 21e2 	movw	r1, #738	; 0x2e2
 8012c22:	480e      	ldr	r0, [pc, #56]	; (8012c5c <ethernetif_update_config+0xe4>)
 8012c24:	f7f1 f8f8 	bl	8003e18 <assert_failed>
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));
 8012c28:	68eb      	ldr	r3, [r5, #12]
 8012c2a:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 8012c2e:	d0b8      	beq.n	8012ba2 <ethernetif_update_config+0x2a>
 8012c30:	e7ee      	b.n	8012c10 <ethernetif_update_config+0x98>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8012c32:	aa01      	add	r2, sp, #4
 8012c34:	2110      	movs	r1, #16
 8012c36:	4808      	ldr	r0, [pc, #32]	; (8012c58 <ethernetif_update_config+0xe0>)
 8012c38:	f7f6 fb6a 	bl	8009310 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8012c3c:	9b01      	ldr	r3, [sp, #4]
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8012c3e:	f013 0204 	ands.w	r2, r3, #4
 8012c42:	bf18      	it	ne
 8012c44:	f44f 6200 	movne.w	r2, #2048	; 0x800
      if(regvalue & PHY_SPEED_STATUS)
 8012c48:	079b      	lsls	r3, r3, #30
        heth.Init.Speed = ETH_SPEED_10M;
 8012c4a:	bf4c      	ite	mi
 8012c4c:	2300      	movmi	r3, #0
        heth.Init.Speed = ETH_SPEED_100M;
 8012c4e:	f44f 4380 	movpl.w	r3, #16384	; 0x4000
 8012c52:	60ea      	str	r2, [r5, #12]
 8012c54:	60ab      	str	r3, [r5, #8]
 8012c56:	e7ad      	b.n	8012bb4 <ethernetif_update_config+0x3c>
 8012c58:	2001dc10 	.word	0x2001dc10
 8012c5c:	08029f08 	.word	0x08029f08

08012c60 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012c60:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8012c64:	b183      	cbz	r3, 8012c88 <USBD_CDC_EP0_RxReady+0x28>
{
 8012c66:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c68:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012c6c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8012c70:	28ff      	cmp	r0, #255	; 0xff
 8012c72:	d007      	beq.n	8012c84 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012c74:	689b      	ldr	r3, [r3, #8]
 8012c76:	4621      	mov	r1, r4
 8012c78:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8012c7c:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8012c7e:	23ff      	movs	r3, #255	; 0xff
 8012c80:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
}
 8012c84:	2000      	movs	r0, #0
 8012c86:	bd10      	pop	{r4, pc}
 8012c88:	2000      	movs	r0, #0
 8012c8a:	4770      	bx	lr

08012c8c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012c8c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012c8e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 8012c90:	4801      	ldr	r0, [pc, #4]	; (8012c98 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012c92:	801a      	strh	r2, [r3, #0]
}
 8012c94:	4770      	bx	lr
 8012c96:	bf00      	nop
 8012c98:	20000330 	.word	0x20000330

08012c9c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012c9c:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012c9e:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 8012ca0:	4801      	ldr	r0, [pc, #4]	; (8012ca8 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012ca2:	801a      	strh	r2, [r3, #0]
}
 8012ca4:	4770      	bx	lr
 8012ca6:	bf00      	nop
 8012ca8:	20000374 	.word	0x20000374

08012cac <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012cac:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012cae:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8012cb0:	4801      	ldr	r0, [pc, #4]	; (8012cb8 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012cb2:	801a      	strh	r2, [r3, #0]
}
 8012cb4:	4770      	bx	lr
 8012cb6:	bf00      	nop
 8012cb8:	200003c4 	.word	0x200003c4

08012cbc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012cbc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012cbe:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 8012cc0:	4801      	ldr	r0, [pc, #4]	; (8012cc8 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012cc2:	801a      	strh	r2, [r3, #0]
}
 8012cc4:	4770      	bx	lr
 8012cc6:	bf00      	nop
 8012cc8:	200003b8 	.word	0x200003b8

08012ccc <USBD_CDC_DataOut>:
{
 8012ccc:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012cce:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8012cd2:	b175      	cbz	r5, 8012cf2 <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012cd4:	4604      	mov	r4, r0
 8012cd6:	f00f fa6b 	bl	80221b0 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012cda:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8012cde:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8012ce2:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012ce6:	68db      	ldr	r3, [r3, #12]
 8012ce8:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8012cec:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8012cee:	2000      	movs	r0, #0
}
 8012cf0:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8012cf2:	2003      	movs	r0, #3
}
 8012cf4:	bd38      	pop	{r3, r4, r5, pc}
 8012cf6:	bf00      	nop

08012cf8 <USBD_CDC_DataIn>:
{
 8012cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 8012cfa:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 8012cfe:	b347      	cbz	r7, 8012d52 <USBD_CDC_DataIn+0x5a>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012d00:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 8012d04:	4605      	mov	r5, r0
 8012d06:	460a      	mov	r2, r1
 8012d08:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8012d0c:	69b3      	ldr	r3, [r6, #24]
 8012d0e:	b163      	cbz	r3, 8012d2a <USBD_CDC_DataIn+0x32>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012d10:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 8012d14:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 8012d18:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 8012d1c:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 8012d20:	fbb3 f4fc 	udiv	r4, r3, ip
 8012d24:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012d28:	b164      	cbz	r4, 8012d44 <USBD_CDC_DataIn+0x4c>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012d2a:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 8012d2e:	2400      	movs	r4, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012d30:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8012d34:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 8012d38:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 8012d3a:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8012d3e:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8012d40:	4620      	mov	r0, r4
}
 8012d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012d44:	4623      	mov	r3, r4
 8012d46:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 8012d48:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012d4a:	f00f fa15 	bl	8022178 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8012d4e:	4620      	mov	r0, r4
}
 8012d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8012d52:	2003      	movs	r0, #3
}
 8012d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d56:	bf00      	nop

08012d58 <USBD_CDC_Setup>:
{
 8012d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d5c:	780f      	ldrb	r7, [r1, #0]
{
 8012d5e:	b082      	sub	sp, #8
  uint8_t ifalt = 0U;
 8012d60:	2300      	movs	r3, #0
{
 8012d62:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d64:	f017 0660 	ands.w	r6, r7, #96	; 0x60
{
 8012d68:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012d6a:	f8d0 82bc 	ldr.w	r8, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8012d6e:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 8012d72:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d76:	d01c      	beq.n	8012db2 <USBD_CDC_Setup+0x5a>
 8012d78:	2e20      	cmp	r6, #32
 8012d7a:	d111      	bne.n	8012da0 <USBD_CDC_Setup+0x48>
    if (req->wLength != 0U)
 8012d7c:	88ca      	ldrh	r2, [r1, #6]
 8012d7e:	2a00      	cmp	r2, #0
 8012d80:	d036      	beq.n	8012df0 <USBD_CDC_Setup+0x98>
      if ((req->bmRequest & 0x80U) != 0U)
 8012d82:	0639      	lsls	r1, r7, #24
 8012d84:	d557      	bpl.n	8012e36 <USBD_CDC_Setup+0xde>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012d86:	f8d0 62c0 	ldr.w	r6, [r0, #704]	; 0x2c0
 8012d8a:	4641      	mov	r1, r8
 8012d8c:	7860      	ldrb	r0, [r4, #1]
 8012d8e:	68b7      	ldr	r7, [r6, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d90:	461e      	mov	r6, r3
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012d92:	47b8      	blx	r7
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012d94:	88e2      	ldrh	r2, [r4, #6]
 8012d96:	4641      	mov	r1, r8
 8012d98:	4628      	mov	r0, r5
 8012d9a:	f000 fd2f 	bl	80137fc <USBD_CtlSendData>
 8012d9e:	e004      	b.n	8012daa <USBD_CDC_Setup+0x52>
      USBD_CtlError(pdev, req);
 8012da0:	4621      	mov	r1, r4
 8012da2:	4628      	mov	r0, r5
      ret = USBD_FAIL;
 8012da4:	2603      	movs	r6, #3
      USBD_CtlError(pdev, req);
 8012da6:	f000 fcf7 	bl	8013798 <USBD_CtlError>
}
 8012daa:	4630      	mov	r0, r6
 8012dac:	b002      	add	sp, #8
 8012dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch (req->bRequest)
 8012db2:	784b      	ldrb	r3, [r1, #1]
 8012db4:	2b0b      	cmp	r3, #11
 8012db6:	d8f3      	bhi.n	8012da0 <USBD_CDC_Setup+0x48>
 8012db8:	a201      	add	r2, pc, #4	; (adr r2, 8012dc0 <USBD_CDC_Setup+0x68>)
 8012dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012dbe:	bf00      	nop
 8012dc0:	08012e05 	.word	0x08012e05
 8012dc4:	08012dab 	.word	0x08012dab
 8012dc8:	08012da1 	.word	0x08012da1
 8012dcc:	08012da1 	.word	0x08012da1
 8012dd0:	08012da1 	.word	0x08012da1
 8012dd4:	08012da1 	.word	0x08012da1
 8012dd8:	08012da1 	.word	0x08012da1
 8012ddc:	08012da1 	.word	0x08012da1
 8012de0:	08012da1 	.word	0x08012da1
 8012de4:	08012da1 	.word	0x08012da1
 8012de8:	08012e23 	.word	0x08012e23
 8012dec:	08012e19 	.word	0x08012e19
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012df0:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 8012df4:	4616      	mov	r6, r2
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012df6:	7848      	ldrb	r0, [r1, #1]
 8012df8:	689b      	ldr	r3, [r3, #8]
 8012dfa:	4798      	blx	r3
}
 8012dfc:	4630      	mov	r0, r6
 8012dfe:	b002      	add	sp, #8
 8012e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e04:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8012e08:	2a03      	cmp	r2, #3
 8012e0a:	d01e      	beq.n	8012e4a <USBD_CDC_Setup+0xf2>
        USBD_CtlError(pdev, req);
 8012e0c:	4621      	mov	r1, r4
 8012e0e:	4628      	mov	r0, r5
        ret = USBD_FAIL;
 8012e10:	2603      	movs	r6, #3
        USBD_CtlError(pdev, req);
 8012e12:	f000 fcc1 	bl	8013798 <USBD_CtlError>
        ret = USBD_FAIL;
 8012e16:	e7c8      	b.n	8012daa <USBD_CDC_Setup+0x52>
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012e18:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012e1c:	2b03      	cmp	r3, #3
 8012e1e:	d0c4      	beq.n	8012daa <USBD_CDC_Setup+0x52>
 8012e20:	e7f4      	b.n	8012e0c <USBD_CDC_Setup+0xb4>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012e22:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8012e26:	2b03      	cmp	r3, #3
 8012e28:	d1f0      	bne.n	8012e0c <USBD_CDC_Setup+0xb4>
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012e2a:	2201      	movs	r2, #1
 8012e2c:	f10d 0105 	add.w	r1, sp, #5
 8012e30:	f000 fce4 	bl	80137fc <USBD_CtlSendData>
 8012e34:	e7b9      	b.n	8012daa <USBD_CDC_Setup+0x52>
        hcdc->CmdOpCode = req->bRequest;
 8012e36:	7864      	ldrb	r4, [r4, #1]
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012e38:	4641      	mov	r1, r8
        hcdc->CmdLength = (uint8_t)req->wLength;
 8012e3a:	f888 2201 	strb.w	r2, [r8, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 8012e3e:	461e      	mov	r6, r3
        hcdc->CmdOpCode = req->bRequest;
 8012e40:	f888 4200 	strb.w	r4, [r8, #512]	; 0x200
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012e44:	f000 fcf2 	bl	801382c <USBD_CtlPrepareRx>
 8012e48:	e7af      	b.n	8012daa <USBD_CDC_Setup+0x52>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012e4a:	2202      	movs	r2, #2
 8012e4c:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 8012e50:	461e      	mov	r6, r3
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012e52:	f000 fcd3 	bl	80137fc <USBD_CtlSendData>
 8012e56:	e7a8      	b.n	8012daa <USBD_CDC_Setup+0x52>

08012e58 <USBD_CDC_DeInit>:
{
 8012e58:	b538      	push	{r3, r4, r5, lr}
 8012e5a:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012e5c:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012e5e:	2181      	movs	r1, #129	; 0x81
 8012e60:	f00f f93e 	bl	80220e0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012e64:	2101      	movs	r1, #1
 8012e66:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012e68:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012e6a:	f00f f939 	bl	80220e0 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8012e6e:	4620      	mov	r0, r4
 8012e70:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8012e72:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8012e76:	f00f f933 	bl	80220e0 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8012e7a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8012e7e:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 8012e80:	b14b      	cbz	r3, 8012e96 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012e82:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8012e86:	685b      	ldr	r3, [r3, #4]
 8012e88:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012e8a:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 8012e8e:	f00f fb11 	bl	80224b4 <free>
    pdev->pClassData = NULL;
 8012e92:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8012e96:	2000      	movs	r0, #0
 8012e98:	bd38      	pop	{r3, r4, r5, pc}
 8012e9a:	bf00      	nop

08012e9c <USBD_CDC_Init>:
{
 8012e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ea0:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012ea2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8012ea6:	f00f fafd 	bl	80224a4 <malloc>
  if (hcdc == NULL)
 8012eaa:	4605      	mov	r5, r0
 8012eac:	2800      	cmp	r0, #0
 8012eae:	d04d      	beq.n	8012f4c <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012eb0:	7c23      	ldrb	r3, [r4, #16]
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012eb2:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 8012eb4:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012eb8:	b38b      	cbz	r3, 8012f1e <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012eba:	2340      	movs	r3, #64	; 0x40
 8012ebc:	2181      	movs	r1, #129	; 0x81
 8012ebe:	2202      	movs	r2, #2
 8012ec0:	4620      	mov	r0, r4
 8012ec2:	f00f f8fb 	bl	80220bc <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012ec6:	4631      	mov	r1, r6
 8012ec8:	2340      	movs	r3, #64	; 0x40
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012eca:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012ecc:	2202      	movs	r2, #2
 8012ece:	4620      	mov	r0, r4
 8012ed0:	f00f f8f4 	bl	80220bc <USBD_LL_OpenEP>
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012ed4:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012ed6:	2203      	movs	r2, #3
 8012ed8:	2182      	movs	r1, #130	; 0x82
      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012eda:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012ede:	4620      	mov	r0, r4
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012ee0:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012ee4:	2308      	movs	r3, #8
 8012ee6:	f00f f8e9 	bl	80220bc <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012eea:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012eee:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 8012ef2:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012ef4:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	4798      	blx	r3
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012efc:	7c26      	ldrb	r6, [r4, #16]
  hcdc->TxState = 0U;
 8012efe:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 8012f02:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012f06:	b9b6      	cbnz	r6, 8012f36 <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012f08:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8012f0c:	4641      	mov	r1, r8
 8012f0e:	4620      	mov	r0, r4
 8012f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f14:	f00f f93e 	bl	8022194 <USBD_LL_PrepareReceive>
}
 8012f18:	4630      	mov	r0, r6
 8012f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012f1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012f22:	2181      	movs	r1, #129	; 0x81
 8012f24:	2202      	movs	r2, #2
 8012f26:	4620      	mov	r0, r4
 8012f28:	f00f f8c8 	bl	80220bc <USBD_LL_OpenEP>
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012f2c:	4631      	mov	r1, r6
 8012f2e:	f44f 7300 	mov.w	r3, #512	; 0x200
     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012f32:	8726      	strh	r6, [r4, #56]	; 0x38
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012f34:	e7ca      	b.n	8012ecc <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 8012f36:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012f38:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8012f3c:	4641      	mov	r1, r8
 8012f3e:	4620      	mov	r0, r4
 8012f40:	2340      	movs	r3, #64	; 0x40
 8012f42:	f00f f927 	bl	8022194 <USBD_LL_PrepareReceive>
}
 8012f46:	4630      	mov	r0, r6
 8012f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 8012f4c:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 8012f4e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8012f52:	e7e1      	b.n	8012f18 <USBD_CDC_Init+0x7c>

08012f54 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8012f54:	b119      	cbz	r1, 8012f5e <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8012f56:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8012f5a:	2000      	movs	r0, #0
 8012f5c:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8012f5e:	2003      	movs	r0, #3
}
 8012f60:	4770      	bx	lr
 8012f62:	bf00      	nop

08012f64 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8012f64:	4603      	mov	r3, r0

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
}
 8012f66:	2000      	movs	r0, #0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012f68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  hcdc->TxBuffer = pbuff;
 8012f6c:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8012f70:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8012f74:	4770      	bx	lr
 8012f76:	bf00      	nop

08012f78 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012f78:	4603      	mov	r3, r0
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
}
 8012f7a:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8012f7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012f80:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8012f84:	4770      	bx	lr
 8012f86:	bf00      	nop

08012f88 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012f88:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 8012f8c:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 8012f8e:	b18a      	cbz	r2, 8012fb4 <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012f90:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012f92:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012f96:	b134      	cbz	r4, 8012fa6 <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012f98:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012f9a:	2340      	movs	r3, #64	; 0x40
 8012f9c:	2101      	movs	r1, #1
 8012f9e:	f00f f8f9 	bl	8022194 <USBD_LL_PrepareReceive>
}
 8012fa2:	4620      	mov	r0, r4
 8012fa4:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012fa6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012faa:	2101      	movs	r1, #1
 8012fac:	f00f f8f2 	bl	8022194 <USBD_LL_PrepareReceive>
}
 8012fb0:	4620      	mov	r0, r4
 8012fb2:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8012fb4:	2403      	movs	r4, #3
}
 8012fb6:	4620      	mov	r0, r4
 8012fb8:	bd10      	pop	{r4, pc}
 8012fba:	bf00      	nop

08012fbc <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012fbc:	b1a0      	cbz	r0, 8012fe8 <USBD_Init+0x2c>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8012fbe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8012fc2:	b113      	cbz	r3, 8012fca <USBD_Init+0xe>
  {
    pdev->pClass = NULL;
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8012fca:	f8d0 32cc 	ldr.w	r3, [r0, #716]	; 0x2cc
 8012fce:	b113      	cbz	r3, 8012fd6 <USBD_Init+0x1a>
  {
    pdev->pConfDesc = NULL;
 8012fd0:	2300      	movs	r3, #0
 8012fd2:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012fd6:	b109      	cbz	r1, 8012fdc <USBD_Init+0x20>
  {
    pdev->pDesc = pdesc;
 8012fd8:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012fdc:	2301      	movs	r3, #1
  pdev->id = id;
 8012fde:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012fe0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012fe4:	f00f b82a 	b.w	802203c <USBD_LL_Init>

  return ret;
}
 8012fe8:	2003      	movs	r0, #3
 8012fea:	4770      	bx	lr

08012fec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012fec:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 8012fee:	2400      	movs	r4, #0
{
 8012ff0:	b083      	sub	sp, #12
  uint16_t len = 0U;
 8012ff2:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 8012ff6:	b159      	cbz	r1, 8013010 <USBD_RegisterClass+0x24>
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012ff8:	4605      	mov	r5, r0
 8012ffa:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8012ffe:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8013000:	f10d 0006 	add.w	r0, sp, #6
 8013004:	4798      	blx	r3
 8013006:	f8c5 02cc 	str.w	r0, [r5, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
}
 801300a:	4620      	mov	r0, r4
 801300c:	b003      	add	sp, #12
 801300e:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 8013010:	2403      	movs	r4, #3
}
 8013012:	4620      	mov	r0, r4
 8013014:	b003      	add	sp, #12
 8013016:	bd30      	pop	{r4, r5, pc}

08013018 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8013018:	f00f b842 	b.w	80220a0 <USBD_LL_Start>

0801301c <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 801301c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8013020:	b10b      	cbz	r3, 8013026 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	4718      	bx	r3
  }

  return ret;
}
 8013026:	2003      	movs	r0, #3
 8013028:	4770      	bx	lr
 801302a:	bf00      	nop

0801302c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801302c:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801302e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8013032:	b10b      	cbz	r3, 8013038 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8013034:	685b      	ldr	r3, [r3, #4]
 8013036:	4798      	blx	r3
  }

  return USBD_OK;
}
 8013038:	2000      	movs	r0, #0
 801303a:	bd08      	pop	{r3, pc}

0801303c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801303c:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801303e:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 8013042:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013044:	4628      	mov	r0, r5
 8013046:	f000 fb93 	bl	8013770 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 801304a:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 801304e:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 8013050:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 8013054:	f001 031f 	and.w	r3, r1, #31
  switch (pdev->request.bmRequest & 0x1FU)
 8013058:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 801305a:	e9c4 02a5 	strd	r0, r2, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 801305e:	d009      	beq.n	8013074 <USBD_LL_SetupStage+0x38>
 8013060:	2b02      	cmp	r3, #2
 8013062:	d013      	beq.n	801308c <USBD_LL_SetupStage+0x50>
 8013064:	b163      	cbz	r3, 8013080 <USBD_LL_SetupStage+0x44>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013066:	4620      	mov	r0, r4
 8013068:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 801306c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8013070:	f00f b844 	b.w	80220fc <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8013074:	4629      	mov	r1, r5
 8013076:	4620      	mov	r0, r4
}
 8013078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801307c:	f000 ba9e 	b.w	80135bc <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013080:	4629      	mov	r1, r5
 8013082:	4620      	mov	r0, r4
}
 8013084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013088:	f000 b8f4 	b.w	8013274 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801308c:	4629      	mov	r1, r5
 801308e:	4620      	mov	r0, r4
}
 8013090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8013094:	f000 baca 	b.w	801362c <USBD_StdEPReq>

08013098 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8013098:	b570      	push	{r4, r5, r6, lr}
 801309a:	4605      	mov	r5, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801309c:	b931      	cbnz	r1, 80130ac <USBD_LL_DataOutStage+0x14>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801309e:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 80130a2:	460c      	mov	r4, r1
 80130a4:	2b03      	cmp	r3, #3
 80130a6:	d00e      	beq.n	80130c6 <USBD_LL_DataOutStage+0x2e>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80130a8:	2000      	movs	r0, #0
}
 80130aa:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataOut != NULL) &&
 80130ac:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80130b0:	699b      	ldr	r3, [r3, #24]
 80130b2:	b133      	cbz	r3, 80130c2 <USBD_LL_DataOutStage+0x2a>
 80130b4:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80130b8:	2a03      	cmp	r2, #3
 80130ba:	d102      	bne.n	80130c2 <USBD_LL_DataOutStage+0x2a>
}
 80130bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80130c0:	4718      	bx	r3
    return USBD_FAIL;
 80130c2:	2003      	movs	r0, #3
}
 80130c4:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 80130c6:	e9d0 3657 	ldrd	r3, r6, [r0, #348]	; 0x15c
 80130ca:	42b3      	cmp	r3, r6
 80130cc:	d80d      	bhi.n	80130ea <USBD_LL_DataOutStage+0x52>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80130ce:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80130d2:	691b      	ldr	r3, [r3, #16]
 80130d4:	b123      	cbz	r3, 80130e0 <USBD_LL_DataOutStage+0x48>
 80130d6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80130da:	2a03      	cmp	r2, #3
 80130dc:	d100      	bne.n	80130e0 <USBD_LL_DataOutStage+0x48>
          pdev->pClass->EP0_RxReady(pdev);
 80130de:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 80130e0:	4628      	mov	r0, r5
 80130e2:	f000 fbbb 	bl	801385c <USBD_CtlSendStatus>
  return USBD_OK;
 80130e6:	2000      	movs	r0, #0
 80130e8:	e7df      	b.n	80130aa <USBD_LL_DataOutStage+0x12>
        pep->rem_length -= pep->maxpacket;
 80130ea:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80130ec:	4611      	mov	r1, r2
 80130ee:	4632      	mov	r2, r6
 80130f0:	429e      	cmp	r6, r3
        pep->rem_length -= pep->maxpacket;
 80130f2:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80130f6:	bf28      	it	cs
 80130f8:	461a      	movcs	r2, r3
 80130fa:	f000 fba5 	bl	8013848 <USBD_CtlContinueRx>
  return USBD_OK;
 80130fe:	4620      	mov	r0, r4
}
 8013100:	bd70      	pop	{r4, r5, r6, pc}
 8013102:	bf00      	nop

08013104 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8013104:	b570      	push	{r4, r5, r6, lr}
 8013106:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8013108:	b949      	cbnz	r1, 801311e <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801310a:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 801310e:	2b02      	cmp	r3, #2
 8013110:	d015      	beq.n	801313e <USBD_LL_DataInStage+0x3a>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8013112:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 8013116:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 8013118:	2b01      	cmp	r3, #1
 801311a:	d00d      	beq.n	8013138 <USBD_LL_DataInStage+0x34>
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
}
 801311c:	bd70      	pop	{r4, r5, r6, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 801311e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8013122:	695b      	ldr	r3, [r3, #20]
 8013124:	b133      	cbz	r3, 8013134 <USBD_LL_DataInStage+0x30>
 8013126:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 801312a:	2a03      	cmp	r2, #3
 801312c:	d102      	bne.n	8013134 <USBD_LL_DataInStage+0x30>
}
 801312e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013132:	4718      	bx	r3
    return USBD_FAIL;
 8013134:	2003      	movs	r0, #3
}
 8013136:	bd70      	pop	{r4, r5, r6, pc}
      pdev->dev_test_mode = 0U;
 8013138:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
}
 801313c:	bd70      	pop	{r4, r5, r6, pc}
      if (pep->rem_length > pep->maxpacket)
 801313e:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 8013142:	460d      	mov	r5, r1
 8013144:	42b3      	cmp	r3, r6
 8013146:	d815      	bhi.n	8013174 <USBD_LL_DataInStage+0x70>
        if ((pep->maxpacket == pep->rem_length) &&
 8013148:	d024      	beq.n	8013194 <USBD_LL_DataInStage+0x90>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 801314a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 801314e:	68db      	ldr	r3, [r3, #12]
 8013150:	b11b      	cbz	r3, 801315a <USBD_LL_DataInStage+0x56>
 8013152:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8013156:	2a03      	cmp	r2, #3
 8013158:	d019      	beq.n	801318e <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801315a:	2180      	movs	r1, #128	; 0x80
 801315c:	4620      	mov	r0, r4
 801315e:	f00e ffcd 	bl	80220fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013162:	4620      	mov	r0, r4
 8013164:	f000 fb86 	bl	8013874 <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 8013168:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
      pdev->dev_test_mode = 0U;
 801316c:	2000      	movs	r0, #0
    if (pdev->dev_test_mode == 1U)
 801316e:	2b01      	cmp	r3, #1
 8013170:	d1d4      	bne.n	801311c <USBD_LL_DataInStage+0x18>
 8013172:	e7e1      	b.n	8013138 <USBD_LL_DataInStage+0x34>
        pep->rem_length -= pep->maxpacket;
 8013174:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8013176:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 8013178:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801317a:	461a      	mov	r2, r3
 801317c:	f000 fb4c 	bl	8013818 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013180:	462b      	mov	r3, r5
 8013182:	462a      	mov	r2, r5
 8013184:	4629      	mov	r1, r5
 8013186:	4620      	mov	r0, r4
 8013188:	f00f f804 	bl	8022194 <USBD_LL_PrepareReceive>
 801318c:	e7c1      	b.n	8013112 <USBD_LL_DataInStage+0xe>
            pdev->pClass->EP0_TxSent(pdev);
 801318e:	4620      	mov	r0, r4
 8013190:	4798      	blx	r3
 8013192:	e7e2      	b.n	801315a <USBD_LL_DataInStage+0x56>
            (pep->total_length >= pep->maxpacket) &&
 8013194:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8013196:	4293      	cmp	r3, r2
 8013198:	d8d7      	bhi.n	801314a <USBD_LL_DataInStage+0x46>
            (pep->total_length >= pep->maxpacket) &&
 801319a:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 801319e:	429a      	cmp	r2, r3
 80131a0:	d2d3      	bcs.n	801314a <USBD_LL_DataInStage+0x46>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80131a2:	460a      	mov	r2, r1
 80131a4:	f000 fb38 	bl	8013818 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80131a8:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 80131ac:	e7e8      	b.n	8013180 <USBD_LL_DataInStage+0x7c>
 80131ae:	bf00      	nop

080131b0 <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 80131b0:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80131b2:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData != NULL)
 80131b4:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 80131b8:	b570      	push	{r4, r5, r6, lr}
 80131ba:	4604      	mov	r4, r0
  pdev->dev_state = USBD_STATE_DEFAULT;
 80131bc:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80131c0:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 80131c4:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 80131c6:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClassData != NULL)
 80131ca:	b11b      	cbz	r3, 80131d4 <USBD_LL_Reset+0x24>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80131cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80131d0:	685b      	ldr	r3, [r3, #4]
 80131d2:	4798      	blx	r3

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80131d4:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80131d6:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80131d8:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80131da:	4620      	mov	r0, r4
 80131dc:	462b      	mov	r3, r5
 80131de:	4611      	mov	r1, r2
 80131e0:	f00e ff6c 	bl	80220bc <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80131e4:	462b      	mov	r3, r5
 80131e6:	2200      	movs	r2, #0
 80131e8:	2180      	movs	r1, #128	; 0x80
 80131ea:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80131ec:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80131f0:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80131f4:	f00e ff62 	bl	80220bc <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
}
 80131f8:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80131fa:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80131fc:	6225      	str	r5, [r4, #32]
}
 80131fe:	bd70      	pop	{r4, r5, r6, pc}

08013200 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013200:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 8013202:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 8013204:	7419      	strb	r1, [r3, #16]
}
 8013206:	4770      	bx	lr

08013208 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013208:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801320a:	2104      	movs	r1, #4

  return USBD_OK;
}
 801320c:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 801320e:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8013212:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->dev_old_state = pdev->dev_state;
 8013216:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
}
 801321a:	4770      	bx	lr

0801321c <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801321c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8013220:	2b04      	cmp	r3, #4
 8013222:	d103      	bne.n	801322c <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 8013224:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8013228:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 801322c:	2000      	movs	r0, #0
 801322e:	4770      	bx	lr

08013230 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013230:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8013234:	2a03      	cmp	r2, #3
 8013236:	d001      	beq.n	801323c <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8013238:	2000      	movs	r0, #0
 801323a:	4770      	bx	lr
{
 801323c:	b508      	push	{r3, lr}
    if (pdev->pClass->SOF != NULL)
 801323e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8013242:	69db      	ldr	r3, [r3, #28]
 8013244:	b103      	cbz	r3, 8013248 <USBD_LL_SOF+0x18>
      pdev->pClass->SOF(pdev);
 8013246:	4798      	blx	r3
}
 8013248:	2000      	movs	r0, #0
 801324a:	bd08      	pop	{r3, pc}

0801324c <USBD_LL_IsoINIncomplete>:
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
}
 801324c:	2000      	movs	r0, #0
 801324e:	4770      	bx	lr

08013250 <USBD_LL_IsoOUTIncomplete>:
 8013250:	2000      	movs	r0, #0
 8013252:	4770      	bx	lr

08013254 <USBD_LL_DevConnected>:
 8013254:	2000      	movs	r0, #0
 8013256:	4770      	bx	lr

08013258 <USBD_LL_DevDisconnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013258:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 801325a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 801325e:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 8013262:	b12a      	cbz	r2, 8013270 <USBD_LL_DevDisconnected+0x18>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013264:	6852      	ldr	r2, [r2, #4]
 8013266:	7901      	ldrb	r1, [r0, #4]
{
 8013268:	b508      	push	{r3, lr}
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801326a:	4790      	blx	r2
  }

  return USBD_OK;
}
 801326c:	2000      	movs	r0, #0
 801326e:	bd08      	pop	{r3, pc}
 8013270:	2000      	movs	r0, #0
 8013272:	4770      	bx	lr

08013274 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013274:	b570      	push	{r4, r5, r6, lr}
 8013276:	780c      	ldrb	r4, [r1, #0]
 8013278:	b082      	sub	sp, #8
 801327a:	460e      	mov	r6, r1
 801327c:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801327e:	f004 0460 	and.w	r4, r4, #96	; 0x60
 8013282:	2c20      	cmp	r4, #32
 8013284:	d00e      	beq.n	80132a4 <USBD_StdDevReq+0x30>
 8013286:	2c40      	cmp	r4, #64	; 0x40
 8013288:	d00c      	beq.n	80132a4 <USBD_StdDevReq+0x30>
 801328a:	b1ac      	cbz	r4, 80132b8 <USBD_StdDevReq+0x44>

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801328c:	2180      	movs	r1, #128	; 0x80
 801328e:	4628      	mov	r0, r5
 8013290:	f00e ff34 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013294:	2100      	movs	r1, #0
 8013296:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8013298:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 801329a:	f00e ff2f 	bl	80220fc <USBD_LL_StallEP>
}
 801329e:	4620      	mov	r0, r4
 80132a0:	b002      	add	sp, #8
 80132a2:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80132a4:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 80132a8:	4631      	mov	r1, r6
 80132aa:	4628      	mov	r0, r5
 80132ac:	689b      	ldr	r3, [r3, #8]
 80132ae:	4798      	blx	r3
 80132b0:	4604      	mov	r4, r0
}
 80132b2:	4620      	mov	r0, r4
 80132b4:	b002      	add	sp, #8
 80132b6:	bd70      	pop	{r4, r5, r6, pc}
    switch (req->bRequest)
 80132b8:	784b      	ldrb	r3, [r1, #1]
 80132ba:	2b09      	cmp	r3, #9
 80132bc:	d8e6      	bhi.n	801328c <USBD_StdDevReq+0x18>
 80132be:	a201      	add	r2, pc, #4	; (adr r2, 80132c4 <USBD_StdDevReq+0x50>)
 80132c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132c4:	08013323 	.word	0x08013323
 80132c8:	08013351 	.word	0x08013351
 80132cc:	0801328d 	.word	0x0801328d
 80132d0:	0801336d 	.word	0x0801336d
 80132d4:	0801328d 	.word	0x0801328d
 80132d8:	0801337f 	.word	0x0801337f
 80132dc:	080133b7 	.word	0x080133b7
 80132e0:	0801328d 	.word	0x0801328d
 80132e4:	080133db 	.word	0x080133db
 80132e8:	080132ed 	.word	0x080132ed
  cfgidx = (uint8_t)(req->wValue);
 80132ec:	7889      	ldrb	r1, [r1, #2]
 80132ee:	4eb2      	ldr	r6, [pc, #712]	; (80135b8 <USBD_StdDevReq+0x344>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80132f0:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 80132f2:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80132f4:	f200 8142 	bhi.w	801357c <USBD_StdDevReq+0x308>
  switch (pdev->dev_state)
 80132f8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80132fc:	2b02      	cmp	r3, #2
 80132fe:	f000 812b 	beq.w	8013558 <USBD_StdDevReq+0x2e4>
 8013302:	2b03      	cmp	r3, #3
 8013304:	f000 8105 	beq.w	8013512 <USBD_StdDevReq+0x29e>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013308:	2180      	movs	r1, #128	; 0x80
    ret = USBD_FAIL;
 801330a:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801330c:	f00e fef6 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013310:	2100      	movs	r1, #0
 8013312:	4628      	mov	r0, r5
 8013314:	f00e fef2 	bl	80220fc <USBD_LL_StallEP>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013318:	7831      	ldrb	r1, [r6, #0]
 801331a:	4628      	mov	r0, r5
 801331c:	f7ff fe86 	bl	801302c <USBD_ClrClassConfig>
    break;
 8013320:	e7bd      	b.n	801329e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8013322:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8013326:	3a01      	subs	r2, #1
 8013328:	2a02      	cmp	r2, #2
 801332a:	d86c      	bhi.n	8013406 <USBD_StdDevReq+0x192>
    if (req->wLength != 0x2U)
 801332c:	88ca      	ldrh	r2, [r1, #6]
 801332e:	2a02      	cmp	r2, #2
 8013330:	d169      	bne.n	8013406 <USBD_StdDevReq+0x192>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013332:	2101      	movs	r1, #1
    if (pdev->dev_remote_wakeup != 0U)
 8013334:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013338:	60c1      	str	r1, [r0, #12]
    if (pdev->dev_remote_wakeup != 0U)
 801333a:	b10a      	cbz	r2, 8013340 <USBD_StdDevReq+0xcc>
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801333c:	2203      	movs	r2, #3
 801333e:	60c2      	str	r2, [r0, #12]
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013340:	2202      	movs	r2, #2
 8013342:	f105 010c 	add.w	r1, r5, #12
 8013346:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 8013348:	461c      	mov	r4, r3
    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801334a:	f000 fa57 	bl	80137fc <USBD_CtlSendData>
    break;
 801334e:	e7a6      	b.n	801329e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8013350:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8013354:	3b01      	subs	r3, #1
 8013356:	2b02      	cmp	r3, #2
 8013358:	d855      	bhi.n	8013406 <USBD_StdDevReq+0x192>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801335a:	884b      	ldrh	r3, [r1, #2]
 801335c:	2b01      	cmp	r3, #1
 801335e:	d19e      	bne.n	801329e <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8013360:	2300      	movs	r3, #0
 8013362:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013366:	f000 fa79 	bl	801385c <USBD_CtlSendStatus>
 801336a:	e798      	b.n	801329e <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801336c:	884b      	ldrh	r3, [r1, #2]
 801336e:	2b01      	cmp	r3, #1
 8013370:	d195      	bne.n	801329e <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 8013372:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013376:	4628      	mov	r0, r5
 8013378:	f000 fa70 	bl	801385c <USBD_CtlSendStatus>
 801337c:	e78f      	b.n	801329e <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801337e:	888b      	ldrh	r3, [r1, #4]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d140      	bne.n	8013406 <USBD_StdDevReq+0x192>
 8013384:	88cb      	ldrh	r3, [r1, #6]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d13d      	bne.n	8013406 <USBD_StdDevReq+0x192>
 801338a:	884e      	ldrh	r6, [r1, #2]
 801338c:	2e7f      	cmp	r6, #127	; 0x7f
 801338e:	d83a      	bhi.n	8013406 <USBD_StdDevReq+0x192>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013390:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8013394:	2b03      	cmp	r3, #3
 8013396:	d036      	beq.n	8013406 <USBD_StdDevReq+0x192>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013398:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 801339a:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801339e:	f00e fedd 	bl	802215c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80133a2:	4628      	mov	r0, r5
 80133a4:	f000 fa5a 	bl	801385c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80133a8:	2e00      	cmp	r6, #0
 80133aa:	f040 80d1 	bne.w	8013550 <USBD_StdDevReq+0x2dc>
        pdev->dev_state = USBD_STATE_DEFAULT;
 80133ae:	2301      	movs	r3, #1
 80133b0:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 80133b4:	e773      	b.n	801329e <USBD_StdDevReq+0x2a>
      USBD_GetDescriptor(pdev, req);
 80133b6:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 80133b8:	2100      	movs	r1, #0
 80133ba:	0a13      	lsrs	r3, r2, #8
 80133bc:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 80133c0:	3b01      	subs	r3, #1
 80133c2:	2b0e      	cmp	r3, #14
 80133c4:	d81f      	bhi.n	8013406 <USBD_StdDevReq+0x192>
 80133c6:	e8df f003 	tbb	[pc, r3]
 80133ca:	6b77      	.short	0x6b77
 80133cc:	4f1e1e59 	.word	0x4f1e1e59
 80133d0:	1e1e1e43 	.word	0x1e1e1e43
 80133d4:	1e1e1e1e 	.word	0x1e1e1e1e
 80133d8:	29          	.byte	0x29
 80133d9:	00          	.byte	0x00
  if (req->wLength != 1U)
 80133da:	88ca      	ldrh	r2, [r1, #6]
 80133dc:	2a01      	cmp	r2, #1
 80133de:	d112      	bne.n	8013406 <USBD_StdDevReq+0x192>
    switch (pdev->dev_state)
 80133e0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80133e4:	2b02      	cmp	r3, #2
 80133e6:	f200 808d 	bhi.w	8013504 <USBD_StdDevReq+0x290>
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	f43f af4e 	beq.w	801328c <USBD_StdDevReq+0x18>
      pdev->dev_default_config = 0U;
 80133f0:	2300      	movs	r3, #0
 80133f2:	4601      	mov	r1, r0
 80133f4:	f841 3f08 	str.w	r3, [r1, #8]!
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80133f8:	f000 fa00 	bl	80137fc <USBD_CtlSendData>
      break;
 80133fc:	e74f      	b.n	801329e <USBD_StdDevReq+0x2a>
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80133fe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8013402:	685b      	ldr	r3, [r3, #4]
 8013404:	b97b      	cbnz	r3, 8013426 <USBD_StdDevReq+0x1b2>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013406:	2180      	movs	r1, #128	; 0x80
 8013408:	4628      	mov	r0, r5
 801340a:	f00e fe77 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801340e:	4628      	mov	r0, r5
 8013410:	2100      	movs	r1, #0
 8013412:	f00e fe73 	bl	80220fc <USBD_LL_StallEP>
}
 8013416:	4620      	mov	r0, r4
 8013418:	b002      	add	sp, #8
 801341a:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 801341c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8013420:	69db      	ldr	r3, [r3, #28]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d0ef      	beq.n	8013406 <USBD_StdDevReq+0x192>
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013426:	f10d 0106 	add.w	r1, sp, #6
 801342a:	7c28      	ldrb	r0, [r5, #16]
 801342c:	4798      	blx	r3
    if (req->wLength != 0U)
 801342e:	88f2      	ldrh	r2, [r6, #6]
 8013430:	2a00      	cmp	r2, #0
 8013432:	d0a0      	beq.n	8013376 <USBD_StdDevReq+0x102>
      if (len != 0U)
 8013434:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8013438:	2b00      	cmp	r3, #0
 801343a:	d0e4      	beq.n	8013406 <USBD_StdDevReq+0x192>
        len = MIN(len, req->wLength);
 801343c:	429a      	cmp	r2, r3
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801343e:	4601      	mov	r1, r0
 8013440:	4628      	mov	r0, r5
        len = MIN(len, req->wLength);
 8013442:	bf28      	it	cs
 8013444:	461a      	movcs	r2, r3
 8013446:	f8ad 2006 	strh.w	r2, [sp, #6]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801344a:	f000 f9d7 	bl	80137fc <USBD_CtlSendData>
 801344e:	e726      	b.n	801329e <USBD_StdDevReq+0x2a>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013450:	7c03      	ldrb	r3, [r0, #16]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d1d7      	bne.n	8013406 <USBD_StdDevReq+0x192>
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8013456:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 801345a:	f10d 0006 	add.w	r0, sp, #6
 801345e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013460:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013462:	2307      	movs	r3, #7
 8013464:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8013466:	e7e2      	b.n	801342e <USBD_StdDevReq+0x1ba>
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013468:	7c03      	ldrb	r3, [r0, #16]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d1cb      	bne.n	8013406 <USBD_StdDevReq+0x192>
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801346e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8013472:	f10d 0006 	add.w	r0, sp, #6
 8013476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013478:	4798      	blx	r3
  if (err != 0U)
 801347a:	e7d8      	b.n	801342e <USBD_StdDevReq+0x1ba>
    switch ((uint8_t)(req->wValue))
 801347c:	b2d2      	uxtb	r2, r2
 801347e:	2a05      	cmp	r2, #5
 8013480:	d8c1      	bhi.n	8013406 <USBD_StdDevReq+0x192>
 8013482:	a301      	add	r3, pc, #4	; (adr r3, 8013488 <USBD_StdDevReq+0x214>)
 8013484:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8013488:	080133ff 	.word	0x080133ff
 801348c:	080134f9 	.word	0x080134f9
 8013490:	080134ed 	.word	0x080134ed
 8013494:	080134e1 	.word	0x080134e1
 8013498:	080134d5 	.word	0x080134d5
 801349c:	080134c9 	.word	0x080134c9
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80134a0:	7c03      	ldrb	r3, [r0, #16]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d17e      	bne.n	80135a4 <USBD_StdDevReq+0x330>
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80134a6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80134aa:	f10d 0006 	add.w	r0, sp, #6
 80134ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80134b0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80134b2:	2302      	movs	r3, #2
 80134b4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80134b6:	e7ba      	b.n	801342e <USBD_StdDevReq+0x1ba>
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80134b8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80134bc:	f10d 0106 	add.w	r1, sp, #6
 80134c0:	7c00      	ldrb	r0, [r0, #16]
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	4798      	blx	r3
  if (err != 0U)
 80134c6:	e7b2      	b.n	801342e <USBD_StdDevReq+0x1ba>
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80134c8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80134cc:	699b      	ldr	r3, [r3, #24]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d1a9      	bne.n	8013426 <USBD_StdDevReq+0x1b2>
 80134d2:	e798      	b.n	8013406 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80134d4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80134d8:	695b      	ldr	r3, [r3, #20]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d1a3      	bne.n	8013426 <USBD_StdDevReq+0x1b2>
 80134de:	e792      	b.n	8013406 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80134e0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80134e4:	691b      	ldr	r3, [r3, #16]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d19d      	bne.n	8013426 <USBD_StdDevReq+0x1b2>
 80134ea:	e78c      	b.n	8013406 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80134ec:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80134f0:	68db      	ldr	r3, [r3, #12]
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	d197      	bne.n	8013426 <USBD_StdDevReq+0x1b2>
 80134f6:	e786      	b.n	8013406 <USBD_StdDevReq+0x192>
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80134f8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80134fc:	689b      	ldr	r3, [r3, #8]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d191      	bne.n	8013426 <USBD_StdDevReq+0x1b2>
 8013502:	e780      	b.n	8013406 <USBD_StdDevReq+0x192>
    switch (pdev->dev_state)
 8013504:	2b03      	cmp	r3, #3
 8013506:	f47f aec1 	bne.w	801328c <USBD_StdDevReq+0x18>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801350a:	1d01      	adds	r1, r0, #4
 801350c:	f000 f976 	bl	80137fc <USBD_CtlSendData>
      break;
 8013510:	e6c5      	b.n	801329e <USBD_StdDevReq+0x2a>
    if (cfgidx == 0U)
 8013512:	2900      	cmp	r1, #0
 8013514:	d03b      	beq.n	801358e <USBD_StdDevReq+0x31a>
    else if (cfgidx != pdev->dev_config)
 8013516:	6841      	ldr	r1, [r0, #4]
 8013518:	2901      	cmp	r1, #1
 801351a:	f43f af2c 	beq.w	8013376 <USBD_StdDevReq+0x102>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801351e:	b2c9      	uxtb	r1, r1
 8013520:	f7ff fd84 	bl	801302c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8013524:	7831      	ldrb	r1, [r6, #0]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8013526:	4628      	mov	r0, r5
      pdev->dev_config = cfgidx;
 8013528:	6069      	str	r1, [r5, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801352a:	f7ff fd77 	bl	801301c <USBD_SetClassConfig>
      if (ret != USBD_OK)
 801352e:	4606      	mov	r6, r0
 8013530:	2800      	cmp	r0, #0
 8013532:	f43f af20 	beq.w	8013376 <USBD_StdDevReq+0x102>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013536:	2180      	movs	r1, #128	; 0x80
 8013538:	4628      	mov	r0, r5
 801353a:	f00e fddf 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801353e:	2100      	movs	r1, #0
 8013540:	4628      	mov	r0, r5
 8013542:	4634      	mov	r4, r6
 8013544:	f00e fdda 	bl	80220fc <USBD_LL_StallEP>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013548:	7929      	ldrb	r1, [r5, #4]
 801354a:	4628      	mov	r0, r5
 801354c:	f7ff fd6e 	bl	801302c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013550:	2302      	movs	r3, #2
 8013552:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8013556:	e6a2      	b.n	801329e <USBD_StdDevReq+0x2a>
    if (cfgidx != 0U)
 8013558:	2900      	cmp	r1, #0
 801355a:	f43f af0c 	beq.w	8013376 <USBD_StdDevReq+0x102>
      pdev->dev_config = cfgidx;
 801355e:	2101      	movs	r1, #1
 8013560:	6041      	str	r1, [r0, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8013562:	f7ff fd5b 	bl	801301c <USBD_SetClassConfig>
      if (ret != USBD_OK)
 8013566:	4604      	mov	r4, r0
 8013568:	2800      	cmp	r0, #0
 801356a:	f47f af4c 	bne.w	8013406 <USBD_StdDevReq+0x192>
        (void)USBD_CtlSendStatus(pdev);
 801356e:	4628      	mov	r0, r5
 8013570:	f000 f974 	bl	801385c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8013574:	2303      	movs	r3, #3
 8013576:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 801357a:	e690      	b.n	801329e <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801357c:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 801357e:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013580:	f00e fdbc 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013584:	4628      	mov	r0, r5
 8013586:	2100      	movs	r1, #0
 8013588:	f00e fdb8 	bl	80220fc <USBD_LL_StallEP>
    return USBD_FAIL;
 801358c:	e687      	b.n	801329e <USBD_StdDevReq+0x2a>
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801358e:	2302      	movs	r3, #2
      pdev->dev_config = cfgidx;
 8013590:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8013592:	460c      	mov	r4, r1
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8013594:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013598:	f7ff fd48 	bl	801302c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 801359c:	4628      	mov	r0, r5
 801359e:	f000 f95d 	bl	801385c <USBD_CtlSendStatus>
 80135a2:	e67c      	b.n	801329e <USBD_StdDevReq+0x2a>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80135a4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 80135a8:	f10d 0006 	add.w	r0, sp, #6
 80135ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135ae:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80135b0:	2302      	movs	r3, #2
 80135b2:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80135b4:	e73b      	b.n	801342e <USBD_StdDevReq+0x1ba>
 80135b6:	bf00      	nop
 80135b8:	20001d30 	.word	0x20001d30

080135bc <USBD_StdItfReq>:
{
 80135bc:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80135be:	780b      	ldrb	r3, [r1, #0]
{
 80135c0:	460d      	mov	r5, r1
 80135c2:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80135c4:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80135c8:	2a40      	cmp	r2, #64	; 0x40
 80135ca:	d00b      	beq.n	80135e4 <USBD_StdItfReq+0x28>
 80135cc:	065b      	lsls	r3, r3, #25
 80135ce:	d509      	bpl.n	80135e4 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 80135d0:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80135d2:	2180      	movs	r1, #128	; 0x80
 80135d4:	f00e fd92 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80135d8:	4620      	mov	r0, r4
 80135da:	4629      	mov	r1, r5
 80135dc:	f00e fd8e 	bl	80220fc <USBD_LL_StallEP>
}
 80135e0:	4628      	mov	r0, r5
 80135e2:	bd38      	pop	{r3, r4, r5, pc}
    switch (pdev->dev_state)
 80135e4:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80135e8:	3b01      	subs	r3, #1
 80135ea:	2b02      	cmp	r3, #2
 80135ec:	d812      	bhi.n	8013614 <USBD_StdItfReq+0x58>
      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80135ee:	792b      	ldrb	r3, [r5, #4]
 80135f0:	2b01      	cmp	r3, #1
 80135f2:	d80f      	bhi.n	8013614 <USBD_StdItfReq+0x58>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80135f4:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80135f8:	4629      	mov	r1, r5
 80135fa:	4620      	mov	r0, r4
 80135fc:	689b      	ldr	r3, [r3, #8]
 80135fe:	4798      	blx	r3
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8013600:	88eb      	ldrh	r3, [r5, #6]
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013602:	4605      	mov	r5, r0
        if ((req->wLength == 0U) && (ret == USBD_OK))
 8013604:	2b00      	cmp	r3, #0
 8013606:	d1eb      	bne.n	80135e0 <USBD_StdItfReq+0x24>
 8013608:	2800      	cmp	r0, #0
 801360a:	d1e9      	bne.n	80135e0 <USBD_StdItfReq+0x24>
          (void)USBD_CtlSendStatus(pdev);
 801360c:	4620      	mov	r0, r4
 801360e:	f000 f925 	bl	801385c <USBD_CtlSendStatus>
 8013612:	e7e5      	b.n	80135e0 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013614:	2180      	movs	r1, #128	; 0x80
 8013616:	4620      	mov	r0, r4
 8013618:	f00e fd70 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801361c:	2100      	movs	r1, #0
 801361e:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 8013620:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 8013622:	f00e fd6b 	bl	80220fc <USBD_LL_StallEP>
}
 8013626:	4628      	mov	r0, r5
 8013628:	bd38      	pop	{r3, r4, r5, pc}
 801362a:	bf00      	nop

0801362c <USBD_StdEPReq>:
{
 801362c:	b570      	push	{r4, r5, r6, lr}
 801362e:	780b      	ldrb	r3, [r1, #0]
 8013630:	460d      	mov	r5, r1
 8013632:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013634:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8013638:	2b20      	cmp	r3, #32
 801363a:	d00c      	beq.n	8013656 <USBD_StdEPReq+0x2a>
 801363c:	2b40      	cmp	r3, #64	; 0x40
 801363e:	d00a      	beq.n	8013656 <USBD_StdEPReq+0x2a>
 8013640:	b18b      	cbz	r3, 8013666 <USBD_StdEPReq+0x3a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013642:	2180      	movs	r1, #128	; 0x80
 8013644:	4620      	mov	r0, r4
 8013646:	f00e fd59 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801364a:	4620      	mov	r0, r4
 801364c:	2100      	movs	r1, #0
 801364e:	f00e fd55 	bl	80220fc <USBD_LL_StallEP>
}
 8013652:	2000      	movs	r0, #0
 8013654:	bd70      	pop	{r4, r5, r6, pc}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013656:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 801365a:	4629      	mov	r1, r5
 801365c:	4620      	mov	r0, r4
 801365e:	689b      	ldr	r3, [r3, #8]
}
 8013660:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013664:	4718      	bx	r3
    switch (req->bRequest)
 8013666:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 8013668:	888a      	ldrh	r2, [r1, #4]
 801366a:	2b01      	cmp	r3, #1
 801366c:	b2d1      	uxtb	r1, r2
    switch (req->bRequest)
 801366e:	d036      	beq.n	80136de <USBD_StdEPReq+0xb2>
 8013670:	2b03      	cmp	r3, #3
 8013672:	d023      	beq.n	80136bc <USBD_StdEPReq+0x90>
 8013674:	2b00      	cmp	r3, #0
 8013676:	d1e4      	bne.n	8013642 <USBD_StdEPReq+0x16>
      switch (pdev->dev_state)
 8013678:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 801367c:	2b02      	cmp	r3, #2
 801367e:	d04c      	beq.n	801371a <USBD_StdEPReq+0xee>
 8013680:	2b03      	cmp	r3, #3
 8013682:	d1de      	bne.n	8013642 <USBD_StdEPReq+0x16>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013684:	f001 030f 	and.w	r3, r1, #15
        if ((ep_addr & 0x80U) == 0x80U)
 8013688:	0612      	lsls	r2, r2, #24
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801368a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 801368e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
        if ((ep_addr & 0x80U) == 0x80U)
 8013692:	d453      	bmi.n	801373c <USBD_StdEPReq+0x110>
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013694:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 8013698:	2b00      	cmp	r3, #0
 801369a:	d0d2      	beq.n	8013642 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801369c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80136a0:	2514      	movs	r5, #20
 80136a2:	fb05 0503 	mla	r5, r5, r3, r0
 80136a6:	f505 75aa 	add.w	r5, r5, #340	; 0x154
          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d152      	bne.n	8013754 <USBD_StdEPReq+0x128>
            pep->status = 0x0001U;
 80136ae:	602b      	str	r3, [r5, #0]
          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80136b0:	4629      	mov	r1, r5
 80136b2:	4620      	mov	r0, r4
 80136b4:	2202      	movs	r2, #2
 80136b6:	f000 f8a1 	bl	80137fc <USBD_CtlSendData>
          break;
 80136ba:	e7ca      	b.n	8013652 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 80136bc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80136c0:	2b02      	cmp	r3, #2
 80136c2:	d021      	beq.n	8013708 <USBD_StdEPReq+0xdc>
 80136c4:	2b03      	cmp	r3, #3
 80136c6:	d1bc      	bne.n	8013642 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80136c8:	886b      	ldrh	r3, [r5, #2]
 80136ca:	b923      	cbnz	r3, 80136d6 <USBD_StdEPReq+0xaa>
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80136cc:	064a      	lsls	r2, r1, #25
 80136ce:	d002      	beq.n	80136d6 <USBD_StdEPReq+0xaa>
 80136d0:	88eb      	ldrh	r3, [r5, #6]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d049      	beq.n	801376a <USBD_StdEPReq+0x13e>
        (void)USBD_CtlSendStatus(pdev);
 80136d6:	4620      	mov	r0, r4
 80136d8:	f000 f8c0 	bl	801385c <USBD_CtlSendStatus>
        break;
 80136dc:	e7b9      	b.n	8013652 <USBD_StdEPReq+0x26>
      switch (pdev->dev_state)
 80136de:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80136e2:	2b02      	cmp	r3, #2
 80136e4:	d010      	beq.n	8013708 <USBD_StdEPReq+0xdc>
 80136e6:	2b03      	cmp	r3, #3
 80136e8:	d1ab      	bne.n	8013642 <USBD_StdEPReq+0x16>
        if (req->wValue == USB_FEATURE_EP_HALT)
 80136ea:	886b      	ldrh	r3, [r5, #2]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d1b0      	bne.n	8013652 <USBD_StdEPReq+0x26>
          if ((ep_addr & 0x7FU) != 0x00U)
 80136f0:	064e      	lsls	r6, r1, #25
 80136f2:	d135      	bne.n	8013760 <USBD_StdEPReq+0x134>
          (void)USBD_CtlSendStatus(pdev);
 80136f4:	4620      	mov	r0, r4
 80136f6:	f000 f8b1 	bl	801385c <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80136fa:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 80136fe:	4629      	mov	r1, r5
 8013700:	4620      	mov	r0, r4
 8013702:	689b      	ldr	r3, [r3, #8]
 8013704:	4798      	blx	r3
 8013706:	e7a4      	b.n	8013652 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013708:	064b      	lsls	r3, r1, #25
 801370a:	d09a      	beq.n	8013642 <USBD_StdEPReq+0x16>
          (void)USBD_LL_StallEP(pdev, ep_addr);
 801370c:	f00e fcf6 	bl	80220fc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013710:	4620      	mov	r0, r4
 8013712:	2180      	movs	r1, #128	; 0x80
 8013714:	f00e fcf2 	bl	80220fc <USBD_LL_StallEP>
 8013718:	e79b      	b.n	8013652 <USBD_StdEPReq+0x26>
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801371a:	0648      	lsls	r0, r1, #25
 801371c:	d191      	bne.n	8013642 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801371e:	0611      	lsls	r1, r2, #24
        pep->status = 0x0000U;
 8013720:	f04f 0300 	mov.w	r3, #0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013724:	4620      	mov	r0, r4
 8013726:	f04f 0202 	mov.w	r2, #2
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801372a:	bf4c      	ite	mi
 801372c:	f104 0114 	addmi.w	r1, r4, #20
 8013730:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
        pep->status = 0x0000U;
 8013734:	600b      	str	r3, [r1, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013736:	f000 f861 	bl	80137fc <USBD_CtlSendData>
        break;
 801373a:	e78a      	b.n	8013652 <USBD_StdEPReq+0x26>
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801373c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801373e:	2b00      	cmp	r3, #0
 8013740:	f43f af7f 	beq.w	8013642 <USBD_StdEPReq+0x16>
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013744:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8013748:	1c5d      	adds	r5, r3, #1
 801374a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801374e:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8013752:	e7aa      	b.n	80136aa <USBD_StdEPReq+0x7e>
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013754:	4620      	mov	r0, r4
 8013756:	f00e fced 	bl	8022134 <USBD_LL_IsStallEP>
 801375a:	b120      	cbz	r0, 8013766 <USBD_StdEPReq+0x13a>
            pep->status = 0x0001U;
 801375c:	2301      	movs	r3, #1
 801375e:	e7a6      	b.n	80136ae <USBD_StdEPReq+0x82>
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013760:	f00e fcda 	bl	8022118 <USBD_LL_ClearStallEP>
 8013764:	e7c6      	b.n	80136f4 <USBD_StdEPReq+0xc8>
            pep->status = 0x0000U;
 8013766:	6028      	str	r0, [r5, #0]
 8013768:	e7a2      	b.n	80136b0 <USBD_StdEPReq+0x84>
            (void)USBD_LL_StallEP(pdev, ep_addr);
 801376a:	f00e fcc7 	bl	80220fc <USBD_LL_StallEP>
 801376e:	e7b2      	b.n	80136d6 <USBD_StdEPReq+0xaa>

08013770 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8013770:	780b      	ldrb	r3, [r1, #0]
 8013772:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8013774:	784b      	ldrb	r3, [r1, #1]
 8013776:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013778:	78ca      	ldrb	r2, [r1, #3]
 801377a:	788b      	ldrb	r3, [r1, #2]
 801377c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8013780:	8043      	strh	r3, [r0, #2]
 8013782:	794a      	ldrb	r2, [r1, #5]
 8013784:	790b      	ldrb	r3, [r1, #4]
 8013786:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 801378a:	8083      	strh	r3, [r0, #4]
 801378c:	79ca      	ldrb	r2, [r1, #7]
 801378e:	798b      	ldrb	r3, [r1, #6]
 8013790:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8013794:	80c3      	strh	r3, [r0, #6]
}
 8013796:	4770      	bx	lr

08013798 <USBD_CtlError>:
{
 8013798:	b510      	push	{r4, lr}
 801379a:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 801379c:	2180      	movs	r1, #128	; 0x80
 801379e:	f00e fcad 	bl	80220fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80137a2:	2100      	movs	r1, #0
 80137a4:	4620      	mov	r0, r4
}
 80137a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 80137aa:	f00e bca7 	b.w	80220fc <USBD_LL_StallEP>
 80137ae:	bf00      	nop

080137b0 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 80137b0:	b308      	cbz	r0, 80137f6 <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 80137b2:	7803      	ldrb	r3, [r0, #0]
{
 80137b4:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 80137b6:	b1fb      	cbz	r3, 80137f8 <USBD_GetString+0x48>
 80137b8:	4604      	mov	r4, r0
 80137ba:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 80137be:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 80137c0:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80137c4:	b2db      	uxtb	r3, r3
 80137c6:	2d00      	cmp	r5, #0
 80137c8:	d1f9      	bne.n	80137be <USBD_GetString+0xe>
 80137ca:	3301      	adds	r3, #1
 80137cc:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 80137ce:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80137d0:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 80137d2:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80137d4:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 80137d6:	7804      	ldrb	r4, [r0, #0]
 80137d8:	b15c      	cbz	r4, 80137f2 <USBD_GetString+0x42>
  idx++;
 80137da:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 80137dc:	2500      	movs	r5, #0
    idx++;
 80137de:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 80137e0:	54cc      	strb	r4, [r1, r3]
    idx++;
 80137e2:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 80137e4:	b2d2      	uxtb	r2, r2
    idx++;
 80137e6:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 80137e8:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 80137ea:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80137ee:	2c00      	cmp	r4, #0
 80137f0:	d1f5      	bne.n	80137de <USBD_GetString+0x2e>
}
 80137f2:	bc70      	pop	{r4, r5, r6}
 80137f4:	4770      	bx	lr
 80137f6:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 80137f8:	2302      	movs	r3, #2
 80137fa:	e7e8      	b.n	80137ce <USBD_GetString+0x1e>

080137fc <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80137fc:	b538      	push	{r3, r4, r5, lr}
 80137fe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013800:	2502      	movs	r5, #2
{
 8013802:	460a      	mov	r2, r1
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013804:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013806:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 801380a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801380e:	f00e fcb3 	bl	8022178 <USBD_LL_Transmit>

  return USBD_OK;
}
 8013812:	2000      	movs	r0, #0
 8013814:	bd38      	pop	{r3, r4, r5, pc}
 8013816:	bf00      	nop

08013818 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013818:	b510      	push	{r4, lr}
 801381a:	460c      	mov	r4, r1
 801381c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801381e:	2100      	movs	r1, #0
 8013820:	4622      	mov	r2, r4
 8013822:	f00e fca9 	bl	8022178 <USBD_LL_Transmit>

  return USBD_OK;
}
 8013826:	2000      	movs	r0, #0
 8013828:	bd10      	pop	{r4, pc}
 801382a:	bf00      	nop

0801382c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801382c:	b538      	push	{r3, r4, r5, lr}
 801382e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013830:	2503      	movs	r5, #3
{
 8013832:	460a      	mov	r2, r1
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length = len;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013834:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013836:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 801383a:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801383e:	f00e fca9 	bl	8022194 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8013842:	2000      	movs	r0, #0
 8013844:	bd38      	pop	{r3, r4, r5, pc}
 8013846:	bf00      	nop

08013848 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013848:	b510      	push	{r4, lr}
 801384a:	460c      	mov	r4, r1
 801384c:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801384e:	2100      	movs	r1, #0
 8013850:	4622      	mov	r2, r4
 8013852:	f00e fc9f 	bl	8022194 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8013856:	2000      	movs	r0, #0
 8013858:	bd10      	pop	{r4, pc}
 801385a:	bf00      	nop

0801385c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801385c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801385e:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013860:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013862:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013866:	4619      	mov	r1, r3
 8013868:	461a      	mov	r2, r3
 801386a:	f00e fc85 	bl	8022178 <USBD_LL_Transmit>

  return USBD_OK;
}
 801386e:	2000      	movs	r0, #0
 8013870:	bd08      	pop	{r3, pc}
 8013872:	bf00      	nop

08013874 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013874:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013876:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013878:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801387a:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801387e:	4619      	mov	r1, r3
 8013880:	461a      	mov	r2, r3
 8013882:	f00e fc87 	bl	8022194 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8013886:	2000      	movs	r0, #0
 8013888:	bd08      	pop	{r3, pc}
 801388a:	bf00      	nop

0801388c <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 801388c:	4b10      	ldr	r3, [pc, #64]	; (80138d0 <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801388e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(disk.nbr < _VOLUMES)
 8013890:	7a5c      	ldrb	r4, [r3, #9]
 8013892:	b9dc      	cbnz	r4, 80138cc <FATFS_LinkDriver+0x40>
    disk.is_initialized[disk.nbr] = 0;
 8013894:	f893 e009 	ldrb.w	lr, [r3, #9]
 8013898:	4602      	mov	r2, r0
    disk.drv[disk.nbr] = drv;
 801389a:	7a5e      	ldrb	r6, [r3, #9]
 801389c:	f004 00ff 	and.w	r0, r4, #255	; 0xff
    disk.lun[disk.nbr] = lun;
 80138a0:	7a5d      	ldrb	r5, [r3, #9]
    path[1] = ':';
 80138a2:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
    DiskNum = disk.nbr++;
 80138a6:	7a5c      	ldrb	r4, [r3, #9]
    disk.drv[disk.nbr] = drv;
 80138a8:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    path[2] = '/';
 80138ac:	272f      	movs	r7, #47	; 0x2f
    disk.lun[disk.nbr] = lun;
 80138ae:	441d      	add	r5, r3
    disk.drv[disk.nbr] = drv;
 80138b0:	6072      	str	r2, [r6, #4]
    DiskNum = disk.nbr++;
 80138b2:	1c62      	adds	r2, r4, #1
    path[0] = DiskNum + '0';
 80138b4:	3430      	adds	r4, #48	; 0x30
    disk.lun[disk.nbr] = lun;
 80138b6:	7228      	strb	r0, [r5, #8]
    DiskNum = disk.nbr++;
 80138b8:	b2d2      	uxtb	r2, r2
    disk.is_initialized[disk.nbr] = 0;
 80138ba:	f803 000e 	strb.w	r0, [r3, lr]
    DiskNum = disk.nbr++;
 80138be:	725a      	strb	r2, [r3, #9]
    path[0] = DiskNum + '0';
 80138c0:	700c      	strb	r4, [r1, #0]
    path[3] = 0;
 80138c2:	70c8      	strb	r0, [r1, #3]
    path[1] = ':';
 80138c4:	f881 c001 	strb.w	ip, [r1, #1]
    path[2] = '/';
 80138c8:	708f      	strb	r7, [r1, #2]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 80138ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint8_t ret = 1;
 80138cc:	2001      	movs	r0, #1
}
 80138ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80138d0:	20001d34 	.word	0x20001d34

080138d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80138d4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80138d6:	f001 f94f 	bl	8014b78 <vTaskStartScheduler>
  
  return osOK;
}
 80138da:	2000      	movs	r0, #0
 80138dc:	bd08      	pop	{r3, pc}
 80138de:	bf00      	nop

080138e0 <osKernelSysTick>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80138e0:	f3ef 8305 	mrs	r3, IPSR
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
  if (inHandlerMode()) {
 80138e4:	b10b      	cbz	r3, 80138ea <osKernelSysTick+0xa>
    return xTaskGetTickCountFromISR();
 80138e6:	f001 b99d 	b.w	8014c24 <xTaskGetTickCountFromISR>
  }
  else {
    return xTaskGetTickCount();
 80138ea:	f001 b995 	b.w	8014c18 <xTaskGetTickCount>
 80138ee:	bf00      	nop

080138f0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80138f0:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80138f2:	6944      	ldr	r4, [r0, #20]
{
 80138f4:	b086      	sub	sp, #24
 80138f6:	4602      	mov	r2, r0
 80138f8:	460b      	mov	r3, r1
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80138fa:	b18c      	cbz	r4, 8013920 <osThreadCreate+0x30>
 80138fc:	6986      	ldr	r6, [r0, #24]
 80138fe:	b17e      	cbz	r6, 8013920 <osThreadCreate+0x30>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013900:	f9b0 5008 	ldrsh.w	r5, [r0, #8]
 8013904:	6912      	ldr	r2, [r2, #16]
  if (priority != osPriorityError) {
 8013906:	2d84      	cmp	r5, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8013908:	bf14      	ite	ne
 801390a:	3503      	addne	r5, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 801390c:	2500      	moveq	r5, #0
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801390e:	e9d0 1000 	ldrd	r1, r0, [r0]
 8013912:	e9cd 4601 	strd	r4, r6, [sp, #4]
 8013916:	9500      	str	r5, [sp, #0]
 8013918:	f001 f8bc 	bl	8014a94 <xTaskCreateStatic>
    return NULL;
  }     
#endif
  
  return handle;
}
 801391c:	b006      	add	sp, #24
 801391e:	bd70      	pop	{r4, r5, r6, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8013920:	f9b2 4008 	ldrsh.w	r4, [r2, #8]
 8013924:	ad05      	add	r5, sp, #20
  if (priority != osPriorityError) {
 8013926:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8013928:	bf14      	ite	ne
 801392a:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 801392c:	2400      	moveq	r4, #0
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801392e:	e9d2 1000 	ldrd	r1, r0, [r2]
 8013932:	8a12      	ldrh	r2, [r2, #16]
 8013934:	e9cd 4500 	strd	r4, r5, [sp]
 8013938:	f001 f8ea 	bl	8014b10 <xTaskCreate>
 801393c:	2801      	cmp	r0, #1
 801393e:	bf0c      	ite	eq
 8013940:	9805      	ldreq	r0, [sp, #20]
      return NULL;
 8013942:	2000      	movne	r0, #0
}
 8013944:	b006      	add	sp, #24
 8013946:	bd70      	pop	{r4, r5, r6, pc}

08013948 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8013948:	2801      	cmp	r0, #1
{
 801394a:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801394c:	bf38      	it	cc
 801394e:	2001      	movcc	r0, #1
 8013950:	f001 fab0 	bl	8014eb4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8013954:	2000      	movs	r0, #0
 8013956:	bd08      	pop	{r3, pc}

08013958 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8013958:	4613      	mov	r3, r2
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
    return xTimerCreateStatic((const char *)"",
 801395a:	e9d0 0200 	ldrd	r0, r2, [r0]
{
 801395e:	b500      	push	{lr}
 8013960:	b083      	sub	sp, #12
  if(timer_def->controlblock != NULL) {
 8013962:	b16a      	cbz	r2, 8013980 <osTimerCreate+0x28>
    return xTimerCreateStatic((const char *)"",
 8013964:	9201      	str	r2, [sp, #4]
 8013966:	f1a1 0201 	sub.w	r2, r1, #1
 801396a:	2101      	movs	r1, #1
 801396c:	9000      	str	r0, [sp, #0]
 801396e:	fab2 f282 	clz	r2, r2
 8013972:	480a      	ldr	r0, [pc, #40]	; (801399c <osTimerCreate+0x44>)
 8013974:	0952      	lsrs	r2, r2, #5
 8013976:	f001 feb1 	bl	80156dc <xTimerCreateStatic>
#endif

#else 
	return NULL;
#endif
}
 801397a:	b003      	add	sp, #12
 801397c:	f85d fb04 	ldr.w	pc, [sp], #4
    return xTimerCreate((const char *)"",
 8013980:	f1a1 0201 	sub.w	r2, r1, #1
 8013984:	2101      	movs	r1, #1
 8013986:	9000      	str	r0, [sp, #0]
 8013988:	fab2 f282 	clz	r2, r2
 801398c:	4803      	ldr	r0, [pc, #12]	; (801399c <osTimerCreate+0x44>)
 801398e:	0952      	lsrs	r2, r2, #5
 8013990:	f001 fe86 	bl	80156a0 <xTimerCreate>
}
 8013994:	b003      	add	sp, #12
 8013996:	f85d fb04 	ldr.w	pc, [sp], #4
 801399a:	bf00      	nop
 801399c:	08027898 	.word	0x08027898

080139a0 <osMutexCreate>:
{
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80139a0:	6841      	ldr	r1, [r0, #4]
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80139a2:	2001      	movs	r0, #1
  if (mutex_def->controlblock != NULL) {
 80139a4:	b109      	cbz	r1, 80139aa <osMutexCreate+0xa>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80139a6:	f000 bbb9 	b.w	801411c <xQueueCreateMutexStatic>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80139aa:	f000 bbcf 	b.w	801414c <xQueueCreateMutex>
 80139ae:	bf00      	nop

080139b0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80139b0:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80139b2:	2400      	movs	r4, #0
{
 80139b4:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 80139b6:	9401      	str	r4, [sp, #4]
  
  
  if (mutex_id == NULL) {
 80139b8:	b300      	cbz	r0, 80139fc <osMutexWait+0x4c>
 80139ba:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 80139be:	b933      	cbnz	r3, 80139ce <osMutexWait+0x1e>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80139c0:	f000 fd62 	bl	8014488 <xQueueSemaphoreTake>
 80139c4:	2801      	cmp	r0, #1
 80139c6:	d116      	bne.n	80139f6 <osMutexWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 80139c8:	2000      	movs	r0, #0
}
 80139ca:	b002      	add	sp, #8
 80139cc:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80139ce:	aa01      	add	r2, sp, #4
 80139d0:	4621      	mov	r1, r4
 80139d2:	f000 fe3b 	bl	801464c <xQueueReceiveFromISR>
 80139d6:	2801      	cmp	r0, #1
 80139d8:	d10d      	bne.n	80139f6 <osMutexWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 80139da:	9b01      	ldr	r3, [sp, #4]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d0f3      	beq.n	80139c8 <osMutexWait+0x18>
 80139e0:	4b08      	ldr	r3, [pc, #32]	; (8013a04 <osMutexWait+0x54>)
 80139e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80139e6:	601a      	str	r2, [r3, #0]
 80139e8:	f3bf 8f4f 	dsb	sy
 80139ec:	f3bf 8f6f 	isb	sy
  return osOK;
 80139f0:	4620      	mov	r0, r4
}
 80139f2:	b002      	add	sp, #8
 80139f4:	bd10      	pop	{r4, pc}
    return osErrorOS;
 80139f6:	20ff      	movs	r0, #255	; 0xff
}
 80139f8:	b002      	add	sp, #8
 80139fa:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 80139fc:	2080      	movs	r0, #128	; 0x80
}
 80139fe:	b002      	add	sp, #8
 8013a00:	bd10      	pop	{r4, pc}
 8013a02:	bf00      	nop
 8013a04:	e000ed04 	.word	0xe000ed04

08013a08 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8013a08:	b510      	push	{r4, lr}
  osStatus result = osOK;
  portBASE_TYPE taskWoken = pdFALSE;
 8013a0a:	2400      	movs	r4, #0
{
 8013a0c:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;
 8013a0e:	9401      	str	r4, [sp, #4]
 8013a10:	f3ef 8305 	mrs	r3, IPSR
  
  if (inHandlerMode()) {
 8013a14:	b18b      	cbz	r3, 8013a3a <osMutexRelease+0x32>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8013a16:	a901      	add	r1, sp, #4
 8013a18:	f000 fc1c 	bl	8014254 <xQueueGiveFromISR>
 8013a1c:	2801      	cmp	r0, #1
 8013a1e:	d112      	bne.n	8013a46 <osMutexRelease+0x3e>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8013a20:	9b01      	ldr	r3, [sp, #4]
 8013a22:	b19b      	cbz	r3, 8013a4c <osMutexRelease+0x44>
 8013a24:	4b0b      	ldr	r3, [pc, #44]	; (8013a54 <osMutexRelease+0x4c>)
 8013a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a2a:	601a      	str	r2, [r3, #0]
 8013a2c:	f3bf 8f4f 	dsb	sy
 8013a30:	f3bf 8f6f 	isb	sy
  osStatus result = osOK;
 8013a34:	4620      	mov	r0, r4
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
  {
    result = osErrorOS;
  }
  return result;
}
 8013a36:	b002      	add	sp, #8
 8013a38:	bd10      	pop	{r4, pc}
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8013a3a:	461a      	mov	r2, r3
 8013a3c:	4619      	mov	r1, r3
 8013a3e:	f000 fa9d 	bl	8013f7c <xQueueGenericSend>
 8013a42:	2801      	cmp	r0, #1
 8013a44:	d002      	beq.n	8013a4c <osMutexRelease+0x44>
    result = osErrorOS;
 8013a46:	20ff      	movs	r0, #255	; 0xff
}
 8013a48:	b002      	add	sp, #8
 8013a4a:	bd10      	pop	{r4, pc}
  osStatus result = osOK;
 8013a4c:	2000      	movs	r0, #0
}
 8013a4e:	b002      	add	sp, #8
 8013a50:	bd10      	pop	{r4, pc}
 8013a52:	bf00      	nop
 8013a54:	e000ed04 	.word	0xe000ed04

08013a58 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8013a58:	b510      	push	{r4, lr}
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8013a5a:	6844      	ldr	r4, [r0, #4]
{ 
 8013a5c:	b082      	sub	sp, #8
 8013a5e:	4608      	mov	r0, r1
  if (semaphore_def->controlblock != NULL){
 8013a60:	b184      	cbz	r4, 8013a84 <osSemaphoreCreate+0x2c>
    if (count == 1) {
 8013a62:	2901      	cmp	r1, #1
 8013a64:	d003      	beq.n	8013a6e <osSemaphoreCreate+0x16>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8013a66:	2400      	movs	r4, #0
#else
    return NULL;
#endif
  }
#endif
}
 8013a68:	4620      	mov	r0, r4
 8013a6a:	b002      	add	sp, #8
 8013a6c:	bd10      	pop	{r4, pc}
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8013a6e:	2200      	movs	r2, #0
 8013a70:	2103      	movs	r1, #3
 8013a72:	4623      	mov	r3, r4
 8013a74:	9100      	str	r1, [sp, #0]
 8013a76:	4611      	mov	r1, r2
 8013a78:	f000 fa1c 	bl	8013eb4 <xQueueGenericCreateStatic>
 8013a7c:	4604      	mov	r4, r0
}
 8013a7e:	4620      	mov	r0, r4
 8013a80:	b002      	add	sp, #8
 8013a82:	bd10      	pop	{r4, pc}
    if (count == 1) {
 8013a84:	2901      	cmp	r1, #1
 8013a86:	d1ef      	bne.n	8013a68 <osSemaphoreCreate+0x10>
      vSemaphoreCreateBinary(sema);
 8013a88:	4621      	mov	r1, r4
 8013a8a:	2203      	movs	r2, #3
 8013a8c:	f000 fa68 	bl	8013f60 <xQueueGenericCreate>
 8013a90:	4604      	mov	r4, r0
 8013a92:	2800      	cmp	r0, #0
 8013a94:	d0e8      	beq.n	8013a68 <osSemaphoreCreate+0x10>
 8013a96:	2300      	movs	r3, #0
 8013a98:	461a      	mov	r2, r3
 8013a9a:	4619      	mov	r1, r3
 8013a9c:	f000 fa6e 	bl	8013f7c <xQueueGenericSend>
 8013aa0:	e7e2      	b.n	8013a68 <osSemaphoreCreate+0x10>
 8013aa2:	bf00      	nop

08013aa4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8013aa4:	b510      	push	{r4, lr}
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8013aa6:	2400      	movs	r4, #0
{
 8013aa8:	b082      	sub	sp, #8
  portBASE_TYPE taskWoken = pdFALSE;  
 8013aaa:	9401      	str	r4, [sp, #4]
  
  
  if (semaphore_id == NULL) {
 8013aac:	b300      	cbz	r0, 8013af0 <osSemaphoreWait+0x4c>
 8013aae:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8013ab2:	b933      	cbnz	r3, 8013ac2 <osSemaphoreWait+0x1e>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
      return osErrorOS;
    }
	portEND_SWITCHING_ISR(taskWoken);
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8013ab4:	f000 fce8 	bl	8014488 <xQueueSemaphoreTake>
 8013ab8:	2801      	cmp	r0, #1
 8013aba:	d116      	bne.n	8013aea <osSemaphoreWait+0x46>
    return osErrorOS;
  }
  
  return osOK;
 8013abc:	2000      	movs	r0, #0
}
 8013abe:	b002      	add	sp, #8
 8013ac0:	bd10      	pop	{r4, pc}
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8013ac2:	aa01      	add	r2, sp, #4
 8013ac4:	4621      	mov	r1, r4
 8013ac6:	f000 fdc1 	bl	801464c <xQueueReceiveFromISR>
 8013aca:	2801      	cmp	r0, #1
 8013acc:	d10d      	bne.n	8013aea <osSemaphoreWait+0x46>
	portEND_SWITCHING_ISR(taskWoken);
 8013ace:	9b01      	ldr	r3, [sp, #4]
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d0f3      	beq.n	8013abc <osSemaphoreWait+0x18>
 8013ad4:	4b08      	ldr	r3, [pc, #32]	; (8013af8 <osSemaphoreWait+0x54>)
 8013ad6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ada:	601a      	str	r2, [r3, #0]
 8013adc:	f3bf 8f4f 	dsb	sy
 8013ae0:	f3bf 8f6f 	isb	sy
  return osOK;
 8013ae4:	4620      	mov	r0, r4
}
 8013ae6:	b002      	add	sp, #8
 8013ae8:	bd10      	pop	{r4, pc}
    return osErrorOS;
 8013aea:	20ff      	movs	r0, #255	; 0xff
}
 8013aec:	b002      	add	sp, #8
 8013aee:	bd10      	pop	{r4, pc}
    return osErrorParameter;
 8013af0:	2080      	movs	r0, #128	; 0x80
}
 8013af2:	b002      	add	sp, #8
 8013af4:	bd10      	pop	{r4, pc}
 8013af6:	bf00      	nop
 8013af8:	e000ed04 	.word	0xe000ed04

08013afc <osSemaphoreRelease>:
 8013afc:	f7ff bf84 	b.w	8013a08 <osMutexRelease>

08013b00 <osMessageCreate>:
{
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8013b00:	6882      	ldr	r2, [r0, #8]
 8013b02:	b15a      	cbz	r2, 8013b1c <osMessageCreate+0x1c>
 8013b04:	68c3      	ldr	r3, [r0, #12]
 8013b06:	b14b      	cbz	r3, 8013b1c <osMessageCreate+0x1c>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8013b08:	6841      	ldr	r1, [r0, #4]
{
 8013b0a:	b510      	push	{r4, lr}
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8013b0c:	2400      	movs	r4, #0
{
 8013b0e:	b082      	sub	sp, #8
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8013b10:	9400      	str	r4, [sp, #0]
 8013b12:	6800      	ldr	r0, [r0, #0]
 8013b14:	f000 f9ce 	bl	8013eb4 <xQueueGenericCreateStatic>
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8013b18:	b002      	add	sp, #8
 8013b1a:	bd10      	pop	{r4, pc}
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8013b1c:	2200      	movs	r2, #0
 8013b1e:	e9d0 0100 	ldrd	r0, r1, [r0]
 8013b22:	f000 ba1d 	b.w	8013f60 <xQueueGenericCreate>
 8013b26:	bf00      	nop

08013b28 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8013b28:	b510      	push	{r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8013b2a:	2400      	movs	r4, #0
{
 8013b2c:	b084      	sub	sp, #16
 8013b2e:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8013b30:	9403      	str	r4, [sp, #12]
 8013b32:	f3ef 8305 	mrs	r3, IPSR
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
  }
  
  if (inHandlerMode()) {
 8013b36:	b15b      	cbz	r3, 8013b50 <osMessagePut+0x28>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8013b38:	4623      	mov	r3, r4
 8013b3a:	aa03      	add	r2, sp, #12
 8013b3c:	a901      	add	r1, sp, #4
 8013b3e:	f000 fb17 	bl	8014170 <xQueueGenericSendFromISR>
 8013b42:	2801      	cmp	r0, #1
 8013b44:	d10c      	bne.n	8013b60 <osMessagePut+0x38>
      return osErrorOS;
    }
    portEND_SWITCHING_ISR(taskWoken);
 8013b46:	9b03      	ldr	r3, [sp, #12]
 8013b48:	b96b      	cbnz	r3, 8013b66 <osMessagePut+0x3e>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
      return osErrorOS;
    }
  }
  
  return osOK;
 8013b4a:	2000      	movs	r0, #0
}
 8013b4c:	b004      	add	sp, #16
 8013b4e:	bd10      	pop	{r4, pc}
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8013b50:	2a01      	cmp	r2, #1
 8013b52:	a901      	add	r1, sp, #4
 8013b54:	bf38      	it	cc
 8013b56:	2201      	movcc	r2, #1
 8013b58:	f000 fa10 	bl	8013f7c <xQueueGenericSend>
 8013b5c:	2801      	cmp	r0, #1
 8013b5e:	d0f4      	beq.n	8013b4a <osMessagePut+0x22>
      return osErrorOS;
 8013b60:	20ff      	movs	r0, #255	; 0xff
}
 8013b62:	b004      	add	sp, #16
 8013b64:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8013b66:	4b05      	ldr	r3, [pc, #20]	; (8013b7c <osMessagePut+0x54>)
 8013b68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b6c:	601a      	str	r2, [r3, #0]
 8013b6e:	f3bf 8f4f 	dsb	sy
 8013b72:	f3bf 8f6f 	isb	sy
  return osOK;
 8013b76:	4620      	mov	r0, r4
}
 8013b78:	b004      	add	sp, #16
 8013b7a:	bd10      	pop	{r4, pc}
 8013b7c:	e000ed04 	.word	0xe000ed04

08013b80 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8013b80:	b530      	push	{r4, r5, lr}
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8013b82:	2300      	movs	r3, #0
{
 8013b84:	b085      	sub	sp, #20
 8013b86:	4604      	mov	r4, r0
  event.def.message_id = queue_id;
 8013b88:	e9cd 3102 	strd	r3, r1, [sp, #8]
  
  if (queue_id == NULL) {
 8013b8c:	b361      	cbz	r1, 8013be8 <osMessageGet+0x68>
    event.status = osErrorParameter;
    return event;
  }
  
  taskWoken = pdFALSE;
 8013b8e:	9300      	str	r3, [sp, #0]
 8013b90:	f3ef 8305 	mrs	r3, IPSR
    if (ticks == 0) {
      ticks = 1;
    }
  }
  
  if (inHandlerMode()) {
 8013b94:	b993      	cbnz	r3, 8013bbc <osMessageGet+0x3c>
      event.status = osOK;
    }
    portEND_SWITCHING_ISR(taskWoken);
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8013b96:	4608      	mov	r0, r1
 8013b98:	a902      	add	r1, sp, #8
 8013b9a:	4615      	mov	r5, r2
 8013b9c:	f000 fbb8 	bl	8014310 <xQueueReceive>
 8013ba0:	2801      	cmp	r0, #1
 8013ba2:	d02b      	beq.n	8013bfc <osMessageGet+0x7c>
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8013ba4:	2d00      	cmp	r5, #0
 8013ba6:	bf18      	it	ne
 8013ba8:	2540      	movne	r5, #64	; 0x40
 8013baa:	9501      	str	r5, [sp, #4]
    }
  }
  
  return event;
 8013bac:	ab04      	add	r3, sp, #16
 8013bae:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8013bb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8013bb6:	4620      	mov	r0, r4
 8013bb8:	b005      	add	sp, #20
 8013bba:	bd30      	pop	{r4, r5, pc}
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8013bbc:	466a      	mov	r2, sp
 8013bbe:	4608      	mov	r0, r1
 8013bc0:	a902      	add	r1, sp, #8
 8013bc2:	f000 fd43 	bl	801464c <xQueueReceiveFromISR>
      event.status = osOK;
 8013bc6:	2801      	cmp	r0, #1
    portEND_SWITCHING_ISR(taskWoken);
 8013bc8:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8013bca:	bf0c      	ite	eq
 8013bcc:	2210      	moveq	r2, #16
 8013bce:	2200      	movne	r2, #0
 8013bd0:	9201      	str	r2, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d0ea      	beq.n	8013bac <osMessageGet+0x2c>
 8013bd6:	4b0b      	ldr	r3, [pc, #44]	; (8013c04 <osMessageGet+0x84>)
 8013bd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013bdc:	601a      	str	r2, [r3, #0]
 8013bde:	f3bf 8f4f 	dsb	sy
 8013be2:	f3bf 8f6f 	isb	sy
 8013be6:	e7e1      	b.n	8013bac <osMessageGet+0x2c>
    event.status = osErrorParameter;
 8013be8:	2380      	movs	r3, #128	; 0x80
 8013bea:	9301      	str	r3, [sp, #4]
    return event;
 8013bec:	ab04      	add	r3, sp, #16
 8013bee:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8013bf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8013bf6:	4620      	mov	r0, r4
 8013bf8:	b005      	add	sp, #20
 8013bfa:	bd30      	pop	{r4, r5, pc}
      event.status = osEventMessage;
 8013bfc:	2310      	movs	r3, #16
 8013bfe:	9301      	str	r3, [sp, #4]
 8013c00:	e7d4      	b.n	8013bac <osMessageGet+0x2c>
 8013c02:	bf00      	nop
 8013c04:	e000ed04 	.word	0xe000ed04

08013c08 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013c08:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013c0c:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013c10:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013c12:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013c14:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013c16:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013c18:	e9c0 3303 	strd	r3, r3, [r0, #12]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013c1c:	4770      	bx	lr
 8013c1e:	bf00      	nop

08013c20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013c20:	2300      	movs	r3, #0
 8013c22:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013c24:	4770      	bx	lr
 8013c26:	bf00      	nop

08013c28 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8013c28:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8013c2a:	6802      	ldr	r2, [r0, #0]
{
 8013c2c:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013c2e:	689c      	ldr	r4, [r3, #8]
	( pxList->uxNumberOfItems )++;
 8013c30:	3201      	adds	r2, #1
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013c32:	e9c1 3401 	strd	r3, r4, [r1, #4]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013c36:	689c      	ldr	r4, [r3, #8]
 8013c38:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013c3a:	6099      	str	r1, [r3, #8]
}
 8013c3c:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8013c40:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8013c42:	6002      	str	r2, [r0, #0]
}
 8013c44:	4770      	bx	lr
 8013c46:	bf00      	nop

08013c48 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013c48:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013c4a:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013c4c:	1c6b      	adds	r3, r5, #1
 8013c4e:	d010      	beq.n	8013c72 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013c50:	f100 0308 	add.w	r3, r0, #8
 8013c54:	461c      	mov	r4, r3
 8013c56:	685b      	ldr	r3, [r3, #4]
 8013c58:	681a      	ldr	r2, [r3, #0]
 8013c5a:	42aa      	cmp	r2, r5
 8013c5c:	d9fa      	bls.n	8013c54 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8013c5e:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 8013c60:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 8013c62:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013c64:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013c66:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8013c68:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 8013c6a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8013c6c:	6002      	str	r2, [r0, #0]
}
 8013c6e:	bc30      	pop	{r4, r5}
 8013c70:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8013c72:	6904      	ldr	r4, [r0, #16]
 8013c74:	6863      	ldr	r3, [r4, #4]
 8013c76:	e7f2      	b.n	8013c5e <vListInsert+0x16>

08013c78 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013c78:	6903      	ldr	r3, [r0, #16]
{
 8013c7a:	b410      	push	{r4}

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013c7c:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013c7e:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
	if( pxList->pxIndex == pxItemToRemove )
 8013c82:	4284      	cmp	r4, r0

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;

	return pxList->uxNumberOfItems;
}
 8013c84:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013c88:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013c8a:	6051      	str	r1, [r2, #4]
	pxItemToRemove->pxContainer = NULL;
 8013c8c:	f04f 0100 	mov.w	r1, #0
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013c90:	bf08      	it	eq
 8013c92:	605a      	streq	r2, [r3, #4]
	( pxList->uxNumberOfItems )--;
 8013c94:	681a      	ldr	r2, [r3, #0]
	pxItemToRemove->pxContainer = NULL;
 8013c96:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8013c98:	3a01      	subs	r2, #1
 8013c9a:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 8013c9c:	6818      	ldr	r0, [r3, #0]
}
 8013c9e:	4770      	bx	lr

08013ca0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013ca0:	b570      	push	{r4, r5, r6, lr}
 8013ca2:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013ca4:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8013ca6:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013ca8:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013caa:	b92a      	cbnz	r2, 8013cb8 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013cac:	6805      	ldr	r5, [r0, #0]
 8013cae:	b365      	cbz	r5, 8013d0a <prvCopyDataToQueue+0x6a>
 8013cb0:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8013cb2:	4610      	mov	r0, r2
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013cb4:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8013cb6:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8013cb8:	b97d      	cbnz	r5, 8013cda <prvCopyDataToQueue+0x3a>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013cba:	6840      	ldr	r0, [r0, #4]
 8013cbc:	f00e fc10 	bl	80224e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013cc0:	6863      	ldr	r3, [r4, #4]
 8013cc2:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013cc4:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013cc6:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013cc8:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013cca:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013ccc:	d319      	bcc.n	8013d02 <prvCopyDataToQueue+0x62>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013cce:	6822      	ldr	r2, [r4, #0]
 8013cd0:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8013cd2:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013cd4:	6062      	str	r2, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013cd6:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8013cd8:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013cda:	68c0      	ldr	r0, [r0, #12]
 8013cdc:	f00e fc00 	bl	80224e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013ce0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8013ce2:	68e3      	ldr	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013ce4:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013ce6:	4250      	negs	r0, r2
 8013ce8:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013cea:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013cec:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013cee:	d202      	bcs.n	8013cf6 <prvCopyDataToQueue+0x56>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013cf0:	68a3      	ldr	r3, [r4, #8]
 8013cf2:	4403      	add	r3, r0
 8013cf4:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8013cf6:	2d02      	cmp	r5, #2
 8013cf8:	d00d      	beq.n	8013d16 <prvCopyDataToQueue+0x76>
 8013cfa:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8013cfc:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013cfe:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8013d00:	bd70      	pop	{r4, r5, r6, pc}
 8013d02:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8013d04:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013d06:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8013d08:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013d0a:	6880      	ldr	r0, [r0, #8]
 8013d0c:	3601      	adds	r6, #1
 8013d0e:	f001 fa93 	bl	8015238 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013d12:	60a5      	str	r5, [r4, #8]
 8013d14:	e7ce      	b.n	8013cb4 <prvCopyDataToQueue+0x14>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013d16:	2e01      	cmp	r6, #1
BaseType_t xReturn = pdFALSE;
 8013d18:	f04f 0000 	mov.w	r0, #0
 8013d1c:	bf38      	it	cc
 8013d1e:	2601      	movcc	r6, #1
 8013d20:	e7c8      	b.n	8013cb4 <prvCopyDataToQueue+0x14>
 8013d22:	bf00      	nop

08013d24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013d24:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8013d26:	b172      	cbz	r2, 8013d46 <prvCopyDataFromQueue+0x22>
 8013d28:	460b      	mov	r3, r1
{
 8013d2a:	b410      	push	{r4}
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013d2c:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013d30:	4411      	add	r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013d32:	42a1      	cmp	r1, r4
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013d34:	60c1      	str	r1, [r0, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013d36:	d301      	bcc.n	8013d3c <prvCopyDataFromQueue+0x18>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013d38:	6801      	ldr	r1, [r0, #0]
 8013d3a:	60c1      	str	r1, [r0, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013d3c:	4618      	mov	r0, r3
	}
}
 8013d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013d42:	f00e bbcd 	b.w	80224e0 <memcpy>
 8013d46:	4770      	bx	lr

08013d48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013d48:	b570      	push	{r4, r5, r6, lr}
 8013d4a:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013d4c:	f001 fef2 	bl	8015b34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013d50:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8013d54:	b26d      	sxtb	r5, r5

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013d56:	2d00      	cmp	r5, #0
 8013d58:	dd15      	ble.n	8013d86 <prvUnlockQueue+0x3e>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013d5a:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8013d5e:	e004      	b.n	8013d6a <prvUnlockQueue+0x22>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013d60:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013d62:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013d66:	b25d      	sxtb	r5, r3
 8013d68:	d00d      	beq.n	8013d86 <prvUnlockQueue+0x3e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013d6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013d6c:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013d6e:	b153      	cbz	r3, 8013d86 <prvUnlockQueue+0x3e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013d70:	f001 f94a 	bl	8015008 <xTaskRemoveFromEventList>
 8013d74:	2800      	cmp	r0, #0
 8013d76:	d0f3      	beq.n	8013d60 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8013d78:	f001 f9ea 	bl	8015150 <vTaskMissedYield>
			--cTxLock;
 8013d7c:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013d7e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013d82:	b25d      	sxtb	r5, r3
 8013d84:	d1f1      	bne.n	8013d6a <prvUnlockQueue+0x22>
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013d86:	23ff      	movs	r3, #255	; 0xff
 8013d88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013d8c:	f001 fef8 	bl	8015b80 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013d90:	f001 fed0 	bl	8015b34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013d94:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8013d98:	b26d      	sxtb	r5, r5

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013d9a:	2d00      	cmp	r5, #0
 8013d9c:	dd15      	ble.n	8013dca <prvUnlockQueue+0x82>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013d9e:	f104 0610 	add.w	r6, r4, #16
 8013da2:	e004      	b.n	8013dae <prvUnlockQueue+0x66>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013da4:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013da6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013daa:	b25d      	sxtb	r5, r3
 8013dac:	d00d      	beq.n	8013dca <prvUnlockQueue+0x82>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013dae:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013db0:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013db2:	b153      	cbz	r3, 8013dca <prvUnlockQueue+0x82>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013db4:	f001 f928 	bl	8015008 <xTaskRemoveFromEventList>
 8013db8:	2800      	cmp	r0, #0
 8013dba:	d0f3      	beq.n	8013da4 <prvUnlockQueue+0x5c>
					vTaskMissedYield();
 8013dbc:	f001 f9c8 	bl	8015150 <vTaskMissedYield>
				--cRxLock;
 8013dc0:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013dc2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013dc6:	b25d      	sxtb	r5, r3
 8013dc8:	d1f1      	bne.n	8013dae <prvUnlockQueue+0x66>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013dca:	23ff      	movs	r3, #255	; 0xff
 8013dcc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8013dd0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8013dd4:	f001 bed4 	b.w	8015b80 <vPortExitCritical>

08013dd8 <xQueueGenericReset>:
{
 8013dd8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8013dda:	b1e0      	cbz	r0, 8013e16 <xQueueGenericReset+0x3e>
	taskENTER_CRITICAL();
 8013ddc:	4604      	mov	r4, r0
 8013dde:	460d      	mov	r5, r1
 8013de0:	f001 fea8 	bl	8015b34 <vPortEnterCritical>
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013de4:	2100      	movs	r1, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013de6:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013de8:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8013dea:	21ff      	movs	r1, #255	; 0xff
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013dec:	6062      	str	r2, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8013dee:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013df2:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013df6:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
 8013dfa:	fb03 f300 	mul.w	r3, r3, r0
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013dfe:	1a18      	subs	r0, r3, r0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013e00:	4413      	add	r3, r2
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013e02:	4402      	add	r2, r0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013e04:	60a3      	str	r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013e06:	60e2      	str	r2, [r4, #12]
		if( xNewQueue == pdFALSE )
 8013e08:	b9fd      	cbnz	r5, 8013e4a <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013e0a:	6923      	ldr	r3, [r4, #16]
 8013e0c:	b973      	cbnz	r3, 8013e2c <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 8013e0e:	f001 feb7 	bl	8015b80 <vPortExitCritical>
}
 8013e12:	2001      	movs	r0, #1
 8013e14:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013e16:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013e1a:	b672      	cpsid	i
 8013e1c:	f383 8811 	msr	BASEPRI, r3
 8013e20:	f3bf 8f6f 	isb	sy
 8013e24:	f3bf 8f4f 	dsb	sy
 8013e28:	b662      	cpsie	i
	configASSERT( pxQueue );
 8013e2a:	e7fe      	b.n	8013e2a <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013e2c:	f104 0010 	add.w	r0, r4, #16
 8013e30:	f001 f8ea 	bl	8015008 <xTaskRemoveFromEventList>
 8013e34:	2800      	cmp	r0, #0
 8013e36:	d0ea      	beq.n	8013e0e <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8013e38:	4b0a      	ldr	r3, [pc, #40]	; (8013e64 <xQueueGenericReset+0x8c>)
 8013e3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e3e:	601a      	str	r2, [r3, #0]
 8013e40:	f3bf 8f4f 	dsb	sy
 8013e44:	f3bf 8f6f 	isb	sy
 8013e48:	e7e1      	b.n	8013e0e <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013e4a:	f104 0010 	add.w	r0, r4, #16
 8013e4e:	f7ff fedb 	bl	8013c08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013e52:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8013e56:	f7ff fed7 	bl	8013c08 <vListInitialise>
	taskEXIT_CRITICAL();
 8013e5a:	f001 fe91 	bl	8015b80 <vPortExitCritical>
}
 8013e5e:	2001      	movs	r0, #1
 8013e60:	bd38      	pop	{r3, r4, r5, pc}
 8013e62:	bf00      	nop
 8013e64:	e000ed04 	.word	0xe000ed04

08013e68 <xQueueGenericCreate.part.0>:
	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
 8013e68:	b570      	push	{r4, r5, r6, lr}
 8013e6a:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8013e6c:	460d      	mov	r5, r1
 8013e6e:	b169      	cbz	r1, 8013e8c <xQueueGenericCreate.part.0+0x24>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013e70:	fb00 f001 	mul.w	r0, r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013e74:	3048      	adds	r0, #72	; 0x48
 8013e76:	f001 ffcb 	bl	8015e10 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8013e7a:	4604      	mov	r4, r0
 8013e7c:	b1b0      	cbz	r0, 8013eac <xQueueGenericCreate.part.0+0x44>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013e7e:	2200      	movs	r2, #0
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013e80:	f100 0348 	add.w	r3, r0, #72	; 0x48
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013e84:	f880 2046 	strb.w	r2, [r0, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013e88:	6003      	str	r3, [r0, #0]
 8013e8a:	e007      	b.n	8013e9c <xQueueGenericCreate.part.0+0x34>
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013e8c:	2048      	movs	r0, #72	; 0x48
 8013e8e:	f001 ffbf 	bl	8015e10 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8013e92:	4604      	mov	r4, r0
 8013e94:	b150      	cbz	r0, 8013eac <xQueueGenericCreate.part.0+0x44>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013e96:	f884 5046 	strb.w	r5, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013e9a:	6024      	str	r4, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013e9c:	2101      	movs	r1, #1
 8013e9e:	4620      	mov	r0, r4
	pxNewQueue->uxLength = uxQueueLength;
 8013ea0:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013ea2:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013ea4:	f7ff ff98 	bl	8013dd8 <xQueueGenericReset>
	}
 8013ea8:	4620      	mov	r0, r4
 8013eaa:	bd70      	pop	{r4, r5, r6, pc}
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013eac:	2400      	movs	r4, #0
	}
 8013eae:	4620      	mov	r0, r4
 8013eb0:	bd70      	pop	{r4, r5, r6, pc}
 8013eb2:	bf00      	nop

08013eb4 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013eb4:	b950      	cbnz	r0, 8013ecc <xQueueGenericCreateStatic+0x18>
 8013eb6:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013eba:	b672      	cpsid	i
 8013ebc:	f383 8811 	msr	BASEPRI, r3
 8013ec0:	f3bf 8f6f 	isb	sy
 8013ec4:	f3bf 8f4f 	dsb	sy
 8013ec8:	b662      	cpsie	i
 8013eca:	e7fe      	b.n	8013eca <xQueueGenericCreateStatic+0x16>
	{
 8013ecc:	b530      	push	{r4, r5, lr}
 8013ece:	461c      	mov	r4, r3
 8013ed0:	b083      	sub	sp, #12
		configASSERT( pxStaticQueue != NULL );
 8013ed2:	b353      	cbz	r3, 8013f2a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013ed4:	460d      	mov	r5, r1
 8013ed6:	b162      	cbz	r2, 8013ef2 <xQueueGenericCreateStatic+0x3e>
 8013ed8:	b951      	cbnz	r1, 8013ef0 <xQueueGenericCreateStatic+0x3c>
 8013eda:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013ede:	b672      	cpsid	i
 8013ee0:	f383 8811 	msr	BASEPRI, r3
 8013ee4:	f3bf 8f6f 	isb	sy
 8013ee8:	f3bf 8f4f 	dsb	sy
 8013eec:	b662      	cpsie	i
 8013eee:	e7fe      	b.n	8013eee <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013ef0:	b95a      	cbnz	r2, 8013f0a <xQueueGenericCreateStatic+0x56>
 8013ef2:	b155      	cbz	r5, 8013f0a <xQueueGenericCreateStatic+0x56>
 8013ef4:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013ef8:	b672      	cpsid	i
 8013efa:	f383 8811 	msr	BASEPRI, r3
 8013efe:	f3bf 8f6f 	isb	sy
 8013f02:	f3bf 8f4f 	dsb	sy
 8013f06:	b662      	cpsie	i
 8013f08:	e7fe      	b.n	8013f08 <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013f0a:	2348      	movs	r3, #72	; 0x48
 8013f0c:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013f0e:	9b01      	ldr	r3, [sp, #4]
 8013f10:	2b48      	cmp	r3, #72	; 0x48
 8013f12:	d015      	beq.n	8013f40 <xQueueGenericCreateStatic+0x8c>
 8013f14:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013f18:	b672      	cpsid	i
 8013f1a:	f383 8811 	msr	BASEPRI, r3
 8013f1e:	f3bf 8f6f 	isb	sy
 8013f22:	f3bf 8f4f 	dsb	sy
 8013f26:	b662      	cpsie	i
 8013f28:	e7fe      	b.n	8013f28 <xQueueGenericCreateStatic+0x74>
 8013f2a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013f2e:	b672      	cpsid	i
 8013f30:	f383 8811 	msr	BASEPRI, r3
 8013f34:	f3bf 8f6f 	isb	sy
 8013f38:	f3bf 8f4f 	dsb	sy
 8013f3c:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 8013f3e:	e7fe      	b.n	8013f3e <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013f40:	2d00      	cmp	r5, #0
 8013f42:	bf08      	it	eq
 8013f44:	4622      	moveq	r2, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013f46:	2101      	movs	r1, #1
	pxNewQueue->uxLength = uxQueueLength;
 8013f48:	63e0      	str	r0, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013f4a:	4620      	mov	r0, r4
 8013f4c:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8013f4e:	6425      	str	r5, [r4, #64]	; 0x40
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013f50:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013f54:	9b01      	ldr	r3, [sp, #4]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013f56:	f7ff ff3f 	bl	8013dd8 <xQueueGenericReset>
	}
 8013f5a:	4620      	mov	r0, r4
 8013f5c:	b003      	add	sp, #12
 8013f5e:	bd30      	pop	{r4, r5, pc}

08013f60 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013f60:	b950      	cbnz	r0, 8013f78 <xQueueGenericCreate+0x18>
 8013f62:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013f66:	b672      	cpsid	i
 8013f68:	f383 8811 	msr	BASEPRI, r3
 8013f6c:	f3bf 8f6f 	isb	sy
 8013f70:	f3bf 8f4f 	dsb	sy
 8013f74:	b662      	cpsie	i
 8013f76:	e7fe      	b.n	8013f76 <xQueueGenericCreate+0x16>
 8013f78:	f7ff bf76 	b.w	8013e68 <xQueueGenericCreate.part.0>

08013f7c <xQueueGenericSend>:
{
 8013f7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f80:	b084      	sub	sp, #16
 8013f82:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8013f84:	2800      	cmp	r0, #0
 8013f86:	f000 8085 	beq.w	8014094 <xQueueGenericSend+0x118>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013f8a:	460f      	mov	r7, r1
 8013f8c:	4604      	mov	r4, r0
 8013f8e:	461e      	mov	r6, r3
 8013f90:	2900      	cmp	r1, #0
 8013f92:	d06d      	beq.n	8014070 <xQueueGenericSend+0xf4>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013f94:	2e02      	cmp	r6, #2
 8013f96:	d10d      	bne.n	8013fb4 <xQueueGenericSend+0x38>
 8013f98:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8013f9a:	2b01      	cmp	r3, #1
 8013f9c:	d00a      	beq.n	8013fb4 <xQueueGenericSend+0x38>
 8013f9e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8013fa2:	b672      	cpsid	i
 8013fa4:	f383 8811 	msr	BASEPRI, r3
 8013fa8:	f3bf 8f6f 	isb	sy
 8013fac:	f3bf 8f4f 	dsb	sy
 8013fb0:	b662      	cpsie	i
 8013fb2:	e7fe      	b.n	8013fb2 <xQueueGenericSend+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013fb4:	f001 f8d8 	bl	8015168 <xTaskGetSchedulerState>
 8013fb8:	2800      	cmp	r0, #0
 8013fba:	d076      	beq.n	80140aa <xQueueGenericSend+0x12e>
 8013fbc:	f1a6 0502 	sub.w	r5, r6, #2
{
 8013fc0:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8013fc4:	f8df a150 	ldr.w	sl, [pc, #336]	; 8014118 <xQueueGenericSend+0x19c>
 8013fc8:	fab5 f585 	clz	r5, r5
		prvLockQueue( pxQueue );
 8013fcc:	46c1      	mov	r9, r8
 8013fce:	096d      	lsrs	r5, r5, #5
 8013fd0:	e008      	b.n	8013fe4 <xQueueGenericSend+0x68>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8013fd2:	f001 fdd5 	bl	8015b80 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8013fd6:	4620      	mov	r0, r4
 8013fd8:	f7ff feb6 	bl	8013d48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013fdc:	f000 fedc 	bl	8014d98 <xTaskResumeAll>
{
 8013fe0:	f04f 0801 	mov.w	r8, #1
		taskENTER_CRITICAL();
 8013fe4:	f001 fda6 	bl	8015b34 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013fe8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8013fea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8013fec:	429a      	cmp	r2, r3
 8013fee:	d36a      	bcc.n	80140c6 <xQueueGenericSend+0x14a>
 8013ff0:	2d00      	cmp	r5, #0
 8013ff2:	d168      	bne.n	80140c6 <xQueueGenericSend+0x14a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8013ff4:	9b01      	ldr	r3, [sp, #4]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	f000 8082 	beq.w	8014100 <xQueueGenericSend+0x184>
				else if( xEntryTimeSet == pdFALSE )
 8013ffc:	f1b8 0f00 	cmp.w	r8, #0
 8014000:	d044      	beq.n	801408c <xQueueGenericSend+0x110>
		taskEXIT_CRITICAL();
 8014002:	f001 fdbd 	bl	8015b80 <vPortExitCritical>
		vTaskSuspendAll();
 8014006:	f000 fdff 	bl	8014c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801400a:	f001 fd93 	bl	8015b34 <vPortEnterCritical>
 801400e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8014012:	2bff      	cmp	r3, #255	; 0xff
 8014014:	d101      	bne.n	801401a <xQueueGenericSend+0x9e>
 8014016:	f884 9044 	strb.w	r9, [r4, #68]	; 0x44
 801401a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801401e:	2bff      	cmp	r3, #255	; 0xff
 8014020:	d101      	bne.n	8014026 <xQueueGenericSend+0xaa>
 8014022:	f884 9045 	strb.w	r9, [r4, #69]	; 0x45
 8014026:	f001 fdab 	bl	8015b80 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801402a:	a901      	add	r1, sp, #4
 801402c:	a802      	add	r0, sp, #8
 801402e:	f001 f843 	bl	80150b8 <xTaskCheckForTimeOut>
 8014032:	2800      	cmp	r0, #0
 8014034:	d168      	bne.n	8014108 <xQueueGenericSend+0x18c>
	taskENTER_CRITICAL();
 8014036:	f001 fd7d 	bl	8015b34 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801403a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801403c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801403e:	429a      	cmp	r2, r3
 8014040:	d1c7      	bne.n	8013fd2 <xQueueGenericSend+0x56>
	taskEXIT_CRITICAL();
 8014042:	f001 fd9d 	bl	8015b80 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014046:	9901      	ldr	r1, [sp, #4]
 8014048:	f104 0010 	add.w	r0, r4, #16
 801404c:	f000 ffa0 	bl	8014f90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014050:	4620      	mov	r0, r4
 8014052:	f7ff fe79 	bl	8013d48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014056:	f000 fe9f 	bl	8014d98 <xTaskResumeAll>
 801405a:	2800      	cmp	r0, #0
 801405c:	d1c0      	bne.n	8013fe0 <xQueueGenericSend+0x64>
					portYIELD_WITHIN_API();
 801405e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014062:	f8ca 3000 	str.w	r3, [sl]
 8014066:	f3bf 8f4f 	dsb	sy
 801406a:	f3bf 8f6f 	isb	sy
 801406e:	e7b7      	b.n	8013fe0 <xQueueGenericSend+0x64>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014070:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8014072:	2b00      	cmp	r3, #0
 8014074:	d08e      	beq.n	8013f94 <xQueueGenericSend+0x18>
 8014076:	f04f 0330 	mov.w	r3, #48	; 0x30
 801407a:	b672      	cpsid	i
 801407c:	f383 8811 	msr	BASEPRI, r3
 8014080:	f3bf 8f6f 	isb	sy
 8014084:	f3bf 8f4f 	dsb	sy
 8014088:	b662      	cpsie	i
 801408a:	e7fe      	b.n	801408a <xQueueGenericSend+0x10e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 801408c:	a802      	add	r0, sp, #8
 801408e:	f001 f807 	bl	80150a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014092:	e7b6      	b.n	8014002 <xQueueGenericSend+0x86>
 8014094:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014098:	b672      	cpsid	i
 801409a:	f383 8811 	msr	BASEPRI, r3
 801409e:	f3bf 8f6f 	isb	sy
 80140a2:	f3bf 8f4f 	dsb	sy
 80140a6:	b662      	cpsie	i
	configASSERT( pxQueue );
 80140a8:	e7fe      	b.n	80140a8 <xQueueGenericSend+0x12c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80140aa:	9b01      	ldr	r3, [sp, #4]
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d085      	beq.n	8013fbc <xQueueGenericSend+0x40>
 80140b0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80140b4:	b672      	cpsid	i
 80140b6:	f383 8811 	msr	BASEPRI, r3
 80140ba:	f3bf 8f6f 	isb	sy
 80140be:	f3bf 8f4f 	dsb	sy
 80140c2:	b662      	cpsie	i
 80140c4:	e7fe      	b.n	80140c4 <xQueueGenericSend+0x148>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80140c6:	4632      	mov	r2, r6
 80140c8:	4639      	mov	r1, r7
 80140ca:	4620      	mov	r0, r4
 80140cc:	f7ff fde8 	bl	8013ca0 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80140d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80140d2:	b973      	cbnz	r3, 80140f2 <xQueueGenericSend+0x176>
					else if( xYieldRequired != pdFALSE )
 80140d4:	b138      	cbz	r0, 80140e6 <xQueueGenericSend+0x16a>
						queueYIELD_IF_USING_PREEMPTION();
 80140d6:	4b10      	ldr	r3, [pc, #64]	; (8014118 <xQueueGenericSend+0x19c>)
 80140d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80140dc:	601a      	str	r2, [r3, #0]
 80140de:	f3bf 8f4f 	dsb	sy
 80140e2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80140e6:	f001 fd4b 	bl	8015b80 <vPortExitCritical>
				return pdPASS;
 80140ea:	2001      	movs	r0, #1
}
 80140ec:	b004      	add	sp, #16
 80140ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80140f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80140f6:	f000 ff87 	bl	8015008 <xTaskRemoveFromEventList>
 80140fa:	2800      	cmp	r0, #0
 80140fc:	d0f3      	beq.n	80140e6 <xQueueGenericSend+0x16a>
 80140fe:	e7ea      	b.n	80140d6 <xQueueGenericSend+0x15a>
					taskEXIT_CRITICAL();
 8014100:	f001 fd3e 	bl	8015b80 <vPortExitCritical>
					return errQUEUE_FULL;
 8014104:	4628      	mov	r0, r5
 8014106:	e7f1      	b.n	80140ec <xQueueGenericSend+0x170>
			prvUnlockQueue( pxQueue );
 8014108:	4620      	mov	r0, r4
 801410a:	f7ff fe1d 	bl	8013d48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801410e:	f000 fe43 	bl	8014d98 <xTaskResumeAll>
			return errQUEUE_FULL;
 8014112:	2000      	movs	r0, #0
 8014114:	e7ea      	b.n	80140ec <xQueueGenericSend+0x170>
 8014116:	bf00      	nop
 8014118:	e000ed04 	.word	0xe000ed04

0801411c <xQueueCreateMutexStatic>:
	{
 801411c:	b510      	push	{r4, lr}
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801411e:	2200      	movs	r2, #0
	{
 8014120:	4604      	mov	r4, r0
 8014122:	b082      	sub	sp, #8
 8014124:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8014126:	2001      	movs	r0, #1
 8014128:	4611      	mov	r1, r2
 801412a:	9400      	str	r4, [sp, #0]
 801412c:	f7ff fec2 	bl	8013eb4 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8014130:	4604      	mov	r4, r0
 8014132:	b138      	cbz	r0, 8014144 <xQueueCreateMutexStatic+0x28>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8014134:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8014136:	461a      	mov	r2, r3
 8014138:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801413a:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801413c:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 801413e:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8014140:	f7ff ff1c 	bl	8013f7c <xQueueGenericSend>
	}
 8014144:	4620      	mov	r0, r4
 8014146:	b002      	add	sp, #8
 8014148:	bd10      	pop	{r4, pc}
 801414a:	bf00      	nop

0801414c <xQueueCreateMutex>:
	{
 801414c:	b510      	push	{r4, lr}
 801414e:	2100      	movs	r1, #0
 8014150:	2001      	movs	r0, #1
 8014152:	f7ff fe89 	bl	8013e68 <xQueueGenericCreate.part.0>
		if( pxNewQueue != NULL )
 8014156:	4604      	mov	r4, r0
 8014158:	b138      	cbz	r0, 801416a <xQueueCreateMutex+0x1e>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801415a:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801415c:	461a      	mov	r2, r3
 801415e:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8014160:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8014162:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8014164:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8014166:	f7ff ff09 	bl	8013f7c <xQueueGenericSend>
	}
 801416a:	4620      	mov	r0, r4
 801416c:	bd10      	pop	{r4, pc}
 801416e:	bf00      	nop

08014170 <xQueueGenericSendFromISR>:
{
 8014170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8014174:	2800      	cmp	r0, #0
 8014176:	d051      	beq.n	801421c <xQueueGenericSendFromISR+0xac>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014178:	4689      	mov	r9, r1
 801417a:	4604      	mov	r4, r0
 801417c:	4690      	mov	r8, r2
 801417e:	461f      	mov	r7, r3
 8014180:	b359      	cbz	r1, 80141da <xQueueGenericSendFromISR+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014182:	2f02      	cmp	r7, #2
 8014184:	d10d      	bne.n	80141a2 <xQueueGenericSendFromISR+0x32>
 8014186:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8014188:	2b01      	cmp	r3, #1
 801418a:	d00a      	beq.n	80141a2 <xQueueGenericSendFromISR+0x32>
 801418c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014190:	b672      	cpsid	i
 8014192:	f383 8811 	msr	BASEPRI, r3
 8014196:	f3bf 8f6f 	isb	sy
 801419a:	f3bf 8f4f 	dsb	sy
 801419e:	b662      	cpsie	i
 80141a0:	e7fe      	b.n	80141a0 <xQueueGenericSendFromISR+0x30>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80141a2:	f001 fdd3 	bl	8015d4c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80141a6:	f3ef 8611 	mrs	r6, BASEPRI
 80141aa:	f04f 0330 	mov.w	r3, #48	; 0x30
 80141ae:	b672      	cpsid	i
 80141b0:	f383 8811 	msr	BASEPRI, r3
 80141b4:	f3bf 8f6f 	isb	sy
 80141b8:	f3bf 8f4f 	dsb	sy
 80141bc:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80141be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80141c0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80141c2:	429a      	cmp	r2, r3
 80141c4:	d317      	bcc.n	80141f6 <xQueueGenericSendFromISR+0x86>
 80141c6:	f1a7 0002 	sub.w	r0, r7, #2
 80141ca:	fab0 f080 	clz	r0, r0
 80141ce:	0940      	lsrs	r0, r0, #5
 80141d0:	b988      	cbnz	r0, 80141f6 <xQueueGenericSendFromISR+0x86>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80141d2:	f386 8811 	msr	BASEPRI, r6
}
 80141d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80141da:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d0d0      	beq.n	8014182 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 80141e0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80141e4:	b672      	cpsid	i
 80141e6:	f383 8811 	msr	BASEPRI, r3
 80141ea:	f3bf 8f6f 	isb	sy
 80141ee:	f3bf 8f4f 	dsb	sy
 80141f2:	b662      	cpsie	i
 80141f4:	e7fe      	b.n	80141f4 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 80141f6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80141fa:	463a      	mov	r2, r7
 80141fc:	4649      	mov	r1, r9
 80141fe:	4620      	mov	r0, r4
			const int8_t cTxLock = pxQueue->cTxLock;
 8014200:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014202:	f7ff fd4d 	bl	8013ca0 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8014206:	1c6b      	adds	r3, r5, #1
 8014208:	d013      	beq.n	8014232 <xQueueGenericSendFromISR+0xc2>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801420a:	1c6b      	adds	r3, r5, #1
			xReturn = pdPASS;
 801420c:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801420e:	b25b      	sxtb	r3, r3
 8014210:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	__asm volatile
 8014214:	f386 8811 	msr	BASEPRI, r6
}
 8014218:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 801421c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014220:	b672      	cpsid	i
 8014222:	f383 8811 	msr	BASEPRI, r3
 8014226:	f3bf 8f6f 	isb	sy
 801422a:	f3bf 8f4f 	dsb	sy
 801422e:	b662      	cpsie	i
	configASSERT( pxQueue );
 8014230:	e7fe      	b.n	8014230 <xQueueGenericSendFromISR+0xc0>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014232:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014234:	b90b      	cbnz	r3, 801423a <xQueueGenericSendFromISR+0xca>
			xReturn = pdPASS;
 8014236:	2001      	movs	r0, #1
 8014238:	e7cb      	b.n	80141d2 <xQueueGenericSendFromISR+0x62>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801423a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801423e:	f000 fee3 	bl	8015008 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8014242:	2800      	cmp	r0, #0
 8014244:	d0f7      	beq.n	8014236 <xQueueGenericSendFromISR+0xc6>
 8014246:	f1b8 0f00 	cmp.w	r8, #0
 801424a:	d0f4      	beq.n	8014236 <xQueueGenericSendFromISR+0xc6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 801424c:	2001      	movs	r0, #1
 801424e:	f8c8 0000 	str.w	r0, [r8]
 8014252:	e7be      	b.n	80141d2 <xQueueGenericSendFromISR+0x62>

08014254 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8014254:	b380      	cbz	r0, 80142b8 <xQueueGiveFromISR+0x64>
	configASSERT( pxQueue->uxItemSize == 0 );
 8014256:	6c03      	ldr	r3, [r0, #64]	; 0x40
{
 8014258:	b570      	push	{r4, r5, r6, lr}
 801425a:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 801425c:	b153      	cbz	r3, 8014274 <xQueueGiveFromISR+0x20>
 801425e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014262:	b672      	cpsid	i
 8014264:	f383 8811 	msr	BASEPRI, r3
 8014268:	f3bf 8f6f 	isb	sy
 801426c:	f3bf 8f4f 	dsb	sy
 8014270:	b662      	cpsie	i
 8014272:	e7fe      	b.n	8014272 <xQueueGiveFromISR+0x1e>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014274:	6803      	ldr	r3, [r0, #0]
 8014276:	460d      	mov	r5, r1
 8014278:	b34b      	cbz	r3, 80142ce <xQueueGiveFromISR+0x7a>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801427a:	f001 fd67 	bl	8015d4c <vPortValidateInterruptPriority>
	__asm volatile
 801427e:	f3ef 8611 	mrs	r6, BASEPRI
 8014282:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014286:	b672      	cpsid	i
 8014288:	f383 8811 	msr	BASEPRI, r3
 801428c:	f3bf 8f6f 	isb	sy
 8014290:	f3bf 8f4f 	dsb	sy
 8014294:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014296:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8014298:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 801429a:	429a      	cmp	r2, r3
 801429c:	d925      	bls.n	80142ea <xQueueGiveFromISR+0x96>
			const int8_t cTxLock = pxQueue->cTxLock;
 801429e:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80142a2:	3301      	adds	r3, #1
			if( cTxLock == queueUNLOCKED )
 80142a4:	2aff      	cmp	r2, #255	; 0xff
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80142a6:	63a3      	str	r3, [r4, #56]	; 0x38
			const int8_t cTxLock = pxQueue->cTxLock;
 80142a8:	b253      	sxtb	r3, r2
			if( cTxLock == queueUNLOCKED )
 80142aa:	d022      	beq.n	80142f2 <xQueueGiveFromISR+0x9e>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80142ac:	3301      	adds	r3, #1
			xReturn = pdPASS;
 80142ae:	2001      	movs	r0, #1
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80142b0:	b25b      	sxtb	r3, r3
 80142b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80142b6:	e019      	b.n	80142ec <xQueueGiveFromISR+0x98>
	__asm volatile
 80142b8:	f04f 0330 	mov.w	r3, #48	; 0x30
 80142bc:	b672      	cpsid	i
 80142be:	f383 8811 	msr	BASEPRI, r3
 80142c2:	f3bf 8f6f 	isb	sy
 80142c6:	f3bf 8f4f 	dsb	sy
 80142ca:	b662      	cpsie	i
	configASSERT( pxQueue );
 80142cc:	e7fe      	b.n	80142cc <xQueueGiveFromISR+0x78>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80142ce:	6883      	ldr	r3, [r0, #8]
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d0d2      	beq.n	801427a <xQueueGiveFromISR+0x26>
 80142d4:	f04f 0330 	mov.w	r3, #48	; 0x30
 80142d8:	b672      	cpsid	i
 80142da:	f383 8811 	msr	BASEPRI, r3
 80142de:	f3bf 8f6f 	isb	sy
 80142e2:	f3bf 8f4f 	dsb	sy
 80142e6:	b662      	cpsie	i
 80142e8:	e7fe      	b.n	80142e8 <xQueueGiveFromISR+0x94>
			xReturn = errQUEUE_FULL;
 80142ea:	2000      	movs	r0, #0
	__asm volatile
 80142ec:	f386 8811 	msr	BASEPRI, r6
}
 80142f0:	bd70      	pop	{r4, r5, r6, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80142f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80142f4:	b90b      	cbnz	r3, 80142fa <xQueueGiveFromISR+0xa6>
			xReturn = pdPASS;
 80142f6:	2001      	movs	r0, #1
 80142f8:	e7f8      	b.n	80142ec <xQueueGiveFromISR+0x98>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80142fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80142fe:	f000 fe83 	bl	8015008 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8014302:	2d00      	cmp	r5, #0
 8014304:	d0f7      	beq.n	80142f6 <xQueueGiveFromISR+0xa2>
 8014306:	2800      	cmp	r0, #0
 8014308:	d0f5      	beq.n	80142f6 <xQueueGiveFromISR+0xa2>
								*pxHigherPriorityTaskWoken = pdTRUE;
 801430a:	2001      	movs	r0, #1
 801430c:	6028      	str	r0, [r5, #0]
 801430e:	e7ed      	b.n	80142ec <xQueueGiveFromISR+0x98>

08014310 <xQueueReceive>:
{
 8014310:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014314:	b085      	sub	sp, #20
 8014316:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8014318:	2800      	cmp	r0, #0
 801431a:	f000 808c 	beq.w	8014436 <xQueueReceive+0x126>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801431e:	460e      	mov	r6, r1
 8014320:	4604      	mov	r4, r0
 8014322:	2900      	cmp	r1, #0
 8014324:	d056      	beq.n	80143d4 <xQueueReceive+0xc4>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014326:	f000 ff1f 	bl	8015168 <xTaskGetSchedulerState>
 801432a:	2800      	cmp	r0, #0
 801432c:	d044      	beq.n	80143b8 <xQueueReceive+0xa8>
		taskENTER_CRITICAL();
 801432e:	f001 fc01 	bl	8015b34 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014332:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014334:	2d00      	cmp	r5, #0
 8014336:	f040 8089 	bne.w	801444c <xQueueReceive+0x13c>
				if( xTicksToWait == ( TickType_t ) 0 )
 801433a:	9b01      	ldr	r3, [sp, #4]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d035      	beq.n	80143ac <xQueueReceive+0x9c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014340:	a802      	add	r0, sp, #8
		prvLockQueue( pxQueue );
 8014342:	462f      	mov	r7, r5
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014344:	f104 0924 	add.w	r9, r4, #36	; 0x24
					portYIELD_WITHIN_API();
 8014348:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8014484 <xQueueReceive+0x174>
					vTaskInternalSetTimeOutState( &xTimeOut );
 801434c:	f000 fea8 	bl	80150a0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8014350:	f001 fc16 	bl	8015b80 <vPortExitCritical>
		vTaskSuspendAll();
 8014354:	f000 fc58 	bl	8014c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014358:	f001 fbec 	bl	8015b34 <vPortEnterCritical>
 801435c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8014360:	2bff      	cmp	r3, #255	; 0xff
 8014362:	d101      	bne.n	8014368 <xQueueReceive+0x58>
 8014364:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8014368:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801436c:	2bff      	cmp	r3, #255	; 0xff
 801436e:	d101      	bne.n	8014374 <xQueueReceive+0x64>
 8014370:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014374:	f001 fc04 	bl	8015b80 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014378:	a901      	add	r1, sp, #4
 801437a:	a802      	add	r0, sp, #8
 801437c:	f000 fe9c 	bl	80150b8 <xTaskCheckForTimeOut>
 8014380:	2800      	cmp	r0, #0
 8014382:	d135      	bne.n	80143f0 <xQueueReceive+0xe0>
	taskENTER_CRITICAL();
 8014384:	f001 fbd6 	bl	8015b34 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014388:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801438a:	2b00      	cmp	r3, #0
 801438c:	d03d      	beq.n	801440a <xQueueReceive+0xfa>
	taskEXIT_CRITICAL();
 801438e:	f001 fbf7 	bl	8015b80 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8014392:	4620      	mov	r0, r4
 8014394:	f7ff fcd8 	bl	8013d48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014398:	f000 fcfe 	bl	8014d98 <xTaskResumeAll>
		taskENTER_CRITICAL();
 801439c:	f001 fbca 	bl	8015b34 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80143a0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80143a2:	2d00      	cmp	r5, #0
 80143a4:	d152      	bne.n	801444c <xQueueReceive+0x13c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80143a6:	9b01      	ldr	r3, [sp, #4]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d1d1      	bne.n	8014350 <xQueueReceive+0x40>
					taskEXIT_CRITICAL();
 80143ac:	f001 fbe8 	bl	8015b80 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80143b0:	2000      	movs	r0, #0
}
 80143b2:	b005      	add	sp, #20
 80143b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80143b8:	9b01      	ldr	r3, [sp, #4]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d0b7      	beq.n	801432e <xQueueReceive+0x1e>
	__asm volatile
 80143be:	f04f 0330 	mov.w	r3, #48	; 0x30
 80143c2:	b672      	cpsid	i
 80143c4:	f383 8811 	msr	BASEPRI, r3
 80143c8:	f3bf 8f6f 	isb	sy
 80143cc:	f3bf 8f4f 	dsb	sy
 80143d0:	b662      	cpsie	i
 80143d2:	e7fe      	b.n	80143d2 <xQueueReceive+0xc2>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80143d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d0a5      	beq.n	8014326 <xQueueReceive+0x16>
 80143da:	f04f 0330 	mov.w	r3, #48	; 0x30
 80143de:	b672      	cpsid	i
 80143e0:	f383 8811 	msr	BASEPRI, r3
 80143e4:	f3bf 8f6f 	isb	sy
 80143e8:	f3bf 8f4f 	dsb	sy
 80143ec:	b662      	cpsie	i
 80143ee:	e7fe      	b.n	80143ee <xQueueReceive+0xde>
			prvUnlockQueue( pxQueue );
 80143f0:	4620      	mov	r0, r4
 80143f2:	f7ff fca9 	bl	8013d48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80143f6:	f000 fccf 	bl	8014d98 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80143fa:	f001 fb9b 	bl	8015b34 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80143fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014400:	2b00      	cmp	r3, #0
 8014402:	d0d3      	beq.n	80143ac <xQueueReceive+0x9c>
	taskEXIT_CRITICAL();
 8014404:	f001 fbbc 	bl	8015b80 <vPortExitCritical>
 8014408:	e7c8      	b.n	801439c <xQueueReceive+0x8c>
 801440a:	f001 fbb9 	bl	8015b80 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801440e:	9901      	ldr	r1, [sp, #4]
 8014410:	4648      	mov	r0, r9
 8014412:	f000 fdbd 	bl	8014f90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014416:	4620      	mov	r0, r4
 8014418:	f7ff fc96 	bl	8013d48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801441c:	f000 fcbc 	bl	8014d98 <xTaskResumeAll>
 8014420:	2800      	cmp	r0, #0
 8014422:	d1bb      	bne.n	801439c <xQueueReceive+0x8c>
					portYIELD_WITHIN_API();
 8014424:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014428:	f8c8 3000 	str.w	r3, [r8]
 801442c:	f3bf 8f4f 	dsb	sy
 8014430:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 8014434:	e7b2      	b.n	801439c <xQueueReceive+0x8c>
 8014436:	f04f 0330 	mov.w	r3, #48	; 0x30
 801443a:	b672      	cpsid	i
 801443c:	f383 8811 	msr	BASEPRI, r3
 8014440:	f3bf 8f6f 	isb	sy
 8014444:	f3bf 8f4f 	dsb	sy
 8014448:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 801444a:	e7fe      	b.n	801444a <xQueueReceive+0x13a>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801444c:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801444e:	4631      	mov	r1, r6
 8014450:	4620      	mov	r0, r4
 8014452:	f7ff fc67 	bl	8013d24 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014456:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014458:	6923      	ldr	r3, [r4, #16]
 801445a:	b91b      	cbnz	r3, 8014464 <xQueueReceive+0x154>
				taskEXIT_CRITICAL();
 801445c:	f001 fb90 	bl	8015b80 <vPortExitCritical>
				return pdPASS;
 8014460:	2001      	movs	r0, #1
 8014462:	e7a6      	b.n	80143b2 <xQueueReceive+0xa2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014464:	f104 0010 	add.w	r0, r4, #16
 8014468:	f000 fdce 	bl	8015008 <xTaskRemoveFromEventList>
 801446c:	2800      	cmp	r0, #0
 801446e:	d0f5      	beq.n	801445c <xQueueReceive+0x14c>
						queueYIELD_IF_USING_PREEMPTION();
 8014470:	4b04      	ldr	r3, [pc, #16]	; (8014484 <xQueueReceive+0x174>)
 8014472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014476:	601a      	str	r2, [r3, #0]
 8014478:	f3bf 8f4f 	dsb	sy
 801447c:	f3bf 8f6f 	isb	sy
 8014480:	e7ec      	b.n	801445c <xQueueReceive+0x14c>
 8014482:	bf00      	nop
 8014484:	e000ed04 	.word	0xe000ed04

08014488 <xQueueSemaphoreTake>:
{
 8014488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801448c:	b084      	sub	sp, #16
 801448e:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8014490:	b168      	cbz	r0, 80144ae <xQueueSemaphoreTake+0x26>
	configASSERT( pxQueue->uxItemSize == 0 );
 8014492:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8014494:	4604      	mov	r4, r0
 8014496:	b1ad      	cbz	r5, 80144c4 <xQueueSemaphoreTake+0x3c>
 8014498:	f04f 0330 	mov.w	r3, #48	; 0x30
 801449c:	b672      	cpsid	i
 801449e:	f383 8811 	msr	BASEPRI, r3
 80144a2:	f3bf 8f6f 	isb	sy
 80144a6:	f3bf 8f4f 	dsb	sy
 80144aa:	b662      	cpsie	i
 80144ac:	e7fe      	b.n	80144ac <xQueueSemaphoreTake+0x24>
 80144ae:	f04f 0330 	mov.w	r3, #48	; 0x30
 80144b2:	b672      	cpsid	i
 80144b4:	f383 8811 	msr	BASEPRI, r3
 80144b8:	f3bf 8f6f 	isb	sy
 80144bc:	f3bf 8f4f 	dsb	sy
 80144c0:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 80144c2:	e7fe      	b.n	80144c2 <xQueueSemaphoreTake+0x3a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80144c4:	f000 fe50 	bl	8015168 <xTaskGetSchedulerState>
 80144c8:	4606      	mov	r6, r0
 80144ca:	2800      	cmp	r0, #0
 80144cc:	d074      	beq.n	80145b8 <xQueueSemaphoreTake+0x130>
 80144ce:	462e      	mov	r6, r5
		taskENTER_CRITICAL();
 80144d0:	f001 fb30 	bl	8015b34 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80144d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
		prvLockQueue( pxQueue );
 80144d6:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80144d8:	f8df 816c 	ldr.w	r8, [pc, #364]	; 8014648 <xQueueSemaphoreTake+0x1c0>
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80144dc:	bb7b      	cbnz	r3, 801453e <xQueueSemaphoreTake+0xb6>
				if( xTicksToWait == ( TickType_t ) 0 )
 80144de:	9b01      	ldr	r3, [sp, #4]
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	f000 80a3 	beq.w	801462c <xQueueSemaphoreTake+0x1a4>
				else if( xEntryTimeSet == pdFALSE )
 80144e6:	2e00      	cmp	r6, #0
 80144e8:	d062      	beq.n	80145b0 <xQueueSemaphoreTake+0x128>
		taskEXIT_CRITICAL();
 80144ea:	f001 fb49 	bl	8015b80 <vPortExitCritical>
		vTaskSuspendAll();
 80144ee:	f000 fb8b 	bl	8014c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80144f2:	f001 fb1f 	bl	8015b34 <vPortEnterCritical>
 80144f6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80144fa:	2bff      	cmp	r3, #255	; 0xff
 80144fc:	d101      	bne.n	8014502 <xQueueSemaphoreTake+0x7a>
 80144fe:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8014502:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8014506:	2bff      	cmp	r3, #255	; 0xff
 8014508:	d101      	bne.n	801450e <xQueueSemaphoreTake+0x86>
 801450a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801450e:	f001 fb37 	bl	8015b80 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014512:	a901      	add	r1, sp, #4
 8014514:	a802      	add	r0, sp, #8
 8014516:	f000 fdcf 	bl	80150b8 <xTaskCheckForTimeOut>
 801451a:	b9e0      	cbnz	r0, 8014556 <xQueueSemaphoreTake+0xce>
	taskENTER_CRITICAL();
 801451c:	f001 fb0a 	bl	8015b34 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014520:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014522:	b323      	cbz	r3, 801456e <xQueueSemaphoreTake+0xe6>
	taskEXIT_CRITICAL();
 8014524:	f001 fb2c 	bl	8015b80 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8014528:	4620      	mov	r0, r4
 801452a:	f7ff fc0d 	bl	8013d48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801452e:	f000 fc33 	bl	8014d98 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8014532:	f001 faff 	bl	8015b34 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8014536:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014538:	2601      	movs	r6, #1
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801453a:	2b00      	cmp	r3, #0
 801453c:	d0cf      	beq.n	80144de <xQueueSemaphoreTake+0x56>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801453e:	3b01      	subs	r3, #1
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014540:	6822      	ldr	r2, [r4, #0]
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8014542:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014544:	2a00      	cmp	r2, #0
 8014546:	d064      	beq.n	8014612 <xQueueSemaphoreTake+0x18a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014548:	6923      	ldr	r3, [r4, #16]
 801454a:	2b00      	cmp	r3, #0
 801454c:	d152      	bne.n	80145f4 <xQueueSemaphoreTake+0x16c>
				return pdPASS;
 801454e:	2501      	movs	r5, #1
				taskEXIT_CRITICAL();
 8014550:	f001 fb16 	bl	8015b80 <vPortExitCritical>
				return pdPASS;
 8014554:	e028      	b.n	80145a8 <xQueueSemaphoreTake+0x120>
			prvUnlockQueue( pxQueue );
 8014556:	4620      	mov	r0, r4
 8014558:	f7ff fbf6 	bl	8013d48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801455c:	f000 fc1c 	bl	8014d98 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8014560:	f001 fae8 	bl	8015b34 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014564:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014566:	b1e3      	cbz	r3, 80145a2 <xQueueSemaphoreTake+0x11a>
	taskEXIT_CRITICAL();
 8014568:	f001 fb0a 	bl	8015b80 <vPortExitCritical>
	return xReturn;
 801456c:	e7e1      	b.n	8014532 <xQueueSemaphoreTake+0xaa>
	taskEXIT_CRITICAL();
 801456e:	f001 fb07 	bl	8015b80 <vPortExitCritical>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014572:	6823      	ldr	r3, [r4, #0]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d050      	beq.n	801461a <xQueueSemaphoreTake+0x192>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014578:	9901      	ldr	r1, [sp, #4]
 801457a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 801457e:	f000 fd07 	bl	8014f90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014582:	4620      	mov	r0, r4
 8014584:	f7ff fbe0 	bl	8013d48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014588:	f000 fc06 	bl	8014d98 <xTaskResumeAll>
 801458c:	2800      	cmp	r0, #0
 801458e:	d1d0      	bne.n	8014532 <xQueueSemaphoreTake+0xaa>
					portYIELD_WITHIN_API();
 8014590:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014594:	f8c8 3000 	str.w	r3, [r8]
 8014598:	f3bf 8f4f 	dsb	sy
 801459c:	f3bf 8f6f 	isb	sy
 80145a0:	e7c7      	b.n	8014532 <xQueueSemaphoreTake+0xaa>
	taskEXIT_CRITICAL();
 80145a2:	f001 faed 	bl	8015b80 <vPortExitCritical>
					if( xInheritanceOccurred != pdFALSE )
 80145a6:	b9b5      	cbnz	r5, 80145d6 <xQueueSemaphoreTake+0x14e>
}
 80145a8:	4628      	mov	r0, r5
 80145aa:	b004      	add	sp, #16
 80145ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					vTaskInternalSetTimeOutState( &xTimeOut );
 80145b0:	a802      	add	r0, sp, #8
 80145b2:	f000 fd75 	bl	80150a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80145b6:	e798      	b.n	80144ea <xQueueSemaphoreTake+0x62>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80145b8:	9b01      	ldr	r3, [sp, #4]
 80145ba:	b153      	cbz	r3, 80145d2 <xQueueSemaphoreTake+0x14a>
 80145bc:	f04f 0330 	mov.w	r3, #48	; 0x30
 80145c0:	b672      	cpsid	i
 80145c2:	f383 8811 	msr	BASEPRI, r3
 80145c6:	f3bf 8f6f 	isb	sy
 80145ca:	f3bf 8f4f 	dsb	sy
 80145ce:	b662      	cpsie	i
 80145d0:	e7fe      	b.n	80145d0 <xQueueSemaphoreTake+0x148>
 80145d2:	4605      	mov	r5, r0
 80145d4:	e77c      	b.n	80144d0 <xQueueSemaphoreTake+0x48>
						taskENTER_CRITICAL();
 80145d6:	f001 faad 	bl	8015b34 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80145da:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80145dc:	b119      	cbz	r1, 80145e6 <xQueueSemaphoreTake+0x15e>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80145de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80145e0:	6819      	ldr	r1, [r3, #0]
 80145e2:	f1c1 0107 	rsb	r1, r1, #7
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80145e6:	68a0      	ldr	r0, [r4, #8]
				return errQUEUE_EMPTY;
 80145e8:	2500      	movs	r5, #0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80145ea:	f000 fe85 	bl	80152f8 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 80145ee:	f001 fac7 	bl	8015b80 <vPortExitCritical>
 80145f2:	e7d9      	b.n	80145a8 <xQueueSemaphoreTake+0x120>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80145f4:	f104 0010 	add.w	r0, r4, #16
 80145f8:	f000 fd06 	bl	8015008 <xTaskRemoveFromEventList>
 80145fc:	2800      	cmp	r0, #0
 80145fe:	d0a6      	beq.n	801454e <xQueueSemaphoreTake+0xc6>
						queueYIELD_IF_USING_PREEMPTION();
 8014600:	4b11      	ldr	r3, [pc, #68]	; (8014648 <xQueueSemaphoreTake+0x1c0>)
 8014602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014606:	601a      	str	r2, [r3, #0]
 8014608:	f3bf 8f4f 	dsb	sy
 801460c:	f3bf 8f6f 	isb	sy
 8014610:	e79d      	b.n	801454e <xQueueSemaphoreTake+0xc6>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8014612:	f000 fedd 	bl	80153d0 <pvTaskIncrementMutexHeldCount>
 8014616:	60a0      	str	r0, [r4, #8]
 8014618:	e796      	b.n	8014548 <xQueueSemaphoreTake+0xc0>
						taskENTER_CRITICAL();
 801461a:	f001 fa8b 	bl	8015b34 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801461e:	68a0      	ldr	r0, [r4, #8]
 8014620:	f000 fdb2 	bl	8015188 <xTaskPriorityInherit>
 8014624:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8014626:	f001 faab 	bl	8015b80 <vPortExitCritical>
 801462a:	e7a5      	b.n	8014578 <xQueueSemaphoreTake+0xf0>
						configASSERT( xInheritanceOccurred == pdFALSE );
 801462c:	2d00      	cmp	r5, #0
 801462e:	d0de      	beq.n	80145ee <xQueueSemaphoreTake+0x166>
 8014630:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014634:	b672      	cpsid	i
 8014636:	f383 8811 	msr	BASEPRI, r3
 801463a:	f3bf 8f6f 	isb	sy
 801463e:	f3bf 8f4f 	dsb	sy
 8014642:	b662      	cpsie	i
 8014644:	e7fe      	b.n	8014644 <xQueueSemaphoreTake+0x1bc>
 8014646:	bf00      	nop
 8014648:	e000ed04 	.word	0xe000ed04

0801464c <xQueueReceiveFromISR>:
{
 801464c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8014650:	b330      	cbz	r0, 80146a0 <xQueueReceiveFromISR+0x54>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014652:	4689      	mov	r9, r1
 8014654:	4605      	mov	r5, r0
 8014656:	4690      	mov	r8, r2
 8014658:	b1a1      	cbz	r1, 8014684 <xQueueReceiveFromISR+0x38>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801465a:	f001 fb77 	bl	8015d4c <vPortValidateInterruptPriority>
	__asm volatile
 801465e:	f3ef 8711 	mrs	r7, BASEPRI
 8014662:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014666:	b672      	cpsid	i
 8014668:	f383 8811 	msr	BASEPRI, r3
 801466c:	f3bf 8f6f 	isb	sy
 8014670:	f3bf 8f4f 	dsb	sy
 8014674:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014676:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014678:	b9ec      	cbnz	r4, 80146b6 <xQueueReceiveFromISR+0x6a>
			xReturn = pdFAIL;
 801467a:	4620      	mov	r0, r4
	__asm volatile
 801467c:	f387 8811 	msr	BASEPRI, r7
}
 8014680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014684:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8014686:	2b00      	cmp	r3, #0
 8014688:	d0e7      	beq.n	801465a <xQueueReceiveFromISR+0xe>
	__asm volatile
 801468a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801468e:	b672      	cpsid	i
 8014690:	f383 8811 	msr	BASEPRI, r3
 8014694:	f3bf 8f6f 	isb	sy
 8014698:	f3bf 8f4f 	dsb	sy
 801469c:	b662      	cpsie	i
 801469e:	e7fe      	b.n	801469e <xQueueReceiveFromISR+0x52>
 80146a0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80146a4:	b672      	cpsid	i
 80146a6:	f383 8811 	msr	BASEPRI, r3
 80146aa:	f3bf 8f6f 	isb	sy
 80146ae:	f3bf 8f4f 	dsb	sy
 80146b2:	b662      	cpsie	i
	configASSERT( pxQueue );
 80146b4:	e7fe      	b.n	80146b4 <xQueueReceiveFromISR+0x68>
			const int8_t cRxLock = pxQueue->cRxLock;
 80146b6:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80146ba:	4649      	mov	r1, r9
 80146bc:	4628      	mov	r0, r5
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80146be:	3c01      	subs	r4, #1
			const int8_t cRxLock = pxQueue->cRxLock;
 80146c0:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80146c2:	f7ff fb2f 	bl	8013d24 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80146c6:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80146c8:	1c73      	adds	r3, r6, #1
 80146ca:	d008      	beq.n	80146de <xQueueReceiveFromISR+0x92>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80146cc:	1c72      	adds	r2, r6, #1
			xReturn = pdPASS;
 80146ce:	2001      	movs	r0, #1
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80146d0:	b252      	sxtb	r2, r2
 80146d2:	f885 2044 	strb.w	r2, [r5, #68]	; 0x44
	__asm volatile
 80146d6:	f387 8811 	msr	BASEPRI, r7
}
 80146da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80146de:	692b      	ldr	r3, [r5, #16]
 80146e0:	b90b      	cbnz	r3, 80146e6 <xQueueReceiveFromISR+0x9a>
			xReturn = pdPASS;
 80146e2:	2001      	movs	r0, #1
 80146e4:	e7ca      	b.n	801467c <xQueueReceiveFromISR+0x30>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80146e6:	f105 0010 	add.w	r0, r5, #16
 80146ea:	f000 fc8d 	bl	8015008 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 80146ee:	f1b8 0f00 	cmp.w	r8, #0
 80146f2:	d0f6      	beq.n	80146e2 <xQueueReceiveFromISR+0x96>
 80146f4:	2800      	cmp	r0, #0
 80146f6:	d0f4      	beq.n	80146e2 <xQueueReceiveFromISR+0x96>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80146f8:	2001      	movs	r0, #1
 80146fa:	f8c8 0000 	str.w	r0, [r8]
 80146fe:	e7bd      	b.n	801467c <xQueueReceiveFromISR+0x30>

08014700 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014700:	2300      	movs	r3, #0
 8014702:	4a08      	ldr	r2, [pc, #32]	; (8014724 <vQueueAddToRegistry+0x24>)
	{
 8014704:	b430      	push	{r4, r5}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014706:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
 801470a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801470e:	b124      	cbz	r4, 801471a <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014710:	3301      	adds	r3, #1
 8014712:	2b08      	cmp	r3, #8
 8014714:	d1f7      	bne.n	8014706 <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014716:	bc30      	pop	{r4, r5}
 8014718:	4770      	bx	lr
				xQueueRegistry[ ux ].xHandle = xQueue;
 801471a:	6068      	str	r0, [r5, #4]
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801471c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	}
 8014720:	bc30      	pop	{r4, r5}
 8014722:	4770      	bx	lr
 8014724:	2001f428 	.word	0x2001f428

08014728 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014728:	b570      	push	{r4, r5, r6, lr}
 801472a:	4604      	mov	r4, r0
 801472c:	460e      	mov	r6, r1
 801472e:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014730:	f001 fa00 	bl	8015b34 <vPortEnterCritical>
 8014734:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8014738:	2bff      	cmp	r3, #255	; 0xff
 801473a:	d102      	bne.n	8014742 <vQueueWaitForMessageRestricted+0x1a>
 801473c:	2300      	movs	r3, #0
 801473e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8014742:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8014746:	2bff      	cmp	r3, #255	; 0xff
 8014748:	d102      	bne.n	8014750 <vQueueWaitForMessageRestricted+0x28>
 801474a:	2300      	movs	r3, #0
 801474c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014750:	f001 fa16 	bl	8015b80 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014754:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014756:	b123      	cbz	r3, 8014762 <vQueueWaitForMessageRestricted+0x3a>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014758:	4620      	mov	r0, r4
	}
 801475a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 801475e:	f7ff baf3 	b.w	8013d48 <prvUnlockQueue>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014762:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8014766:	462a      	mov	r2, r5
 8014768:	4631      	mov	r1, r6
 801476a:	f000 fc2d 	bl	8014fc8 <vTaskPlaceOnEventListRestricted>
		prvUnlockQueue( pxQueue );
 801476e:	4620      	mov	r0, r4
	}
 8014770:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8014774:	f7ff bae8 	b.w	8013d48 <prvUnlockQueue>

08014778 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801477a:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801477c:	f001 f9da 	bl	8015b34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014780:	4a36      	ldr	r2, [pc, #216]	; (801485c <prvAddNewTaskToReadyList+0xe4>)
		if( pxCurrentTCB == NULL )
 8014782:	4d37      	ldr	r5, [pc, #220]	; (8014860 <prvAddNewTaskToReadyList+0xe8>)
		uxCurrentNumberOfTasks++;
 8014784:	6813      	ldr	r3, [r2, #0]
 8014786:	3301      	adds	r3, #1
 8014788:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801478a:	682b      	ldr	r3, [r5, #0]
 801478c:	2b00      	cmp	r3, #0
 801478e:	d031      	beq.n	80147f4 <prvAddNewTaskToReadyList+0x7c>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014790:	4e34      	ldr	r6, [pc, #208]	; (8014864 <prvAddNewTaskToReadyList+0xec>)
 8014792:	6833      	ldr	r3, [r6, #0]
 8014794:	b33b      	cbz	r3, 80147e6 <prvAddNewTaskToReadyList+0x6e>
 8014796:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014798:	4833      	ldr	r0, [pc, #204]	; (8014868 <prvAddNewTaskToReadyList+0xf0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801479a:	2201      	movs	r2, #1
 801479c:	4f33      	ldr	r7, [pc, #204]	; (801486c <prvAddNewTaskToReadyList+0xf4>)
		uxTaskNumber++;
 801479e:	6801      	ldr	r1, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80147a0:	409a      	lsls	r2, r3
 80147a2:	f8d7 c000 	ldr.w	ip, [r7]
 80147a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		uxTaskNumber++;
 80147aa:	3101      	adds	r1, #1
		prvAddTaskToReadyList( pxNewTCB );
 80147ac:	ea42 020c 	orr.w	r2, r2, ip
 80147b0:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8014874 <prvAddNewTaskToReadyList+0xfc>
		uxTaskNumber++;
 80147b4:	6001      	str	r1, [r0, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80147b6:	1d21      	adds	r1, r4, #4
 80147b8:	eb0c 0083 	add.w	r0, ip, r3, lsl #2
 80147bc:	603a      	str	r2, [r7, #0]
 80147be:	f7ff fa33 	bl	8013c28 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80147c2:	f001 f9dd 	bl	8015b80 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80147c6:	6833      	ldr	r3, [r6, #0]
 80147c8:	b163      	cbz	r3, 80147e4 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80147ca:	682a      	ldr	r2, [r5, #0]
 80147cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80147ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80147d0:	429a      	cmp	r2, r3
 80147d2:	d207      	bcs.n	80147e4 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80147d4:	4b26      	ldr	r3, [pc, #152]	; (8014870 <prvAddNewTaskToReadyList+0xf8>)
 80147d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80147da:	601a      	str	r2, [r3, #0]
 80147dc:	f3bf 8f4f 	dsb	sy
 80147e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80147e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80147e6:	682a      	ldr	r2, [r5, #0]
 80147e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80147ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80147ec:	429a      	cmp	r2, r3
 80147ee:	d8d3      	bhi.n	8014798 <prvAddNewTaskToReadyList+0x20>
					pxCurrentTCB = pxNewTCB;
 80147f0:	602c      	str	r4, [r5, #0]
 80147f2:	e7d1      	b.n	8014798 <prvAddNewTaskToReadyList+0x20>
			pxCurrentTCB = pxNewTCB;
 80147f4:	602c      	str	r4, [r5, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80147f6:	6813      	ldr	r3, [r2, #0]
 80147f8:	2b01      	cmp	r3, #1
 80147fa:	d002      	beq.n	8014802 <prvAddNewTaskToReadyList+0x8a>
 80147fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80147fe:	4e19      	ldr	r6, [pc, #100]	; (8014864 <prvAddNewTaskToReadyList+0xec>)
 8014800:	e7ca      	b.n	8014798 <prvAddNewTaskToReadyList+0x20>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014802:	481c      	ldr	r0, [pc, #112]	; (8014874 <prvAddNewTaskToReadyList+0xfc>)
 8014804:	f7ff fa00 	bl	8013c08 <vListInitialise>
 8014808:	481b      	ldr	r0, [pc, #108]	; (8014878 <prvAddNewTaskToReadyList+0x100>)
 801480a:	f7ff f9fd 	bl	8013c08 <vListInitialise>
 801480e:	481b      	ldr	r0, [pc, #108]	; (801487c <prvAddNewTaskToReadyList+0x104>)
 8014810:	f7ff f9fa 	bl	8013c08 <vListInitialise>
 8014814:	481a      	ldr	r0, [pc, #104]	; (8014880 <prvAddNewTaskToReadyList+0x108>)
 8014816:	f7ff f9f7 	bl	8013c08 <vListInitialise>
 801481a:	481a      	ldr	r0, [pc, #104]	; (8014884 <prvAddNewTaskToReadyList+0x10c>)
 801481c:	f7ff f9f4 	bl	8013c08 <vListInitialise>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014820:	4f19      	ldr	r7, [pc, #100]	; (8014888 <prvAddNewTaskToReadyList+0x110>)
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014822:	481a      	ldr	r0, [pc, #104]	; (801488c <prvAddNewTaskToReadyList+0x114>)
 8014824:	f7ff f9f0 	bl	8013c08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014828:	4e19      	ldr	r6, [pc, #100]	; (8014890 <prvAddNewTaskToReadyList+0x118>)
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801482a:	481a      	ldr	r0, [pc, #104]	; (8014894 <prvAddNewTaskToReadyList+0x11c>)
 801482c:	f7ff f9ec 	bl	8013c08 <vListInitialise>
	vListInitialise( &xDelayedTaskList1 );
 8014830:	4638      	mov	r0, r7
 8014832:	f7ff f9e9 	bl	8013c08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014836:	4630      	mov	r0, r6
 8014838:	f7ff f9e6 	bl	8013c08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801483c:	4816      	ldr	r0, [pc, #88]	; (8014898 <prvAddNewTaskToReadyList+0x120>)
 801483e:	f7ff f9e3 	bl	8013c08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014842:	4816      	ldr	r0, [pc, #88]	; (801489c <prvAddNewTaskToReadyList+0x124>)
 8014844:	f7ff f9e0 	bl	8013c08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014848:	4815      	ldr	r0, [pc, #84]	; (80148a0 <prvAddNewTaskToReadyList+0x128>)
 801484a:	f7ff f9dd 	bl	8013c08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801484e:	4b15      	ldr	r3, [pc, #84]	; (80148a4 <prvAddNewTaskToReadyList+0x12c>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014850:	4a15      	ldr	r2, [pc, #84]	; (80148a8 <prvAddNewTaskToReadyList+0x130>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8014852:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014854:	6016      	str	r6, [r2, #0]
 8014856:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8014858:	4e02      	ldr	r6, [pc, #8]	; (8014864 <prvAddNewTaskToReadyList+0xec>)
}
 801485a:	e79d      	b.n	8014798 <prvAddNewTaskToReadyList+0x20>
 801485c:	20001dd8 	.word	0x20001dd8
 8014860:	20001d40 	.word	0x20001d40
 8014864:	20001e34 	.word	0x20001e34
 8014868:	20001de8 	.word	0x20001de8
 801486c:	20001dec 	.word	0x20001dec
 8014870:	e000ed04 	.word	0xe000ed04
 8014874:	20001d4c 	.word	0x20001d4c
 8014878:	20001d60 	.word	0x20001d60
 801487c:	20001d74 	.word	0x20001d74
 8014880:	20001d88 	.word	0x20001d88
 8014884:	20001d9c 	.word	0x20001d9c
 8014888:	20001df0 	.word	0x20001df0
 801488c:	20001db0 	.word	0x20001db0
 8014890:	20001e04 	.word	0x20001e04
 8014894:	20001dc4 	.word	0x20001dc4
 8014898:	20001e20 	.word	0x20001e20
 801489c:	20001e4c 	.word	0x20001e4c
 80148a0:	20001e38 	.word	0x20001e38
 80148a4:	20001d44 	.word	0x20001d44
 80148a8:	20001d48 	.word	0x20001d48

080148ac <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80148ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80148ae:	4b1a      	ldr	r3, [pc, #104]	; (8014918 <prvAddCurrentTaskToDelayedList+0x6c>)
{
 80148b0:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80148b2:	4e1a      	ldr	r6, [pc, #104]	; (801491c <prvAddCurrentTaskToDelayedList+0x70>)
{
 80148b4:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 80148b6:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80148b8:	6830      	ldr	r0, [r6, #0]
 80148ba:	3004      	adds	r0, #4
 80148bc:	f7ff f9dc 	bl	8013c78 <uxListRemove>
 80148c0:	b940      	cbnz	r0, 80148d4 <prvAddCurrentTaskToDelayedList+0x28>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80148c2:	6833      	ldr	r3, [r6, #0]
 80148c4:	2201      	movs	r2, #1
 80148c6:	4916      	ldr	r1, [pc, #88]	; (8014920 <prvAddCurrentTaskToDelayedList+0x74>)
 80148c8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80148ca:	680b      	ldr	r3, [r1, #0]
 80148cc:	4082      	lsls	r2, r0
 80148ce:	ea23 0302 	bic.w	r3, r3, r2
 80148d2:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80148d4:	1c63      	adds	r3, r4, #1
 80148d6:	d100      	bne.n	80148da <prvAddCurrentTaskToDelayedList+0x2e>
 80148d8:	b9bf      	cbnz	r7, 801490a <prvAddCurrentTaskToDelayedList+0x5e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80148da:	192c      	adds	r4, r5, r4

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80148dc:	6833      	ldr	r3, [r6, #0]
 80148de:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80148e0:	d307      	bcc.n	80148f2 <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80148e2:	4b10      	ldr	r3, [pc, #64]	; (8014924 <prvAddCurrentTaskToDelayedList+0x78>)
 80148e4:	6818      	ldr	r0, [r3, #0]
 80148e6:	6831      	ldr	r1, [r6, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80148e8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80148ec:	3104      	adds	r1, #4
 80148ee:	f7ff b9ab 	b.w	8013c48 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80148f2:	4b0d      	ldr	r3, [pc, #52]	; (8014928 <prvAddCurrentTaskToDelayedList+0x7c>)
 80148f4:	6818      	ldr	r0, [r3, #0]
 80148f6:	6831      	ldr	r1, [r6, #0]
 80148f8:	3104      	adds	r1, #4
 80148fa:	f7ff f9a5 	bl	8013c48 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80148fe:	4b0b      	ldr	r3, [pc, #44]	; (801492c <prvAddCurrentTaskToDelayedList+0x80>)
 8014900:	681a      	ldr	r2, [r3, #0]
 8014902:	42a2      	cmp	r2, r4
 8014904:	d900      	bls.n	8014908 <prvAddCurrentTaskToDelayedList+0x5c>
					xNextTaskUnblockTime = xTimeToWake;
 8014906:	601c      	str	r4, [r3, #0]
}
 8014908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801490a:	6831      	ldr	r1, [r6, #0]
 801490c:	4808      	ldr	r0, [pc, #32]	; (8014930 <prvAddCurrentTaskToDelayedList+0x84>)
 801490e:	3104      	adds	r1, #4
}
 8014910:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014914:	f7ff b988 	b.w	8013c28 <vListInsertEnd>
 8014918:	20001e60 	.word	0x20001e60
 801491c:	20001d40 	.word	0x20001d40
 8014920:	20001dec 	.word	0x20001dec
 8014924:	20001d48 	.word	0x20001d48
 8014928:	20001d44 	.word	0x20001d44
 801492c:	20001e18 	.word	0x20001e18
 8014930:	20001e38 	.word	0x20001e38

08014934 <prvResetNextTaskUnblockTime.part.0>:
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014934:	4a03      	ldr	r2, [pc, #12]	; (8014944 <prvResetNextTaskUnblockTime.part.0+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014936:	4b04      	ldr	r3, [pc, #16]	; (8014948 <prvResetNextTaskUnblockTime.part.0+0x14>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014938:	6812      	ldr	r2, [r2, #0]
 801493a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801493c:	68d2      	ldr	r2, [r2, #12]
 801493e:	6852      	ldr	r2, [r2, #4]
 8014940:	601a      	str	r2, [r3, #0]
}
 8014942:	4770      	bx	lr
 8014944:	20001d44 	.word	0x20001d44
 8014948:	20001e18 	.word	0x20001e18

0801494c <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801494c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014950:	b083      	sub	sp, #12
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014952:	f06f 4840 	mvn.w	r8, #3221225472	; 0xc0000000
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8014956:	460f      	mov	r7, r1
 8014958:	4601      	mov	r1, r0
 801495a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801495c:	4490      	add	r8, r2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 801495e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8014962:	461a      	mov	r2, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014964:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 8014966:	eb04 0488 	add.w	r4, r4, r8, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801496a:	f024 0807 	bic.w	r8, r4, #7
	if( pcName != NULL )
 801496e:	2f00      	cmp	r7, #0
 8014970:	d035      	beq.n	80149de <prvInitialiseNewTask.isra.0+0x92>
 8014972:	1e7c      	subs	r4, r7, #1
 8014974:	f105 0633 	add.w	r6, r5, #51	; 0x33
 8014978:	370f      	adds	r7, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801497a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801497e:	f806 3f01 	strb.w	r3, [r6, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8014982:	7820      	ldrb	r0, [r4, #0]
 8014984:	b108      	cbz	r0, 801498a <prvInitialiseNewTask.isra.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014986:	42bc      	cmp	r4, r7
 8014988:	d1f7      	bne.n	801497a <prvInitialiseNewTask.isra.0+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801498a:	2300      	movs	r3, #0
 801498c:	f885 3043 	strb.w	r3, [r5, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014990:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxNewTCB->uxMutexesHeld = 0;
 8014992:	2600      	movs	r6, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014994:	1d28      	adds	r0, r5, #4
 8014996:	2c06      	cmp	r4, #6
 8014998:	bf28      	it	cs
 801499a:	2406      	movcs	r4, #6
	pxNewTCB->uxPriority = uxPriority;
 801499c:	62ec      	str	r4, [r5, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 801499e:	e9c5 4611 	strd	r4, r6, [r5, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80149a2:	f1c4 0407 	rsb	r4, r4, #7
 80149a6:	e9cd 1200 	strd	r1, r2, [sp]
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80149aa:	f7ff f939 	bl	8013c20 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80149ae:	f105 0018 	add.w	r0, r5, #24
 80149b2:	f7ff f935 	bl	8013c20 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80149b6:	64ee      	str	r6, [r5, #76]	; 0x4c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80149b8:	9a01      	ldr	r2, [sp, #4]
 80149ba:	4640      	mov	r0, r8
 80149bc:	9900      	ldr	r1, [sp, #0]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80149be:	61ac      	str	r4, [r5, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80149c0:	f885 6050 	strb.w	r6, [r5, #80]	; 0x50
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80149c4:	612d      	str	r5, [r5, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80149c6:	626d      	str	r5, [r5, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80149c8:	f001 f884 	bl	8015ad4 <pxPortInitialiseStack>
 80149cc:	6028      	str	r0, [r5, #0]
	if( pxCreatedTask != NULL )
 80149ce:	f1b9 0f00 	cmp.w	r9, #0
 80149d2:	d001      	beq.n	80149d8 <prvInitialiseNewTask.isra.0+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80149d4:	f8c9 5000 	str.w	r5, [r9]
}
 80149d8:	b003      	add	sp, #12
 80149da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80149de:	f885 7034 	strb.w	r7, [r5, #52]	; 0x34
 80149e2:	e7d5      	b.n	8014990 <prvInitialiseNewTask.isra.0+0x44>

080149e4 <prvDeleteTCB>:
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80149e4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80149e8:	b173      	cbz	r3, 8014a08 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80149ea:	2b01      	cmp	r3, #1
 80149ec:	d017      	beq.n	8014a1e <prvDeleteTCB+0x3a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80149ee:	2b02      	cmp	r3, #2
 80149f0:	d014      	beq.n	8014a1c <prvDeleteTCB+0x38>
	__asm volatile
 80149f2:	f04f 0330 	mov.w	r3, #48	; 0x30
 80149f6:	b672      	cpsid	i
 80149f8:	f383 8811 	msr	BASEPRI, r3
 80149fc:	f3bf 8f6f 	isb	sy
 8014a00:	f3bf 8f4f 	dsb	sy
 8014a04:	b662      	cpsie	i
 8014a06:	e7fe      	b.n	8014a06 <prvDeleteTCB+0x22>
	{
 8014a08:	b510      	push	{r4, lr}
 8014a0a:	4604      	mov	r4, r0
				vPortFree( pxTCB->pxStack );
 8014a0c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8014a0e:	f001 fa9d 	bl	8015f4c <vPortFree>
				vPortFree( pxTCB );
 8014a12:	4620      	mov	r0, r4
	}
 8014a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8014a18:	f001 ba98 	b.w	8015f4c <vPortFree>
 8014a1c:	4770      	bx	lr
				vPortFree( pxTCB );
 8014a1e:	f001 ba95 	b.w	8015f4c <vPortFree>
 8014a22:	bf00      	nop

08014a24 <prvIdleTask>:
{
 8014a24:	b580      	push	{r7, lr}
 8014a26:	4c16      	ldr	r4, [pc, #88]	; (8014a80 <prvIdleTask+0x5c>)
				taskYIELD();
 8014a28:	f04f 5980 	mov.w	r9, #268435456	; 0x10000000
 8014a2c:	4f15      	ldr	r7, [pc, #84]	; (8014a84 <prvIdleTask+0x60>)
 8014a2e:	4d16      	ldr	r5, [pc, #88]	; (8014a88 <prvIdleTask+0x64>)
 8014a30:	4e16      	ldr	r6, [pc, #88]	; (8014a8c <prvIdleTask+0x68>)
 8014a32:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8014a90 <prvIdleTask+0x6c>
 8014a36:	e013      	b.n	8014a60 <prvIdleTask+0x3c>
			taskENTER_CRITICAL();
 8014a38:	f001 f87c 	bl	8015b34 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014a3c:	68fb      	ldr	r3, [r7, #12]
 8014a3e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014a42:	f10a 0004 	add.w	r0, sl, #4
 8014a46:	f7ff f917 	bl	8013c78 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014a4a:	682b      	ldr	r3, [r5, #0]
 8014a4c:	3b01      	subs	r3, #1
 8014a4e:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014a50:	6823      	ldr	r3, [r4, #0]
 8014a52:	3b01      	subs	r3, #1
 8014a54:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8014a56:	f001 f893 	bl	8015b80 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8014a5a:	4650      	mov	r0, sl
 8014a5c:	f7ff ffc2 	bl	80149e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014a60:	6823      	ldr	r3, [r4, #0]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d1e8      	bne.n	8014a38 <prvIdleTask+0x14>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014a66:	6833      	ldr	r3, [r6, #0]
 8014a68:	2b01      	cmp	r3, #1
 8014a6a:	d905      	bls.n	8014a78 <prvIdleTask+0x54>
				taskYIELD();
 8014a6c:	f8c8 9000 	str.w	r9, [r8]
 8014a70:	f3bf 8f4f 	dsb	sy
 8014a74:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8014a78:	f7ec f89e 	bl	8000bb8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8014a7c:	e7f0      	b.n	8014a60 <prvIdleTask+0x3c>
 8014a7e:	bf00      	nop
 8014a80:	20001ddc 	.word	0x20001ddc
 8014a84:	20001e4c 	.word	0x20001e4c
 8014a88:	20001dd8 	.word	0x20001dd8
 8014a8c:	20001d4c 	.word	0x20001d4c
 8014a90:	e000ed04 	.word	0xe000ed04

08014a94 <xTaskCreateStatic>:
	{
 8014a94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014a96:	b087      	sub	sp, #28
 8014a98:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 8014a9c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 8014a9e:	b1dd      	cbz	r5, 8014ad8 <xTaskCreateStatic+0x44>
		configASSERT( pxTaskBuffer != NULL );
 8014aa0:	b17c      	cbz	r4, 8014ac2 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8014aa2:	2754      	movs	r7, #84	; 0x54
 8014aa4:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014aa6:	9f05      	ldr	r7, [sp, #20]
 8014aa8:	2f54      	cmp	r7, #84	; 0x54
 8014aaa:	d020      	beq.n	8014aee <xTaskCreateStatic+0x5a>
 8014aac:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014ab0:	b672      	cpsid	i
 8014ab2:	f383 8811 	msr	BASEPRI, r3
 8014ab6:	f3bf 8f6f 	isb	sy
 8014aba:	f3bf 8f4f 	dsb	sy
 8014abe:	b662      	cpsie	i
 8014ac0:	e7fe      	b.n	8014ac0 <xTaskCreateStatic+0x2c>
 8014ac2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014ac6:	b672      	cpsid	i
 8014ac8:	f383 8811 	msr	BASEPRI, r3
 8014acc:	f3bf 8f6f 	isb	sy
 8014ad0:	f3bf 8f4f 	dsb	sy
 8014ad4:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8014ad6:	e7fe      	b.n	8014ad6 <xTaskCreateStatic+0x42>
 8014ad8:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014adc:	b672      	cpsid	i
 8014ade:	f383 8811 	msr	BASEPRI, r3
 8014ae2:	f3bf 8f6f 	isb	sy
 8014ae6:	f3bf 8f4f 	dsb	sy
 8014aea:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8014aec:	e7fe      	b.n	8014aec <xTaskCreateStatic+0x58>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014aee:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014af0:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014af2:	ad04      	add	r5, sp, #16
 8014af4:	9402      	str	r4, [sp, #8]
 8014af6:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014af8:	f884 7051 	strb.w	r7, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014afc:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014afe:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014b00:	f7ff ff24 	bl	801494c <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014b04:	4620      	mov	r0, r4
 8014b06:	f7ff fe37 	bl	8014778 <prvAddNewTaskToReadyList>
	}
 8014b0a:	9804      	ldr	r0, [sp, #16]
 8014b0c:	b007      	add	sp, #28
 8014b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08014b10 <xTaskCreate>:
	{
 8014b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014b14:	4607      	mov	r7, r0
 8014b16:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014b18:	0090      	lsls	r0, r2, #2
	{
 8014b1a:	4615      	mov	r5, r2
 8014b1c:	4688      	mov	r8, r1
 8014b1e:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014b20:	f001 f976 	bl	8015e10 <pvPortMalloc>
			if( pxStack != NULL )
 8014b24:	b1e0      	cbz	r0, 8014b60 <xTaskCreate+0x50>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014b26:	4604      	mov	r4, r0
 8014b28:	2054      	movs	r0, #84	; 0x54
 8014b2a:	f001 f971 	bl	8015e10 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8014b2e:	4606      	mov	r6, r0
 8014b30:	b1d8      	cbz	r0, 8014b6a <xTaskCreate+0x5a>
					pxNewTCB->pxStack = pxStack;
 8014b32:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014b34:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014b38:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8014b3a:	464b      	mov	r3, r9
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014b3c:	f886 c051 	strb.w	ip, [r6, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014b40:	462a      	mov	r2, r5
 8014b42:	9401      	str	r4, [sp, #4]
 8014b44:	4641      	mov	r1, r8
 8014b46:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8014b48:	4638      	mov	r0, r7
 8014b4a:	9602      	str	r6, [sp, #8]
 8014b4c:	9400      	str	r4, [sp, #0]
 8014b4e:	f7ff fefd 	bl	801494c <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014b52:	4630      	mov	r0, r6
 8014b54:	f7ff fe10 	bl	8014778 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014b58:	2001      	movs	r0, #1
	}
 8014b5a:	b005      	add	sp, #20
 8014b5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014b60:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8014b64:	b005      	add	sp, #20
 8014b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8014b6a:	4620      	mov	r0, r4
 8014b6c:	f001 f9ee 	bl	8015f4c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014b70:	f04f 30ff 	mov.w	r0, #4294967295
 8014b74:	e7f1      	b.n	8014b5a <xTaskCreate+0x4a>
 8014b76:	bf00      	nop

08014b78 <vTaskStartScheduler>:
{
 8014b78:	b530      	push	{r4, r5, lr}
 8014b7a:	b089      	sub	sp, #36	; 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014b7c:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014b7e:	aa07      	add	r2, sp, #28
 8014b80:	a906      	add	r1, sp, #24
 8014b82:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014b84:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014b88:	f7ec f81c 	bl	8000bc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014b8c:	9905      	ldr	r1, [sp, #20]
 8014b8e:	9a06      	ldr	r2, [sp, #24]
 8014b90:	4623      	mov	r3, r4
 8014b92:	4818      	ldr	r0, [pc, #96]	; (8014bf4 <vTaskStartScheduler+0x7c>)
 8014b94:	9400      	str	r4, [sp, #0]
 8014b96:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8014b9a:	9a07      	ldr	r2, [sp, #28]
 8014b9c:	4916      	ldr	r1, [pc, #88]	; (8014bf8 <vTaskStartScheduler+0x80>)
 8014b9e:	f7ff ff79 	bl	8014a94 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8014ba2:	b1b8      	cbz	r0, 8014bd4 <vTaskStartScheduler+0x5c>
			xReturn = xTimerCreateTimerTask();
 8014ba4:	f000 fd48 	bl	8015638 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8014ba8:	2801      	cmp	r0, #1
 8014baa:	d115      	bne.n	8014bd8 <vTaskStartScheduler+0x60>
 8014bac:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014bb0:	b672      	cpsid	i
 8014bb2:	f383 8811 	msr	BASEPRI, r3
 8014bb6:	f3bf 8f6f 	isb	sy
 8014bba:	f3bf 8f4f 	dsb	sy
 8014bbe:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8014bc0:	490e      	ldr	r1, [pc, #56]	; (8014bfc <vTaskStartScheduler+0x84>)
 8014bc2:	f04f 35ff 	mov.w	r5, #4294967295
		xSchedulerRunning = pdTRUE;
 8014bc6:	4a0e      	ldr	r2, [pc, #56]	; (8014c00 <vTaskStartScheduler+0x88>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014bc8:	4b0e      	ldr	r3, [pc, #56]	; (8014c04 <vTaskStartScheduler+0x8c>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8014bca:	600d      	str	r5, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8014bcc:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014bce:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8014bd0:	f001 f856 	bl	8015c80 <xPortStartScheduler>
}
 8014bd4:	b009      	add	sp, #36	; 0x24
 8014bd6:	bd30      	pop	{r4, r5, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014bd8:	3001      	adds	r0, #1
 8014bda:	d1fb      	bne.n	8014bd4 <vTaskStartScheduler+0x5c>
 8014bdc:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014be0:	b672      	cpsid	i
 8014be2:	f383 8811 	msr	BASEPRI, r3
 8014be6:	f3bf 8f6f 	isb	sy
 8014bea:	f3bf 8f4f 	dsb	sy
 8014bee:	b662      	cpsie	i
 8014bf0:	e7fe      	b.n	8014bf0 <vTaskStartScheduler+0x78>
 8014bf2:	bf00      	nop
 8014bf4:	08014a25 	.word	0x08014a25
 8014bf8:	08029f5c 	.word	0x08029f5c
 8014bfc:	20001e18 	.word	0x20001e18
 8014c00:	20001e34 	.word	0x20001e34
 8014c04:	20001e60 	.word	0x20001e60

08014c08 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8014c08:	4a02      	ldr	r2, [pc, #8]	; (8014c14 <vTaskSuspendAll+0xc>)
 8014c0a:	6813      	ldr	r3, [r2, #0]
 8014c0c:	3301      	adds	r3, #1
 8014c0e:	6013      	str	r3, [r2, #0]
}
 8014c10:	4770      	bx	lr
 8014c12:	bf00      	nop
 8014c14:	20001de4 	.word	0x20001de4

08014c18 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8014c18:	4b01      	ldr	r3, [pc, #4]	; (8014c20 <xTaskGetTickCount+0x8>)
 8014c1a:	6818      	ldr	r0, [r3, #0]
}
 8014c1c:	4770      	bx	lr
 8014c1e:	bf00      	nop
 8014c20:	20001e60 	.word	0x20001e60

08014c24 <xTaskGetTickCountFromISR>:
{
 8014c24:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014c26:	f001 f891 	bl	8015d4c <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 8014c2a:	4b01      	ldr	r3, [pc, #4]	; (8014c30 <xTaskGetTickCountFromISR+0xc>)
 8014c2c:	6818      	ldr	r0, [r3, #0]
}
 8014c2e:	bd08      	pop	{r3, pc}
 8014c30:	20001e60 	.word	0x20001e60

08014c34 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c34:	4b4d      	ldr	r3, [pc, #308]	; (8014d6c <xTaskIncrementTick+0x138>)
 8014c36:	681b      	ldr	r3, [r3, #0]
{
 8014c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c3c:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d14d      	bne.n	8014cde <xTaskIncrementTick+0xaa>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014c42:	4b4b      	ldr	r3, [pc, #300]	; (8014d70 <xTaskIncrementTick+0x13c>)
 8014c44:	681e      	ldr	r6, [r3, #0]
 8014c46:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
 8014c48:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014c4a:	2e00      	cmp	r6, #0
 8014c4c:	d055      	beq.n	8014cfa <xTaskIncrementTick+0xc6>
 8014c4e:	4d49      	ldr	r5, [pc, #292]	; (8014d74 <xTaskIncrementTick+0x140>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014c50:	682b      	ldr	r3, [r5, #0]
 8014c52:	42b3      	cmp	r3, r6
 8014c54:	d866      	bhi.n	8014d24 <xTaskIncrementTick+0xf0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014c56:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8014d84 <xTaskIncrementTick+0x150>
 8014c5a:	f8d9 3000 	ldr.w	r3, [r9]
 8014c5e:	681c      	ldr	r4, [r3, #0]
 8014c60:	2c00      	cmp	r4, #0
 8014c62:	d079      	beq.n	8014d58 <xTaskIncrementTick+0x124>
BaseType_t xSwitchRequired = pdFALSE;
 8014c64:	2400      	movs	r4, #0
 8014c66:	4f44      	ldr	r7, [pc, #272]	; (8014d78 <xTaskIncrementTick+0x144>)
 8014c68:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8014d90 <xTaskIncrementTick+0x15c>
					prvAddTaskToReadyList( pxTCB );
 8014c6c:	f8df a124 	ldr.w	sl, [pc, #292]	; 8014d94 <xTaskIncrementTick+0x160>
 8014c70:	e027      	b.n	8014cc2 <xTaskIncrementTick+0x8e>
 8014c72:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014c74:	f7ff f800 	bl	8013c78 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014c78:	f8db 2028 	ldr.w	r2, [fp, #40]	; 0x28
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014c7c:	f10b 0018 	add.w	r0, fp, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014c80:	9901      	ldr	r1, [sp, #4]
 8014c82:	b112      	cbz	r2, 8014c8a <xTaskIncrementTick+0x56>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014c84:	f7fe fff8 	bl	8013c78 <uxListRemove>
 8014c88:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8014c8a:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8014c8e:	2201      	movs	r2, #1
 8014c90:	f8da 3000 	ldr.w	r3, [sl]
 8014c94:	4082      	lsls	r2, r0
 8014c96:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8014c9a:	431a      	orrs	r2, r3
 8014c9c:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8014ca0:	f8ca 2000 	str.w	r2, [sl]
 8014ca4:	f7fe ffc0 	bl	8013c28 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014ca8:	f8d8 2000 	ldr.w	r2, [r8]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014cac:	f8d9 0000 	ldr.w	r0, [r9]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014cb0:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
 8014cb4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014cb6:	6803      	ldr	r3, [r0, #0]
							xSwitchRequired = pdTRUE;
 8014cb8:	4291      	cmp	r1, r2
 8014cba:	bf28      	it	cs
 8014cbc:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d04d      	beq.n	8014d5e <xTaskIncrementTick+0x12a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014cc2:	f8d9 3000 	ldr.w	r3, [r9]
 8014cc6:	68db      	ldr	r3, [r3, #12]
 8014cc8:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014ccc:	f8db 2004 	ldr.w	r2, [fp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014cd0:	f10b 0104 	add.w	r1, fp, #4
					if( xConstTickCount < xItemValue )
 8014cd4:	4296      	cmp	r6, r2
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014cd6:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8014cd8:	d2cb      	bcs.n	8014c72 <xTaskIncrementTick+0x3e>
						xNextTaskUnblockTime = xItemValue;
 8014cda:	602a      	str	r2, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014cdc:	e026      	b.n	8014d2c <xTaskIncrementTick+0xf8>
		++uxPendedTicks;
 8014cde:	4a27      	ldr	r2, [pc, #156]	; (8014d7c <xTaskIncrementTick+0x148>)
BaseType_t xSwitchRequired = pdFALSE;
 8014ce0:	2400      	movs	r4, #0
		++uxPendedTicks;
 8014ce2:	6813      	ldr	r3, [r2, #0]
 8014ce4:	3301      	adds	r3, #1
 8014ce6:	6013      	str	r3, [r2, #0]
		if( xYieldPending != pdFALSE )
 8014ce8:	4b25      	ldr	r3, [pc, #148]	; (8014d80 <xTaskIncrementTick+0x14c>)
 8014cea:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8014cec:	2b00      	cmp	r3, #0
}
 8014cee:	bf0c      	ite	eq
 8014cf0:	4620      	moveq	r0, r4
 8014cf2:	2001      	movne	r0, #1
 8014cf4:	b003      	add	sp, #12
 8014cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 8014cfa:	4b22      	ldr	r3, [pc, #136]	; (8014d84 <xTaskIncrementTick+0x150>)
 8014cfc:	681a      	ldr	r2, [r3, #0]
 8014cfe:	6812      	ldr	r2, [r2, #0]
 8014d00:	b9fa      	cbnz	r2, 8014d42 <xTaskIncrementTick+0x10e>
 8014d02:	4a21      	ldr	r2, [pc, #132]	; (8014d88 <xTaskIncrementTick+0x154>)
 8014d04:	6818      	ldr	r0, [r3, #0]
 8014d06:	4921      	ldr	r1, [pc, #132]	; (8014d8c <xTaskIncrementTick+0x158>)
 8014d08:	6814      	ldr	r4, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8014d0a:	4d1a      	ldr	r5, [pc, #104]	; (8014d74 <xTaskIncrementTick+0x140>)
			taskSWITCH_DELAYED_LISTS();
 8014d0c:	601c      	str	r4, [r3, #0]
 8014d0e:	6010      	str	r0, [r2, #0]
 8014d10:	680a      	ldr	r2, [r1, #0]
 8014d12:	3201      	adds	r2, #1
 8014d14:	600a      	str	r2, [r1, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	681b      	ldr	r3, [r3, #0]
 8014d1a:	bb23      	cbnz	r3, 8014d66 <xTaskIncrementTick+0x132>
		xNextTaskUnblockTime = portMAX_DELAY;
 8014d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8014d20:	602b      	str	r3, [r5, #0]
 8014d22:	e795      	b.n	8014c50 <xTaskIncrementTick+0x1c>
BaseType_t xSwitchRequired = pdFALSE;
 8014d24:	2400      	movs	r4, #0
 8014d26:	4f14      	ldr	r7, [pc, #80]	; (8014d78 <xTaskIncrementTick+0x144>)
 8014d28:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8014d90 <xTaskIncrementTick+0x15c>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8014d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014d36:	009b      	lsls	r3, r3, #2
 8014d38:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8014d3a:	2b02      	cmp	r3, #2
 8014d3c:	bf28      	it	cs
 8014d3e:	2401      	movcs	r4, #1
 8014d40:	e7d2      	b.n	8014ce8 <xTaskIncrementTick+0xb4>
 8014d42:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014d46:	b672      	cpsid	i
 8014d48:	f383 8811 	msr	BASEPRI, r3
 8014d4c:	f3bf 8f6f 	isb	sy
 8014d50:	f3bf 8f4f 	dsb	sy
 8014d54:	b662      	cpsie	i
			taskSWITCH_DELAYED_LISTS();
 8014d56:	e7fe      	b.n	8014d56 <xTaskIncrementTick+0x122>
 8014d58:	4f07      	ldr	r7, [pc, #28]	; (8014d78 <xTaskIncrementTick+0x144>)
 8014d5a:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8014d90 <xTaskIncrementTick+0x15c>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8014d62:	602b      	str	r3, [r5, #0]
					break;
 8014d64:	e7e2      	b.n	8014d2c <xTaskIncrementTick+0xf8>
 8014d66:	f7ff fde5 	bl	8014934 <prvResetNextTaskUnblockTime.part.0>
 8014d6a:	e771      	b.n	8014c50 <xTaskIncrementTick+0x1c>
 8014d6c:	20001de4 	.word	0x20001de4
 8014d70:	20001e60 	.word	0x20001e60
 8014d74:	20001e18 	.word	0x20001e18
 8014d78:	20001d4c 	.word	0x20001d4c
 8014d7c:	20001de0 	.word	0x20001de0
 8014d80:	20001e64 	.word	0x20001e64
 8014d84:	20001d44 	.word	0x20001d44
 8014d88:	20001d48 	.word	0x20001d48
 8014d8c:	20001e1c 	.word	0x20001e1c
 8014d90:	20001d40 	.word	0x20001d40
 8014d94:	20001dec 	.word	0x20001dec

08014d98 <xTaskResumeAll>:
{
 8014d98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
 8014d9c:	4c3a      	ldr	r4, [pc, #232]	; (8014e88 <xTaskResumeAll+0xf0>)
 8014d9e:	6823      	ldr	r3, [r4, #0]
 8014da0:	b953      	cbnz	r3, 8014db8 <xTaskResumeAll+0x20>
 8014da2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014da6:	b672      	cpsid	i
 8014da8:	f383 8811 	msr	BASEPRI, r3
 8014dac:	f3bf 8f6f 	isb	sy
 8014db0:	f3bf 8f4f 	dsb	sy
 8014db4:	b662      	cpsie	i
 8014db6:	e7fe      	b.n	8014db6 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8014db8:	f000 febc 	bl	8015b34 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8014dbc:	6823      	ldr	r3, [r4, #0]
 8014dbe:	3b01      	subs	r3, #1
 8014dc0:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014dc2:	6823      	ldr	r3, [r4, #0]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d13c      	bne.n	8014e42 <xTaskResumeAll+0xaa>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014dc8:	4b30      	ldr	r3, [pc, #192]	; (8014e8c <xTaskResumeAll+0xf4>)
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d038      	beq.n	8014e42 <xTaskResumeAll+0xaa>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014dd0:	4e2f      	ldr	r6, [pc, #188]	; (8014e90 <xTaskResumeAll+0xf8>)
 8014dd2:	6833      	ldr	r3, [r6, #0]
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d03a      	beq.n	8014e4e <xTaskResumeAll+0xb6>
 8014dd8:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8014ea8 <xTaskResumeAll+0x110>
					prvAddTaskToReadyList( pxTCB );
 8014ddc:	2701      	movs	r7, #1
 8014dde:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8014eac <xTaskResumeAll+0x114>
 8014de2:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 8014eb0 <xTaskResumeAll+0x118>
 8014de6:	4d2b      	ldr	r5, [pc, #172]	; (8014e94 <xTaskResumeAll+0xfc>)
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014de8:	68f3      	ldr	r3, [r6, #12]
 8014dea:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014dec:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014df0:	f104 0018 	add.w	r0, r4, #24
 8014df4:	f7fe ff40 	bl	8013c78 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014df8:	4658      	mov	r0, fp
 8014dfa:	f7fe ff3d 	bl	8013c78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014dfe:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8014e00:	f8d8 2000 	ldr.w	r2, [r8]
 8014e04:	4659      	mov	r1, fp
 8014e06:	fa07 f300 	lsl.w	r3, r7, r0
 8014e0a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8014e0e:	4313      	orrs	r3, r2
 8014e10:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8014e14:	f8c8 3000 	str.w	r3, [r8]
 8014e18:	f7fe ff06 	bl	8013c28 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014e1c:	f8da 3000 	ldr.w	r3, [sl]
 8014e20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e24:	429a      	cmp	r2, r3
 8014e26:	d300      	bcc.n	8014e2a <xTaskResumeAll+0x92>
						xYieldPending = pdTRUE;
 8014e28:	602f      	str	r7, [r5, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014e2a:	6833      	ldr	r3, [r6, #0]
 8014e2c:	2b00      	cmp	r3, #0
 8014e2e:	d1db      	bne.n	8014de8 <xTaskResumeAll+0x50>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014e30:	4b19      	ldr	r3, [pc, #100]	; (8014e98 <xTaskResumeAll+0x100>)
 8014e32:	681b      	ldr	r3, [r3, #0]
 8014e34:	681b      	ldr	r3, [r3, #0]
 8014e36:	bb1b      	cbnz	r3, 8014e80 <xTaskResumeAll+0xe8>
		xNextTaskUnblockTime = portMAX_DELAY;
 8014e38:	4b18      	ldr	r3, [pc, #96]	; (8014e9c <xTaskResumeAll+0x104>)
 8014e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8014e3e:	601a      	str	r2, [r3, #0]
 8014e40:	e006      	b.n	8014e50 <xTaskResumeAll+0xb8>
BaseType_t xAlreadyYielded = pdFALSE;
 8014e42:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8014e44:	f000 fe9c 	bl	8015b80 <vPortExitCritical>
}
 8014e48:	4620      	mov	r0, r4
 8014e4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e4e:	4d11      	ldr	r5, [pc, #68]	; (8014e94 <xTaskResumeAll+0xfc>)
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8014e50:	4e13      	ldr	r6, [pc, #76]	; (8014ea0 <xTaskResumeAll+0x108>)
 8014e52:	6834      	ldr	r4, [r6, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8014e54:	b13c      	cbz	r4, 8014e66 <xTaskResumeAll+0xce>
								xYieldPending = pdTRUE;
 8014e56:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8014e58:	f7ff feec 	bl	8014c34 <xTaskIncrementTick>
 8014e5c:	b100      	cbz	r0, 8014e60 <xTaskResumeAll+0xc8>
								xYieldPending = pdTRUE;
 8014e5e:	602f      	str	r7, [r5, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8014e60:	3c01      	subs	r4, #1
 8014e62:	d1f9      	bne.n	8014e58 <xTaskResumeAll+0xc0>
						uxPendedTicks = 0;
 8014e64:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 8014e66:	682b      	ldr	r3, [r5, #0]
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d0ea      	beq.n	8014e42 <xTaskResumeAll+0xaa>
					taskYIELD_IF_USING_PREEMPTION();
 8014e6c:	4b0d      	ldr	r3, [pc, #52]	; (8014ea4 <xTaskResumeAll+0x10c>)
 8014e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014e72:	601a      	str	r2, [r3, #0]
 8014e74:	f3bf 8f4f 	dsb	sy
 8014e78:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8014e7c:	2401      	movs	r4, #1
 8014e7e:	e7e1      	b.n	8014e44 <xTaskResumeAll+0xac>
 8014e80:	f7ff fd58 	bl	8014934 <prvResetNextTaskUnblockTime.part.0>
 8014e84:	e7e4      	b.n	8014e50 <xTaskResumeAll+0xb8>
 8014e86:	bf00      	nop
 8014e88:	20001de4 	.word	0x20001de4
 8014e8c:	20001dd8 	.word	0x20001dd8
 8014e90:	20001e20 	.word	0x20001e20
 8014e94:	20001e64 	.word	0x20001e64
 8014e98:	20001d44 	.word	0x20001d44
 8014e9c:	20001e18 	.word	0x20001e18
 8014ea0:	20001de0 	.word	0x20001de0
 8014ea4:	e000ed04 	.word	0xe000ed04
 8014ea8:	20001dec 	.word	0x20001dec
 8014eac:	20001d4c 	.word	0x20001d4c
 8014eb0:	20001d40 	.word	0x20001d40

08014eb4 <vTaskDelay>:
	{
 8014eb4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014eb6:	b1a8      	cbz	r0, 8014ee4 <vTaskDelay+0x30>
			configASSERT( uxSchedulerSuspended == 0 );
 8014eb8:	4b0f      	ldr	r3, [pc, #60]	; (8014ef8 <vTaskDelay+0x44>)
 8014eba:	6819      	ldr	r1, [r3, #0]
 8014ebc:	b151      	cbz	r1, 8014ed4 <vTaskDelay+0x20>
 8014ebe:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014ec2:	b672      	cpsid	i
 8014ec4:	f383 8811 	msr	BASEPRI, r3
 8014ec8:	f3bf 8f6f 	isb	sy
 8014ecc:	f3bf 8f4f 	dsb	sy
 8014ed0:	b662      	cpsie	i
 8014ed2:	e7fe      	b.n	8014ed2 <vTaskDelay+0x1e>
	++uxSchedulerSuspended;
 8014ed4:	681a      	ldr	r2, [r3, #0]
 8014ed6:	3201      	adds	r2, #1
 8014ed8:	601a      	str	r2, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014eda:	f7ff fce7 	bl	80148ac <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8014ede:	f7ff ff5b 	bl	8014d98 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8014ee2:	b938      	cbnz	r0, 8014ef4 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8014ee4:	4b05      	ldr	r3, [pc, #20]	; (8014efc <vTaskDelay+0x48>)
 8014ee6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014eea:	601a      	str	r2, [r3, #0]
 8014eec:	f3bf 8f4f 	dsb	sy
 8014ef0:	f3bf 8f6f 	isb	sy
	}
 8014ef4:	bd08      	pop	{r3, pc}
 8014ef6:	bf00      	nop
 8014ef8:	20001de4 	.word	0x20001de4
 8014efc:	e000ed04 	.word	0xe000ed04

08014f00 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014f00:	4b1e      	ldr	r3, [pc, #120]	; (8014f7c <vTaskSwitchContext+0x7c>)
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	b11b      	cbz	r3, 8014f0e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8014f06:	4b1e      	ldr	r3, [pc, #120]	; (8014f80 <vTaskSwitchContext+0x80>)
 8014f08:	2201      	movs	r2, #1
 8014f0a:	601a      	str	r2, [r3, #0]
 8014f0c:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8014f0e:	4a1c      	ldr	r2, [pc, #112]	; (8014f80 <vTaskSwitchContext+0x80>)
{
 8014f10:	b510      	push	{r4, lr}
		taskCHECK_FOR_STACK_OVERFLOW();
 8014f12:	4c1c      	ldr	r4, [pc, #112]	; (8014f84 <vTaskSwitchContext+0x84>)
		xYieldPending = pdFALSE;
 8014f14:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8014f16:	6822      	ldr	r2, [r4, #0]
 8014f18:	6823      	ldr	r3, [r4, #0]
 8014f1a:	6812      	ldr	r2, [r2, #0]
 8014f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f1e:	429a      	cmp	r2, r3
 8014f20:	d923      	bls.n	8014f6a <vTaskSwitchContext+0x6a>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014f22:	4b19      	ldr	r3, [pc, #100]	; (8014f88 <vTaskSwitchContext+0x88>)
 8014f24:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8014f26:	fab3 f383 	clz	r3, r3
 8014f2a:	b2db      	uxtb	r3, r3
 8014f2c:	4a17      	ldr	r2, [pc, #92]	; (8014f8c <vTaskSwitchContext+0x8c>)
 8014f2e:	f1c3 031f 	rsb	r3, r3, #31
 8014f32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014f36:	0099      	lsls	r1, r3, #2
 8014f38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014f3c:	5850      	ldr	r0, [r2, r1]
 8014f3e:	b950      	cbnz	r0, 8014f56 <vTaskSwitchContext+0x56>
	__asm volatile
 8014f40:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014f44:	b672      	cpsid	i
 8014f46:	f383 8811 	msr	BASEPRI, r3
 8014f4a:	f3bf 8f6f 	isb	sy
 8014f4e:	f3bf 8f4f 	dsb	sy
 8014f52:	b662      	cpsie	i
 8014f54:	e7fe      	b.n	8014f54 <vTaskSwitchContext+0x54>
 8014f56:	6858      	ldr	r0, [r3, #4]
 8014f58:	3108      	adds	r1, #8
 8014f5a:	4411      	add	r1, r2
 8014f5c:	6842      	ldr	r2, [r0, #4]
 8014f5e:	428a      	cmp	r2, r1
 8014f60:	605a      	str	r2, [r3, #4]
 8014f62:	d008      	beq.n	8014f76 <vTaskSwitchContext+0x76>
 8014f64:	68d3      	ldr	r3, [r2, #12]
 8014f66:	6023      	str	r3, [r4, #0]
}
 8014f68:	bd10      	pop	{r4, pc}
		taskCHECK_FOR_STACK_OVERFLOW();
 8014f6a:	6820      	ldr	r0, [r4, #0]
 8014f6c:	6821      	ldr	r1, [r4, #0]
 8014f6e:	3134      	adds	r1, #52	; 0x34
 8014f70:	f7eb fe24 	bl	8000bbc <vApplicationStackOverflowHook>
 8014f74:	e7d5      	b.n	8014f22 <vTaskSwitchContext+0x22>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014f76:	6852      	ldr	r2, [r2, #4]
 8014f78:	605a      	str	r2, [r3, #4]
 8014f7a:	e7f3      	b.n	8014f64 <vTaskSwitchContext+0x64>
 8014f7c:	20001de4 	.word	0x20001de4
 8014f80:	20001e64 	.word	0x20001e64
 8014f84:	20001d40 	.word	0x20001d40
 8014f88:	20001dec 	.word	0x20001dec
 8014f8c:	20001d4c 	.word	0x20001d4c

08014f90 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8014f90:	b160      	cbz	r0, 8014fac <vTaskPlaceOnEventList+0x1c>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014f92:	4b0c      	ldr	r3, [pc, #48]	; (8014fc4 <vTaskPlaceOnEventList+0x34>)
{
 8014f94:	b510      	push	{r4, lr}
 8014f96:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014f98:	6819      	ldr	r1, [r3, #0]
 8014f9a:	3118      	adds	r1, #24
 8014f9c:	f7fe fe54 	bl	8013c48 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014fa0:	4620      	mov	r0, r4
 8014fa2:	2101      	movs	r1, #1
}
 8014fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014fa8:	f7ff bc80 	b.w	80148ac <prvAddCurrentTaskToDelayedList>
 8014fac:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014fb0:	b672      	cpsid	i
 8014fb2:	f383 8811 	msr	BASEPRI, r3
 8014fb6:	f3bf 8f6f 	isb	sy
 8014fba:	f3bf 8f4f 	dsb	sy
 8014fbe:	b662      	cpsie	i
	configASSERT( pxEventList );
 8014fc0:	e7fe      	b.n	8014fc0 <vTaskPlaceOnEventList+0x30>
 8014fc2:	bf00      	nop
 8014fc4:	20001d40 	.word	0x20001d40

08014fc8 <vTaskPlaceOnEventListRestricted>:
	{
 8014fc8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8014fca:	b180      	cbz	r0, 8014fee <vTaskPlaceOnEventListRestricted+0x26>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014fcc:	4b0d      	ldr	r3, [pc, #52]	; (8015004 <vTaskPlaceOnEventListRestricted+0x3c>)
 8014fce:	460d      	mov	r5, r1
 8014fd0:	4614      	mov	r4, r2
 8014fd2:	6819      	ldr	r1, [r3, #0]
 8014fd4:	3118      	adds	r1, #24
 8014fd6:	f7fe fe27 	bl	8013c28 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8014fda:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014fdc:	4621      	mov	r1, r4
 8014fde:	bf0c      	ite	eq
 8014fe0:	4628      	moveq	r0, r5
 8014fe2:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8014fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014fea:	f7ff bc5f 	b.w	80148ac <prvAddCurrentTaskToDelayedList>
 8014fee:	f04f 0330 	mov.w	r3, #48	; 0x30
 8014ff2:	b672      	cpsid	i
 8014ff4:	f383 8811 	msr	BASEPRI, r3
 8014ff8:	f3bf 8f6f 	isb	sy
 8014ffc:	f3bf 8f4f 	dsb	sy
 8015000:	b662      	cpsie	i
		configASSERT( pxEventList );
 8015002:	e7fe      	b.n	8015002 <vTaskPlaceOnEventListRestricted+0x3a>
 8015004:	20001d40 	.word	0x20001d40

08015008 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015008:	68c3      	ldr	r3, [r0, #12]
{
 801500a:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801500c:	68dc      	ldr	r4, [r3, #12]
{
 801500e:	b082      	sub	sp, #8
	configASSERT( pxUnblockedTCB );
 8015010:	b364      	cbz	r4, 801506c <xTaskRemoveFromEventList+0x64>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8015012:	f104 0118 	add.w	r1, r4, #24
 8015016:	4608      	mov	r0, r1
 8015018:	9101      	str	r1, [sp, #4]
 801501a:	f7fe fe2d 	bl	8013c78 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801501e:	4b1a      	ldr	r3, [pc, #104]	; (8015088 <xTaskRemoveFromEventList+0x80>)
 8015020:	9901      	ldr	r1, [sp, #4]
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	b16b      	cbz	r3, 8015042 <xTaskRemoveFromEventList+0x3a>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015026:	4819      	ldr	r0, [pc, #100]	; (801508c <xTaskRemoveFromEventList+0x84>)
 8015028:	f7fe fdfe 	bl	8013c28 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801502c:	4b18      	ldr	r3, [pc, #96]	; (8015090 <xTaskRemoveFromEventList+0x88>)
 801502e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015034:	429a      	cmp	r2, r3
 8015036:	d924      	bls.n	8015082 <xTaskRemoveFromEventList+0x7a>
		xYieldPending = pdTRUE;
 8015038:	2001      	movs	r0, #1
 801503a:	4b16      	ldr	r3, [pc, #88]	; (8015094 <xTaskRemoveFromEventList+0x8c>)
 801503c:	6018      	str	r0, [r3, #0]
}
 801503e:	b002      	add	sp, #8
 8015040:	bd70      	pop	{r4, r5, r6, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015042:	1d21      	adds	r1, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015044:	4d14      	ldr	r5, [pc, #80]	; (8015098 <xTaskRemoveFromEventList+0x90>)
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015046:	4608      	mov	r0, r1
 8015048:	9101      	str	r1, [sp, #4]
 801504a:	f7fe fe15 	bl	8013c78 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801504e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8015050:	2301      	movs	r3, #1
 8015052:	682e      	ldr	r6, [r5, #0]
 8015054:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8015058:	9901      	ldr	r1, [sp, #4]
 801505a:	4093      	lsls	r3, r2
 801505c:	4a0f      	ldr	r2, [pc, #60]	; (801509c <xTaskRemoveFromEventList+0x94>)
 801505e:	4333      	orrs	r3, r6
 8015060:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8015064:	602b      	str	r3, [r5, #0]
 8015066:	f7fe fddf 	bl	8013c28 <vListInsertEnd>
 801506a:	e7df      	b.n	801502c <xTaskRemoveFromEventList+0x24>
 801506c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015070:	b672      	cpsid	i
 8015072:	f383 8811 	msr	BASEPRI, r3
 8015076:	f3bf 8f6f 	isb	sy
 801507a:	f3bf 8f4f 	dsb	sy
 801507e:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8015080:	e7fe      	b.n	8015080 <xTaskRemoveFromEventList+0x78>
		xReturn = pdFALSE;
 8015082:	2000      	movs	r0, #0
}
 8015084:	b002      	add	sp, #8
 8015086:	bd70      	pop	{r4, r5, r6, pc}
 8015088:	20001de4 	.word	0x20001de4
 801508c:	20001e20 	.word	0x20001e20
 8015090:	20001d40 	.word	0x20001d40
 8015094:	20001e64 	.word	0x20001e64
 8015098:	20001dec 	.word	0x20001dec
 801509c:	20001d4c 	.word	0x20001d4c

080150a0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80150a0:	4a03      	ldr	r2, [pc, #12]	; (80150b0 <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 80150a2:	4b04      	ldr	r3, [pc, #16]	; (80150b4 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80150a4:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	e9c0 2300 	strd	r2, r3, [r0]
}
 80150ac:	4770      	bx	lr
 80150ae:	bf00      	nop
 80150b0:	20001e1c 	.word	0x20001e1c
 80150b4:	20001e60 	.word	0x20001e60

080150b8 <xTaskCheckForTimeOut>:
{
 80150b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80150ba:	b318      	cbz	r0, 8015104 <xTaskCheckForTimeOut+0x4c>
	configASSERT( pxTicksToWait );
 80150bc:	460d      	mov	r5, r1
 80150be:	b1b1      	cbz	r1, 80150ee <xTaskCheckForTimeOut+0x36>
 80150c0:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80150c2:	f000 fd37 	bl	8015b34 <vPortEnterCritical>
			if( *pxTicksToWait == portMAX_DELAY )
 80150c6:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
 80150c8:	f8df c080 	ldr.w	ip, [pc, #128]	; 801514c <xTaskCheckForTimeOut+0x94>
			if( *pxTicksToWait == portMAX_DELAY )
 80150cc:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
 80150ce:	f8dc 1000 	ldr.w	r1, [ip]
			if( *pxTicksToWait == portMAX_DELAY )
 80150d2:	d02f      	beq.n	8015134 <xTaskCheckForTimeOut+0x7c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80150d4:	4e1c      	ldr	r6, [pc, #112]	; (8015148 <xTaskCheckForTimeOut+0x90>)
 80150d6:	e9d4 0200 	ldrd	r0, r2, [r4]
 80150da:	6837      	ldr	r7, [r6, #0]
 80150dc:	42b8      	cmp	r0, r7
 80150de:	d01c      	beq.n	801511a <xTaskCheckForTimeOut+0x62>
 80150e0:	428a      	cmp	r2, r1
 80150e2:	d81a      	bhi.n	801511a <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
 80150e4:	2601      	movs	r6, #1
	taskEXIT_CRITICAL();
 80150e6:	f000 fd4b 	bl	8015b80 <vPortExitCritical>
}
 80150ea:	4630      	mov	r0, r6
 80150ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80150ee:	f04f 0330 	mov.w	r3, #48	; 0x30
 80150f2:	b672      	cpsid	i
 80150f4:	f383 8811 	msr	BASEPRI, r3
 80150f8:	f3bf 8f6f 	isb	sy
 80150fc:	f3bf 8f4f 	dsb	sy
 8015100:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8015102:	e7fe      	b.n	8015102 <xTaskCheckForTimeOut+0x4a>
 8015104:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015108:	b672      	cpsid	i
 801510a:	f383 8811 	msr	BASEPRI, r3
 801510e:	f3bf 8f6f 	isb	sy
 8015112:	f3bf 8f4f 	dsb	sy
 8015116:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8015118:	e7fe      	b.n	8015118 <xTaskCheckForTimeOut+0x60>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801511a:	1a8f      	subs	r7, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801511c:	42bb      	cmp	r3, r7
 801511e:	d90e      	bls.n	801513e <xTaskCheckForTimeOut+0x86>
			*pxTicksToWait -= xElapsedTime;
 8015120:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8015122:	6837      	ldr	r7, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015124:	f8dc 1000 	ldr.w	r1, [ip]
			xReturn = pdFALSE;
 8015128:	2600      	movs	r6, #0
			*pxTicksToWait -= xElapsedTime;
 801512a:	4413      	add	r3, r2
 801512c:	602b      	str	r3, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801512e:	e9c4 7100 	strd	r7, r1, [r4]
			xReturn = pdFALSE;
 8015132:	e7d8      	b.n	80150e6 <xTaskCheckForTimeOut+0x2e>
				xReturn = pdFALSE;
 8015134:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 8015136:	f000 fd23 	bl	8015b80 <vPortExitCritical>
}
 801513a:	4630      	mov	r0, r6
 801513c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*pxTicksToWait = 0;
 801513e:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 8015140:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 8015142:	602b      	str	r3, [r5, #0]
			xReturn = pdTRUE;
 8015144:	e7cf      	b.n	80150e6 <xTaskCheckForTimeOut+0x2e>
 8015146:	bf00      	nop
 8015148:	20001e1c 	.word	0x20001e1c
 801514c:	20001e60 	.word	0x20001e60

08015150 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8015150:	4b01      	ldr	r3, [pc, #4]	; (8015158 <vTaskMissedYield+0x8>)
 8015152:	2201      	movs	r2, #1
 8015154:	601a      	str	r2, [r3, #0]
}
 8015156:	4770      	bx	lr
 8015158:	20001e64 	.word	0x20001e64

0801515c <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 801515c:	4b01      	ldr	r3, [pc, #4]	; (8015164 <xTaskGetCurrentTaskHandle+0x8>)
 801515e:	6818      	ldr	r0, [r3, #0]
	}
 8015160:	4770      	bx	lr
 8015162:	bf00      	nop
 8015164:	20001d40 	.word	0x20001d40

08015168 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8015168:	4b05      	ldr	r3, [pc, #20]	; (8015180 <xTaskGetSchedulerState+0x18>)
 801516a:	681b      	ldr	r3, [r3, #0]
 801516c:	b133      	cbz	r3, 801517c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801516e:	4b05      	ldr	r3, [pc, #20]	; (8015184 <xTaskGetSchedulerState+0x1c>)
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8015174:	bf0c      	ite	eq
 8015176:	2002      	moveq	r0, #2
 8015178:	2000      	movne	r0, #0
 801517a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 801517c:	2001      	movs	r0, #1
	}
 801517e:	4770      	bx	lr
 8015180:	20001e34 	.word	0x20001e34
 8015184:	20001de4 	.word	0x20001de4

08015188 <xTaskPriorityInherit>:
	{
 8015188:	b5f0      	push	{r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 801518a:	4604      	mov	r4, r0
	{
 801518c:	b083      	sub	sp, #12
		if( pxMutexHolder != NULL )
 801518e:	b1c8      	cbz	r0, 80151c4 <xTaskPriorityInherit+0x3c>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8015190:	4d26      	ldr	r5, [pc, #152]	; (801522c <xTaskPriorityInherit+0xa4>)
 8015192:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8015194:	682a      	ldr	r2, [r5, #0]
 8015196:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8015198:	4293      	cmp	r3, r2
 801519a:	d215      	bcs.n	80151c8 <xTaskPriorityInherit+0x40>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801519c:	6982      	ldr	r2, [r0, #24]
 801519e:	2a00      	cmp	r2, #0
 80151a0:	db04      	blt.n	80151ac <xTaskPriorityInherit+0x24>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80151a2:	682a      	ldr	r2, [r5, #0]
 80151a4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80151a6:	f1c2 0207 	rsb	r2, r2, #7
 80151aa:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80151ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80151b0:	4e1f      	ldr	r6, [pc, #124]	; (8015230 <xTaskPriorityInherit+0xa8>)
 80151b2:	6962      	ldr	r2, [r4, #20]
 80151b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80151b8:	429a      	cmp	r2, r3
 80151ba:	d00e      	beq.n	80151da <xTaskPriorityInherit+0x52>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80151bc:	682b      	ldr	r3, [r5, #0]
				xReturn = pdTRUE;
 80151be:	2001      	movs	r0, #1
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80151c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151c2:	62e3      	str	r3, [r4, #44]	; 0x2c
	}
 80151c4:	b003      	add	sp, #12
 80151c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80151c8:	682b      	ldr	r3, [r5, #0]
 80151ca:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80151cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151ce:	4298      	cmp	r0, r3
 80151d0:	bf2c      	ite	cs
 80151d2:	2000      	movcs	r0, #0
 80151d4:	2001      	movcc	r0, #1
	}
 80151d6:	b003      	add	sp, #12
 80151d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80151da:	1d21      	adds	r1, r4, #4
 80151dc:	4608      	mov	r0, r1
 80151de:	9101      	str	r1, [sp, #4]
 80151e0:	f7fe fd4a 	bl	8013c78 <uxListRemove>
 80151e4:	9901      	ldr	r1, [sp, #4]
 80151e6:	b970      	cbnz	r0, 8015206 <xTaskPriorityInherit+0x7e>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80151e8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80151ea:	4a12      	ldr	r2, [pc, #72]	; (8015234 <xTaskPriorityInherit+0xac>)
 80151ec:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 80151f0:	009b      	lsls	r3, r3, #2
 80151f2:	58f3      	ldr	r3, [r6, r3]
 80151f4:	b943      	cbnz	r3, 8015208 <xTaskPriorityInherit+0x80>
 80151f6:	2701      	movs	r7, #1
 80151f8:	6813      	ldr	r3, [r2, #0]
 80151fa:	fa07 f000 	lsl.w	r0, r7, r0
 80151fe:	ea23 0300 	bic.w	r3, r3, r0
 8015202:	6013      	str	r3, [r2, #0]
 8015204:	e000      	b.n	8015208 <xTaskPriorityInherit+0x80>
 8015206:	4a0b      	ldr	r2, [pc, #44]	; (8015234 <xTaskPriorityInherit+0xac>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015208:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801520a:	2501      	movs	r5, #1
 801520c:	6817      	ldr	r7, [r2, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801520e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015210:	fa05 f300 	lsl.w	r3, r5, r0
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015214:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015216:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801521a:	433b      	orrs	r3, r7
 801521c:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8015220:	6013      	str	r3, [r2, #0]
 8015222:	f7fe fd01 	bl	8013c28 <vListInsertEnd>
				xReturn = pdTRUE;
 8015226:	4628      	mov	r0, r5
 8015228:	e7cc      	b.n	80151c4 <xTaskPriorityInherit+0x3c>
 801522a:	bf00      	nop
 801522c:	20001d40 	.word	0x20001d40
 8015230:	20001d4c 	.word	0x20001d4c
 8015234:	20001dec 	.word	0x20001dec

08015238 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8015238:	b1e8      	cbz	r0, 8015276 <xTaskPriorityDisinherit+0x3e>
			configASSERT( pxTCB == pxCurrentTCB );
 801523a:	4b2c      	ldr	r3, [pc, #176]	; (80152ec <xTaskPriorityDisinherit+0xb4>)
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	4283      	cmp	r3, r0
	{
 8015240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015242:	4604      	mov	r4, r0
 8015244:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8015246:	d00a      	beq.n	801525e <xTaskPriorityDisinherit+0x26>
 8015248:	f04f 0330 	mov.w	r3, #48	; 0x30
 801524c:	b672      	cpsid	i
 801524e:	f383 8811 	msr	BASEPRI, r3
 8015252:	f3bf 8f6f 	isb	sy
 8015256:	f3bf 8f4f 	dsb	sy
 801525a:	b662      	cpsie	i
 801525c:	e7fe      	b.n	801525c <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 801525e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8015260:	b15b      	cbz	r3, 801527a <xTaskPriorityDisinherit+0x42>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015262:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
 8015264:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015266:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 8015268:	6483      	str	r3, [r0, #72]	; 0x48
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801526a:	4291      	cmp	r1, r2
 801526c:	d000      	beq.n	8015270 <xTaskPriorityDisinherit+0x38>
 801526e:	b17b      	cbz	r3, 8015290 <xTaskPriorityDisinherit+0x58>
	BaseType_t xReturn = pdFALSE;
 8015270:	2000      	movs	r0, #0
	}
 8015272:	b003      	add	sp, #12
 8015274:	bdf0      	pop	{r4, r5, r6, r7, pc}
	BaseType_t xReturn = pdFALSE;
 8015276:	2000      	movs	r0, #0
	}
 8015278:	4770      	bx	lr
 801527a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801527e:	b672      	cpsid	i
 8015280:	f383 8811 	msr	BASEPRI, r3
 8015284:	f3bf 8f6f 	isb	sy
 8015288:	f3bf 8f4f 	dsb	sy
 801528c:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 801528e:	e7fe      	b.n	801528e <xTaskPriorityDisinherit+0x56>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015290:	1d01      	adds	r1, r0, #4
 8015292:	4608      	mov	r0, r1
 8015294:	9101      	str	r1, [sp, #4]
 8015296:	f7fe fcef 	bl	8013c78 <uxListRemove>
 801529a:	9901      	ldr	r1, [sp, #4]
 801529c:	b1b0      	cbz	r0, 80152cc <xTaskPriorityDisinherit+0x94>
 801529e:	4814      	ldr	r0, [pc, #80]	; (80152f0 <xTaskPriorityDisinherit+0xb8>)
 80152a0:	4a14      	ldr	r2, [pc, #80]	; (80152f4 <xTaskPriorityDisinherit+0xbc>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80152a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
					prvAddTaskToReadyList( pxTCB );
 80152a4:	2501      	movs	r5, #1
 80152a6:	f8d2 c000 	ldr.w	ip, [r2]
 80152aa:	fa05 f603 	lsl.w	r6, r5, r3
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80152ae:	f1c3 0707 	rsb	r7, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80152b2:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80152b4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80152b8:	ea46 060c 	orr.w	r6, r6, ip
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80152bc:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80152be:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80152c2:	6016      	str	r6, [r2, #0]
 80152c4:	f7fe fcb0 	bl	8013c28 <vListInsertEnd>
					xReturn = pdTRUE;
 80152c8:	4628      	mov	r0, r5
		return xReturn;
 80152ca:	e7d2      	b.n	8015272 <xTaskPriorityDisinherit+0x3a>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80152cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80152ce:	4808      	ldr	r0, [pc, #32]	; (80152f0 <xTaskPriorityDisinherit+0xb8>)
 80152d0:	eb06 0386 	add.w	r3, r6, r6, lsl #2
 80152d4:	4a07      	ldr	r2, [pc, #28]	; (80152f4 <xTaskPriorityDisinherit+0xbc>)
 80152d6:	009b      	lsls	r3, r3, #2
 80152d8:	58c3      	ldr	r3, [r0, r3]
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d1e1      	bne.n	80152a2 <xTaskPriorityDisinherit+0x6a>
 80152de:	2501      	movs	r5, #1
 80152e0:	6813      	ldr	r3, [r2, #0]
 80152e2:	40b5      	lsls	r5, r6
 80152e4:	ea23 0305 	bic.w	r3, r3, r5
 80152e8:	6013      	str	r3, [r2, #0]
 80152ea:	e7da      	b.n	80152a2 <xTaskPriorityDisinherit+0x6a>
 80152ec:	20001d40 	.word	0x20001d40
 80152f0:	20001d4c 	.word	0x20001d4c
 80152f4:	20001dec 	.word	0x20001dec

080152f8 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80152f8:	b1d8      	cbz	r0, 8015332 <vTaskPriorityDisinheritAfterTimeout+0x3a>
			configASSERT( pxTCB->uxMutexesHeld );
 80152fa:	460b      	mov	r3, r1
 80152fc:	6c81      	ldr	r1, [r0, #72]	; 0x48
	{
 80152fe:	b570      	push	{r4, r5, r6, lr}
 8015300:	4604      	mov	r4, r0
 8015302:	b082      	sub	sp, #8
			configASSERT( pxTCB->uxMutexesHeld );
 8015304:	b151      	cbz	r1, 801531c <vTaskPriorityDisinheritAfterTimeout+0x24>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8015306:	6c40      	ldr	r0, [r0, #68]	; 0x44
			if( pxTCB->uxPriority != uxPriorityToUse )
 8015308:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801530a:	4283      	cmp	r3, r0
 801530c:	bf38      	it	cc
 801530e:	4603      	movcc	r3, r0
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8015310:	429a      	cmp	r2, r3
 8015312:	d001      	beq.n	8015318 <vTaskPriorityDisinheritAfterTimeout+0x20>
 8015314:	2901      	cmp	r1, #1
 8015316:	d00d      	beq.n	8015334 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	}
 8015318:	b002      	add	sp, #8
 801531a:	bd70      	pop	{r4, r5, r6, pc}
 801531c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015320:	b672      	cpsid	i
 8015322:	f383 8811 	msr	BASEPRI, r3
 8015326:	f3bf 8f6f 	isb	sy
 801532a:	f3bf 8f4f 	dsb	sy
 801532e:	b662      	cpsie	i
			configASSERT( pxTCB->uxMutexesHeld );
 8015330:	e7fe      	b.n	8015330 <vTaskPriorityDisinheritAfterTimeout+0x38>
 8015332:	4770      	bx	lr
					configASSERT( pxTCB != pxCurrentTCB );
 8015334:	4923      	ldr	r1, [pc, #140]	; (80153c4 <vTaskPriorityDisinheritAfterTimeout+0xcc>)
 8015336:	6809      	ldr	r1, [r1, #0]
 8015338:	42a1      	cmp	r1, r4
 801533a:	d025      	beq.n	8015388 <vTaskPriorityDisinheritAfterTimeout+0x90>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801533c:	69a1      	ldr	r1, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 801533e:	62e3      	str	r3, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8015340:	2900      	cmp	r1, #0
 8015342:	db02      	blt.n	801534a <vTaskPriorityDisinheritAfterTimeout+0x52>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015344:	f1c3 0307 	rsb	r3, r3, #7
 8015348:	61a3      	str	r3, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801534a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 801534e:	4d1e      	ldr	r5, [pc, #120]	; (80153c8 <vTaskPriorityDisinheritAfterTimeout+0xd0>)
 8015350:	6961      	ldr	r1, [r4, #20]
 8015352:	eb05 0382 	add.w	r3, r5, r2, lsl #2
 8015356:	4299      	cmp	r1, r3
 8015358:	d1de      	bne.n	8015318 <vTaskPriorityDisinheritAfterTimeout+0x20>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801535a:	1d21      	adds	r1, r4, #4
 801535c:	4608      	mov	r0, r1
 801535e:	9101      	str	r1, [sp, #4]
 8015360:	f7fe fc8a 	bl	8013c78 <uxListRemove>
 8015364:	9901      	ldr	r1, [sp, #4]
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015366:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015368:	b1c8      	cbz	r0, 801539e <vTaskPriorityDisinheritAfterTimeout+0xa6>
 801536a:	2301      	movs	r3, #1
 801536c:	4c17      	ldr	r4, [pc, #92]	; (80153cc <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 801536e:	0090      	lsls	r0, r2, #2
 8015370:	4093      	lsls	r3, r2
						prvAddTaskToReadyList( pxTCB );
 8015372:	6826      	ldr	r6, [r4, #0]
 8015374:	4410      	add	r0, r2
 8015376:	4333      	orrs	r3, r6
 8015378:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 801537c:	6023      	str	r3, [r4, #0]
	}
 801537e:	b002      	add	sp, #8
 8015380:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
						prvAddTaskToReadyList( pxTCB );
 8015384:	f7fe bc50 	b.w	8013c28 <vListInsertEnd>
 8015388:	f04f 0330 	mov.w	r3, #48	; 0x30
 801538c:	b672      	cpsid	i
 801538e:	f383 8811 	msr	BASEPRI, r3
 8015392:	f3bf 8f6f 	isb	sy
 8015396:	f3bf 8f4f 	dsb	sy
 801539a:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 801539c:	e7fe      	b.n	801539c <vTaskPriorityDisinheritAfterTimeout+0xa4>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801539e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80153a2:	0090      	lsls	r0, r2, #2
 80153a4:	009b      	lsls	r3, r3, #2
 80153a6:	58eb      	ldr	r3, [r5, r3]
 80153a8:	b11b      	cbz	r3, 80153b2 <vTaskPriorityDisinheritAfterTimeout+0xba>
 80153aa:	2301      	movs	r3, #1
 80153ac:	4c07      	ldr	r4, [pc, #28]	; (80153cc <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 80153ae:	4093      	lsls	r3, r2
 80153b0:	e7df      	b.n	8015372 <vTaskPriorityDisinheritAfterTimeout+0x7a>
 80153b2:	4c06      	ldr	r4, [pc, #24]	; (80153cc <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 80153b4:	2301      	movs	r3, #1
 80153b6:	6826      	ldr	r6, [r4, #0]
 80153b8:	4093      	lsls	r3, r2
 80153ba:	ea26 0603 	bic.w	r6, r6, r3
 80153be:	6026      	str	r6, [r4, #0]
 80153c0:	e7d7      	b.n	8015372 <vTaskPriorityDisinheritAfterTimeout+0x7a>
 80153c2:	bf00      	nop
 80153c4:	20001d40 	.word	0x20001d40
 80153c8:	20001d4c 	.word	0x20001d4c
 80153cc:	20001dec 	.word	0x20001dec

080153d0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 80153d0:	4b04      	ldr	r3, [pc, #16]	; (80153e4 <pvTaskIncrementMutexHeldCount+0x14>)
 80153d2:	681a      	ldr	r2, [r3, #0]
 80153d4:	b11a      	cbz	r2, 80153de <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 80153d6:	6819      	ldr	r1, [r3, #0]
 80153d8:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80153da:	3201      	adds	r2, #1
 80153dc:	648a      	str	r2, [r1, #72]	; 0x48
		return pxCurrentTCB;
 80153de:	6818      	ldr	r0, [r3, #0]
	}
 80153e0:	4770      	bx	lr
 80153e2:	bf00      	nop
 80153e4:	20001d40 	.word	0x20001d40

080153e8 <ulTaskNotifyTake>:
	{
 80153e8:	b570      	push	{r4, r5, r6, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80153ea:	4c17      	ldr	r4, [pc, #92]	; (8015448 <ulTaskNotifyTake+0x60>)
	{
 80153ec:	4606      	mov	r6, r0
 80153ee:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 80153f0:	f000 fba0 	bl	8015b34 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80153f4:	6823      	ldr	r3, [r4, #0]
 80153f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80153f8:	b923      	cbnz	r3, 8015404 <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80153fa:	6823      	ldr	r3, [r4, #0]
 80153fc:	2101      	movs	r1, #1
 80153fe:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
				if( xTicksToWait > ( TickType_t ) 0 )
 8015402:	b9ad      	cbnz	r5, 8015430 <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 8015404:	f000 fbbc 	bl	8015b80 <vPortExitCritical>
		taskENTER_CRITICAL();
 8015408:	f000 fb94 	bl	8015b34 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 801540c:	6823      	ldr	r3, [r4, #0]
 801540e:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
			if( ulReturn != 0UL )
 8015410:	b11d      	cbz	r5, 801541a <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8015412:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 8015414:	b14e      	cbz	r6, 801542a <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8015416:	2200      	movs	r2, #0
 8015418:	64da      	str	r2, [r3, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801541a:	6823      	ldr	r3, [r4, #0]
 801541c:	2200      	movs	r2, #0
 801541e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		taskEXIT_CRITICAL();
 8015422:	f000 fbad 	bl	8015b80 <vPortExitCritical>
	}
 8015426:	4628      	mov	r0, r5
 8015428:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 801542a:	1e6a      	subs	r2, r5, #1
 801542c:	64da      	str	r2, [r3, #76]	; 0x4c
 801542e:	e7f4      	b.n	801541a <ulTaskNotifyTake+0x32>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015430:	4628      	mov	r0, r5
 8015432:	f7ff fa3b 	bl	80148ac <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8015436:	4b05      	ldr	r3, [pc, #20]	; (801544c <ulTaskNotifyTake+0x64>)
 8015438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801543c:	601a      	str	r2, [r3, #0]
 801543e:	f3bf 8f4f 	dsb	sy
 8015442:	f3bf 8f6f 	isb	sy
 8015446:	e7dd      	b.n	8015404 <ulTaskNotifyTake+0x1c>
 8015448:	20001d40 	.word	0x20001d40
 801544c:	e000ed04 	.word	0xe000ed04

08015450 <vTaskNotifyGiveFromISR>:
		configASSERT( xTaskToNotify );
 8015450:	b308      	cbz	r0, 8015496 <vTaskNotifyGiveFromISR+0x46>
	{
 8015452:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015454:	b083      	sub	sp, #12
 8015456:	4604      	mov	r4, r0
 8015458:	460e      	mov	r6, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801545a:	f000 fc77 	bl	8015d4c <vPortValidateInterruptPriority>
	__asm volatile
 801545e:	f3ef 8711 	mrs	r7, BASEPRI
 8015462:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015466:	b672      	cpsid	i
 8015468:	f383 8811 	msr	BASEPRI, r3
 801546c:	f3bf 8f6f 	isb	sy
 8015470:	f3bf 8f4f 	dsb	sy
 8015474:	b662      	cpsie	i
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8015476:	2302      	movs	r3, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8015478:	f894 2050 	ldrb.w	r2, [r4, #80]	; 0x50
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801547c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8015480:	2a01      	cmp	r2, #1
			( pxTCB->ulNotifiedValue )++;
 8015482:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8015484:	b2d5      	uxtb	r5, r2
			( pxTCB->ulNotifiedValue )++;
 8015486:	f103 0301 	add.w	r3, r3, #1
 801548a:	64e3      	str	r3, [r4, #76]	; 0x4c
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801548c:	d00e      	beq.n	80154ac <vTaskNotifyGiveFromISR+0x5c>
	__asm volatile
 801548e:	f387 8811 	msr	BASEPRI, r7
	}
 8015492:	b003      	add	sp, #12
 8015494:	bdf0      	pop	{r4, r5, r6, r7, pc}
	__asm volatile
 8015496:	f04f 0330 	mov.w	r3, #48	; 0x30
 801549a:	b672      	cpsid	i
 801549c:	f383 8811 	msr	BASEPRI, r3
 80154a0:	f3bf 8f6f 	isb	sy
 80154a4:	f3bf 8f4f 	dsb	sy
 80154a8:	b662      	cpsie	i
		configASSERT( xTaskToNotify );
 80154aa:	e7fe      	b.n	80154aa <vTaskNotifyGiveFromISR+0x5a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80154ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80154ae:	b153      	cbz	r3, 80154c6 <vTaskNotifyGiveFromISR+0x76>
 80154b0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80154b4:	b672      	cpsid	i
 80154b6:	f383 8811 	msr	BASEPRI, r3
 80154ba:	f3bf 8f6f 	isb	sy
 80154be:	f3bf 8f4f 	dsb	sy
 80154c2:	b662      	cpsie	i
 80154c4:	e7fe      	b.n	80154c4 <vTaskNotifyGiveFromISR+0x74>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80154c6:	4b16      	ldr	r3, [pc, #88]	; (8015520 <vTaskNotifyGiveFromISR+0xd0>)
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	bb13      	cbnz	r3, 8015512 <vTaskNotifyGiveFromISR+0xc2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80154cc:	1d21      	adds	r1, r4, #4
 80154ce:	4608      	mov	r0, r1
 80154d0:	9101      	str	r1, [sp, #4]
 80154d2:	f7fe fbd1 	bl	8013c78 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80154d6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80154d8:	4a12      	ldr	r2, [pc, #72]	; (8015524 <vTaskNotifyGiveFromISR+0xd4>)
 80154da:	fa05 f300 	lsl.w	r3, r5, r0
 80154de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80154e2:	f8d2 c000 	ldr.w	ip, [r2]
 80154e6:	4d10      	ldr	r5, [pc, #64]	; (8015528 <vTaskNotifyGiveFromISR+0xd8>)
 80154e8:	ea43 030c 	orr.w	r3, r3, ip
 80154ec:	9901      	ldr	r1, [sp, #4]
 80154ee:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80154f2:	6013      	str	r3, [r2, #0]
 80154f4:	f7fe fb98 	bl	8013c28 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80154f8:	4b0c      	ldr	r3, [pc, #48]	; (801552c <vTaskNotifyGiveFromISR+0xdc>)
 80154fa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015500:	429a      	cmp	r2, r3
 8015502:	d9c4      	bls.n	801548e <vTaskNotifyGiveFromISR+0x3e>
					if( pxHigherPriorityTaskWoken != NULL )
 8015504:	b10e      	cbz	r6, 801550a <vTaskNotifyGiveFromISR+0xba>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8015506:	2301      	movs	r3, #1
 8015508:	6033      	str	r3, [r6, #0]
					xYieldPending = pdTRUE;
 801550a:	4b09      	ldr	r3, [pc, #36]	; (8015530 <vTaskNotifyGiveFromISR+0xe0>)
 801550c:	2201      	movs	r2, #1
 801550e:	601a      	str	r2, [r3, #0]
 8015510:	e7bd      	b.n	801548e <vTaskNotifyGiveFromISR+0x3e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8015512:	f104 0118 	add.w	r1, r4, #24
 8015516:	4807      	ldr	r0, [pc, #28]	; (8015534 <vTaskNotifyGiveFromISR+0xe4>)
 8015518:	f7fe fb86 	bl	8013c28 <vListInsertEnd>
 801551c:	e7ec      	b.n	80154f8 <vTaskNotifyGiveFromISR+0xa8>
 801551e:	bf00      	nop
 8015520:	20001de4 	.word	0x20001de4
 8015524:	20001dec 	.word	0x20001dec
 8015528:	20001d4c 	.word	0x20001d4c
 801552c:	20001d40 	.word	0x20001d40
 8015530:	20001e64 	.word	0x20001e64
 8015534:	20001e20 	.word	0x20001e20

08015538 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015538:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 801553a:	4c12      	ldr	r4, [pc, #72]	; (8015584 <prvCheckForValidListAndQueue+0x4c>)
{
 801553c:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 801553e:	f000 faf9 	bl	8015b34 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8015542:	6825      	ldr	r5, [r4, #0]
 8015544:	b125      	cbz	r5, 8015550 <prvCheckForValidListAndQueue+0x18>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8015546:	b003      	add	sp, #12
 8015548:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 801554c:	f000 bb18 	b.w	8015b80 <vPortExitCritical>
			vListInitialise( &xActiveTimerList1 );
 8015550:	4f0d      	ldr	r7, [pc, #52]	; (8015588 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList2 );
 8015552:	4e0e      	ldr	r6, [pc, #56]	; (801558c <prvCheckForValidListAndQueue+0x54>)
			vListInitialise( &xActiveTimerList1 );
 8015554:	4638      	mov	r0, r7
 8015556:	f7fe fb57 	bl	8013c08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801555a:	4630      	mov	r0, r6
 801555c:	f7fe fb54 	bl	8013c08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015560:	4b0b      	ldr	r3, [pc, #44]	; (8015590 <prvCheckForValidListAndQueue+0x58>)
			pxOverflowTimerList = &xActiveTimerList2;
 8015562:	4a0c      	ldr	r2, [pc, #48]	; (8015594 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015564:	2110      	movs	r1, #16
 8015566:	9500      	str	r5, [sp, #0]
 8015568:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 801556a:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801556c:	6016      	str	r6, [r2, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801556e:	4b0a      	ldr	r3, [pc, #40]	; (8015598 <prvCheckForValidListAndQueue+0x60>)
 8015570:	4a0a      	ldr	r2, [pc, #40]	; (801559c <prvCheckForValidListAndQueue+0x64>)
 8015572:	f7fe fc9f 	bl	8013eb4 <xQueueGenericCreateStatic>
 8015576:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 8015578:	2800      	cmp	r0, #0
 801557a:	d0e4      	beq.n	8015546 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801557c:	4908      	ldr	r1, [pc, #32]	; (80155a0 <prvCheckForValidListAndQueue+0x68>)
 801557e:	f7ff f8bf 	bl	8014700 <vQueueAddToRegistry>
 8015582:	e7e0      	b.n	8015546 <prvCheckForValidListAndQueue+0xe>
 8015584:	20001f84 	.word	0x20001f84
 8015588:	20001f10 	.word	0x20001f10
 801558c:	20001f24 	.word	0x20001f24
 8015590:	20001e68 	.word	0x20001e68
 8015594:	20001e6c 	.word	0x20001e6c
 8015598:	20001f3c 	.word	0x20001f3c
 801559c:	20001e70 	.word	0x20001e70
 80155a0:	08029f64 	.word	0x08029f64

080155a4 <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 80155a4:	4291      	cmp	r1, r2
{
 80155a6:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80155a8:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80155aa:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
 80155ac:	d805      	bhi.n	80155ba <prvInsertTimerInActiveList+0x16>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80155ae:	1ad2      	subs	r2, r2, r3
 80155b0:	6983      	ldr	r3, [r0, #24]
 80155b2:	429a      	cmp	r2, r3
 80155b4:	d30c      	bcc.n	80155d0 <prvInsertTimerInActiveList+0x2c>
			xProcessTimerNow = pdTRUE;
 80155b6:	2001      	movs	r0, #1
}
 80155b8:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80155ba:	429a      	cmp	r2, r3
 80155bc:	d201      	bcs.n	80155c2 <prvInsertTimerInActiveList+0x1e>
 80155be:	4299      	cmp	r1, r3
 80155c0:	d2f9      	bcs.n	80155b6 <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80155c2:	4b07      	ldr	r3, [pc, #28]	; (80155e0 <prvInsertTimerInActiveList+0x3c>)
 80155c4:	1d01      	adds	r1, r0, #4
 80155c6:	6818      	ldr	r0, [r3, #0]
 80155c8:	f7fe fb3e 	bl	8013c48 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80155cc:	2000      	movs	r0, #0
}
 80155ce:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80155d0:	4b04      	ldr	r3, [pc, #16]	; (80155e4 <prvInsertTimerInActiveList+0x40>)
 80155d2:	1d01      	adds	r1, r0, #4
 80155d4:	6818      	ldr	r0, [r3, #0]
 80155d6:	f7fe fb37 	bl	8013c48 <vListInsert>
 80155da:	2000      	movs	r0, #0
}
 80155dc:	bd08      	pop	{r3, pc}
 80155de:	bf00      	nop
 80155e0:	20001e68 	.word	0x20001e68
 80155e4:	20001e6c 	.word	0x20001e6c

080155e8 <prvInitialiseNewTimer>:
{
 80155e8:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 80155ec:	9c07      	ldr	r4, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80155ee:	b951      	cbnz	r1, 8015606 <prvInitialiseNewTimer+0x1e>
 80155f0:	f04f 0330 	mov.w	r3, #48	; 0x30
 80155f4:	b672      	cpsid	i
 80155f6:	f383 8811 	msr	BASEPRI, r3
 80155fa:	f3bf 8f6f 	isb	sy
 80155fe:	f3bf 8f4f 	dsb	sy
 8015602:	b662      	cpsie	i
 8015604:	e7fe      	b.n	8015604 <prvInitialiseNewTimer+0x1c>
	if( pxNewTimer != NULL )
 8015606:	b1ac      	cbz	r4, 8015634 <prvInitialiseNewTimer+0x4c>
 8015608:	4681      	mov	r9, r0
 801560a:	461f      	mov	r7, r3
 801560c:	460d      	mov	r5, r1
 801560e:	4616      	mov	r6, r2
		prvCheckForValidListAndQueue();
 8015610:	f7ff ff92 	bl	8015538 <prvCheckForValidListAndQueue>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8015614:	9b06      	ldr	r3, [sp, #24]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8015616:	1d20      	adds	r0, r4, #4
		pxNewTimer->pcTimerName = pcTimerName;
 8015618:	f8c4 9000 	str.w	r9, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 801561c:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 801561e:	61e7      	str	r7, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8015620:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8015622:	f7fe fafd 	bl	8013c20 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8015626:	b12e      	cbz	r6, 8015634 <prvInitialiseNewTimer+0x4c>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8015628:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 801562c:	f043 0304 	orr.w	r3, r3, #4
 8015630:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8015634:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}

08015638 <xTimerCreateTimerTask>:
{
 8015638:	b510      	push	{r4, lr}
 801563a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 801563c:	f7ff ff7c 	bl	8015538 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8015640:	4b13      	ldr	r3, [pc, #76]	; (8015690 <xTimerCreateTimerTask+0x58>)
 8015642:	681b      	ldr	r3, [r3, #0]
 8015644:	b1cb      	cbz	r3, 801567a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015646:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015648:	aa07      	add	r2, sp, #28
 801564a:	a906      	add	r1, sp, #24
 801564c:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801564e:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015652:	f7eb fac5 	bl	8000be0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015656:	9805      	ldr	r0, [sp, #20]
 8015658:	9906      	ldr	r1, [sp, #24]
 801565a:	2202      	movs	r2, #2
 801565c:	4623      	mov	r3, r4
 801565e:	9200      	str	r2, [sp, #0]
 8015660:	9a07      	ldr	r2, [sp, #28]
 8015662:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8015666:	490b      	ldr	r1, [pc, #44]	; (8015694 <xTimerCreateTimerTask+0x5c>)
 8015668:	480b      	ldr	r0, [pc, #44]	; (8015698 <xTimerCreateTimerTask+0x60>)
 801566a:	f7ff fa13 	bl	8014a94 <xTaskCreateStatic>
 801566e:	4b0b      	ldr	r3, [pc, #44]	; (801569c <xTimerCreateTimerTask+0x64>)
 8015670:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8015672:	b110      	cbz	r0, 801567a <xTimerCreateTimerTask+0x42>
}
 8015674:	2001      	movs	r0, #1
 8015676:	b008      	add	sp, #32
 8015678:	bd10      	pop	{r4, pc}
 801567a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801567e:	b672      	cpsid	i
 8015680:	f383 8811 	msr	BASEPRI, r3
 8015684:	f3bf 8f6f 	isb	sy
 8015688:	f3bf 8f4f 	dsb	sy
 801568c:	b662      	cpsie	i
	configASSERT( xReturn );
 801568e:	e7fe      	b.n	801568e <xTimerCreateTimerTask+0x56>
 8015690:	20001f84 	.word	0x20001f84
 8015694:	08029f6c 	.word	0x08029f6c
 8015698:	08015829 	.word	0x08015829
 801569c:	20001f88 	.word	0x20001f88

080156a0 <xTimerCreate>:
	{
 80156a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156a4:	4605      	mov	r5, r0
 80156a6:	b082      	sub	sp, #8
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80156a8:	2028      	movs	r0, #40	; 0x28
	{
 80156aa:	460e      	mov	r6, r1
 80156ac:	4617      	mov	r7, r2
 80156ae:	4698      	mov	r8, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80156b0:	f000 fbae 	bl	8015e10 <pvPortMalloc>
		if( pxNewTimer != NULL )
 80156b4:	4604      	mov	r4, r0
 80156b6:	b160      	cbz	r0, 80156d2 <xTimerCreate+0x32>
			pxNewTimer->ucStatus = 0x00;
 80156b8:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80156bc:	4628      	mov	r0, r5
 80156be:	9d08      	ldr	r5, [sp, #32]
 80156c0:	4643      	mov	r3, r8
			pxNewTimer->ucStatus = 0x00;
 80156c2:	f884 c024 	strb.w	ip, [r4, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80156c6:	463a      	mov	r2, r7
 80156c8:	4631      	mov	r1, r6
 80156ca:	9401      	str	r4, [sp, #4]
 80156cc:	9500      	str	r5, [sp, #0]
 80156ce:	f7ff ff8b 	bl	80155e8 <prvInitialiseNewTimer>
	}
 80156d2:	4620      	mov	r0, r4
 80156d4:	b002      	add	sp, #8
 80156d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80156da:	bf00      	nop

080156dc <xTimerCreateStatic>:
	{
 80156dc:	b570      	push	{r4, r5, r6, lr}
			volatile size_t xSize = sizeof( StaticTimer_t );
 80156de:	2528      	movs	r5, #40	; 0x28
	{
 80156e0:	b084      	sub	sp, #16
			volatile size_t xSize = sizeof( StaticTimer_t );
 80156e2:	9503      	str	r5, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
 80156e4:	9d03      	ldr	r5, [sp, #12]
 80156e6:	2d28      	cmp	r5, #40	; 0x28
	{
 80156e8:	e9dd 6408 	ldrd	r6, r4, [sp, #32]
			configASSERT( xSize == sizeof( Timer_t ) );
 80156ec:	d00a      	beq.n	8015704 <xTimerCreateStatic+0x28>
 80156ee:	f04f 0330 	mov.w	r3, #48	; 0x30
 80156f2:	b672      	cpsid	i
 80156f4:	f383 8811 	msr	BASEPRI, r3
 80156f8:	f3bf 8f6f 	isb	sy
 80156fc:	f3bf 8f4f 	dsb	sy
 8015700:	b662      	cpsie	i
 8015702:	e7fe      	b.n	8015702 <xTimerCreateStatic+0x26>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015704:	9d03      	ldr	r5, [sp, #12]
		configASSERT( pxTimerBuffer );
 8015706:	b14c      	cbz	r4, 801571c <xTimerCreateStatic+0x40>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8015708:	2502      	movs	r5, #2
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 801570a:	e9cd 6400 	strd	r6, r4, [sp]
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 801570e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8015712:	f7ff ff69 	bl	80155e8 <prvInitialiseNewTimer>
	}
 8015716:	4620      	mov	r0, r4
 8015718:	b004      	add	sp, #16
 801571a:	bd70      	pop	{r4, r5, r6, pc}
 801571c:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015720:	b672      	cpsid	i
 8015722:	f383 8811 	msr	BASEPRI, r3
 8015726:	f3bf 8f6f 	isb	sy
 801572a:	f3bf 8f4f 	dsb	sy
 801572e:	b662      	cpsie	i
		configASSERT( pxTimerBuffer );
 8015730:	e7fe      	b.n	8015730 <xTimerCreateStatic+0x54>
 8015732:	bf00      	nop

08015734 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8015734:	b1b0      	cbz	r0, 8015764 <xTimerGenericCommand+0x30>
{
 8015736:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 8015738:	4d17      	ldr	r5, [pc, #92]	; (8015798 <xTimerGenericCommand+0x64>)
 801573a:	4604      	mov	r4, r0
{
 801573c:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 801573e:	6828      	ldr	r0, [r5, #0]
 8015740:	b170      	cbz	r0, 8015760 <xTimerGenericCommand+0x2c>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015742:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015744:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015746:	e9cd 1200 	strd	r1, r2, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 801574a:	dc16      	bgt.n	801577a <xTimerGenericCommand+0x46>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801574c:	f7ff fd0c 	bl	8015168 <xTaskGetSchedulerState>
 8015750:	2802      	cmp	r0, #2
 8015752:	d019      	beq.n	8015788 <xTimerGenericCommand+0x54>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015754:	2300      	movs	r3, #0
 8015756:	6828      	ldr	r0, [r5, #0]
 8015758:	4669      	mov	r1, sp
 801575a:	461a      	mov	r2, r3
 801575c:	f7fe fc0e 	bl	8013f7c <xQueueGenericSend>
}
 8015760:	b004      	add	sp, #16
 8015762:	bd70      	pop	{r4, r5, r6, pc}
 8015764:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015768:	b672      	cpsid	i
 801576a:	f383 8811 	msr	BASEPRI, r3
 801576e:	f3bf 8f6f 	isb	sy
 8015772:	f3bf 8f4f 	dsb	sy
 8015776:	b662      	cpsie	i
	configASSERT( xTimer );
 8015778:	e7fe      	b.n	8015778 <xTimerGenericCommand+0x44>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801577a:	461a      	mov	r2, r3
 801577c:	4669      	mov	r1, sp
 801577e:	2300      	movs	r3, #0
 8015780:	f7fe fcf6 	bl	8014170 <xQueueGenericSendFromISR>
}
 8015784:	b004      	add	sp, #16
 8015786:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015788:	6828      	ldr	r0, [r5, #0]
 801578a:	2300      	movs	r3, #0
 801578c:	9a08      	ldr	r2, [sp, #32]
 801578e:	4669      	mov	r1, sp
 8015790:	f7fe fbf4 	bl	8013f7c <xQueueGenericSend>
 8015794:	e7e4      	b.n	8015760 <xTimerGenericCommand+0x2c>
 8015796:	bf00      	nop
 8015798:	20001f84 	.word	0x20001f84

0801579c <prvSwitchTimerLists>:
{
 801579c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80157a0:	4e1f      	ldr	r6, [pc, #124]	; (8015820 <prvSwitchTimerLists+0x84>)
 80157a2:	b082      	sub	sp, #8
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80157a4:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80157a8:	e00d      	b.n	80157c6 <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80157aa:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80157ac:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80157ae:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80157b0:	1d25      	adds	r5, r4, #4
 80157b2:	4628      	mov	r0, r5
 80157b4:	f7fe fa60 	bl	8013c78 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80157b8:	6a23      	ldr	r3, [r4, #32]
 80157ba:	4620      	mov	r0, r4
 80157bc:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80157be:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80157c2:	075b      	lsls	r3, r3, #29
 80157c4:	d40a      	bmi.n	80157dc <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80157c6:	6833      	ldr	r3, [r6, #0]
 80157c8:	681a      	ldr	r2, [r3, #0]
 80157ca:	2a00      	cmp	r2, #0
 80157cc:	d1ed      	bne.n	80157aa <prvSwitchTimerLists+0xe>
	pxCurrentTimerList = pxOverflowTimerList;
 80157ce:	4a15      	ldr	r2, [pc, #84]	; (8015824 <prvSwitchTimerLists+0x88>)
 80157d0:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80157d2:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 80157d4:	6031      	str	r1, [r6, #0]
}
 80157d6:	b002      	add	sp, #8
 80157d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80157dc:	69a1      	ldr	r1, [r4, #24]
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80157de:	2300      	movs	r3, #0
 80157e0:	463a      	mov	r2, r7
 80157e2:	4620      	mov	r0, r4
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80157e4:	eb07 0c01 	add.w	ip, r7, r1
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80157e8:	4619      	mov	r1, r3
			if( xReloadTime > xNextExpireTime )
 80157ea:	4567      	cmp	r7, ip
 80157ec:	d207      	bcs.n	80157fe <prvSwitchTimerLists+0x62>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80157ee:	6830      	ldr	r0, [r6, #0]
 80157f0:	4629      	mov	r1, r5
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80157f2:	f8c4 c004 	str.w	ip, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80157f6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80157f8:	f7fe fa26 	bl	8013c48 <vListInsert>
 80157fc:	e7e3      	b.n	80157c6 <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80157fe:	f8cd 8000 	str.w	r8, [sp]
 8015802:	f7ff ff97 	bl	8015734 <xTimerGenericCommand>
				configASSERT( xResult );
 8015806:	2800      	cmp	r0, #0
 8015808:	d1dd      	bne.n	80157c6 <prvSwitchTimerLists+0x2a>
 801580a:	f04f 0330 	mov.w	r3, #48	; 0x30
 801580e:	b672      	cpsid	i
 8015810:	f383 8811 	msr	BASEPRI, r3
 8015814:	f3bf 8f6f 	isb	sy
 8015818:	f3bf 8f4f 	dsb	sy
 801581c:	b662      	cpsie	i
 801581e:	e7fe      	b.n	801581e <prvSwitchTimerLists+0x82>
 8015820:	20001e68 	.word	0x20001e68
 8015824:	20001e6c 	.word	0x20001e6c

08015828 <prvTimerTask>:
{
 8015828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801582c:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8015a48 <prvTimerTask+0x220>
 8015830:	b087      	sub	sp, #28
 8015832:	4e82      	ldr	r6, [pc, #520]	; (8015a3c <prvTimerTask+0x214>)
 8015834:	f04f 0900 	mov.w	r9, #0
 8015838:	4c81      	ldr	r4, [pc, #516]	; (8015a40 <prvTimerTask+0x218>)
 801583a:	f8df a210 	ldr.w	sl, [pc, #528]	; 8015a4c <prvTimerTask+0x224>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801583e:	f8d8 3000 	ldr.w	r3, [r8]
 8015842:	681d      	ldr	r5, [r3, #0]
 8015844:	2d00      	cmp	r5, #0
 8015846:	f000 809b 	beq.w	8015980 <prvTimerTask+0x158>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801584a:	68db      	ldr	r3, [r3, #12]
 801584c:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
 801584e:	f7ff f9db 	bl	8014c08 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8015852:	f7ff f9e1 	bl	8014c18 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8015856:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8015858:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 801585a:	4298      	cmp	r0, r3
 801585c:	f0c0 8098 	bcc.w	8015990 <prvTimerTask+0x168>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015860:	4285      	cmp	r5, r0
	xLastTime = xTimeNow;
 8015862:	6030      	str	r0, [r6, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015864:	f200 80b9 	bhi.w	80159da <prvTimerTask+0x1b2>
				( void ) xTaskResumeAll();
 8015868:	f7ff fa96 	bl	8014d98 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801586c:	f8d8 3000 	ldr.w	r3, [r8]
 8015870:	68db      	ldr	r3, [r3, #12]
 8015872:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015874:	1d38      	adds	r0, r7, #4
 8015876:	f7fe f9ff 	bl	8013c78 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801587a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801587e:	0758      	lsls	r0, r3, #29
 8015880:	f100 80ad 	bmi.w	80159de <prvTimerTask+0x1b6>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015884:	f023 0301 	bic.w	r3, r3, #1
 8015888:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801588c:	6a3b      	ldr	r3, [r7, #32]
 801588e:	4638      	mov	r0, r7
 8015890:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015892:	2200      	movs	r2, #0
 8015894:	a902      	add	r1, sp, #8
 8015896:	6820      	ldr	r0, [r4, #0]
 8015898:	f7fe fd3a 	bl	8014310 <xQueueReceive>
 801589c:	2800      	cmp	r0, #0
 801589e:	d0ce      	beq.n	801583e <prvTimerTask+0x16>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80158a0:	9b02      	ldr	r3, [sp, #8]
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	db64      	blt.n	8015970 <prvTimerTask+0x148>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80158a6:	9d04      	ldr	r5, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80158a8:	696b      	ldr	r3, [r5, #20]
 80158aa:	b113      	cbz	r3, 80158b2 <prvTimerTask+0x8a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80158ac:	1d28      	adds	r0, r5, #4
 80158ae:	f7fe f9e3 	bl	8013c78 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 80158b2:	f7ff f9b1 	bl	8014c18 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80158b6:	6831      	ldr	r1, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 80158b8:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
 80158ba:	4288      	cmp	r0, r1
 80158bc:	d36f      	bcc.n	801599e <prvTimerTask+0x176>
	xLastTime = xTimeNow;
 80158be:	9b02      	ldr	r3, [sp, #8]
 80158c0:	6037      	str	r7, [r6, #0]
			switch( xMessage.xMessageID )
 80158c2:	2b09      	cmp	r3, #9
 80158c4:	d8e5      	bhi.n	8015892 <prvTimerTask+0x6a>
 80158c6:	e8df f003 	tbb	[pc, r3]
 80158ca:	0505      	.short	0x0505
 80158cc:	4a324305 	.word	0x4a324305
 80158d0:	32430505 	.word	0x32430505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80158d4:	f895 1024 	ldrb.w	r1, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80158d8:	463a      	mov	r2, r7
 80158da:	9b03      	ldr	r3, [sp, #12]
 80158dc:	4628      	mov	r0, r5
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80158de:	f041 0101 	orr.w	r1, r1, #1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80158e2:	69af      	ldr	r7, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80158e4:	f885 1024 	strb.w	r1, [r5, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80158e8:	19d9      	adds	r1, r3, r7
 80158ea:	f7ff fe5b 	bl	80155a4 <prvInsertTimerInActiveList>
 80158ee:	2800      	cmp	r0, #0
 80158f0:	d0cf      	beq.n	8015892 <prvTimerTask+0x6a>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80158f2:	6a2b      	ldr	r3, [r5, #32]
 80158f4:	4628      	mov	r0, r5
 80158f6:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80158f8:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80158fc:	0759      	lsls	r1, r3, #29
 80158fe:	d5c8      	bpl.n	8015892 <prvTimerTask+0x6a>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015900:	69aa      	ldr	r2, [r5, #24]
 8015902:	2300      	movs	r3, #0
 8015904:	9f03      	ldr	r7, [sp, #12]
 8015906:	4628      	mov	r0, r5
 8015908:	4619      	mov	r1, r3
 801590a:	f8cd 9000 	str.w	r9, [sp]
 801590e:	443a      	add	r2, r7
 8015910:	f7ff ff10 	bl	8015734 <xTimerGenericCommand>
							configASSERT( xResult );
 8015914:	2800      	cmp	r0, #0
 8015916:	d1bc      	bne.n	8015892 <prvTimerTask+0x6a>
 8015918:	f04f 0330 	mov.w	r3, #48	; 0x30
 801591c:	b672      	cpsid	i
 801591e:	f383 8811 	msr	BASEPRI, r3
 8015922:	f3bf 8f6f 	isb	sy
 8015926:	f3bf 8f4f 	dsb	sy
 801592a:	b662      	cpsie	i
 801592c:	e7fe      	b.n	801592c <prvTimerTask+0x104>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801592e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015932:	9903      	ldr	r1, [sp, #12]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015934:	f043 0301 	orr.w	r3, r3, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015938:	61a9      	str	r1, [r5, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801593a:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801593e:	2900      	cmp	r1, #0
 8015940:	d071      	beq.n	8015a26 <prvTimerTask+0x1fe>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015942:	4439      	add	r1, r7
 8015944:	4628      	mov	r0, r5
 8015946:	463b      	mov	r3, r7
 8015948:	463a      	mov	r2, r7
 801594a:	f7ff fe2b 	bl	80155a4 <prvInsertTimerInActiveList>
					break;
 801594e:	e7a0      	b.n	8015892 <prvTimerTask+0x6a>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015950:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8015954:	f023 0301 	bic.w	r3, r3, #1
 8015958:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
					break;
 801595c:	e799      	b.n	8015892 <prvTimerTask+0x6a>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801595e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8015962:	079a      	lsls	r2, r3, #30
 8015964:	d55b      	bpl.n	8015a1e <prvTimerTask+0x1f6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015966:	f023 0301 	bic.w	r3, r3, #1
 801596a:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 801596e:	e790      	b.n	8015892 <prvTimerTask+0x6a>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015970:	9b03      	ldr	r3, [sp, #12]
 8015972:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015976:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015978:	9b02      	ldr	r3, [sp, #8]
 801597a:	2b00      	cmp	r3, #0
 801597c:	db89      	blt.n	8015892 <prvTimerTask+0x6a>
 801597e:	e792      	b.n	80158a6 <prvTimerTask+0x7e>
	vTaskSuspendAll();
 8015980:	f7ff f942 	bl	8014c08 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8015984:	f7ff f948 	bl	8014c18 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8015988:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 801598a:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 801598c:	4283      	cmp	r3, r0
 801598e:	d909      	bls.n	80159a4 <prvTimerTask+0x17c>
		prvSwitchTimerLists();
 8015990:	f7ff ff04 	bl	801579c <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8015994:	f8c6 b000 	str.w	fp, [r6]
			( void ) xTaskResumeAll();
 8015998:	f7ff f9fe 	bl	8014d98 <xTaskResumeAll>
 801599c:	e779      	b.n	8015892 <prvTimerTask+0x6a>
		prvSwitchTimerLists();
 801599e:	f7ff fefd 	bl	801579c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80159a2:	e78c      	b.n	80158be <prvTimerTask+0x96>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80159a4:	f8da 3000 	ldr.w	r3, [sl]
	xLastTime = xTimeNow;
 80159a8:	f8c6 b000 	str.w	fp, [r6]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80159ac:	681a      	ldr	r2, [r3, #0]
 80159ae:	fab2 f282 	clz	r2, r2
 80159b2:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80159b4:	eba5 010b 	sub.w	r1, r5, fp
 80159b8:	6820      	ldr	r0, [r4, #0]
 80159ba:	f7fe feb5 	bl	8014728 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80159be:	f7ff f9eb 	bl	8014d98 <xTaskResumeAll>
 80159c2:	2800      	cmp	r0, #0
 80159c4:	f47f af65 	bne.w	8015892 <prvTimerTask+0x6a>
					portYIELD_WITHIN_API();
 80159c8:	4b1e      	ldr	r3, [pc, #120]	; (8015a44 <prvTimerTask+0x21c>)
 80159ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80159ce:	601a      	str	r2, [r3, #0]
 80159d0:	f3bf 8f4f 	dsb	sy
 80159d4:	f3bf 8f6f 	isb	sy
 80159d8:	e75b      	b.n	8015892 <prvTimerTask+0x6a>
 80159da:	2200      	movs	r2, #0
 80159dc:	e7ea      	b.n	80159b4 <prvTimerTask+0x18c>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80159de:	69b9      	ldr	r1, [r7, #24]
 80159e0:	465a      	mov	r2, fp
 80159e2:	462b      	mov	r3, r5
 80159e4:	4638      	mov	r0, r7
 80159e6:	4429      	add	r1, r5
 80159e8:	f7ff fddc 	bl	80155a4 <prvInsertTimerInActiveList>
 80159ec:	2800      	cmp	r0, #0
 80159ee:	f43f af4d 	beq.w	801588c <prvTimerTask+0x64>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80159f2:	2300      	movs	r3, #0
 80159f4:	462a      	mov	r2, r5
 80159f6:	4638      	mov	r0, r7
 80159f8:	f8cd 9000 	str.w	r9, [sp]
 80159fc:	4619      	mov	r1, r3
 80159fe:	f7ff fe99 	bl	8015734 <xTimerGenericCommand>
			configASSERT( xResult );
 8015a02:	2800      	cmp	r0, #0
 8015a04:	f47f af42 	bne.w	801588c <prvTimerTask+0x64>
 8015a08:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a0c:	b672      	cpsid	i
 8015a0e:	f383 8811 	msr	BASEPRI, r3
 8015a12:	f3bf 8f6f 	isb	sy
 8015a16:	f3bf 8f4f 	dsb	sy
 8015a1a:	b662      	cpsie	i
 8015a1c:	e7fe      	b.n	8015a1c <prvTimerTask+0x1f4>
							vPortFree( pxTimer );
 8015a1e:	4628      	mov	r0, r5
 8015a20:	f000 fa94 	bl	8015f4c <vPortFree>
 8015a24:	e735      	b.n	8015892 <prvTimerTask+0x6a>
 8015a26:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a2a:	b672      	cpsid	i
 8015a2c:	f383 8811 	msr	BASEPRI, r3
 8015a30:	f3bf 8f6f 	isb	sy
 8015a34:	f3bf 8f4f 	dsb	sy
 8015a38:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015a3a:	e7fe      	b.n	8015a3a <prvTimerTask+0x212>
 8015a3c:	20001f38 	.word	0x20001f38
 8015a40:	20001f84 	.word	0x20001f84
 8015a44:	e000ed04 	.word	0xe000ed04
 8015a48:	20001e68 	.word	0x20001e68
 8015a4c:	20001e6c 	.word	0x20001e6c

08015a50 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015a50:	4808      	ldr	r0, [pc, #32]	; (8015a74 <prvPortStartFirstTask+0x24>)
 8015a52:	6800      	ldr	r0, [r0, #0]
 8015a54:	6800      	ldr	r0, [r0, #0]
 8015a56:	f380 8808 	msr	MSP, r0
 8015a5a:	f04f 0000 	mov.w	r0, #0
 8015a5e:	f380 8814 	msr	CONTROL, r0
 8015a62:	b662      	cpsie	i
 8015a64:	b661      	cpsie	f
 8015a66:	f3bf 8f4f 	dsb	sy
 8015a6a:	f3bf 8f6f 	isb	sy
 8015a6e:	df00      	svc	0
 8015a70:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015a72:	0000      	.short	0x0000
 8015a74:	e000ed08 	.word	0xe000ed08

08015a78 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015a78:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015a88 <vPortEnableVFP+0x10>
 8015a7c:	6801      	ldr	r1, [r0, #0]
 8015a7e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015a82:	6001      	str	r1, [r0, #0]
 8015a84:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015a86:	0000      	.short	0x0000
 8015a88:	e000ed88 	.word	0xe000ed88

08015a8c <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 8015a8c:	4b10      	ldr	r3, [pc, #64]	; (8015ad0 <prvTaskExitError+0x44>)
{
 8015a8e:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8015a90:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 8015a92:	681b      	ldr	r3, [r3, #0]
volatile uint32_t ulDummy = 0;
 8015a94:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8015a96:	3301      	adds	r3, #1
 8015a98:	d00a      	beq.n	8015ab0 <prvTaskExitError+0x24>
 8015a9a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015a9e:	b672      	cpsid	i
 8015aa0:	f383 8811 	msr	BASEPRI, r3
 8015aa4:	f3bf 8f6f 	isb	sy
 8015aa8:	f3bf 8f4f 	dsb	sy
 8015aac:	b662      	cpsie	i
 8015aae:	e7fe      	b.n	8015aae <prvTaskExitError+0x22>
 8015ab0:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015ab4:	b672      	cpsid	i
 8015ab6:	f383 8811 	msr	BASEPRI, r3
 8015aba:	f3bf 8f6f 	isb	sy
 8015abe:	f3bf 8f4f 	dsb	sy
 8015ac2:	b662      	cpsie	i
	while( ulDummy == 0 )
 8015ac4:	9b01      	ldr	r3, [sp, #4]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d0fc      	beq.n	8015ac4 <prvTaskExitError+0x38>
}
 8015aca:	b002      	add	sp, #8
 8015acc:	4770      	bx	lr
 8015ace:	bf00      	nop
 8015ad0:	20000408 	.word	0x20000408

08015ad4 <pxPortInitialiseStack>:
{
 8015ad4:	b470      	push	{r4, r5, r6}
 8015ad6:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015ad8:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015adc:	4d08      	ldr	r5, [pc, #32]	; (8015b00 <pxPortInitialiseStack+0x2c>)
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015ade:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015ae2:	f021 0101 	bic.w	r1, r1, #1
}
 8015ae6:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015ae8:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015aea:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015aee:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015af2:	f843 4c24 	str.w	r4, [r3, #-36]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015af6:	f843 2c20 	str.w	r2, [r3, #-32]
}
 8015afa:	bc70      	pop	{r4, r5, r6}
 8015afc:	4770      	bx	lr
 8015afe:	bf00      	nop
 8015b00:	08015a8d 	.word	0x08015a8d
	...

08015b10 <SVC_Handler>:
	__asm volatile (
 8015b10:	4b07      	ldr	r3, [pc, #28]	; (8015b30 <pxCurrentTCBConst2>)
 8015b12:	6819      	ldr	r1, [r3, #0]
 8015b14:	6808      	ldr	r0, [r1, #0]
 8015b16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b1a:	f380 8809 	msr	PSP, r0
 8015b1e:	f3bf 8f6f 	isb	sy
 8015b22:	f04f 0000 	mov.w	r0, #0
 8015b26:	f380 8811 	msr	BASEPRI, r0
 8015b2a:	4770      	bx	lr
 8015b2c:	f3af 8000 	nop.w

08015b30 <pxCurrentTCBConst2>:
 8015b30:	20001d40 	.word	0x20001d40

08015b34 <vPortEnterCritical>:
 8015b34:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015b38:	b672      	cpsid	i
 8015b3a:	f383 8811 	msr	BASEPRI, r3
 8015b3e:	f3bf 8f6f 	isb	sy
 8015b42:	f3bf 8f4f 	dsb	sy
 8015b46:	b662      	cpsie	i
	uxCriticalNesting++;
 8015b48:	4a0b      	ldr	r2, [pc, #44]	; (8015b78 <vPortEnterCritical+0x44>)
 8015b4a:	6813      	ldr	r3, [r2, #0]
 8015b4c:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8015b4e:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8015b50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8015b52:	d000      	beq.n	8015b56 <vPortEnterCritical+0x22>
}
 8015b54:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015b56:	4b09      	ldr	r3, [pc, #36]	; (8015b7c <vPortEnterCritical+0x48>)
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015b5e:	d0f9      	beq.n	8015b54 <vPortEnterCritical+0x20>
 8015b60:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015b64:	b672      	cpsid	i
 8015b66:	f383 8811 	msr	BASEPRI, r3
 8015b6a:	f3bf 8f6f 	isb	sy
 8015b6e:	f3bf 8f4f 	dsb	sy
 8015b72:	b662      	cpsie	i
 8015b74:	e7fe      	b.n	8015b74 <vPortEnterCritical+0x40>
 8015b76:	bf00      	nop
 8015b78:	20000408 	.word	0x20000408
 8015b7c:	e000ed04 	.word	0xe000ed04

08015b80 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8015b80:	4a09      	ldr	r2, [pc, #36]	; (8015ba8 <vPortExitCritical+0x28>)
 8015b82:	6813      	ldr	r3, [r2, #0]
 8015b84:	b953      	cbnz	r3, 8015b9c <vPortExitCritical+0x1c>
 8015b86:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015b8a:	b672      	cpsid	i
 8015b8c:	f383 8811 	msr	BASEPRI, r3
 8015b90:	f3bf 8f6f 	isb	sy
 8015b94:	f3bf 8f4f 	dsb	sy
 8015b98:	b662      	cpsie	i
 8015b9a:	e7fe      	b.n	8015b9a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8015b9c:	3b01      	subs	r3, #1
 8015b9e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015ba0:	b90b      	cbnz	r3, 8015ba6 <vPortExitCritical+0x26>
	__asm volatile
 8015ba2:	f383 8811 	msr	BASEPRI, r3
}
 8015ba6:	4770      	bx	lr
 8015ba8:	20000408 	.word	0x20000408
 8015bac:	00000000 	.word	0x00000000

08015bb0 <PendSV_Handler>:
	__asm volatile
 8015bb0:	f3ef 8009 	mrs	r0, PSP
 8015bb4:	f3bf 8f6f 	isb	sy
 8015bb8:	4b15      	ldr	r3, [pc, #84]	; (8015c10 <pxCurrentTCBConst>)
 8015bba:	681a      	ldr	r2, [r3, #0]
 8015bbc:	f01e 0f10 	tst.w	lr, #16
 8015bc0:	bf08      	it	eq
 8015bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bca:	6010      	str	r0, [r2, #0]
 8015bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015bd0:	f04f 0030 	mov.w	r0, #48	; 0x30
 8015bd4:	b672      	cpsid	i
 8015bd6:	f380 8811 	msr	BASEPRI, r0
 8015bda:	f3bf 8f4f 	dsb	sy
 8015bde:	f3bf 8f6f 	isb	sy
 8015be2:	b662      	cpsie	i
 8015be4:	f7ff f98c 	bl	8014f00 <vTaskSwitchContext>
 8015be8:	f04f 0000 	mov.w	r0, #0
 8015bec:	f380 8811 	msr	BASEPRI, r0
 8015bf0:	bc09      	pop	{r0, r3}
 8015bf2:	6819      	ldr	r1, [r3, #0]
 8015bf4:	6808      	ldr	r0, [r1, #0]
 8015bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bfa:	f01e 0f10 	tst.w	lr, #16
 8015bfe:	bf08      	it	eq
 8015c00:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015c04:	f380 8809 	msr	PSP, r0
 8015c08:	f3bf 8f6f 	isb	sy
 8015c0c:	4770      	bx	lr
 8015c0e:	bf00      	nop

08015c10 <pxCurrentTCBConst>:
 8015c10:	20001d40 	.word	0x20001d40

08015c14 <SysTick_Handler>:
{
 8015c14:	b508      	push	{r3, lr}
	__asm volatile
 8015c16:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015c1a:	b672      	cpsid	i
 8015c1c:	f383 8811 	msr	BASEPRI, r3
 8015c20:	f3bf 8f6f 	isb	sy
 8015c24:	f3bf 8f4f 	dsb	sy
 8015c28:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 8015c2a:	f7ff f803 	bl	8014c34 <xTaskIncrementTick>
 8015c2e:	b118      	cbz	r0, 8015c38 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015c30:	4b03      	ldr	r3, [pc, #12]	; (8015c40 <SysTick_Handler+0x2c>)
 8015c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015c36:	601a      	str	r2, [r3, #0]
	__asm volatile
 8015c38:	2300      	movs	r3, #0
 8015c3a:	f383 8811 	msr	BASEPRI, r3
}
 8015c3e:	bd08      	pop	{r3, pc}
 8015c40:	e000ed04 	.word	0xe000ed04

08015c44 <vPortSetupTimerInterrupt>:
{
 8015c44:	b410      	push	{r4}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015c46:	2300      	movs	r3, #0
 8015c48:	4a08      	ldr	r2, [pc, #32]	; (8015c6c <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015c4a:	4c09      	ldr	r4, [pc, #36]	; (8015c70 <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015c4c:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015c4e:	4809      	ldr	r0, [pc, #36]	; (8015c74 <vPortSetupTimerInterrupt+0x30>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015c50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015c52:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015c54:	4c08      	ldr	r4, [pc, #32]	; (8015c78 <vPortSetupTimerInterrupt+0x34>)
 8015c56:	6803      	ldr	r3, [r0, #0]
 8015c58:	4808      	ldr	r0, [pc, #32]	; (8015c7c <vPortSetupTimerInterrupt+0x38>)
 8015c5a:	fba4 4303 	umull	r4, r3, r4, r3
}
 8015c5e:	f85d 4b04 	ldr.w	r4, [sp], #4
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015c62:	099b      	lsrs	r3, r3, #6
 8015c64:	3b01      	subs	r3, #1
 8015c66:	6003      	str	r3, [r0, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015c68:	6011      	str	r1, [r2, #0]
}
 8015c6a:	4770      	bx	lr
 8015c6c:	e000e010 	.word	0xe000e010
 8015c70:	e000e018 	.word	0xe000e018
 8015c74:	2000027c 	.word	0x2000027c
 8015c78:	10624dd3 	.word	0x10624dd3
 8015c7c:	e000e014 	.word	0xe000e014

08015c80 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015c80:	4b2c      	ldr	r3, [pc, #176]	; (8015d34 <xPortStartScheduler+0xb4>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015c82:	482d      	ldr	r0, [pc, #180]	; (8015d38 <xPortStartScheduler+0xb8>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015c84:	492d      	ldr	r1, [pc, #180]	; (8015d3c <xPortStartScheduler+0xbc>)
{
 8015c86:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015c88:	781a      	ldrb	r2, [r3, #0]
{
 8015c8a:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015c8c:	25ff      	movs	r5, #255	; 0xff
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015c8e:	2407      	movs	r4, #7
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015c90:	b2d2      	uxtb	r2, r2
 8015c92:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015c94:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015c96:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015c98:	600c      	str	r4, [r1, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015c9a:	b2db      	uxtb	r3, r3
 8015c9c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015ca0:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015ca4:	f89d 2003 	ldrb.w	r2, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015ca8:	f003 0330 	and.w	r3, r3, #48	; 0x30
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015cac:	0612      	lsls	r2, r2, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015cae:	7003      	strb	r3, [r0, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015cb0:	d50f      	bpl.n	8015cd2 <xPortStartScheduler+0x52>
 8015cb2:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015cb4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8015cb8:	4610      	mov	r0, r2
 8015cba:	3a01      	subs	r2, #1
 8015cbc:	005b      	lsls	r3, r3, #1
 8015cbe:	b2db      	uxtb	r3, r3
 8015cc0:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015cc4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8015cc8:	061b      	lsls	r3, r3, #24
 8015cca:	d4f3      	bmi.n	8015cb4 <xPortStartScheduler+0x34>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015ccc:	2803      	cmp	r0, #3
 8015cce:	d00b      	beq.n	8015ce8 <xPortStartScheduler+0x68>
 8015cd0:	6008      	str	r0, [r1, #0]
	__asm volatile
 8015cd2:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015cd6:	b672      	cpsid	i
 8015cd8:	f383 8811 	msr	BASEPRI, r3
 8015cdc:	f3bf 8f6f 	isb	sy
 8015ce0:	f3bf 8f4f 	dsb	sy
 8015ce4:	b662      	cpsie	i
 8015ce6:	e7fe      	b.n	8015ce6 <xPortStartScheduler+0x66>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015ce8:	9a01      	ldr	r2, [sp, #4]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015cea:	f44f 7540 	mov.w	r5, #768	; 0x300
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015cee:	4811      	ldr	r0, [pc, #68]	; (8015d34 <xPortStartScheduler+0xb4>)
	uxCriticalNesting = 0;
 8015cf0:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015cf2:	4b13      	ldr	r3, [pc, #76]	; (8015d40 <xPortStartScheduler+0xc0>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015cf4:	b2d2      	uxtb	r2, r2
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015cf6:	600d      	str	r5, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015cf8:	7002      	strb	r2, [r0, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015cfa:	681a      	ldr	r2, [r3, #0]
 8015cfc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8015d00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015d02:	681a      	ldr	r2, [r3, #0]
 8015d04:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8015d08:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8015d0a:	f7ff ff9b 	bl	8015c44 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8015d0e:	4b0d      	ldr	r3, [pc, #52]	; (8015d44 <xPortStartScheduler+0xc4>)
 8015d10:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8015d12:	f7ff feb1 	bl	8015a78 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015d16:	4a0c      	ldr	r2, [pc, #48]	; (8015d48 <xPortStartScheduler+0xc8>)
 8015d18:	6813      	ldr	r3, [r2, #0]
 8015d1a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015d1e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8015d20:	f7ff fe96 	bl	8015a50 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8015d24:	f7ff f8ec 	bl	8014f00 <vTaskSwitchContext>
	prvTaskExitError();
 8015d28:	f7ff feb0 	bl	8015a8c <prvTaskExitError>
}
 8015d2c:	4620      	mov	r0, r4
 8015d2e:	b003      	add	sp, #12
 8015d30:	bd30      	pop	{r4, r5, pc}
 8015d32:	bf00      	nop
 8015d34:	e000e400 	.word	0xe000e400
 8015d38:	20001f8c 	.word	0x20001f8c
 8015d3c:	20001f90 	.word	0x20001f90
 8015d40:	e000ed20 	.word	0xe000ed20
 8015d44:	20000408 	.word	0x20000408
 8015d48:	e000ef34 	.word	0xe000ef34

08015d4c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015d4c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015d50:	2b0f      	cmp	r3, #15
 8015d52:	d910      	bls.n	8015d76 <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015d54:	4912      	ldr	r1, [pc, #72]	; (8015da0 <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015d56:	4a13      	ldr	r2, [pc, #76]	; (8015da4 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015d58:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015d5a:	7812      	ldrb	r2, [r2, #0]
 8015d5c:	429a      	cmp	r2, r3
 8015d5e:	d90a      	bls.n	8015d76 <vPortValidateInterruptPriority+0x2a>
 8015d60:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015d64:	b672      	cpsid	i
 8015d66:	f383 8811 	msr	BASEPRI, r3
 8015d6a:	f3bf 8f6f 	isb	sy
 8015d6e:	f3bf 8f4f 	dsb	sy
 8015d72:	b662      	cpsie	i
 8015d74:	e7fe      	b.n	8015d74 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015d76:	4b0c      	ldr	r3, [pc, #48]	; (8015da8 <vPortValidateInterruptPriority+0x5c>)
 8015d78:	4a0c      	ldr	r2, [pc, #48]	; (8015dac <vPortValidateInterruptPriority+0x60>)
 8015d7a:	681b      	ldr	r3, [r3, #0]
 8015d7c:	6812      	ldr	r2, [r2, #0]
 8015d7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8015d82:	4293      	cmp	r3, r2
 8015d84:	d90a      	bls.n	8015d9c <vPortValidateInterruptPriority+0x50>
 8015d86:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015d8a:	b672      	cpsid	i
 8015d8c:	f383 8811 	msr	BASEPRI, r3
 8015d90:	f3bf 8f6f 	isb	sy
 8015d94:	f3bf 8f4f 	dsb	sy
 8015d98:	b662      	cpsie	i
 8015d9a:	e7fe      	b.n	8015d9a <vPortValidateInterruptPriority+0x4e>
	}
 8015d9c:	4770      	bx	lr
 8015d9e:	bf00      	nop
 8015da0:	e000e3f0 	.word	0xe000e3f0
 8015da4:	20001f8c 	.word	0x20001f8c
 8015da8:	e000ed0c 	.word	0xe000ed0c
 8015dac:	20001f90 	.word	0x20001f90

08015db0 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015db0:	4b15      	ldr	r3, [pc, #84]	; (8015e08 <prvInsertBlockIntoFreeList+0x58>)
{
 8015db2:	b410      	push	{r4}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015db4:	461a      	mov	r2, r3
 8015db6:	681b      	ldr	r3, [r3, #0]
 8015db8:	4283      	cmp	r3, r0
 8015dba:	d3fb      	bcc.n	8015db4 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015dbc:	6851      	ldr	r1, [r2, #4]
 8015dbe:	1854      	adds	r4, r2, r1
 8015dc0:	42a0      	cmp	r0, r4
 8015dc2:	d00a      	beq.n	8015dda <prvInsertBlockIntoFreeList+0x2a>
 8015dc4:	6841      	ldr	r1, [r0, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015dc6:	1844      	adds	r4, r0, r1
 8015dc8:	42a3      	cmp	r3, r4
 8015dca:	d00d      	beq.n	8015de8 <prvInsertBlockIntoFreeList+0x38>

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015dcc:	4290      	cmp	r0, r2
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015dce:	6003      	str	r3, [r0, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015dd0:	f85d 4b04 	ldr.w	r4, [sp], #4
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015dd4:	bf18      	it	ne
 8015dd6:	6010      	strne	r0, [r2, #0]
}
 8015dd8:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015dda:	6844      	ldr	r4, [r0, #4]
 8015ddc:	4610      	mov	r0, r2
 8015dde:	4421      	add	r1, r4
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015de0:	1844      	adds	r4, r0, r1
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015de2:	6051      	str	r1, [r2, #4]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015de4:	42a3      	cmp	r3, r4
 8015de6:	d1f1      	bne.n	8015dcc <prvInsertBlockIntoFreeList+0x1c>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015de8:	4c08      	ldr	r4, [pc, #32]	; (8015e0c <prvInsertBlockIntoFreeList+0x5c>)
 8015dea:	6824      	ldr	r4, [r4, #0]
 8015dec:	42a3      	cmp	r3, r4
 8015dee:	d0ed      	beq.n	8015dcc <prvInsertBlockIntoFreeList+0x1c>
	if( pxIterator != pxBlockToInsert )
 8015df0:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015df2:	e9d3 3400 	ldrd	r3, r4, [r3]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015df6:	4421      	add	r1, r4
}
 8015df8:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015dfc:	e9c0 3100 	strd	r3, r1, [r0]
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015e00:	bf18      	it	ne
 8015e02:	6010      	strne	r0, [r2, #0]
}
 8015e04:	4770      	bx	lr
 8015e06:	bf00      	nop
 8015e08:	20019fa4 	.word	0x20019fa4
 8015e0c:	20001f94 	.word	0x20001f94

08015e10 <pvPortMalloc>:
{
 8015e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e14:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8015e16:	f7fe fef7 	bl	8014c08 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8015e1a:	4946      	ldr	r1, [pc, #280]	; (8015f34 <pvPortMalloc+0x124>)
 8015e1c:	680b      	ldr	r3, [r1, #0]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d040      	beq.n	8015ea4 <pvPortMalloc+0x94>
 8015e22:	4b45      	ldr	r3, [pc, #276]	; (8015f38 <pvPortMalloc+0x128>)
 8015e24:	681f      	ldr	r7, [r3, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015e26:	423c      	tst	r4, r7
 8015e28:	d134      	bne.n	8015e94 <pvPortMalloc+0x84>
			if( xWantedSize > 0 )
 8015e2a:	2c00      	cmp	r4, #0
 8015e2c:	d032      	beq.n	8015e94 <pvPortMalloc+0x84>
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015e2e:	0760      	lsls	r0, r4, #29
				xWantedSize += xHeapStructSize;
 8015e30:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015e34:	d002      	beq.n	8015e3c <pvPortMalloc+0x2c>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015e36:	f023 0307 	bic.w	r3, r3, #7
 8015e3a:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015e3c:	b353      	cbz	r3, 8015e94 <pvPortMalloc+0x84>
 8015e3e:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8015f48 <pvPortMalloc+0x138>
 8015e42:	f8d8 5000 	ldr.w	r5, [r8]
 8015e46:	429d      	cmp	r5, r3
 8015e48:	d324      	bcc.n	8015e94 <pvPortMalloc+0x84>
				pxBlock = xStart.pxNextFreeBlock;
 8015e4a:	483c      	ldr	r0, [pc, #240]	; (8015f3c <pvPortMalloc+0x12c>)
 8015e4c:	6804      	ldr	r4, [r0, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e4e:	e003      	b.n	8015e58 <pvPortMalloc+0x48>
 8015e50:	6826      	ldr	r6, [r4, #0]
 8015e52:	b126      	cbz	r6, 8015e5e <pvPortMalloc+0x4e>
 8015e54:	4620      	mov	r0, r4
 8015e56:	4634      	mov	r4, r6
 8015e58:	6862      	ldr	r2, [r4, #4]
 8015e5a:	429a      	cmp	r2, r3
 8015e5c:	d3f8      	bcc.n	8015e50 <pvPortMalloc+0x40>
				if( pxBlock != pxEnd )
 8015e5e:	6809      	ldr	r1, [r1, #0]
 8015e60:	42a1      	cmp	r1, r4
 8015e62:	d017      	beq.n	8015e94 <pvPortMalloc+0x84>
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015e64:	eba2 0c03 	sub.w	ip, r2, r3
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015e68:	6806      	ldr	r6, [r0, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015e6a:	6821      	ldr	r1, [r4, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015e6c:	f1bc 0f10 	cmp.w	ip, #16
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015e70:	f106 0608 	add.w	r6, r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015e74:	6001      	str	r1, [r0, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015e76:	d93b      	bls.n	8015ef0 <pvPortMalloc+0xe0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015e78:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015e7a:	0742      	lsls	r2, r0, #29
 8015e7c:	d032      	beq.n	8015ee4 <pvPortMalloc+0xd4>
 8015e7e:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015e82:	b672      	cpsid	i
 8015e84:	f383 8811 	msr	BASEPRI, r3
 8015e88:	f3bf 8f6f 	isb	sy
 8015e8c:	f3bf 8f4f 	dsb	sy
 8015e90:	b662      	cpsie	i
 8015e92:	e7fe      	b.n	8015e92 <pvPortMalloc+0x82>
			vApplicationMallocFailedHook();
 8015e94:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 8015e96:	f7fe ff7f 	bl	8014d98 <xTaskResumeAll>
			vApplicationMallocFailedHook();
 8015e9a:	f7ea fe91 	bl	8000bc0 <vApplicationMallocFailedHook>
}
 8015e9e:	4630      	mov	r0, r6
 8015ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uxAddress = ( size_t ) ucHeap;
 8015ea4:	4b26      	ldr	r3, [pc, #152]	; (8015f40 <pvPortMalloc+0x130>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015ea6:	075d      	lsls	r5, r3, #29
 8015ea8:	d13d      	bne.n	8015f26 <pvPortMalloc+0x116>
 8015eaa:	461a      	mov	r2, r3
 8015eac:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8015eb0:	4610      	mov	r0, r2
	uxAddress -= xHeapStructSize;
 8015eb2:	3b08      	subs	r3, #8
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015eb4:	4f23      	ldr	r7, [pc, #140]	; (8015f44 <pvPortMalloc+0x134>)
	xStart.xBlockSize = ( size_t ) 0;
 8015eb6:	2500      	movs	r5, #0
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015eb8:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8015f48 <pvPortMalloc+0x138>
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015ebc:	f023 0307 	bic.w	r3, r3, #7
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015ec0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015ec4:	1a9a      	subs	r2, r3, r2
	pxEnd = ( void * ) uxAddress;
 8015ec6:	600b      	str	r3, [r1, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8015ec8:	e9c3 5500 	strd	r5, r5, [r3]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015ecc:	603a      	str	r2, [r7, #0]
}
 8015ece:	4637      	mov	r7, r6
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015ed0:	f8cc 2000 	str.w	r2, [ip]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015ed4:	e9c0 3200 	strd	r3, r2, [r0]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015ed8:	4b18      	ldr	r3, [pc, #96]	; (8015f3c <pvPortMalloc+0x12c>)
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015eda:	4a17      	ldr	r2, [pc, #92]	; (8015f38 <pvPortMalloc+0x128>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015edc:	e9c3 0500 	strd	r0, r5, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015ee0:	6016      	str	r6, [r2, #0]
}
 8015ee2:	e7a0      	b.n	8015e26 <pvPortMalloc+0x16>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015ee4:	f8c0 c004 	str.w	ip, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015ee8:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015eea:	f7ff ff61 	bl	8015db0 <prvInsertBlockIntoFreeList>
 8015eee:	6862      	ldr	r2, [r4, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015ef0:	4914      	ldr	r1, [pc, #80]	; (8015f44 <pvPortMalloc+0x134>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015ef2:	1aad      	subs	r5, r5, r2
					pxBlock->pxNextFreeBlock = NULL;
 8015ef4:	2300      	movs	r3, #0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015ef6:	433a      	orrs	r2, r7
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015ef8:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015efa:	f8c8 5000 	str.w	r5, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015efe:	4285      	cmp	r5, r0
					pxBlock->pxNextFreeBlock = NULL;
 8015f00:	e9c4 3200 	strd	r3, r2, [r4]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015f04:	bf38      	it	cc
 8015f06:	600d      	strcc	r5, [r1, #0]
	( void ) xTaskResumeAll();
 8015f08:	f7fe ff46 	bl	8014d98 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015f0c:	0773      	lsls	r3, r6, #29
 8015f0e:	d0c6      	beq.n	8015e9e <pvPortMalloc+0x8e>
 8015f10:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015f14:	b672      	cpsid	i
 8015f16:	f383 8811 	msr	BASEPRI, r3
 8015f1a:	f3bf 8f6f 	isb	sy
 8015f1e:	f3bf 8f4f 	dsb	sy
 8015f22:	b662      	cpsie	i
 8015f24:	e7fe      	b.n	8015f24 <pvPortMalloc+0x114>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015f26:	1dda      	adds	r2, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015f28:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8015f2c:	f022 0207 	bic.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015f30:	4610      	mov	r0, r2
 8015f32:	e7be      	b.n	8015eb2 <pvPortMalloc+0xa2>
 8015f34:	20001f94 	.word	0x20001f94
 8015f38:	20019f98 	.word	0x20019f98
 8015f3c:	20019fa4 	.word	0x20019fa4
 8015f40:	20001f98 	.word	0x20001f98
 8015f44:	20019fa0 	.word	0x20019fa0
 8015f48:	20019f9c 	.word	0x20019f9c

08015f4c <vPortFree>:
	if( pv != NULL )
 8015f4c:	b300      	cbz	r0, 8015f90 <vPortFree+0x44>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015f4e:	4a1b      	ldr	r2, [pc, #108]	; (8015fbc <vPortFree+0x70>)
 8015f50:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8015f54:	6812      	ldr	r2, [r2, #0]
 8015f56:	4213      	tst	r3, r2
{
 8015f58:	b510      	push	{r4, lr}
 8015f5a:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015f5c:	d00d      	beq.n	8015f7a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015f5e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8015f62:	b1b1      	cbz	r1, 8015f92 <vPortFree+0x46>
 8015f64:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015f68:	b672      	cpsid	i
 8015f6a:	f383 8811 	msr	BASEPRI, r3
 8015f6e:	f3bf 8f6f 	isb	sy
 8015f72:	f3bf 8f4f 	dsb	sy
 8015f76:	b662      	cpsie	i
 8015f78:	e7fe      	b.n	8015f78 <vPortFree+0x2c>
 8015f7a:	f04f 0330 	mov.w	r3, #48	; 0x30
 8015f7e:	b672      	cpsid	i
 8015f80:	f383 8811 	msr	BASEPRI, r3
 8015f84:	f3bf 8f6f 	isb	sy
 8015f88:	f3bf 8f4f 	dsb	sy
 8015f8c:	b662      	cpsie	i
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015f8e:	e7fe      	b.n	8015f8e <vPortFree+0x42>
 8015f90:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015f92:	ea23 0302 	bic.w	r3, r3, r2
 8015f96:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8015f9a:	f7fe fe35 	bl	8014c08 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015f9e:	4a08      	ldr	r2, [pc, #32]	; (8015fc0 <vPortFree+0x74>)
 8015fa0:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015fa4:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015fa8:	6811      	ldr	r1, [r2, #0]
 8015faa:	440b      	add	r3, r1
 8015fac:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015fae:	f7ff feff 	bl	8015db0 <prvInsertBlockIntoFreeList>
}
 8015fb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8015fb6:	f7fe beef 	b.w	8014d98 <xTaskResumeAll>
 8015fba:	bf00      	nop
 8015fbc:	20019f98 	.word	0x20019f98
 8015fc0:	20019f9c 	.word	0x20019f9c

08015fc4 <pbuf_free_int>:
 */
static void
pbuf_free_int(void *p)
{
  struct pbuf *q = (struct pbuf *)p;
  pbuf_free(q);
 8015fc4:	f003 b90e 	b.w	80191e4 <pbuf_free>

08015fc8 <tcpip_thread>:
{
 8015fc8:	b580      	push	{r7, lr}
  LOCK_TCPIP_CORE();
 8015fca:	483a      	ldr	r0, [pc, #232]	; (80160b4 <tcpip_thread+0xec>)
{
 8015fcc:	b082      	sub	sp, #8
  LOCK_TCPIP_CORE();
 8015fce:	f00b fe7f 	bl	8021cd0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8015fd2:	4b39      	ldr	r3, [pc, #228]	; (80160b8 <tcpip_thread+0xf0>)
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	b113      	cbz	r3, 8015fde <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 8015fd8:	4a38      	ldr	r2, [pc, #224]	; (80160bc <tcpip_thread+0xf4>)
 8015fda:	6810      	ldr	r0, [r2, #0]
 8015fdc:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8015fde:	4d35      	ldr	r5, [pc, #212]	; (80160b4 <tcpip_thread+0xec>)
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8015fe0:	4e37      	ldr	r6, [pc, #220]	; (80160c0 <tcpip_thread+0xf8>)
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8015fe2:	4f38      	ldr	r7, [pc, #224]	; (80160c4 <tcpip_thread+0xfc>)
 8015fe4:	e010      	b.n	8016008 <tcpip_thread+0x40>
  } else if (sleeptime == 0) {
 8015fe6:	b168      	cbz	r0, 8016004 <tcpip_thread+0x3c>
  UNLOCK_TCPIP_CORE();
 8015fe8:	4628      	mov	r0, r5
 8015fea:	f00b fe77 	bl	8021cdc <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8015fee:	4622      	mov	r2, r4
 8015ff0:	a901      	add	r1, sp, #4
 8015ff2:	4630      	mov	r0, r6
 8015ff4:	f00b fe12 	bl	8021c1c <sys_arch_mbox_fetch>
 8015ff8:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 8015ffa:	4628      	mov	r0, r5
 8015ffc:	f00b fe68 	bl	8021cd0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8016000:	3401      	adds	r4, #1
 8016002:	d111      	bne.n	8016028 <tcpip_thread+0x60>
    sys_check_timeouts();
 8016004:	f008 f820 	bl	801e048 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 8016008:	f008 f842 	bl	801e090 <sys_timeouts_sleeptime>
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801600c:	1c43      	adds	r3, r0, #1
  sleeptime = sys_timeouts_sleeptime();
 801600e:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8016010:	d1e9      	bne.n	8015fe6 <tcpip_thread+0x1e>
    UNLOCK_TCPIP_CORE();
 8016012:	4628      	mov	r0, r5
 8016014:	f00b fe62 	bl	8021cdc <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8016018:	2200      	movs	r2, #0
 801601a:	a901      	add	r1, sp, #4
 801601c:	4630      	mov	r0, r6
 801601e:	f00b fdfd 	bl	8021c1c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8016022:	4628      	mov	r0, r5
 8016024:	f00b fe54 	bl	8021cd0 <sys_mutex_lock>
    if (msg == NULL) {
 8016028:	9c01      	ldr	r4, [sp, #4]
 801602a:	b384      	cbz	r4, 801608e <tcpip_thread+0xc6>
  switch (msg->type) {
 801602c:	7823      	ldrb	r3, [r4, #0]
 801602e:	2b04      	cmp	r3, #4
 8016030:	d838      	bhi.n	80160a4 <tcpip_thread+0xdc>
 8016032:	e8df f003 	tbb	[pc, r3]
 8016036:	1822      	.short	0x1822
 8016038:	070f      	.short	0x070f
 801603a:	03          	.byte	0x03
 801603b:	00          	.byte	0x00
      msg->msg.cb.function(msg->msg.cb.ctx);
 801603c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8016040:	4798      	blx	r3
      break;
 8016042:	e7e1      	b.n	8016008 <tcpip_thread+0x40>
      msg->msg.cb.function(msg->msg.cb.ctx);
 8016044:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 8016048:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801604a:	4621      	mov	r1, r4
 801604c:	2009      	movs	r0, #9
 801604e:	f002 fdf9 	bl	8018c44 <memp_free>
      break;
 8016052:	e7d9      	b.n	8016008 <tcpip_thread+0x40>
      sys_untimeout(msg->msg.tmo.h, msg->msg.tmo.arg);
 8016054:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8016058:	f007 ffd8 	bl	801e00c <sys_untimeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801605c:	4621      	mov	r1, r4
 801605e:	2009      	movs	r0, #9
 8016060:	f002 fdf0 	bl	8018c44 <memp_free>
      break;
 8016064:	e7d0      	b.n	8016008 <tcpip_thread+0x40>
      sys_timeout(msg->msg.tmo.msecs, msg->msg.tmo.h, msg->msg.tmo.arg);
 8016066:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 801606a:	6860      	ldr	r0, [r4, #4]
 801606c:	f007 ff96 	bl	801df9c <sys_timeout>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8016070:	4621      	mov	r1, r4
 8016072:	2009      	movs	r0, #9
 8016074:	f002 fde6 	bl	8018c44 <memp_free>
      break;
 8016078:	e7c6      	b.n	8016008 <tcpip_thread+0x40>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801607a:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 801607e:	6860      	ldr	r0, [r4, #4]
 8016080:	4798      	blx	r3
 8016082:	b958      	cbnz	r0, 801609c <tcpip_thread+0xd4>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8016084:	4621      	mov	r1, r4
 8016086:	200a      	movs	r0, #10
 8016088:	f002 fddc 	bl	8018c44 <memp_free>
      break;
 801608c:	e7bc      	b.n	8016008 <tcpip_thread+0x40>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801608e:	463b      	mov	r3, r7
 8016090:	2291      	movs	r2, #145	; 0x91
 8016092:	490d      	ldr	r1, [pc, #52]	; (80160c8 <tcpip_thread+0x100>)
 8016094:	480d      	ldr	r0, [pc, #52]	; (80160cc <tcpip_thread+0x104>)
 8016096:	f00d f9bd 	bl	8023414 <iprintf>
      continue;
 801609a:	e7b5      	b.n	8016008 <tcpip_thread+0x40>
        pbuf_free(msg->msg.inp.p);
 801609c:	6860      	ldr	r0, [r4, #4]
 801609e:	f003 f8a1 	bl	80191e4 <pbuf_free>
 80160a2:	e7ef      	b.n	8016084 <tcpip_thread+0xbc>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80160a4:	463b      	mov	r3, r7
 80160a6:	22cf      	movs	r2, #207	; 0xcf
 80160a8:	4907      	ldr	r1, [pc, #28]	; (80160c8 <tcpip_thread+0x100>)
 80160aa:	4808      	ldr	r0, [pc, #32]	; (80160cc <tcpip_thread+0x104>)
 80160ac:	f00d f9b2 	bl	8023414 <iprintf>
      break;
 80160b0:	e7aa      	b.n	8016008 <tcpip_thread+0x40>
 80160b2:	bf00      	nop
 80160b4:	2001f468 	.word	0x2001f468
 80160b8:	20019fac 	.word	0x20019fac
 80160bc:	20019fb0 	.word	0x20019fb0
 80160c0:	20019fb4 	.word	0x20019fb4
 80160c4:	08029f74 	.word	0x08029f74
 80160c8:	08029fa4 	.word	0x08029fa4
 80160cc:	08029f34 	.word	0x08029f34

080160d0 <tcpip_inpkt>:
{
 80160d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160d2:	4607      	mov	r7, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80160d4:	4814      	ldr	r0, [pc, #80]	; (8016128 <tcpip_inpkt+0x58>)
{
 80160d6:	460e      	mov	r6, r1
 80160d8:	4615      	mov	r5, r2
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80160da:	f00b fdc1 	bl	8021c60 <sys_mbox_valid>
 80160de:	b188      	cbz	r0, 8016104 <tcpip_inpkt+0x34>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80160e0:	22fe      	movs	r2, #254	; 0xfe
 80160e2:	4912      	ldr	r1, [pc, #72]	; (801612c <tcpip_inpkt+0x5c>)
 80160e4:	200a      	movs	r0, #10
 80160e6:	f002 fd89 	bl	8018bfc <memp_malloc_fn>
  if (msg == NULL) {
 80160ea:	4604      	mov	r4, r0
 80160ec:	b1c0      	cbz	r0, 8016120 <tcpip_inpkt+0x50>
  msg->type = TCPIP_MSG_INPKT;
 80160ee:	2300      	movs	r3, #0
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80160f0:	4601      	mov	r1, r0
  msg->msg.inp.input_fn = input_fn;
 80160f2:	60c5      	str	r5, [r0, #12]
  msg->type = TCPIP_MSG_INPKT;
 80160f4:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.netif = inp;
 80160f6:	e9c0 7601 	strd	r7, r6, [r0, #4]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80160fa:	480b      	ldr	r0, [pc, #44]	; (8016128 <tcpip_inpkt+0x58>)
 80160fc:	f00b fd7c 	bl	8021bf8 <sys_mbox_trypost>
 8016100:	b938      	cbnz	r0, 8016112 <tcpip_inpkt+0x42>
}
 8016102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8016104:	4b09      	ldr	r3, [pc, #36]	; (801612c <tcpip_inpkt+0x5c>)
 8016106:	22fc      	movs	r2, #252	; 0xfc
 8016108:	4909      	ldr	r1, [pc, #36]	; (8016130 <tcpip_inpkt+0x60>)
 801610a:	480a      	ldr	r0, [pc, #40]	; (8016134 <tcpip_inpkt+0x64>)
 801610c:	f00d f982 	bl	8023414 <iprintf>
 8016110:	e7e6      	b.n	80160e0 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8016112:	4621      	mov	r1, r4
 8016114:	200a      	movs	r0, #10
 8016116:	f002 fd95 	bl	8018c44 <memp_free>
    return ERR_MEM;
 801611a:	f04f 30ff 	mov.w	r0, #4294967295
}
 801611e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_MEM;
 8016120:	f04f 30ff 	mov.w	r0, #4294967295
}
 8016124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016126:	bf00      	nop
 8016128:	20019fb4 	.word	0x20019fb4
 801612c:	08029f74 	.word	0x08029f74
 8016130:	08029fc4 	.word	0x08029fc4
 8016134:	08029f34 	.word	0x08029f34

08016138 <tcpip_input>:
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8016138:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 801613c:	f013 0f18 	tst.w	r3, #24
 8016140:	d002      	beq.n	8016148 <tcpip_input+0x10>
    return tcpip_inpkt(p, inp, ethernet_input);
 8016142:	4a03      	ldr	r2, [pc, #12]	; (8016150 <tcpip_input+0x18>)
 8016144:	f7ff bfc4 	b.w	80160d0 <tcpip_inpkt>
    return tcpip_inpkt(p, inp, ip_input);
 8016148:	4a02      	ldr	r2, [pc, #8]	; (8016154 <tcpip_input+0x1c>)
 801614a:	f7ff bfc1 	b.w	80160d0 <tcpip_inpkt>
 801614e:	bf00      	nop
 8016150:	08021a6d 	.word	0x08021a6d
 8016154:	08020be1 	.word	0x08020be1

08016158 <tcpip_try_callback>:
{
 8016158:	b570      	push	{r4, r5, r6, lr}
 801615a:	4606      	mov	r6, r0
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801615c:	4814      	ldr	r0, [pc, #80]	; (80161b0 <tcpip_try_callback+0x58>)
{
 801615e:	460d      	mov	r5, r1
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8016160:	f00b fd7e 	bl	8021c60 <sys_mbox_valid>
 8016164:	b188      	cbz	r0, 801618a <tcpip_try_callback+0x32>
  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8016166:	f240 125f 	movw	r2, #351	; 0x15f
 801616a:	4912      	ldr	r1, [pc, #72]	; (80161b4 <tcpip_try_callback+0x5c>)
 801616c:	2009      	movs	r0, #9
 801616e:	f002 fd45 	bl	8018bfc <memp_malloc_fn>
  if (msg == NULL) {
 8016172:	4604      	mov	r4, r0
 8016174:	b1c0      	cbz	r0, 80161a8 <tcpip_try_callback+0x50>
  msg->type = TCPIP_MSG_CALLBACK;
 8016176:	2303      	movs	r3, #3
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8016178:	4601      	mov	r1, r0
  msg->msg.cb.ctx = ctx;
 801617a:	e9c0 6501 	strd	r6, r5, [r0, #4]
  msg->type = TCPIP_MSG_CALLBACK;
 801617e:	7003      	strb	r3, [r0, #0]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8016180:	480b      	ldr	r0, [pc, #44]	; (80161b0 <tcpip_try_callback+0x58>)
 8016182:	f00b fd39 	bl	8021bf8 <sys_mbox_trypost>
 8016186:	b940      	cbnz	r0, 801619a <tcpip_try_callback+0x42>
}
 8016188:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801618a:	4b0a      	ldr	r3, [pc, #40]	; (80161b4 <tcpip_try_callback+0x5c>)
 801618c:	f240 125d 	movw	r2, #349	; 0x15d
 8016190:	4909      	ldr	r1, [pc, #36]	; (80161b8 <tcpip_try_callback+0x60>)
 8016192:	480a      	ldr	r0, [pc, #40]	; (80161bc <tcpip_try_callback+0x64>)
 8016194:	f00d f93e 	bl	8023414 <iprintf>
 8016198:	e7e5      	b.n	8016166 <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801619a:	4621      	mov	r1, r4
 801619c:	2009      	movs	r0, #9
 801619e:	f002 fd51 	bl	8018c44 <memp_free>
    return ERR_MEM;
 80161a2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80161a6:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 80161a8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80161ac:	bd70      	pop	{r4, r5, r6, pc}
 80161ae:	bf00      	nop
 80161b0:	20019fb4 	.word	0x20019fb4
 80161b4:	08029f74 	.word	0x08029f74
 80161b8:	08029fc4 	.word	0x08029fc4
 80161bc:	08029f34 	.word	0x08029f34

080161c0 <tcpip_init>:
{
 80161c0:	b530      	push	{r4, r5, lr}
 80161c2:	b083      	sub	sp, #12
 80161c4:	4605      	mov	r5, r0
 80161c6:	460c      	mov	r4, r1
  lwip_init();
 80161c8:	f001 ff9e 	bl	8018108 <lwip_init>
  tcpip_init_done = initfunc;
 80161cc:	4a15      	ldr	r2, [pc, #84]	; (8016224 <tcpip_init+0x64>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80161ce:	2106      	movs	r1, #6
  tcpip_init_done_arg = arg;
 80161d0:	4b15      	ldr	r3, [pc, #84]	; (8016228 <tcpip_init+0x68>)
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80161d2:	4816      	ldr	r0, [pc, #88]	; (801622c <tcpip_init+0x6c>)
  tcpip_init_done = initfunc;
 80161d4:	6015      	str	r5, [r2, #0]
  tcpip_init_done_arg = arg;
 80161d6:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80161d8:	f00b fce8 	bl	8021bac <sys_mbox_new>
 80161dc:	b968      	cbnz	r0, 80161fa <tcpip_init+0x3a>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80161de:	4814      	ldr	r0, [pc, #80]	; (8016230 <tcpip_init+0x70>)
 80161e0:	f00b fd50 	bl	8021c84 <sys_mutex_new>
 80161e4:	b9a8      	cbnz	r0, 8016212 <tcpip_init+0x52>
  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80161e6:	2200      	movs	r2, #0
 80161e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80161ec:	4911      	ldr	r1, [pc, #68]	; (8016234 <tcpip_init+0x74>)
 80161ee:	9200      	str	r2, [sp, #0]
 80161f0:	4811      	ldr	r0, [pc, #68]	; (8016238 <tcpip_init+0x78>)
 80161f2:	f00b fd77 	bl	8021ce4 <sys_thread_new>
}
 80161f6:	b003      	add	sp, #12
 80161f8:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80161fa:	4b10      	ldr	r3, [pc, #64]	; (801623c <tcpip_init+0x7c>)
 80161fc:	f240 2261 	movw	r2, #609	; 0x261
 8016200:	490f      	ldr	r1, [pc, #60]	; (8016240 <tcpip_init+0x80>)
 8016202:	4810      	ldr	r0, [pc, #64]	; (8016244 <tcpip_init+0x84>)
 8016204:	f00d f906 	bl	8023414 <iprintf>
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8016208:	4809      	ldr	r0, [pc, #36]	; (8016230 <tcpip_init+0x70>)
 801620a:	f00b fd3b 	bl	8021c84 <sys_mutex_new>
 801620e:	2800      	cmp	r0, #0
 8016210:	d0e9      	beq.n	80161e6 <tcpip_init+0x26>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8016212:	4b0a      	ldr	r3, [pc, #40]	; (801623c <tcpip_init+0x7c>)
 8016214:	f240 2265 	movw	r2, #613	; 0x265
 8016218:	490b      	ldr	r1, [pc, #44]	; (8016248 <tcpip_init+0x88>)
 801621a:	480a      	ldr	r0, [pc, #40]	; (8016244 <tcpip_init+0x84>)
 801621c:	f00d f8fa 	bl	8023414 <iprintf>
 8016220:	e7e1      	b.n	80161e6 <tcpip_init+0x26>
 8016222:	bf00      	nop
 8016224:	20019fac 	.word	0x20019fac
 8016228:	20019fb0 	.word	0x20019fb0
 801622c:	20019fb4 	.word	0x20019fb4
 8016230:	2001f468 	.word	0x2001f468
 8016234:	08015fc9 	.word	0x08015fc9
 8016238:	0802a01c 	.word	0x0802a01c
 801623c:	08029f74 	.word	0x08029f74
 8016240:	08029fd4 	.word	0x08029fd4
 8016244:	08029f34 	.word	0x08029f34
 8016248:	08029ff8 	.word	0x08029ff8

0801624c <pbuf_free_callback>:
 * @param p The pbuf (chain) to be dereferenced.
 * @return ERR_OK if callback could be enqueued, an err_t if not
 */
err_t
pbuf_free_callback(struct pbuf *p)
{
 801624c:	4601      	mov	r1, r0
  return tcpip_try_callback(pbuf_free_int, p);
 801624e:	4801      	ldr	r0, [pc, #4]	; (8016254 <pbuf_free_callback+0x8>)
 8016250:	f7ff bf82 	b.w	8016158 <tcpip_try_callback>
 8016254:	08015fc5 	.word	0x08015fc5

08016258 <fs_open>:
err_t
fs_open(struct fs_file *file, const char *name)
{
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8016258:	b300      	cbz	r0, 801629c <fs_open+0x44>
{
 801625a:	b570      	push	{r4, r5, r6, lr}
 801625c:	460d      	mov	r5, r1
  if ((file == NULL) || (name == NULL)) {
 801625e:	b1d1      	cbz	r1, 8016296 <fs_open+0x3e>
 8016260:	4606      	mov	r6, r0
 8016262:	4910      	ldr	r1, [pc, #64]	; (80162a4 <fs_open+0x4c>)
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8016264:	4c10      	ldr	r4, [pc, #64]	; (80162a8 <fs_open+0x50>)
 8016266:	e000      	b.n	801626a <fs_open+0x12>
 8016268:	6861      	ldr	r1, [r4, #4]
    if (!strcmp(name, (const char *)f->name)) {
 801626a:	4628      	mov	r0, r5
 801626c:	f7e9 ffe8 	bl	8000240 <strcmp>
 8016270:	b130      	cbz	r0, 8016280 <fs_open+0x28>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8016272:	6824      	ldr	r4, [r4, #0]
 8016274:	2c00      	cmp	r4, #0
 8016276:	d1f7      	bne.n	8016268 <fs_open+0x10>
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
    }
  }
  /* file not found */
  return ERR_VAL;
 8016278:	f06f 0305 	mvn.w	r3, #5
}
 801627c:	4618      	mov	r0, r3
 801627e:	bd70      	pop	{r4, r5, r6, pc}
      file->len = f->len;
 8016280:	68e2      	ldr	r2, [r4, #12]
      return ERR_OK;
 8016282:	4603      	mov	r3, r0
      file->data = (const char *)f->data;
 8016284:	68a1      	ldr	r1, [r4, #8]
      file->pextension = NULL;
 8016286:	e9c6 2002 	strd	r2, r0, [r6, #8]
      file->len = f->len;
 801628a:	e9c6 1200 	strd	r1, r2, [r6]
      file->flags = f->flags;
 801628e:	7c22      	ldrb	r2, [r4, #16]
}
 8016290:	4618      	mov	r0, r3
      file->flags = f->flags;
 8016292:	7432      	strb	r2, [r6, #16]
}
 8016294:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_ARG;
 8016296:	f06f 030f 	mvn.w	r3, #15
 801629a:	e7ef      	b.n	801627c <fs_open+0x24>
 801629c:	f06f 030f 	mvn.w	r3, #15
}
 80162a0:	4618      	mov	r0, r3
 80162a2:	4770      	bx	lr
 80162a4:	08034eb0 	.word	0x08034eb0
 80162a8:	0804001c 	.word	0x0804001c

080162ac <fs_close>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 80162ac:	4770      	bx	lr
 80162ae:	bf00      	nop

080162b0 <fs_bytes_left>:
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
  return file->len - file->index;
 80162b0:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
}
 80162b4:	1a10      	subs	r0, r2, r0
 80162b6:	4770      	bx	lr

080162b8 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 80162b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
  len = *length;
 80162bc:	8814      	ldrh	r4, [r2, #0]
  if (len == 0) {
 80162be:	b364      	cbz	r4, 801631a <http_write+0x62>
  if (max_len < len) {
    len = max_len;
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 80162c0:	8e45      	ldrh	r5, [r0, #50]	; 0x32
 80162c2:	4690      	mov	r8, r2
 80162c4:	f8b0 2064 	ldrh.w	r2, [r0, #100]	; 0x64
 80162c8:	4606      	mov	r6, r0
 80162ca:	006d      	lsls	r5, r5, #1
 80162cc:	460f      	mov	r7, r1
 80162ce:	4699      	mov	r9, r3
 80162d0:	b2ad      	uxth	r5, r5
 80162d2:	4295      	cmp	r5, r2
 80162d4:	bf28      	it	cs
 80162d6:	4615      	movcs	r5, r2
 80162d8:	42ac      	cmp	r4, r5
 80162da:	bf28      	it	cs
 80162dc:	462c      	movcs	r4, r5
    len = max_len;
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 80162de:	464b      	mov	r3, r9
 80162e0:	4622      	mov	r2, r4
 80162e2:	4639      	mov	r1, r7
 80162e4:	4630      	mov	r0, r6
 80162e6:	f006 fc9f 	bl	801cc28 <tcp_write>
    if (err == ERR_MEM) {
 80162ea:	1c43      	adds	r3, r0, #1
 80162ec:	d008      	beq.n	8016300 <http_write+0x48>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));

  if (err == ERR_OK) {
 80162ee:	b978      	cbnz	r0, 8016310 <http_write+0x58>
 80162f0:	f8a8 4000 	strh.w	r4, [r8]

#if LWIP_HTTPD_SUPPORT_11_KEEPALIVE
  /* ensure nagle is normally enabled (only disabled for persistent connections
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
 80162f4:	8b73      	ldrh	r3, [r6, #26]
 80162f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80162fa:	8373      	strh	r3, [r6, #26]
#endif

  return err;
}
 80162fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((altcp_sndbuf(pcb) == 0) ||
 8016300:	f8b6 3064 	ldrh.w	r3, [r6, #100]	; 0x64
 8016304:	b123      	cbz	r3, 8016310 <http_write+0x58>
 8016306:	f8b6 3066 	ldrh.w	r3, [r6, #102]	; 0x66
        len /= 2;
 801630a:	0864      	lsrs	r4, r4, #1
      if ((altcp_sndbuf(pcb) == 0) ||
 801630c:	2b08      	cmp	r3, #8
 801630e:	d901      	bls.n	8016314 <http_write+0x5c>
    *length = 0;
 8016310:	2400      	movs	r4, #0
 8016312:	e7ed      	b.n	80162f0 <http_write+0x38>
  } while ((err == ERR_MEM) && (len > 1));
 8016314:	2c01      	cmp	r4, #1
 8016316:	d8e2      	bhi.n	80162de <http_write+0x26>
 8016318:	e7fa      	b.n	8016310 <http_write+0x58>
    return ERR_OK;
 801631a:	4620      	mov	r0, r4
}
 801631c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08016320 <http_state_eof>:
{
 8016320:	b510      	push	{r4, lr}
 8016322:	4604      	mov	r4, r0
  if (hs->handle) {
 8016324:	6940      	ldr	r0, [r0, #20]
 8016326:	b118      	cbz	r0, 8016330 <http_state_eof+0x10>
    fs_close(hs->handle);
 8016328:	f7ff ffc0 	bl	80162ac <fs_close>
    hs->handle = NULL;
 801632c:	2300      	movs	r3, #0
 801632e:	6163      	str	r3, [r4, #20]
  if (hs->ssi) {
 8016330:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8016332:	b118      	cbz	r0, 801633c <http_state_eof+0x1c>
    HTTP_FREE_SSI_STATE(ssi);
 8016334:	f002 f89a 	bl	801846c <mem_free>
    hs->ssi = NULL;
 8016338:	2300      	movs	r3, #0
 801633a:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (hs->req) {
 801633c:	6a20      	ldr	r0, [r4, #32]
 801633e:	b118      	cbz	r0, 8016348 <http_state_eof+0x28>
    pbuf_free(hs->req);
 8016340:	f002 ff50 	bl	80191e4 <pbuf_free>
    hs->req = NULL;
 8016344:	2300      	movs	r3, #0
 8016346:	6223      	str	r3, [r4, #32]
}
 8016348:	bd10      	pop	{r4, pc}
 801634a:	bf00      	nop

0801634c <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 801634c:	b538      	push	{r3, r4, r5, lr}
  err_t err;

  *uri = "/404.html";
 801634e:	4b0e      	ldr	r3, [pc, #56]	; (8016388 <http_get_404_file+0x3c>)
{
 8016350:	460d      	mov	r5, r1
  err = fs_open(&hs->file_handle, *uri);
 8016352:	4604      	mov	r4, r0
 8016354:	4619      	mov	r1, r3
  *uri = "/404.html";
 8016356:	602b      	str	r3, [r5, #0]
  err = fs_open(&hs->file_handle, *uri);
 8016358:	f7ff ff7e 	bl	8016258 <fs_open>
  if (err != ERR_OK) {
 801635c:	b908      	cbnz	r0, 8016362 <http_get_404_file+0x16>
      }
    }
  }

  return &hs->file_handle;
}
 801635e:	4620      	mov	r0, r4
 8016360:	bd38      	pop	{r3, r4, r5, pc}
    *uri = "/404.htm";
 8016362:	490a      	ldr	r1, [pc, #40]	; (801638c <http_get_404_file+0x40>)
    err = fs_open(&hs->file_handle, *uri);
 8016364:	4620      	mov	r0, r4
    *uri = "/404.htm";
 8016366:	6029      	str	r1, [r5, #0]
    err = fs_open(&hs->file_handle, *uri);
 8016368:	f7ff ff76 	bl	8016258 <fs_open>
    if (err != ERR_OK) {
 801636c:	2800      	cmp	r0, #0
 801636e:	d0f6      	beq.n	801635e <http_get_404_file+0x12>
      *uri = "/404.shtml";
 8016370:	4907      	ldr	r1, [pc, #28]	; (8016390 <http_get_404_file+0x44>)
      err = fs_open(&hs->file_handle, *uri);
 8016372:	4620      	mov	r0, r4
      *uri = "/404.shtml";
 8016374:	6029      	str	r1, [r5, #0]
      err = fs_open(&hs->file_handle, *uri);
 8016376:	f7ff ff6f 	bl	8016258 <fs_open>
      if (err != ERR_OK) {
 801637a:	2800      	cmp	r0, #0
 801637c:	d0ef      	beq.n	801635e <http_get_404_file+0x12>
        *uri = NULL;
 801637e:	2300      	movs	r3, #0
        return NULL;
 8016380:	461c      	mov	r4, r3
        *uri = NULL;
 8016382:	602b      	str	r3, [r5, #0]
        return NULL;
 8016384:	e7eb      	b.n	801635e <http_get_404_file+0x12>
 8016386:	bf00      	nop
 8016388:	08040030 	.word	0x08040030
 801638c:	0804003c 	.word	0x0804003c
 8016390:	08040048 	.word	0x08040048

08016394 <http_accept>:
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 8016394:	bb82      	cbnz	r2, 80163f8 <http_accept+0x64>
{
 8016396:	b570      	push	{r4, r5, r6, lr}
  if ((err != ERR_OK) || (pcb == NULL)) {
 8016398:	fab1 f581 	clz	r5, r1
 801639c:	460c      	mov	r4, r1
 801639e:	096d      	lsrs	r5, r5, #5
 80163a0:	b339      	cbz	r1, 80163f2 <http_accept+0x5e>
    return ERR_VAL;
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80163a2:	2101      	movs	r1, #1
 80163a4:	4620      	mov	r0, r4
 80163a6:	f003 fd5f 	bl	8019e68 <tcp_setprio>
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 80163aa:	2034      	movs	r0, #52	; 0x34
 80163ac:	f002 fa38 	bl	8018820 <mem_malloc>
  if (ret != NULL) {
 80163b0:	4606      	mov	r6, r0
 80163b2:	b1d8      	cbz	r0, 80163ec <http_accept+0x58>
  memset(hs, 0, sizeof(struct http_state));
 80163b4:	2234      	movs	r2, #52	; 0x34
 80163b6:	4629      	mov	r1, r5
 80163b8:	f00c f8ba 	bl	8022530 <memset>
  }
  hs->pcb = pcb;

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 80163bc:	4631      	mov	r1, r6
 80163be:	4620      	mov	r0, r4
  hs->pcb = pcb;
 80163c0:	61f4      	str	r4, [r6, #28]
  altcp_arg(pcb, hs);
 80163c2:	f003 fd87 	bl	8019ed4 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 80163c6:	4620      	mov	r0, r4
 80163c8:	490d      	ldr	r1, [pc, #52]	; (8016400 <http_accept+0x6c>)
 80163ca:	f003 fd87 	bl	8019edc <tcp_recv>
  altcp_err(pcb, http_err);
 80163ce:	4620      	mov	r0, r4
 80163d0:	490c      	ldr	r1, [pc, #48]	; (8016404 <http_accept+0x70>)
 80163d2:	f003 fdbb 	bl	8019f4c <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80163d6:	2204      	movs	r2, #4
 80163d8:	4620      	mov	r0, r4
 80163da:	490b      	ldr	r1, [pc, #44]	; (8016408 <http_accept+0x74>)
 80163dc:	f003 fdd8 	bl	8019f90 <tcp_poll>
  altcp_sent(pcb, http_sent);
 80163e0:	4620      	mov	r0, r4
 80163e2:	490a      	ldr	r1, [pc, #40]	; (801640c <http_accept+0x78>)
 80163e4:	f003 fd96 	bl	8019f14 <tcp_sent>

  return ERR_OK;
 80163e8:	4628      	mov	r0, r5
}
 80163ea:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_MEM;
 80163ec:	f04f 30ff 	mov.w	r0, #4294967295
}
 80163f0:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 80163f2:	f06f 0005 	mvn.w	r0, #5
}
 80163f6:	bd70      	pop	{r4, r5, r6, pc}
    return ERR_VAL;
 80163f8:	f06f 0005 	mvn.w	r0, #5
}
 80163fc:	4770      	bx	lr
 80163fe:	bf00      	nop
 8016400:	08016fdd 	.word	0x08016fdd
 8016404:	08017425 	.word	0x08017425
 8016408:	08016f85 	.word	0x08016f85
 801640c:	08016f6d 	.word	0x08016f6d

08016410 <http_init_file>:
{
 8016410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016414:	b089      	sub	sp, #36	; 0x24
 8016416:	4604      	mov	r4, r0
  if (file != NULL) {
 8016418:	460d      	mov	r5, r1
{
 801641a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
 801641e:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 8016420:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (file != NULL) {
 8016424:	2900      	cmp	r1, #0
 8016426:	f000 80b0 	beq.w	801658a <http_init_file+0x17a>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 801642a:	680b      	ldr	r3, [r1, #0]
 801642c:	2b00      	cmp	r3, #0
 801642e:	f000 80b2 	beq.w	8016596 <http_init_file+0x186>
    if (tag_check) {
 8016432:	2e00      	cmp	r6, #0
 8016434:	d171      	bne.n	801651a <http_init_file+0x10a>
    hs->handle = file;
 8016436:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8016438:	2f00      	cmp	r7, #0
 801643a:	d051      	beq.n	80164e0 <http_init_file+0xd0>
  if (!params || (params[0] == '\0')) {
 801643c:	4b64      	ldr	r3, [pc, #400]	; (80165d0 <http_init_file+0x1c0>)
 801643e:	783a      	ldrb	r2, [r7, #0]
 8016440:	9305      	str	r3, [sp, #20]
 8016442:	2a00      	cmp	r2, #0
 8016444:	d045      	beq.n	80164d2 <http_init_file+0xc2>
 8016446:	f04f 0801 	mov.w	r8, #1
 801644a:	f8df b188 	ldr.w	fp, [pc, #392]	; 80165d4 <http_init_file+0x1c4>
        *pair = '\0';
 801644e:	f04f 0a00 	mov.w	sl, #0
 8016452:	4699      	mov	r9, r3
 8016454:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8016458:	463c      	mov	r4, r7
 801645a:	e014      	b.n	8016486 <http_init_file+0x76>
 801645c:	2a0e      	cmp	r2, #14
      *pair = '\0';
 801645e:	f807 ab01 	strb.w	sl, [r7], #1
      pair++;
 8016462:	bfcc      	ite	gt
 8016464:	2500      	movgt	r5, #0
 8016466:	2501      	movle	r5, #1
    equals = strchr(equals, '=');
 8016468:	4620      	mov	r0, r4
 801646a:	213d      	movs	r1, #61	; 0x3d
 801646c:	f00d f9e4 	bl	8023838 <strchr>
    if (equals) {
 8016470:	b318      	cbz	r0, 80164ba <http_init_file+0xaa>
      *equals = '\0';
 8016472:	f800 ab01 	strb.w	sl, [r0], #1
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8016476:	f109 0904 	add.w	r9, r9, #4
      http_cgi_param_vals[loop] = equals + 1;
 801647a:	f849 0c04 	str.w	r0, [r9, #-4]
 801647e:	f108 0801 	add.w	r8, r8, #1
 8016482:	463c      	mov	r4, r7
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 8016484:	b315      	cbz	r5, 80164cc <http_init_file+0xbc>
    pair = strchr(pair, '&');
 8016486:	2126      	movs	r1, #38	; 0x26
 8016488:	4620      	mov	r0, r4
    http_cgi_params[loop] = pair;
 801648a:	f84b 4b04 	str.w	r4, [fp], #4
    pair = strchr(pair, '&');
 801648e:	4646      	mov	r6, r8
 8016490:	f00d f9d2 	bl	8023838 <strchr>
    if (pair) {
 8016494:	f108 32ff 	add.w	r2, r8, #4294967295
 8016498:	4607      	mov	r7, r0
 801649a:	2800      	cmp	r0, #0
 801649c:	d1de      	bne.n	801645c <http_init_file+0x4c>
      pair = strchr(equals, ' ');
 801649e:	2120      	movs	r1, #32
 80164a0:	4620      	mov	r0, r4
        *pair = '\0';
 80164a2:	463d      	mov	r5, r7
      pair = strchr(equals, ' ');
 80164a4:	f00d f9c8 	bl	8023838 <strchr>
      if (pair) {
 80164a8:	2800      	cmp	r0, #0
 80164aa:	d0dd      	beq.n	8016468 <http_init_file+0x58>
        *pair = '\0';
 80164ac:	7007      	strb	r7, [r0, #0]
    equals = strchr(equals, '=');
 80164ae:	213d      	movs	r1, #61	; 0x3d
 80164b0:	4620      	mov	r0, r4
 80164b2:	f00d f9c1 	bl	8023838 <strchr>
    if (equals) {
 80164b6:	2800      	cmp	r0, #0
 80164b8:	d1db      	bne.n	8016472 <http_init_file+0x62>
      http_cgi_param_vals[loop] = NULL;
 80164ba:	f8c9 0000 	str.w	r0, [r9]
  for (loop = 0; (loop < LWIP_HTTPD_MAX_CGI_PARAMETERS) && pair; loop++) {
 80164be:	f108 0801 	add.w	r8, r8, #1
 80164c2:	f109 0904 	add.w	r9, r9, #4
 80164c6:	463c      	mov	r4, r7
 80164c8:	2d00      	cmp	r5, #0
 80164ca:	d1dc      	bne.n	8016486 <http_init_file+0x76>
 80164cc:	4632      	mov	r2, r6
 80164ce:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
      httpd_cgi_handler(file, uri, count, http_cgi_params, http_cgi_param_vals
 80164d2:	9b05      	ldr	r3, [sp, #20]
 80164d4:	4628      	mov	r0, r5
 80164d6:	9904      	ldr	r1, [sp, #16]
 80164d8:	9300      	str	r3, [sp, #0]
 80164da:	4b3e      	ldr	r3, [pc, #248]	; (80165d4 <http_init_file+0x1c4>)
 80164dc:	f7f0 faa4 	bl	8006a28 <httpd_cgi_handler>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80164e0:	e9d5 3200 	ldrd	r3, r2, [r5]
 80164e4:	2a00      	cmp	r2, #0
    hs->file = file->data;
 80164e6:	61a3      	str	r3, [r4, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80164e8:	db60      	blt.n	80165ac <http_init_file+0x19c>
    hs->retries = 0;
 80164ea:	2100      	movs	r1, #0
    LWIP_ASSERT("HTTP headers not included in file system",
 80164ec:	6963      	ldr	r3, [r4, #20]
      hs->left = (u32_t)file->len;
 80164ee:	6262      	str	r2, [r4, #36]	; 0x24
    hs->retries = 0;
 80164f0:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    LWIP_ASSERT("HTTP headers not included in file system",
 80164f4:	7c1b      	ldrb	r3, [r3, #16]
 80164f6:	07d9      	lsls	r1, r3, #31
 80164f8:	d52a      	bpl.n	8016550 <http_init_file+0x140>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 80164fa:	9b03      	ldr	r3, [sp, #12]
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d136      	bne.n	801656e <http_init_file+0x15e>
  if (hs->keepalive) {
 8016500:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8016504:	b12b      	cbz	r3, 8016512 <http_init_file+0x102>
    if (hs->ssi != NULL) {
 8016506:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8016508:	2b00      	cmp	r3, #0
 801650a:	d058      	beq.n	80165be <http_init_file+0x1ae>
      hs->keepalive = 0;
 801650c:	2300      	movs	r3, #0
 801650e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
}
 8016512:	2000      	movs	r0, #0
 8016514:	b009      	add	sp, #36	; 0x24
 8016516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct http_ssi_state *ret = HTTP_ALLOC_SSI_STATE();
 801651a:	f44f 7090 	mov.w	r0, #288	; 0x120
 801651e:	f002 f97f 	bl	8018820 <mem_malloc>
  if (ret != NULL) {
 8016522:	4606      	mov	r6, r0
 8016524:	2800      	cmp	r0, #0
 8016526:	d086      	beq.n	8016436 <http_init_file+0x26>
    memset(ret, 0, sizeof(struct http_ssi_state));
 8016528:	f44f 7290 	mov.w	r2, #288	; 0x120
 801652c:	2100      	movs	r1, #0
 801652e:	f00b ffff 	bl	8022530 <memset>
        ssi->tag_index = 0;
 8016532:	2200      	movs	r2, #0
        ssi->tag_state = TAG_NONE;
 8016534:	f886 211e 	strb.w	r2, [r6, #286]	; 0x11e
        ssi->parse_left = file->len;
 8016538:	e9d5 3100 	ldrd	r3, r1, [r5]
        ssi->tag_index = 0;
 801653c:	8232      	strh	r2, [r6, #16]
        ssi->parsed = file->data;
 801653e:	6033      	str	r3, [r6, #0]
        ssi->parse_left = file->len;
 8016540:	e9c6 3102 	strd	r3, r1, [r6, #8]
        hs->ssi = ssi;
 8016544:	62e6      	str	r6, [r4, #44]	; 0x2c
    hs->handle = file;
 8016546:	6165      	str	r5, [r4, #20]
    if (params != NULL) {
 8016548:	2f00      	cmp	r7, #0
 801654a:	f47f af77 	bne.w	801643c <http_init_file+0x2c>
 801654e:	e7c7      	b.n	80164e0 <http_init_file+0xd0>
    LWIP_ASSERT("HTTP headers not included in file system",
 8016550:	4b21      	ldr	r3, [pc, #132]	; (80165d8 <http_init_file+0x1c8>)
 8016552:	f640 1243 	movw	r2, #2371	; 0x943
 8016556:	4921      	ldr	r1, [pc, #132]	; (80165dc <http_init_file+0x1cc>)
 8016558:	4821      	ldr	r0, [pc, #132]	; (80165e0 <http_init_file+0x1d0>)
 801655a:	f00c ff5b 	bl	8023414 <iprintf>
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 801655e:	9b03      	ldr	r3, [sp, #12]
 8016560:	2b00      	cmp	r3, #0
 8016562:	d0cd      	beq.n	8016500 <http_init_file+0xf0>
 8016564:	6963      	ldr	r3, [r4, #20]
 8016566:	7c1b      	ldrb	r3, [r3, #16]
 8016568:	07db      	lsls	r3, r3, #31
 801656a:	d5c9      	bpl.n	8016500 <http_init_file+0xf0>
 801656c:	6a62      	ldr	r2, [r4, #36]	; 0x24
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 801656e:	491d      	ldr	r1, [pc, #116]	; (80165e4 <http_init_file+0x1d4>)
 8016570:	69a0      	ldr	r0, [r4, #24]
 8016572:	f000 ffe9 	bl	8017548 <lwip_strnstr>
      if (file_start != NULL) {
 8016576:	2800      	cmp	r0, #0
 8016578:	d0c2      	beq.n	8016500 <http_init_file+0xf0>
        int diff = file_start + 4 - hs->file;
 801657a:	3004      	adds	r0, #4
 801657c:	69a2      	ldr	r2, [r4, #24]
        hs->left -= (u32_t)diff;
 801657e:	6a63      	ldr	r3, [r4, #36]	; 0x24
        int diff = file_start + 4 - hs->file;
 8016580:	1a82      	subs	r2, r0, r2
        hs->file += diff;
 8016582:	61a0      	str	r0, [r4, #24]
        hs->left -= (u32_t)diff;
 8016584:	1a9b      	subs	r3, r3, r2
 8016586:	6263      	str	r3, [r4, #36]	; 0x24
 8016588:	e7ba      	b.n	8016500 <http_init_file+0xf0>
    hs->file = NULL;
 801658a:	e9c0 1105 	strd	r1, r1, [r0, #20]
    hs->left = 0;
 801658e:	6261      	str	r1, [r4, #36]	; 0x24
    hs->retries = 0;
 8016590:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
 8016594:	e7b4      	b.n	8016500 <http_init_file+0xf0>
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8016596:	4b10      	ldr	r3, [pc, #64]	; (80165d8 <http_init_file+0x1c8>)
 8016598:	f640 120b 	movw	r2, #2315	; 0x90b
 801659c:	4912      	ldr	r1, [pc, #72]	; (80165e8 <http_init_file+0x1d8>)
 801659e:	4810      	ldr	r0, [pc, #64]	; (80165e0 <http_init_file+0x1d0>)
 80165a0:	f00c ff38 	bl	8023414 <iprintf>
    if (tag_check) {
 80165a4:	2e00      	cmp	r6, #0
 80165a6:	f43f af46 	beq.w	8016436 <http_init_file+0x26>
 80165aa:	e7b6      	b.n	801651a <http_init_file+0x10a>
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80165ac:	f640 1234 	movw	r2, #2356	; 0x934
 80165b0:	4b09      	ldr	r3, [pc, #36]	; (80165d8 <http_init_file+0x1c8>)
 80165b2:	490e      	ldr	r1, [pc, #56]	; (80165ec <http_init_file+0x1dc>)
 80165b4:	480a      	ldr	r0, [pc, #40]	; (80165e0 <http_init_file+0x1d0>)
 80165b6:	f00c ff2d 	bl	8023414 <iprintf>
 80165ba:	686a      	ldr	r2, [r5, #4]
 80165bc:	e795      	b.n	80164ea <http_init_file+0xda>
      if ((hs->handle != NULL) &&
 80165be:	6963      	ldr	r3, [r4, #20]
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d0a6      	beq.n	8016512 <http_init_file+0x102>
 80165c4:	7c1b      	ldrb	r3, [r3, #16]
 80165c6:	f003 0303 	and.w	r3, r3, #3
 80165ca:	2b01      	cmp	r3, #1
 80165cc:	d1a1      	bne.n	8016512 <http_init_file+0x102>
 80165ce:	e79d      	b.n	801650c <http_init_file+0xfc>
 80165d0:	20019fb8 	.word	0x20019fb8
 80165d4:	20019ff8 	.word	0x20019ff8
 80165d8:	08040054 	.word	0x08040054
 80165dc:	080400c0 	.word	0x080400c0
 80165e0:	08029f34 	.word	0x08029f34
 80165e4:	08027894 	.word	0x08027894
 80165e8:	0804008c 	.word	0x0804008c
 80165ec:	080400a0 	.word	0x080400a0

080165f0 <http_find_file>:
{
 80165f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165f4:	ed2d 8b02 	vpush	{d8}
 80165f8:	b087      	sub	sp, #28
 80165fa:	4605      	mov	r5, r0
  size_t uri_len = strlen(uri);
 80165fc:	4608      	mov	r0, r1
 80165fe:	460c      	mov	r4, r1
{
 8016600:	4690      	mov	r8, r2
 8016602:	9105      	str	r1, [sp, #20]
  size_t uri_len = strlen(uri);
 8016604:	f7e9 fe26 	bl	8000254 <strlen>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8016608:	4606      	mov	r6, r0
 801660a:	b138      	cbz	r0, 801661c <http_find_file+0x2c>
 801660c:	1e43      	subs	r3, r0, #1
 801660e:	5ce2      	ldrb	r2, [r4, r3]
 8016610:	2a2f      	cmp	r2, #47	; 0x2f
 8016612:	d06a      	beq.n	80166ea <http_find_file+0xfa>
 8016614:	462f      	mov	r7, r5
  u8_t tag_check = 0;
 8016616:	f04f 0900 	mov.w	r9, #0
 801661a:	e001      	b.n	8016620 <http_find_file+0x30>
 801661c:	4681      	mov	r9, r0
 801661e:	462f      	mov	r7, r5
    params = (char *)strchr(uri, '?');
 8016620:	213f      	movs	r1, #63	; 0x3f
 8016622:	4620      	mov	r0, r4
 8016624:	f00d f908 	bl	8023838 <strchr>
    if (params != NULL) {
 8016628:	4606      	mov	r6, r0
 801662a:	b118      	cbz	r0, 8016634 <http_find_file+0x44>
      *params = '\0';
 801662c:	2300      	movs	r3, #0
 801662e:	f806 3b01 	strb.w	r3, [r6], #1
      params++;
 8016632:	9c05      	ldr	r4, [sp, #20]
    err = fs_open(&hs->file_handle, uri);
 8016634:	4621      	mov	r1, r4
 8016636:	4628      	mov	r0, r5
 8016638:	f7ff fe0e 	bl	8016258 <fs_open>
    if (err == ERR_OK) {
 801663c:	b9b0      	cbnz	r0, 801666c <http_find_file+0x7c>
    if (file != NULL) {
 801663e:	b1e7      	cbz	r7, 801667a <http_find_file+0x8a>
      if (file->flags & FS_FILE_FLAGS_SSI) {
 8016640:	f897 9010 	ldrb.w	r9, [r7, #16]
 8016644:	9c05      	ldr	r4, [sp, #20]
 8016646:	f019 0908 	ands.w	r9, r9, #8
 801664a:	d01d      	beq.n	8016688 <http_find_file+0x98>
        tag_check = 1;
 801664c:	f04f 0901 	mov.w	r9, #1
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8016650:	4623      	mov	r3, r4
 8016652:	4642      	mov	r2, r8
 8016654:	4639      	mov	r1, r7
 8016656:	4628      	mov	r0, r5
 8016658:	9601      	str	r6, [sp, #4]
 801665a:	f8cd 9000 	str.w	r9, [sp]
 801665e:	f7ff fed7 	bl	8016410 <http_init_file>
}
 8016662:	b007      	add	sp, #28
 8016664:	ecbd 8b02 	vpop	{d8}
 8016668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      file = http_get_404_file(hs, &uri);
 801666c:	a905      	add	r1, sp, #20
 801666e:	4628      	mov	r0, r5
 8016670:	f7ff fe6c 	bl	801634c <http_get_404_file>
 8016674:	4607      	mov	r7, r0
    if (file != NULL) {
 8016676:	2f00      	cmp	r7, #0
 8016678:	d1e2      	bne.n	8016640 <http_find_file+0x50>
    file = http_get_404_file(hs, &uri);
 801667a:	a905      	add	r1, sp, #20
 801667c:	4628      	mov	r0, r5
 801667e:	f7ff fe65 	bl	801634c <http_get_404_file>
 8016682:	9c05      	ldr	r4, [sp, #20]
 8016684:	4607      	mov	r7, r0
 8016686:	e7e3      	b.n	8016650 <http_find_file+0x60>
    char *param = (char *)strstr(uri, "?");
 8016688:	213f      	movs	r1, #63	; 0x3f
 801668a:	4620      	mov	r0, r4
 801668c:	f00d f8d4 	bl	8023838 <strchr>
    if (param != NULL) {
 8016690:	4682      	mov	sl, r0
 8016692:	b108      	cbz	r0, 8016698 <http_find_file+0xa8>
      *param = 0;
 8016694:	f880 9000 	strb.w	r9, [r0]
    for (sub = strstr(sub, "."); sub != NULL; sub = strstr(sub, ".")) {
 8016698:	212e      	movs	r1, #46	; 0x2e
 801669a:	4620      	mov	r0, r4
 801669c:	f00d f8cc 	bl	8023838 <strchr>
 80166a0:	4603      	mov	r3, r0
 80166a2:	b138      	cbz	r0, 80166b4 <http_find_file+0xc4>
 80166a4:	1c58      	adds	r0, r3, #1
 80166a6:	212e      	movs	r1, #46	; 0x2e
 80166a8:	461c      	mov	r4, r3
 80166aa:	f00d f8c5 	bl	8023838 <strchr>
 80166ae:	4603      	mov	r3, r0
 80166b0:	2800      	cmp	r0, #0
 80166b2:	d1f7      	bne.n	80166a4 <http_find_file+0xb4>
  u8_t tag_check = 0;
 80166b4:	4940      	ldr	r1, [pc, #256]	; (80167b8 <http_find_file+0x1c8>)
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 80166b6:	4620      	mov	r0, r4
 80166b8:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80167c8 <http_find_file+0x1d8>
 80166bc:	f000 ff6c 	bl	8017598 <lwip_stricmp>
 80166c0:	b148      	cbz	r0, 80166d6 <http_find_file+0xe6>
    for (loop = 0; loop < NUM_SHTML_EXTENSIONS; loop++) {
 80166c2:	4b3e      	ldr	r3, [pc, #248]	; (80167bc <http_find_file+0x1cc>)
 80166c4:	459b      	cmp	fp, r3
 80166c6:	d008      	beq.n	80166da <http_find_file+0xea>
 80166c8:	f85b 1b04 	ldr.w	r1, [fp], #4
      if (!lwip_stricmp(ext, g_pcSSIExtensions[loop])) {
 80166cc:	4620      	mov	r0, r4
 80166ce:	f000 ff63 	bl	8017598 <lwip_stricmp>
 80166d2:	2800      	cmp	r0, #0
 80166d4:	d1f5      	bne.n	80166c2 <http_find_file+0xd2>
        tag_check = 1;
 80166d6:	f04f 0901 	mov.w	r9, #1
    if (param != NULL) {
 80166da:	f1ba 0f00 	cmp.w	sl, #0
 80166de:	d002      	beq.n	80166e6 <http_find_file+0xf6>
      *param = '?';
 80166e0:	233f      	movs	r3, #63	; 0x3f
 80166e2:	f88a 3000 	strb.w	r3, [sl]
 80166e6:	9c05      	ldr	r4, [sp, #20]
 80166e8:	e7b2      	b.n	8016650 <http_find_file+0x60>
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 80166ea:	4a35      	ldr	r2, [pc, #212]	; (80167c0 <http_find_file+0x1d0>)
      ((uri != http_uri_buf) || (uri_len == 1))) {
 80166ec:	4294      	cmp	r4, r2
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 80166ee:	9203      	str	r2, [sp, #12]
      ((uri != http_uri_buf) || (uri_len == 1))) {
 80166f0:	d106      	bne.n	8016700 <http_find_file+0x110>
 80166f2:	f1a0 0001 	sub.w	r0, r0, #1
 80166f6:	fab0 f080 	clz	r0, r0
 80166fa:	0940      	lsrs	r0, r0, #5
 80166fc:	2800      	cmp	r0, #0
 80166fe:	d057      	beq.n	80167b0 <http_find_file+0x1c0>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8016700:	2b3f      	cmp	r3, #63	; 0x3f
 8016702:	bf28      	it	cs
 8016704:	233f      	movcs	r3, #63	; 0x3f
    if (copy_len > 0) {
 8016706:	2e01      	cmp	r6, #1
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8016708:	469a      	mov	sl, r3
    if (copy_len > 0) {
 801670a:	d008      	beq.n	801671e <http_find_file+0x12e>
      MEMCPY(http_uri_buf, uri, copy_len);
 801670c:	461a      	mov	r2, r3
 801670e:	4621      	mov	r1, r4
 8016710:	482b      	ldr	r0, [pc, #172]	; (80167c0 <http_find_file+0x1d0>)
 8016712:	f00b fee5 	bl	80224e0 <memcpy>
      http_uri_buf[copy_len] = 0;
 8016716:	2300      	movs	r3, #0
 8016718:	9a03      	ldr	r2, [sp, #12]
 801671a:	f802 300a 	strb.w	r3, [r2, sl]
 801671e:	462f      	mov	r7, r5
{
 8016720:	f04f 0b00 	mov.w	fp, #0
        file_name = http_uri_buf;
 8016724:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80167c0 <http_find_file+0x1d0>
 8016728:	ee08 8a10 	vmov	s16, r8
      if (copy_len > 0) {
 801672c:	2e01      	cmp	r6, #1
        file_name = http_uri_buf;
 801672e:	46c8      	mov	r8, r9
      if (copy_len > 0) {
 8016730:	d012      	beq.n	8016758 <http_find_file+0x168>
        if (len_left > 0) {
 8016732:	f1da 033f 	rsbs	r3, sl, #63	; 0x3f
 8016736:	d113      	bne.n	8016760 <http_find_file+0x170>
      err = fs_open(&hs->file_handle, file_name);
 8016738:	4641      	mov	r1, r8
 801673a:	4628      	mov	r0, r5
 801673c:	f7ff fd8c 	bl	8016258 <fs_open>
      if (err == ERR_OK) {
 8016740:	b340      	cbz	r0, 8016794 <http_find_file+0x1a4>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8016742:	f10b 0b01 	add.w	fp, fp, #1
 8016746:	f1bb 0f05 	cmp.w	fp, #5
 801674a:	d1ef      	bne.n	801672c <http_find_file+0x13c>
 801674c:	ee18 8a10 	vmov	r8, s16
 8016750:	9c05      	ldr	r4, [sp, #20]
  u8_t tag_check = 0;
 8016752:	f04f 0900 	mov.w	r9, #0
 8016756:	e763      	b.n	8016620 <http_find_file+0x30>
        file_name = httpd_default_filenames[loop].name;
 8016758:	4b1a      	ldr	r3, [pc, #104]	; (80167c4 <http_find_file+0x1d4>)
 801675a:	f853 803b 	ldr.w	r8, [r3, fp, lsl #3]
 801675e:	e7eb      	b.n	8016738 <http_find_file+0x148>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8016760:	9304      	str	r3, [sp, #16]
 8016762:	4b18      	ldr	r3, [pc, #96]	; (80167c4 <http_find_file+0x1d4>)
 8016764:	f853 103b 	ldr.w	r1, [r3, fp, lsl #3]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8016768:	9b03      	ldr	r3, [sp, #12]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 801676a:	4608      	mov	r0, r1
 801676c:	9103      	str	r1, [sp, #12]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 801676e:	4453      	add	r3, sl
 8016770:	461c      	mov	r4, r3
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8016772:	f7e9 fd6f 	bl	8000254 <strlen>
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8016776:	9b04      	ldr	r3, [sp, #16]
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8016778:	4602      	mov	r2, r0
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 801677a:	9903      	ldr	r1, [sp, #12]
 801677c:	4620      	mov	r0, r4
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 801677e:	429a      	cmp	r2, r3
 8016780:	bf28      	it	cs
 8016782:	461a      	movcs	r2, r3
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8016784:	e9cd 9203 	strd	r9, r2, [sp, #12]
 8016788:	f00b feaa 	bl	80224e0 <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 801678c:	2300      	movs	r3, #0
 801678e:	9a04      	ldr	r2, [sp, #16]
 8016790:	54a3      	strb	r3, [r4, r2]
 8016792:	e7d1      	b.n	8016738 <http_find_file+0x148>
        tag_check = httpd_default_filenames[loop].shtml;
 8016794:	4a0b      	ldr	r2, [pc, #44]	; (80167c4 <http_find_file+0x1d4>)
 8016796:	4644      	mov	r4, r8
 8016798:	ee18 8a10 	vmov	r8, s16
 801679c:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
        uri = file_name;
 80167a0:	9405      	str	r4, [sp, #20]
        tag_check = httpd_default_filenames[loop].shtml;
 80167a2:	f893 9004 	ldrb.w	r9, [r3, #4]
  if (file == NULL) {
 80167a6:	2d00      	cmp	r5, #0
 80167a8:	f43f af3a 	beq.w	8016620 <http_find_file+0x30>
  char *params = NULL;
 80167ac:	4606      	mov	r6, r0
 80167ae:	e74f      	b.n	8016650 <http_find_file+0x60>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 80167b0:	4614      	mov	r4, r2
  u8_t tag_check = 0;
 80167b2:	4681      	mov	r9, r0
 80167b4:	462f      	mov	r7, r5
 80167b6:	e733      	b.n	8016620 <http_find_file+0x30>
 80167b8:	08040114 	.word	0x08040114
 80167bc:	08040374 	.word	0x08040374
 80167c0:	2001a038 	.word	0x2001a038
 80167c4:	08040384 	.word	0x08040384
 80167c8:	08040364 	.word	0x08040364

080167cc <http_post_rxpbuf>:
{
 80167cc:	b538      	push	{r3, r4, r5, lr}
 80167ce:	4604      	mov	r4, r0
  if (p != NULL) {
 80167d0:	b1c9      	cbz	r1, 8016806 <http_post_rxpbuf+0x3a>
    if (hs->post_content_len_left < p->tot_len) {
 80167d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80167d4:	890a      	ldrh	r2, [r1, #8]
 80167d6:	4293      	cmp	r3, r2
 80167d8:	d31a      	bcc.n	8016810 <http_post_rxpbuf+0x44>
      hs->post_content_len_left -= p->tot_len;
 80167da:	1a9b      	subs	r3, r3, r2
    err = httpd_post_receive_data(hs, p);
 80167dc:	4620      	mov	r0, r4
 80167de:	6323      	str	r3, [r4, #48]	; 0x30
 80167e0:	f7f0 fa30 	bl	8006c44 <httpd_post_receive_data>
  if (err != ERR_OK) {
 80167e4:	b178      	cbz	r0, 8016806 <http_post_rxpbuf+0x3a>
    hs->post_content_len_left = 0;
 80167e6:	2300      	movs	r3, #0
 80167e8:	6323      	str	r3, [r4, #48]	; 0x30
  http_uri_buf[0] = 0;
 80167ea:	490a      	ldr	r1, [pc, #40]	; (8016814 <http_post_rxpbuf+0x48>)
 80167ec:	2500      	movs	r5, #0
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 80167ee:	4620      	mov	r0, r4
 80167f0:	223f      	movs	r2, #63	; 0x3f
  http_uri_buf[0] = 0;
 80167f2:	700d      	strb	r5, [r1, #0]
  httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 80167f4:	f7f0 fa36 	bl	8006c64 <httpd_post_finished>
  return http_find_file(hs, http_uri_buf, 0);
 80167f8:	462a      	mov	r2, r5
 80167fa:	4620      	mov	r0, r4
 80167fc:	4905      	ldr	r1, [pc, #20]	; (8016814 <http_post_rxpbuf+0x48>)
}
 80167fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_find_file(hs, http_uri_buf, 0);
 8016802:	f7ff bef5 	b.w	80165f0 <http_find_file>
  if (hs->post_content_len_left == 0) {
 8016806:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016808:	2b00      	cmp	r3, #0
 801680a:	d0ee      	beq.n	80167ea <http_post_rxpbuf+0x1e>
}
 801680c:	2000      	movs	r0, #0
 801680e:	bd38      	pop	{r3, r4, r5, pc}
      hs->post_content_len_left = 0;
 8016810:	2300      	movs	r3, #0
 8016812:	e7e3      	b.n	80167dc <http_post_rxpbuf+0x10>
 8016814:	2001a038 	.word	0x2001a038

08016818 <http_find_error_file>:
  if (error_nr == 501) {
 8016818:	f240 12f5 	movw	r2, #501	; 0x1f5
    uri3 = "/400.shtml";
 801681c:	4b17      	ldr	r3, [pc, #92]	; (801687c <http_find_error_file+0x64>)
 801681e:	4291      	cmp	r1, r2
 8016820:	4917      	ldr	r1, [pc, #92]	; (8016880 <http_find_error_file+0x68>)
 8016822:	4a18      	ldr	r2, [pc, #96]	; (8016884 <http_find_error_file+0x6c>)
 8016824:	bf18      	it	ne
 8016826:	460b      	movne	r3, r1
 8016828:	4917      	ldr	r1, [pc, #92]	; (8016888 <http_find_error_file+0x70>)
{
 801682a:	b570      	push	{r4, r5, r6, lr}
 801682c:	b084      	sub	sp, #16
    uri3 = "/400.shtml";
 801682e:	4e17      	ldr	r6, [pc, #92]	; (801688c <http_find_error_file+0x74>)
 8016830:	bf18      	it	ne
 8016832:	460e      	movne	r6, r1
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8016834:	4619      	mov	r1, r3
 8016836:	9303      	str	r3, [sp, #12]
{
 8016838:	4604      	mov	r4, r0
    uri3 = "/400.shtml";
 801683a:	4d15      	ldr	r5, [pc, #84]	; (8016890 <http_find_error_file+0x78>)
 801683c:	bf08      	it	eq
 801683e:	4615      	moveq	r5, r2
  if (fs_open(&hs->file_handle, uri1) == ERR_OK) {
 8016840:	f7ff fd0a 	bl	8016258 <fs_open>
 8016844:	9b03      	ldr	r3, [sp, #12]
 8016846:	b128      	cbz	r0, 8016854 <http_find_error_file+0x3c>
  } else if (fs_open(&hs->file_handle, uri2) == ERR_OK) {
 8016848:	4629      	mov	r1, r5
 801684a:	4620      	mov	r0, r4
 801684c:	f7ff fd04 	bl	8016258 <fs_open>
 8016850:	b948      	cbnz	r0, 8016866 <http_find_error_file+0x4e>
    uri = uri2;
 8016852:	462b      	mov	r3, r5
  return http_init_file(hs, &hs->file_handle, 0, uri, 0, NULL);
 8016854:	2200      	movs	r2, #0
 8016856:	4621      	mov	r1, r4
 8016858:	4620      	mov	r0, r4
 801685a:	e9cd 2200 	strd	r2, r2, [sp]
 801685e:	f7ff fdd7 	bl	8016410 <http_init_file>
}
 8016862:	b004      	add	sp, #16
 8016864:	bd70      	pop	{r4, r5, r6, pc}
  } else if (fs_open(&hs->file_handle, uri3) == ERR_OK) {
 8016866:	4631      	mov	r1, r6
 8016868:	4620      	mov	r0, r4
 801686a:	f7ff fcf5 	bl	8016258 <fs_open>
 801686e:	b908      	cbnz	r0, 8016874 <http_find_error_file+0x5c>
    uri = uri3;
 8016870:	4633      	mov	r3, r6
 8016872:	e7ef      	b.n	8016854 <http_find_error_file+0x3c>
    return ERR_ARG;
 8016874:	f06f 000f 	mvn.w	r0, #15
 8016878:	e7f3      	b.n	8016862 <http_find_error_file+0x4a>
 801687a:	bf00      	nop
 801687c:	08040104 	.word	0x08040104
 8016880:	08040128 	.word	0x08040128
 8016884:	080400f8 	.word	0x080400f8
 8016888:	08040110 	.word	0x08040110
 801688c:	080400ec 	.word	0x080400ec
 8016890:	0804011c 	.word	0x0804011c

08016894 <http_close_or_abort_conn.constprop.0>:
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
 8016894:	b538      	push	{r3, r4, r5, lr}
 8016896:	4604      	mov	r4, r0
  if (hs != NULL) {
 8016898:	460d      	mov	r5, r1
 801689a:	b391      	cbz	r1, 8016902 <http_close_or_abort_conn.constprop.0+0x6e>
    if ((hs->post_content_len_left != 0)
 801689c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 801689e:	bb0b      	cbnz	r3, 80168e4 <http_close_or_abort_conn.constprop.0+0x50>
  altcp_arg(pcb, NULL);
 80168a0:	2100      	movs	r1, #0
 80168a2:	4620      	mov	r0, r4
 80168a4:	f003 fb16 	bl	8019ed4 <tcp_arg>
  altcp_recv(pcb, NULL);
 80168a8:	2100      	movs	r1, #0
 80168aa:	4620      	mov	r0, r4
 80168ac:	f003 fb16 	bl	8019edc <tcp_recv>
  altcp_err(pcb, NULL);
 80168b0:	2100      	movs	r1, #0
 80168b2:	4620      	mov	r0, r4
 80168b4:	f003 fb4a 	bl	8019f4c <tcp_err>
  altcp_poll(pcb, NULL, 0);
 80168b8:	2200      	movs	r2, #0
 80168ba:	4620      	mov	r0, r4
 80168bc:	4611      	mov	r1, r2
 80168be:	f003 fb67 	bl	8019f90 <tcp_poll>
  altcp_sent(pcb, NULL);
 80168c2:	2100      	movs	r1, #0
 80168c4:	4620      	mov	r0, r4
 80168c6:	f003 fb25 	bl	8019f14 <tcp_sent>
    http_state_eof(hs);
 80168ca:	4628      	mov	r0, r5
 80168cc:	f7ff fd28 	bl	8016320 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 80168d0:	4628      	mov	r0, r5
 80168d2:	f001 fdcb 	bl	801846c <mem_free>
  err = altcp_close(pcb);
 80168d6:	4620      	mov	r0, r4
 80168d8:	f004 f94e 	bl	801ab78 <tcp_close>
  if (err != ERR_OK) {
 80168dc:	4605      	mov	r5, r0
 80168de:	b948      	cbnz	r0, 80168f4 <http_close_or_abort_conn.constprop.0+0x60>
}
 80168e0:	4628      	mov	r0, r5
 80168e2:	bd38      	pop	{r3, r4, r5, pc}
      http_uri_buf[0] = 0;
 80168e4:	4911      	ldr	r1, [pc, #68]	; (801692c <http_close_or_abort_conn.constprop.0+0x98>)
 80168e6:	2300      	movs	r3, #0
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 80168e8:	223f      	movs	r2, #63	; 0x3f
 80168ea:	4628      	mov	r0, r5
      http_uri_buf[0] = 0;
 80168ec:	700b      	strb	r3, [r1, #0]
      httpd_post_finished(hs, http_uri_buf, LWIP_HTTPD_URI_BUF_LEN);
 80168ee:	f7f0 f9b9 	bl	8006c64 <httpd_post_finished>
 80168f2:	e7d5      	b.n	80168a0 <http_close_or_abort_conn.constprop.0+0xc>
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80168f4:	4620      	mov	r0, r4
 80168f6:	2204      	movs	r2, #4
 80168f8:	490d      	ldr	r1, [pc, #52]	; (8016930 <http_close_or_abort_conn.constprop.0+0x9c>)
 80168fa:	f003 fb49 	bl	8019f90 <tcp_poll>
}
 80168fe:	4628      	mov	r0, r5
 8016900:	bd38      	pop	{r3, r4, r5, pc}
  altcp_arg(pcb, NULL);
 8016902:	f003 fae7 	bl	8019ed4 <tcp_arg>
  altcp_recv(pcb, NULL);
 8016906:	4629      	mov	r1, r5
 8016908:	4620      	mov	r0, r4
 801690a:	f003 fae7 	bl	8019edc <tcp_recv>
  altcp_err(pcb, NULL);
 801690e:	4629      	mov	r1, r5
 8016910:	4620      	mov	r0, r4
 8016912:	f003 fb1b 	bl	8019f4c <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8016916:	4629      	mov	r1, r5
 8016918:	4620      	mov	r0, r4
 801691a:	462a      	mov	r2, r5
 801691c:	f003 fb38 	bl	8019f90 <tcp_poll>
  altcp_sent(pcb, NULL);
 8016920:	4629      	mov	r1, r5
 8016922:	4620      	mov	r0, r4
 8016924:	f003 faf6 	bl	8019f14 <tcp_sent>
  if (hs != NULL) {
 8016928:	e7d5      	b.n	80168d6 <http_close_or_abort_conn.constprop.0+0x42>
 801692a:	bf00      	nop
 801692c:	2001a038 	.word	0x2001a038
 8016930:	08016f85 	.word	0x08016f85

08016934 <http_eof>:
{
 8016934:	b538      	push	{r3, r4, r5, lr}
  if (hs->keepalive) {
 8016936:	f891 3029 	ldrb.w	r3, [r1, #41]	; 0x29
 801693a:	b193      	cbz	r3, 8016962 <http_eof+0x2e>
 801693c:	460c      	mov	r4, r1
 801693e:	4605      	mov	r5, r0
    http_state_eof(hs);
 8016940:	4608      	mov	r0, r1
 8016942:	f7ff fced 	bl	8016320 <http_state_eof>
  memset(hs, 0, sizeof(struct http_state));
 8016946:	2234      	movs	r2, #52	; 0x34
 8016948:	2100      	movs	r1, #0
 801694a:	4620      	mov	r0, r4
 801694c:	f00b fdf0 	bl	8022530 <memset>
    hs->keepalive = 1;
 8016950:	2301      	movs	r3, #1
    hs->pcb = pcb;
 8016952:	61e5      	str	r5, [r4, #28]
    hs->keepalive = 1;
 8016954:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    altcp_nagle_disable(pcb);
 8016958:	8b6b      	ldrh	r3, [r5, #26]
 801695a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801695e:	836b      	strh	r3, [r5, #26]
}
 8016960:	bd38      	pop	{r3, r4, r5, pc}
 8016962:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return http_close_or_abort_conn(pcb, hs, 0);
 8016966:	f7ff bf95 	b.w	8016894 <http_close_or_abort_conn.constprop.0>
 801696a:	bf00      	nop

0801696c <http_send>:
{
 801696c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (hs == NULL) {
 8016970:	460d      	mov	r5, r1
{
 8016972:	b087      	sub	sp, #28
  if (hs == NULL) {
 8016974:	2900      	cmp	r1, #0
 8016976:	f000 8157 	beq.w	8016c28 <http_send+0x2bc>
  if (hs->left == 0) {
 801697a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801697c:	4681      	mov	r9, r0
 801697e:	2b00      	cmp	r3, #0
 8016980:	f000 8196 	beq.w	8016cb0 <http_send+0x344>
  if (hs->ssi) {
 8016984:	6aec      	ldr	r4, [r5, #44]	; 0x2c
 8016986:	2c00      	cmp	r4, #0
 8016988:	f000 812b 	beq.w	8016be2 <http_send+0x276>
  if (ssi->parsed > hs->file) {
 801698c:	6826      	ldr	r6, [r4, #0]
 801698e:	69a9      	ldr	r1, [r5, #24]
  len = altcp_sndbuf(pcb);
 8016990:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
  if (ssi->parsed > hs->file) {
 8016994:	428e      	cmp	r6, r1
  len = altcp_sndbuf(pcb);
 8016996:	f8ad 3016 	strh.w	r3, [sp, #22]
  if (ssi->parsed > hs->file) {
 801699a:	f200 80bb 	bhi.w	8016b14 <http_send+0x1a8>
  u8_t data_to_send = 0;
 801699e:	2600      	movs	r6, #0
  err_t err = ERR_OK;
 80169a0:	46b2      	mov	sl, r6
 80169a2:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
              ssi->tag_index = 0;
 80169a6:	f04f 0b00 	mov.w	fp, #0
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 80169aa:	2a04      	cmp	r2, #4
 80169ac:	d003      	beq.n	80169b6 <http_send+0x4a>
 80169ae:	68e1      	ldr	r1, [r4, #12]
 80169b0:	2900      	cmp	r1, #0
 80169b2:	f000 8089 	beq.w	8016ac8 <http_send+0x15c>
 80169b6:	f1ba 0f00 	cmp.w	sl, #0
 80169ba:	f040 8215 	bne.w	8016de8 <http_send+0x47c>
    if (len == 0) {
 80169be:	2b00      	cmp	r3, #0
 80169c0:	f000 8124 	beq.w	8016c0c <http_send+0x2a0>
    switch (ssi->tag_state) {
 80169c4:	2a04      	cmp	r2, #4
 80169c6:	d8f0      	bhi.n	80169aa <http_send+0x3e>
 80169c8:	e8df f002 	tbb	[pc, r2]
 80169cc:	253f6d5e 	.word	0x253f6d5e
 80169d0:	03          	.byte	0x03
 80169d1:	00          	.byte	0x00
        if (ssi->tag_end > hs->file) {
 80169d2:	68a0      	ldr	r0, [r4, #8]
 80169d4:	69a9      	ldr	r1, [r5, #24]
 80169d6:	4288      	cmp	r0, r1
 80169d8:	f240 80e8 	bls.w	8016bac <http_send+0x240>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 80169dc:	6862      	ldr	r2, [r4, #4]
 80169de:	4291      	cmp	r1, r2
 80169e0:	f200 81e9 	bhi.w	8016db6 <http_send+0x44a>
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 80169e4:	1a53      	subs	r3, r2, r1
 80169e6:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 80169ea:	4283      	cmp	r3, r0
 80169ec:	f340 8121 	ble.w	8016c32 <http_send+0x2c6>
 80169f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80169f4:	f8ad 3016 	strh.w	r3, [sp, #22]
            err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 80169f8:	2300      	movs	r3, #0
 80169fa:	f10d 0216 	add.w	r2, sp, #22
 80169fe:	4648      	mov	r0, r9
 8016a00:	f7ff fc5a 	bl	80162b8 <http_write>
          if (err == ERR_OK) {
 8016a04:	2800      	cmp	r0, #0
 8016a06:	f000 81ea 	beq.w	8016dde <http_send+0x472>
 8016a0a:	4682      	mov	sl, r0
 8016a0c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016a10:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8016a14:	e7c9      	b.n	80169aa <http_send+0x3e>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8016a16:	6821      	ldr	r1, [r4, #0]
 8016a18:	8a20      	ldrh	r0, [r4, #16]
 8016a1a:	f891 e000 	ldrb.w	lr, [r1]
 8016a1e:	2800      	cmp	r0, #0
 8016a20:	f040 8096 	bne.w	8016b50 <http_send+0x1e4>
 8016a24:	f1ae 0709 	sub.w	r7, lr, #9
 8016a28:	b2ff      	uxtb	r7, r7
 8016a2a:	2f17      	cmp	r7, #23
 8016a2c:	f200 8090 	bhi.w	8016b50 <http_send+0x1e4>
 8016a30:	f8df c34c 	ldr.w	ip, [pc, #844]	; 8016d80 <http_send+0x414>
 8016a34:	fa2c f707 	lsr.w	r7, ip, r7
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8016a38:	07ff      	lsls	r7, r7, #31
 8016a3a:	f140 8089 	bpl.w	8016b50 <http_send+0x1e4>
          ssi->parse_left--;
 8016a3e:	68e0      	ldr	r0, [r4, #12]
          ssi->parsed++;
 8016a40:	3101      	adds	r1, #1
          ssi->parse_left--;
 8016a42:	3801      	subs	r0, #1
          ssi->parsed++;
 8016a44:	6021      	str	r1, [r4, #0]
          ssi->parse_left--;
 8016a46:	60e0      	str	r0, [r4, #12]
          break;
 8016a48:	e7af      	b.n	80169aa <http_send+0x3e>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8016a4a:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8016a4e:	f1bc 0f00 	cmp.w	ip, #0
 8016a52:	f040 8092 	bne.w	8016b7a <http_send+0x20e>
 8016a56:	6821      	ldr	r1, [r4, #0]
 8016a58:	780f      	ldrb	r7, [r1, #0]
 8016a5a:	f1a7 0009 	sub.w	r0, r7, #9
 8016a5e:	b2c0      	uxtb	r0, r0
 8016a60:	2817      	cmp	r0, #23
 8016a62:	f240 811d 	bls.w	8016ca0 <http_send+0x334>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8016a66:	48bf      	ldr	r0, [pc, #764]	; (8016d64 <http_send+0x3f8>)
 8016a68:	f894 e014 	ldrb.w	lr, [r4, #20]
 8016a6c:	eb00 00ce 	add.w	r0, r0, lr, lsl #3
 8016a70:	6840      	ldr	r0, [r0, #4]
 8016a72:	7800      	ldrb	r0, [r0, #0]
 8016a74:	42b8      	cmp	r0, r7
 8016a76:	d067      	beq.n	8016b48 <http_send+0x1dc>
            ssi->tag_name[ssi->tag_index++] = *ssi->parsed;
 8016a78:	f10c 0001 	add.w	r0, ip, #1
 8016a7c:	44a4      	add	ip, r4
 8016a7e:	8220      	strh	r0, [r4, #16]
 8016a80:	7808      	ldrb	r0, [r1, #0]
 8016a82:	f88c 0016 	strb.w	r0, [ip, #22]
 8016a86:	e7da      	b.n	8016a3e <http_send+0xd2>
          if (*ssi->parsed == http_ssi_tag_desc[tag_type].lead_in[0]) {
 8016a88:	6821      	ldr	r1, [r4, #0]
 8016a8a:	7808      	ldrb	r0, [r1, #0]
 8016a8c:	283c      	cmp	r0, #60	; 0x3c
 8016a8e:	d002      	beq.n	8016a96 <http_send+0x12a>
 8016a90:	282f      	cmp	r0, #47	; 0x2f
 8016a92:	d1d4      	bne.n	8016a3e <http_send+0xd2>
        for (tag_type = 0; tag_type < LWIP_ARRAYSIZE(http_ssi_tag_desc); tag_type++) {
 8016a94:	2201      	movs	r2, #1
            ssi->tag_state = TAG_LEADIN;
 8016a96:	2001      	movs	r0, #1
            ssi->tag_type = tag_type;
 8016a98:	7522      	strb	r2, [r4, #20]
            ssi->tag_started = ssi->parsed;
 8016a9a:	6061      	str	r1, [r4, #4]
            break;
 8016a9c:	4602      	mov	r2, r0
            ssi->tag_state = TAG_LEADIN;
 8016a9e:	f884 011e 	strb.w	r0, [r4, #286]	; 0x11e
            ssi->tag_index = 1;
 8016aa2:	8220      	strh	r0, [r4, #16]
            break;
 8016aa4:	e7cb      	b.n	8016a3e <http_send+0xd2>
        if (http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index] == 0) {
 8016aa6:	49af      	ldr	r1, [pc, #700]	; (8016d64 <http_send+0x3f8>)
 8016aa8:	7d20      	ldrb	r0, [r4, #20]
 8016aaa:	8a27      	ldrh	r7, [r4, #16]
 8016aac:	f851 1030 	ldr.w	r1, [r1, r0, lsl #3]
 8016ab0:	5dc9      	ldrb	r1, [r1, r7]
 8016ab2:	2900      	cmp	r1, #0
 8016ab4:	f040 8086 	bne.w	8016bc4 <http_send+0x258>
          ssi->tag_state = TAG_FOUND;
 8016ab8:	2202      	movs	r2, #2
          ssi->tag_index = 0;
 8016aba:	8221      	strh	r1, [r4, #16]
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8016abc:	68e1      	ldr	r1, [r4, #12]
          ssi->tag_state = TAG_FOUND;
 8016abe:	f884 211e 	strb.w	r2, [r4, #286]	; 0x11e
  while (((ssi->tag_state == TAG_SENDING) || ssi->parse_left) && (err == ERR_OK)) {
 8016ac2:	2900      	cmp	r1, #0
 8016ac4:	f47f af77 	bne.w	80169b6 <http_send+0x4a>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 8016ac8:	6824      	ldr	r4, [r4, #0]
 8016aca:	69a9      	ldr	r1, [r5, #24]
 8016acc:	428c      	cmp	r4, r1
 8016ace:	f240 809d 	bls.w	8016c0c <http_send+0x2a0>
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8016ad2:	1a64      	subs	r4, r4, r1
 8016ad4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016ad8:	2300      	movs	r3, #0
 8016ada:	4648      	mov	r0, r9
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8016adc:	4294      	cmp	r4, r2
 8016ade:	bfa8      	it	ge
 8016ae0:	4614      	movge	r4, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016ae2:	f10d 0216 	add.w	r2, sp, #22
      len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8016ae6:	f8ad 4016 	strh.w	r4, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016aea:	f7ff fbe5 	bl	80162b8 <http_write>
    if (err == ERR_OK) {
 8016aee:	2800      	cmp	r0, #0
 8016af0:	f040 808c 	bne.w	8016c0c <http_send+0x2a0>
    hs->file += len;
 8016af4:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    data_to_send = 1;
 8016af8:	2601      	movs	r6, #1
    hs->file += len;
 8016afa:	69aa      	ldr	r2, [r5, #24]
    hs->left -= len;
 8016afc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    hs->file += len;
 8016afe:	440a      	add	r2, r1
    hs->left -= len;
 8016b00:	1a5b      	subs	r3, r3, r1
    hs->file += len;
 8016b02:	61aa      	str	r2, [r5, #24]
    hs->left -= len;
 8016b04:	626b      	str	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	f000 8084 	beq.w	8016c14 <http_send+0x2a8>
}
 8016b0c:	4630      	mov	r0, r6
 8016b0e:	b007      	add	sp, #28
 8016b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8016b14:	1a76      	subs	r6, r6, r1
 8016b16:	f64f 72ff 	movw	r2, #65535	; 0xffff
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016b1a:	2300      	movs	r3, #0
 8016b1c:	4648      	mov	r0, r9
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8016b1e:	4296      	cmp	r6, r2
 8016b20:	bfa8      	it	ge
 8016b22:	4616      	movge	r6, r2
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016b24:	f10d 0216 	add.w	r2, sp, #22
    len = (u16_t)LWIP_MIN(ssi->parsed - hs->file, 0xffff);
 8016b28:	f8ad 6016 	strh.w	r6, [sp, #22]
    err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016b2c:	f7ff fbc4 	bl	80162b8 <http_write>
    if (err == ERR_OK) {
 8016b30:	4682      	mov	sl, r0
 8016b32:	2800      	cmp	r0, #0
 8016b34:	f000 8149 	beq.w	8016dca <http_send+0x45e>
  u8_t data_to_send = 0;
 8016b38:	2600      	movs	r6, #0
    if (altcp_sndbuf(pcb) == 0) {
 8016b3a:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d064      	beq.n	8016c0c <http_send+0x2a0>
 8016b42:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016b46:	e72c      	b.n	80169a2 <http_send+0x36>
            ssi->tag_state = TAG_NONE;
 8016b48:	2200      	movs	r2, #0
 8016b4a:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
 8016b4e:	e776      	b.n	8016a3e <http_send+0xd2>
        if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index]) {
 8016b50:	f894 c014 	ldrb.w	ip, [r4, #20]
 8016b54:	4f83      	ldr	r7, [pc, #524]	; (8016d64 <http_send+0x3f8>)
 8016b56:	eb07 07cc 	add.w	r7, r7, ip, lsl #3
 8016b5a:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8016b5e:	f81c 7000 	ldrb.w	r7, [ip, r0]
 8016b62:	4577      	cmp	r7, lr
 8016b64:	f000 80b3 	beq.w	8016cce <http_send+0x362>
          ssi->parse_left--;
 8016b68:	68e2      	ldr	r2, [r4, #12]
          ssi->parsed++;
 8016b6a:	3101      	adds	r1, #1
          ssi->tag_state = TAG_NONE;
 8016b6c:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8016b70:	1e50      	subs	r0, r2, #1
          ssi->parsed++;
 8016b72:	6021      	str	r1, [r4, #0]
          ssi->tag_state = TAG_NONE;
 8016b74:	2200      	movs	r2, #0
          ssi->parse_left--;
 8016b76:	60e0      	str	r0, [r4, #12]
          ssi->tag_state = TAG_NONE;
 8016b78:	e719      	b.n	80169ae <http_send+0x42>
        if ((*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) ||
 8016b7a:	4f7a      	ldr	r7, [pc, #488]	; (8016d64 <http_send+0x3f8>)
 8016b7c:	f894 e014 	ldrb.w	lr, [r4, #20]
 8016b80:	6821      	ldr	r1, [r4, #0]
 8016b82:	eb07 0ece 	add.w	lr, r7, lr, lsl #3
 8016b86:	7808      	ldrb	r0, [r1, #0]
 8016b88:	f8de e004 	ldr.w	lr, [lr, #4]
 8016b8c:	f89e 8000 	ldrb.w	r8, [lr]
 8016b90:	4580      	cmp	r8, r0
 8016b92:	d06b      	beq.n	8016c6c <http_send+0x300>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8016b94:	3809      	subs	r0, #9
 8016b96:	b2c0      	uxtb	r0, r0
 8016b98:	2817      	cmp	r0, #23
 8016b9a:	d961      	bls.n	8016c60 <http_send+0x2f4>
          if (ssi->tag_index < LWIP_HTTPD_MAX_TAG_NAME_LEN) {
 8016b9c:	f1bc 0f07 	cmp.w	ip, #7
 8016ba0:	f67f af6a 	bls.w	8016a78 <http_send+0x10c>
            ssi->tag_state = TAG_NONE;
 8016ba4:	2200      	movs	r2, #0
 8016ba6:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
        ssi->parse_left--;
 8016baa:	e748      	b.n	8016a3e <http_send+0xd2>
          if (ssi->tag_index < ssi->tag_insert_len) {
 8016bac:	8a27      	ldrh	r7, [r4, #16]
 8016bae:	8a62      	ldrh	r2, [r4, #18]
 8016bb0:	4297      	cmp	r7, r2
 8016bb2:	f0c0 80e7 	bcc.w	8016d84 <http_send+0x418>
              ssi->parsed = ssi->tag_end;
 8016bb6:	2200      	movs	r2, #0
              ssi->tag_index = 0;
 8016bb8:	f8a4 b010 	strh.w	fp, [r4, #16]
              ssi->tag_state = TAG_NONE;
 8016bbc:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
              ssi->parsed = ssi->tag_end;
 8016bc0:	6020      	str	r0, [r4, #0]
 8016bc2:	e6f4      	b.n	80169ae <http_send+0x42>
          if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_in[ssi->tag_index]) {
 8016bc4:	6820      	ldr	r0, [r4, #0]
 8016bc6:	f890 c000 	ldrb.w	ip, [r0]
 8016bca:	458c      	cmp	ip, r1
 8016bcc:	f000 80c7 	beq.w	8016d5e <http_send+0x3f2>
            ssi->tag_state = TAG_NONE;
 8016bd0:	2200      	movs	r2, #0
 8016bd2:	f884 b11e 	strb.w	fp, [r4, #286]	; 0x11e
          ssi->parse_left--;
 8016bd6:	68e1      	ldr	r1, [r4, #12]
          ssi->parsed++;
 8016bd8:	3001      	adds	r0, #1
          ssi->parse_left--;
 8016bda:	3901      	subs	r1, #1
          ssi->parsed++;
 8016bdc:	6020      	str	r0, [r4, #0]
          ssi->parse_left--;
 8016bde:	60e1      	str	r1, [r4, #12]
          ssi->parsed++;
 8016be0:	e6e3      	b.n	80169aa <http_send+0x3e>
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8016be2:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8016be6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016bea:	6a6e      	ldr	r6, [r5, #36]	; 0x24
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016bec:	4623      	mov	r3, r4
 8016bee:	f10d 0216 	add.w	r2, sp, #22
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8016bf2:	4286      	cmp	r6, r0
 8016bf4:	bf88      	it	hi
 8016bf6:	460e      	movhi	r6, r1
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016bf8:	69a9      	ldr	r1, [r5, #24]
 8016bfa:	4648      	mov	r0, r9
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8016bfc:	f8ad 6016 	strh.w	r6, [sp, #22]
  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016c00:	f7ff fb5a 	bl	80162b8 <http_write>
  if (err == ERR_OK) {
 8016c04:	2800      	cmp	r0, #0
 8016c06:	f43f af75 	beq.w	8016af4 <http_send+0x188>
  u8_t data_to_send = 0;
 8016c0a:	4626      	mov	r6, r4
 8016c0c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	f47f af7c 	bne.w	8016b0c <http_send+0x1a0>
 8016c14:	6968      	ldr	r0, [r5, #20]
 8016c16:	f7ff fb4b 	bl	80162b0 <fs_bytes_left>
 8016c1a:	2800      	cmp	r0, #0
 8016c1c:	f73f af76 	bgt.w	8016b0c <http_send+0x1a0>
    http_eof(pcb, hs);
 8016c20:	4629      	mov	r1, r5
 8016c22:	4648      	mov	r0, r9
 8016c24:	f7ff fe86 	bl	8016934 <http_eof>
      return 0;
 8016c28:	2600      	movs	r6, #0
}
 8016c2a:	4630      	mov	r0, r6
 8016c2c:	b007      	add	sp, #28
 8016c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c32:	b29b      	uxth	r3, r3
          len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8016c34:	f8ad 3016 	strh.w	r3, [sp, #22]
          if (len != 0) {
 8016c38:	2b00      	cmp	r3, #0
 8016c3a:	f47f aedd 	bne.w	80169f8 <http_send+0x8c>
            if (ssi->tag_started <= hs->file) {
 8016c3e:	4291      	cmp	r1, r2
 8016c40:	d305      	bcc.n	8016c4e <http_send+0x2e2>
              len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8016c42:	68a0      	ldr	r0, [r4, #8]
 8016c44:	1a82      	subs	r2, r0, r2
 8016c46:	4413      	add	r3, r2
 8016c48:	b29b      	uxth	r3, r3
 8016c4a:	f8ad 3016 	strh.w	r3, [sp, #22]
            hs->left -= len;
 8016c4e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            hs->file += len;
 8016c50:	4419      	add	r1, r3
            data_to_send = 1;
 8016c52:	2601      	movs	r6, #1
            hs->left -= len;
 8016c54:	1ad2      	subs	r2, r2, r3
            hs->file += len;
 8016c56:	61a9      	str	r1, [r5, #24]
            hs->left -= len;
 8016c58:	626a      	str	r2, [r5, #36]	; 0x24
 8016c5a:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8016c5e:	e6a4      	b.n	80169aa <http_send+0x3e>
            (*ssi->parsed == ' ')  || (*ssi->parsed == '\t') ||
 8016c60:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8016d80 <http_send+0x414>
 8016c64:	fa28 f000 	lsr.w	r0, r8, r0
            (*ssi->parsed == '\n') || (*ssi->parsed == '\r')) {
 8016c68:	07c0      	lsls	r0, r0, #31
 8016c6a:	d597      	bpl.n	8016b9c <http_send+0x230>
            ssi->tag_state = TAG_LEADOUT;
 8016c6c:	2303      	movs	r3, #3
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8016c6e:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
            ssi->tag_state = TAG_LEADOUT;
 8016c72:	f884 311e 	strb.w	r3, [r4, #286]	; 0x11e
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8016c76:	f200 80c2 	bhi.w	8016dfe <http_send+0x492>
            ssi->tag_name[ssi->tag_index] = '\0';
 8016c7a:	eb04 030c 	add.w	r3, r4, ip
            ssi->tag_name_len = (u8_t)ssi->tag_index;
 8016c7e:	f884 c015 	strb.w	ip, [r4, #21]
            ssi->tag_name[ssi->tag_index] = '\0';
 8016c82:	f883 b016 	strb.w	fp, [r3, #22]
            if (*ssi->parsed == http_ssi_tag_desc[ssi->tag_type].lead_out[0]) {
 8016c86:	f89e 3000 	ldrb.w	r3, [lr]
 8016c8a:	780a      	ldrb	r2, [r1, #0]
 8016c8c:	429a      	cmp	r2, r3
 8016c8e:	f000 80af 	beq.w	8016df0 <http_send+0x484>
              ssi->tag_index = 0;
 8016c92:	f8a4 b010 	strh.w	fp, [r4, #16]
 8016c96:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8016c9a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016c9e:	e6ce      	b.n	8016a3e <http_send+0xd2>
        if ((ssi->tag_index == 0) && ((*ssi->parsed == ' ') ||
 8016ca0:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8016d80 <http_send+0x414>
 8016ca4:	fa2e f000 	lsr.w	r0, lr, r0
                                      (*ssi->parsed == '\t') || (*ssi->parsed == '\n') ||
 8016ca8:	07c0      	lsls	r0, r0, #31
 8016caa:	f57f aedc 	bpl.w	8016a66 <http_send+0xfa>
 8016cae:	e6c6      	b.n	8016a3e <http_send+0xd2>
  if (hs->handle == NULL) {
 8016cb0:	6948      	ldr	r0, [r1, #20]
 8016cb2:	2800      	cmp	r0, #0
 8016cb4:	d0b4      	beq.n	8016c20 <http_send+0x2b4>
  bytes_left = fs_bytes_left(hs->handle);
 8016cb6:	f7ff fafb 	bl	80162b0 <fs_bytes_left>
  if (bytes_left <= 0) {
 8016cba:	2800      	cmp	r0, #0
 8016cbc:	ddb0      	ble.n	8016c20 <http_send+0x2b4>
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8016cbe:	4b2a      	ldr	r3, [pc, #168]	; (8016d68 <http_send+0x3fc>)
 8016cc0:	f240 429d 	movw	r2, #1181	; 0x49d
 8016cc4:	4929      	ldr	r1, [pc, #164]	; (8016d6c <http_send+0x400>)
 8016cc6:	482a      	ldr	r0, [pc, #168]	; (8016d70 <http_send+0x404>)
 8016cc8:	f00c fba4 	bl	8023414 <iprintf>
  return 1;
 8016ccc:	e65a      	b.n	8016984 <http_send+0x18>
          ssi->parse_left--;
 8016cce:	68e7      	ldr	r7, [r4, #12]
          ssi->tag_index++;
 8016cd0:	3001      	adds	r0, #1
          ssi->parsed++;
 8016cd2:	3101      	adds	r1, #1
          ssi->tag_index++;
 8016cd4:	b280      	uxth	r0, r0
          ssi->parse_left--;
 8016cd6:	3f01      	subs	r7, #1
          ssi->parsed++;
 8016cd8:	6021      	str	r1, [r4, #0]
          ssi->tag_index++;
 8016cda:	8220      	strh	r0, [r4, #16]
          ssi->parse_left--;
 8016cdc:	60e7      	str	r7, [r4, #12]
          if (http_ssi_tag_desc[ssi->tag_type].lead_out[ssi->tag_index] == 0) {
 8016cde:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8016ce2:	2900      	cmp	r1, #0
 8016ce4:	f47f ae61 	bne.w	80169aa <http_send+0x3e>
  ssi = hs->ssi;
 8016ce8:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8016cec:	f1b8 0f00 	cmp.w	r8, #0
 8016cf0:	f000 8116 	beq.w	8016f20 <http_send+0x5b4>
  if (httpd_ssi_handler
 8016cf4:	4b1f      	ldr	r3, [pc, #124]	; (8016d74 <http_send+0x408>)
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	9300      	str	r3, [sp, #0]
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	f000 808f 	beq.w	8016e1e <http_send+0x4b2>
      && httpd_tags && httpd_num_tags
 8016d00:	4b1d      	ldr	r3, [pc, #116]	; (8016d78 <http_send+0x40c>)
 8016d02:	681a      	ldr	r2, [r3, #0]
 8016d04:	2a00      	cmp	r2, #0
 8016d06:	f000 808a 	beq.w	8016e1e <http_send+0x4b2>
 8016d0a:	4b1c      	ldr	r3, [pc, #112]	; (8016d7c <http_send+0x410>)
 8016d0c:	681b      	ldr	r3, [r3, #0]
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8016d0e:	2b00      	cmp	r3, #0
      && httpd_tags && httpd_num_tags
 8016d10:	4619      	mov	r1, r3
    for (tag = 0; tag < httpd_num_tags; tag++) {
 8016d12:	f340 8084 	ble.w	8016e1e <http_send+0x4b2>
 8016d16:	f108 0716 	add.w	r7, r8, #22
 8016d1a:	3a04      	subs	r2, #4
 8016d1c:	2300      	movs	r3, #0
 8016d1e:	9401      	str	r4, [sp, #4]
 8016d20:	9602      	str	r6, [sp, #8]
 8016d22:	463e      	mov	r6, r7
 8016d24:	9503      	str	r5, [sp, #12]
 8016d26:	461c      	mov	r4, r3
 8016d28:	4617      	mov	r7, r2
 8016d2a:	460d      	mov	r5, r1
 8016d2c:	e003      	b.n	8016d36 <http_send+0x3ca>
 8016d2e:	3401      	adds	r4, #1
 8016d30:	42a5      	cmp	r5, r4
 8016d32:	f000 8106 	beq.w	8016f42 <http_send+0x5d6>
      if (strcmp(ssi->tag_name, httpd_tags[tag]) == 0)
 8016d36:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8016d3a:	4630      	mov	r0, r6
 8016d3c:	f7e9 fa80 	bl	8000240 <strcmp>
 8016d40:	2800      	cmp	r0, #0
 8016d42:	d1f4      	bne.n	8016d2e <http_send+0x3c2>
        ssi->tag_insert_len = httpd_ssi_handler(tag, ssi->tag_insert,
 8016d44:	4623      	mov	r3, r4
 8016d46:	22fe      	movs	r2, #254	; 0xfe
 8016d48:	f108 011f 	add.w	r1, r8, #31
 8016d4c:	9d03      	ldr	r5, [sp, #12]
 8016d4e:	4618      	mov	r0, r3
 8016d50:	9b00      	ldr	r3, [sp, #0]
 8016d52:	e9dd 4601 	ldrd	r4, r6, [sp, #4]
 8016d56:	4798      	blx	r3
 8016d58:	f8a8 0012 	strh.w	r0, [r8, #18]
          return;
 8016d5c:	e0a0      	b.n	8016ea0 <http_send+0x534>
            ssi->tag_index++;
 8016d5e:	3701      	adds	r7, #1
 8016d60:	8227      	strh	r7, [r4, #16]
 8016d62:	e738      	b.n	8016bd6 <http_send+0x26a>
 8016d64:	08040374 	.word	0x08040374
 8016d68:	08040054 	.word	0x08040054
 8016d6c:	08040134 	.word	0x08040134
 8016d70:	08029f34 	.word	0x08029f34
 8016d74:	2001a47c 	.word	0x2001a47c
 8016d78:	2001a480 	.word	0x2001a480
 8016d7c:	2001a078 	.word	0x2001a078
 8016d80:	00800013 	.word	0x00800013
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8016d84:	f107 011f 	add.w	r1, r7, #31
            len = (ssi->tag_insert_len - ssi->tag_index);
 8016d88:	1bd7      	subs	r7, r2, r7
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8016d8a:	2301      	movs	r3, #1
 8016d8c:	f10d 0216 	add.w	r2, sp, #22
 8016d90:	4421      	add	r1, r4
 8016d92:	4648      	mov	r0, r9
            len = (ssi->tag_insert_len - ssi->tag_index);
 8016d94:	f8ad 7016 	strh.w	r7, [sp, #22]
            err = http_write(pcb, &(ssi->tag_insert[ssi->tag_index]), &len,
 8016d98:	f7ff fa8e 	bl	80162b8 <http_write>
              ssi->tag_index += len;
 8016d9c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
            if (err == ERR_OK) {
 8016da0:	4682      	mov	sl, r0
 8016da2:	2800      	cmp	r0, #0
 8016da4:	f47f ae34 	bne.w	8016a10 <http_send+0xa4>
              ssi->tag_index += len;
 8016da8:	8a21      	ldrh	r1, [r4, #16]
              data_to_send = 1;
 8016daa:	2601      	movs	r6, #1
 8016dac:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
              ssi->tag_index += len;
 8016db0:	4419      	add	r1, r3
 8016db2:	8221      	strh	r1, [r4, #16]
 8016db4:	e5f9      	b.n	80169aa <http_send+0x3e>
          LWIP_ASSERT("hs->started >= hs->file", ssi->tag_started >= hs->file);
 8016db6:	f240 52ac 	movw	r2, #1452	; 0x5ac
 8016dba:	4964      	ldr	r1, [pc, #400]	; (8016f4c <http_send+0x5e0>)
 8016dbc:	4b64      	ldr	r3, [pc, #400]	; (8016f50 <http_send+0x5e4>)
 8016dbe:	4865      	ldr	r0, [pc, #404]	; (8016f54 <http_send+0x5e8>)
 8016dc0:	f00c fb28 	bl	8023414 <iprintf>
 8016dc4:	6862      	ldr	r2, [r4, #4]
 8016dc6:	69a9      	ldr	r1, [r5, #24]
 8016dc8:	e60c      	b.n	80169e4 <http_send+0x78>
      hs->file += len;
 8016dca:	f8bd 1016 	ldrh.w	r1, [sp, #22]
      data_to_send = 1;
 8016dce:	2601      	movs	r6, #1
      hs->file += len;
 8016dd0:	69aa      	ldr	r2, [r5, #24]
      hs->left -= len;
 8016dd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
      hs->file += len;
 8016dd4:	440a      	add	r2, r1
      hs->left -= len;
 8016dd6:	1a5b      	subs	r3, r3, r1
      hs->file += len;
 8016dd8:	61aa      	str	r2, [r5, #24]
      hs->left -= len;
 8016dda:	626b      	str	r3, [r5, #36]	; 0x24
 8016ddc:	e6ad      	b.n	8016b3a <http_send+0x1ce>
 8016dde:	6862      	ldr	r2, [r4, #4]
 8016de0:	69a9      	ldr	r1, [r5, #24]
 8016de2:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016de6:	e72a      	b.n	8016c3e <http_send+0x2d2>
  if ((ssi->tag_state != TAG_SENDING) && (ssi->parsed > hs->file)) {
 8016de8:	2a04      	cmp	r2, #4
 8016dea:	f43f af0f 	beq.w	8016c0c <http_send+0x2a0>
 8016dee:	e66b      	b.n	8016ac8 <http_send+0x15c>
              ssi->tag_index = 1;
 8016df0:	2301      	movs	r3, #1
 8016df2:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8016df6:	8223      	strh	r3, [r4, #16]
 8016df8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016dfc:	e61f      	b.n	8016a3e <http_send+0xd2>
            LWIP_ASSERT("ssi->tag_index <= 0xff", ssi->tag_index <= 0xff);
 8016dfe:	4b54      	ldr	r3, [pc, #336]	; (8016f50 <http_send+0x5e4>)
 8016e00:	f240 523a 	movw	r2, #1338	; 0x53a
 8016e04:	4954      	ldr	r1, [pc, #336]	; (8016f58 <http_send+0x5ec>)
 8016e06:	4853      	ldr	r0, [pc, #332]	; (8016f54 <http_send+0x5e8>)
 8016e08:	f00c fb04 	bl	8023414 <iprintf>
 8016e0c:	7d23      	ldrb	r3, [r4, #20]
 8016e0e:	f8b4 c010 	ldrh.w	ip, [r4, #16]
 8016e12:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 8016e16:	6821      	ldr	r1, [r4, #0]
 8016e18:	f8d7 e004 	ldr.w	lr, [r7, #4]
 8016e1c:	e72d      	b.n	8016c7a <http_send+0x30e>
 8016e1e:	f108 0716 	add.w	r7, r8, #22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8016e22:	4638      	mov	r0, r7
 8016e24:	f7e9 fa16 	bl	8000254 <strlen>
 8016e28:	28e4      	cmp	r0, #228	; 0xe4
 8016e2a:	d869      	bhi.n	8016f00 <http_send+0x594>
 8016e2c:	2809      	cmp	r0, #9
 8016e2e:	bf28      	it	cs
 8016e30:	2009      	movcs	r0, #9
 8016e32:	f100 0331 	add.w	r3, r0, #49	; 0x31
 8016e36:	4686      	mov	lr, r0
 8016e38:	9300      	str	r3, [sp, #0]
 8016e3a:	f100 0319 	add.w	r3, r0, #25
 8016e3e:	9301      	str	r3, [sp, #4]
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016e40:	f8df c124 	ldr.w	ip, [pc, #292]	; 8016f68 <http_send+0x5fc>
 8016e44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016e48:	f8bc c000 	ldrh.w	ip, [ip]
 8016e4c:	f8c8 001f 	str.w	r0, [r8, #31]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016e50:	f108 0031 	add.w	r0, r8, #49	; 0x31
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016e54:	f8a8 c02f 	strh.w	ip, [r8, #47]	; 0x2f
 8016e58:	f8c8 1023 	str.w	r1, [r8, #35]	; 0x23
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016e5c:	4639      	mov	r1, r7
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016e5e:	f8c8 2027 	str.w	r2, [r8, #39]	; 0x27
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016e62:	4672      	mov	r2, lr
  MEMCPY(ssi->tag_insert, UNKNOWN_TAG1_TEXT, UNKNOWN_TAG1_LEN);
 8016e64:	f8c8 302b 	str.w	r3, [r8, #43]	; 0x2b
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN], ssi->tag_name, len);
 8016e68:	f00b fb3a 	bl	80224e0 <memcpy>
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8016e6c:	9a01      	ldr	r2, [sp, #4]
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8016e6e:	4b3b      	ldr	r3, [pc, #236]	; (8016f5c <http_send+0x5f0>)
 8016e70:	9900      	ldr	r1, [sp, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8016e72:	4442      	add	r2, r8
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8016e74:	6818      	ldr	r0, [r3, #0]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8016e76:	4694      	mov	ip, r2
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8016e78:	889f      	ldrh	r7, [r3, #4]
 8016e7a:	eb08 0201 	add.w	r2, r8, r1
 8016e7e:	799b      	ldrb	r3, [r3, #6]
 8016e80:	f848 0001 	str.w	r0, [r8, r1]
  len = strlen(ssi->tag_insert);
 8016e84:	f108 001f 	add.w	r0, r8, #31
  MEMCPY(&ssi->tag_insert[UNKNOWN_TAG1_LEN + len], UNKNOWN_TAG2_TEXT, UNKNOWN_TAG2_LEN);
 8016e88:	8097      	strh	r7, [r2, #4]
 8016e8a:	7193      	strb	r3, [r2, #6]
  ssi->tag_insert[UNKNOWN_TAG1_LEN + len + UNKNOWN_TAG2_LEN] = 0;
 8016e8c:	f88c b01f 	strb.w	fp, [ip, #31]
  len = strlen(ssi->tag_insert);
 8016e90:	f7e9 f9e0 	bl	8000254 <strlen>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8016e94:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  len = strlen(ssi->tag_insert);
 8016e98:	4607      	mov	r7, r0
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8016e9a:	d239      	bcs.n	8016f10 <http_send+0x5a4>
  ssi->tag_insert_len = (u16_t)len;
 8016e9c:	f8a8 7012 	strh.w	r7, [r8, #18]
            ssi->tag_state = TAG_SENDING;
 8016ea0:	2204      	movs	r2, #4
            ssi->parsed = ssi->tag_started;
 8016ea2:	e9d4 3700 	ldrd	r3, r7, [r4]
            ssi->tag_state = TAG_SENDING;
 8016ea6:	f884 211e 	strb.w	r2, [r4, #286]	; 0x11e
            if (ssi->tag_end > hs->file) {
 8016eaa:	69a9      	ldr	r1, [r5, #24]
            ssi->tag_index = 0;
 8016eac:	f8a4 b010 	strh.w	fp, [r4, #16]
            if (ssi->tag_end > hs->file) {
 8016eb0:	428b      	cmp	r3, r1
            ssi->tag_end = ssi->parsed;
 8016eb2:	60a3      	str	r3, [r4, #8]
            ssi->parsed = ssi->tag_started;
 8016eb4:	6027      	str	r7, [r4, #0]
            if (ssi->tag_end > hs->file) {
 8016eb6:	d802      	bhi.n	8016ebe <http_send+0x552>
 8016eb8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8016ebc:	e57b      	b.n	80169b6 <http_send+0x4a>
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8016ebe:	1a7f      	subs	r7, r7, r1
 8016ec0:	f64f 72ff 	movw	r2, #65535	; 0xffff
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016ec4:	2300      	movs	r3, #0
 8016ec6:	4648      	mov	r0, r9
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8016ec8:	4297      	cmp	r7, r2
 8016eca:	bfa8      	it	ge
 8016ecc:	4617      	movge	r7, r2
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016ece:	f10d 0216 	add.w	r2, sp, #22
              len = (u16_t)LWIP_MIN(ssi->tag_started - hs->file, 0xffff);
 8016ed2:	f8ad 7016 	strh.w	r7, [sp, #22]
              err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8016ed6:	f7ff f9ef 	bl	80162b8 <http_write>
              if (err == ERR_OK) {
 8016eda:	4682      	mov	sl, r0
 8016edc:	2800      	cmp	r0, #0
 8016ede:	f47f ad95 	bne.w	8016a0c <http_send+0xa0>
                if (ssi->tag_started <= hs->file) {
 8016ee2:	6861      	ldr	r1, [r4, #4]
 8016ee4:	69aa      	ldr	r2, [r5, #24]
 8016ee6:	4291      	cmp	r1, r2
 8016ee8:	d922      	bls.n	8016f30 <http_send+0x5c4>
 8016eea:	f8bd 3016 	ldrh.w	r3, [sp, #22]
                hs->left -= len;
 8016eee:	6a69      	ldr	r1, [r5, #36]	; 0x24
                hs->file += len;
 8016ef0:	441a      	add	r2, r3
                data_to_send = 1;
 8016ef2:	2601      	movs	r6, #1
                hs->left -= len;
 8016ef4:	1ac9      	subs	r1, r1, r3
                hs->file += len;
 8016ef6:	61aa      	str	r2, [r5, #24]
                hs->left -= len;
 8016ef8:	6269      	str	r1, [r5, #36]	; 0x24
 8016efa:	f894 211e 	ldrb.w	r2, [r4, #286]	; 0x11e
 8016efe:	e554      	b.n	80169aa <http_send+0x3e>
 8016f00:	233a      	movs	r3, #58	; 0x3a
 8016f02:	f04f 0c22 	mov.w	ip, #34	; 0x22
  len = LWIP_MIN(sizeof(ssi->tag_name), LWIP_MIN(strlen(ssi->tag_name),
 8016f06:	f04f 0e09 	mov.w	lr, #9
 8016f0a:	e9cd 3c00 	strd	r3, ip, [sp]
 8016f0e:	e797      	b.n	8016e40 <http_send+0x4d4>
  LWIP_ASSERT("len <= 0xffff", len <= 0xffff);
 8016f10:	4b0f      	ldr	r3, [pc, #60]	; (8016f50 <http_send+0x5e4>)
 8016f12:	f240 323f 	movw	r2, #831	; 0x33f
 8016f16:	4912      	ldr	r1, [pc, #72]	; (8016f60 <http_send+0x5f4>)
 8016f18:	480e      	ldr	r0, [pc, #56]	; (8016f54 <http_send+0x5e8>)
 8016f1a:	f00c fa7b 	bl	8023414 <iprintf>
 8016f1e:	e7bd      	b.n	8016e9c <http_send+0x530>
  LWIP_ASSERT("ssi != NULL", ssi != NULL);
 8016f20:	4b0b      	ldr	r3, [pc, #44]	; (8016f50 <http_send+0x5e4>)
 8016f22:	f240 3206 	movw	r2, #774	; 0x306
 8016f26:	490f      	ldr	r1, [pc, #60]	; (8016f64 <http_send+0x5f8>)
 8016f28:	480a      	ldr	r0, [pc, #40]	; (8016f54 <http_send+0x5e8>)
 8016f2a:	f00c fa73 	bl	8023414 <iprintf>
 8016f2e:	e6e1      	b.n	8016cf4 <http_send+0x388>
                  len += (u16_t)(ssi->tag_end - ssi->tag_started);
 8016f30:	68a3      	ldr	r3, [r4, #8]
 8016f32:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 8016f36:	1a5b      	subs	r3, r3, r1
 8016f38:	4403      	add	r3, r0
 8016f3a:	b29b      	uxth	r3, r3
 8016f3c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016f40:	e7d5      	b.n	8016eee <http_send+0x582>
 8016f42:	4637      	mov	r7, r6
 8016f44:	9c01      	ldr	r4, [sp, #4]
 8016f46:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 8016f4a:	e76a      	b.n	8016e22 <http_send+0x4b6>
 8016f4c:	080401bc 	.word	0x080401bc
 8016f50:	08040054 	.word	0x08040054
 8016f54:	08029f34 	.word	0x08029f34
 8016f58:	0804016c 	.word	0x0804016c
 8016f5c:	080401a4 	.word	0x080401a4
 8016f60:	080401ac 	.word	0x080401ac
 8016f64:	08040184 	.word	0x08040184
 8016f68:	08040190 	.word	0x08040190

08016f6c <http_sent>:
{
 8016f6c:	b508      	push	{r3, lr}
  if (hs == NULL) {
 8016f6e:	4603      	mov	r3, r0
 8016f70:	b130      	cbz	r0, 8016f80 <http_sent+0x14>
  hs->retries = 0;
 8016f72:	2200      	movs	r2, #0
 8016f74:	4608      	mov	r0, r1
  http_send(pcb, hs);
 8016f76:	4619      	mov	r1, r3
  hs->retries = 0;
 8016f78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  http_send(pcb, hs);
 8016f7c:	f7ff fcf6 	bl	801696c <http_send>
}
 8016f80:	2000      	movs	r0, #0
 8016f82:	bd08      	pop	{r3, pc}

08016f84 <http_poll>:
{
 8016f84:	b510      	push	{r4, lr}
 8016f86:	460c      	mov	r4, r1
  if (hs == NULL) {
 8016f88:	b1a8      	cbz	r0, 8016fb6 <http_poll+0x32>
    hs->retries++;
 8016f8a:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8016f8e:	3301      	adds	r3, #1
 8016f90:	b2db      	uxtb	r3, r3
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8016f92:	2b04      	cmp	r3, #4
    hs->retries++;
 8016f94:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8016f98:	d019      	beq.n	8016fce <http_poll+0x4a>
    if (hs->handle) {
 8016f9a:	6943      	ldr	r3, [r0, #20]
 8016f9c:	b123      	cbz	r3, 8016fa8 <http_poll+0x24>
      if (http_send(pcb, hs)) {
 8016f9e:	4601      	mov	r1, r0
 8016fa0:	4620      	mov	r0, r4
 8016fa2:	f7ff fce3 	bl	801696c <http_send>
 8016fa6:	b908      	cbnz	r0, 8016fac <http_poll+0x28>
  return ERR_OK;
 8016fa8:	2000      	movs	r0, #0
}
 8016faa:	bd10      	pop	{r4, pc}
        altcp_output(pcb);
 8016fac:	4620      	mov	r0, r4
 8016fae:	f006 fca1 	bl	801d8f4 <tcp_output>
  return ERR_OK;
 8016fb2:	2000      	movs	r0, #0
 8016fb4:	e7f9      	b.n	8016faa <http_poll+0x26>
  return http_close_or_abort_conn(pcb, hs, 0);
 8016fb6:	4601      	mov	r1, r0
 8016fb8:	4620      	mov	r0, r4
 8016fba:	f7ff fc6b 	bl	8016894 <http_close_or_abort_conn.constprop.0>
    if (closed == ERR_MEM) {
 8016fbe:	3001      	adds	r0, #1
 8016fc0:	d1f2      	bne.n	8016fa8 <http_poll+0x24>
      altcp_abort(pcb);
 8016fc2:	4620      	mov	r0, r4
 8016fc4:	f003 fbd2 	bl	801a76c <tcp_abort>
      return ERR_ABRT;
 8016fc8:	f06f 000c 	mvn.w	r0, #12
}
 8016fcc:	bd10      	pop	{r4, pc}
  return http_close_or_abort_conn(pcb, hs, 0);
 8016fce:	4601      	mov	r1, r0
 8016fd0:	4620      	mov	r0, r4
 8016fd2:	f7ff fc5f 	bl	8016894 <http_close_or_abort_conn.constprop.0>
      return ERR_OK;
 8016fd6:	2000      	movs	r0, #0
}
 8016fd8:	bd10      	pop	{r4, pc}
 8016fda:	bf00      	nop

08016fdc <http_recv>:
{
 8016fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fe0:	4605      	mov	r5, r0
 8016fe2:	b08d      	sub	sp, #52	; 0x34
 8016fe4:	460e      	mov	r6, r1
 8016fe6:	4614      	mov	r4, r2
  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8016fe8:	b9ab      	cbnz	r3, 8017016 <http_recv+0x3a>
 8016fea:	fab2 f782 	clz	r7, r2
 8016fee:	097f      	lsrs	r7, r7, #5
 8016ff0:	b1ca      	cbz	r2, 8017026 <http_recv+0x4a>
 8016ff2:	b188      	cbz	r0, 8017018 <http_recv+0x3c>
    altcp_recved(pcb, p->tot_len);
 8016ff4:	8911      	ldrh	r1, [r2, #8]
 8016ff6:	4630      	mov	r0, r6
 8016ff8:	f002 fee2 	bl	8019dc0 <tcp_recved>
  if (hs->post_content_len_left > 0) {
 8016ffc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	f040 8140 	bne.w	8017284 <http_recv+0x2a8>
    if (hs->handle == NULL) {
 8017004:	696b      	ldr	r3, [r5, #20]
 8017006:	b1b3      	cbz	r3, 8017036 <http_recv+0x5a>
      pbuf_free(p);
 8017008:	4620      	mov	r0, r4
 801700a:	f002 f8eb 	bl	80191e4 <pbuf_free>
}
 801700e:	2000      	movs	r0, #0
 8017010:	b00d      	add	sp, #52	; 0x34
 8017012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (p != NULL) {
 8017016:	b132      	cbz	r2, 8017026 <http_recv+0x4a>
      altcp_recved(pcb, p->tot_len);
 8017018:	4630      	mov	r0, r6
 801701a:	8921      	ldrh	r1, [r4, #8]
 801701c:	f002 fed0 	bl	8019dc0 <tcp_recved>
      pbuf_free(p);
 8017020:	4620      	mov	r0, r4
 8017022:	f002 f8df 	bl	80191e4 <pbuf_free>
  return http_close_or_abort_conn(pcb, hs, 0);
 8017026:	4629      	mov	r1, r5
 8017028:	4630      	mov	r0, r6
 801702a:	f7ff fc33 	bl	8016894 <http_close_or_abort_conn.constprop.0>
}
 801702e:	2000      	movs	r0, #0
 8017030:	b00d      	add	sp, #52	; 0x34
 8017032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8017036:	69ab      	ldr	r3, [r5, #24]
        if (hs->req != NULL) {
 8017038:	6a28      	ldr	r0, [r5, #32]
  if ((hs->handle != NULL) || (hs->file != NULL)) {
 801703a:	2b00      	cmp	r3, #0
 801703c:	f040 8179 	bne.w	8017332 <http_recv+0x356>
  if (hs->req == NULL) {
 8017040:	2800      	cmp	r0, #0
 8017042:	f000 813a 	beq.w	80172ba <http_recv+0x2de>
    pbuf_cat(hs->req, p);
 8017046:	4621      	mov	r1, r4
 8017048:	f002 fa4e 	bl	80194e8 <pbuf_cat>
  pbuf_ref(p);
 801704c:	4620      	mov	r0, r4
 801704e:	f002 fa37 	bl	80194c0 <pbuf_ref>
  if (hs->req->next != NULL) {
 8017052:	6a28      	ldr	r0, [r5, #32]
 8017054:	6803      	ldr	r3, [r0, #0]
 8017056:	2b00      	cmp	r3, #0
 8017058:	f000 8131 	beq.w	80172be <http_recv+0x2e2>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 801705c:	8907      	ldrh	r7, [r0, #8]
 801705e:	f240 32ff 	movw	r2, #1023	; 0x3ff
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8017062:	49bf      	ldr	r1, [pc, #764]	; (8017360 <http_recv+0x384>)
 8017064:	2300      	movs	r3, #0
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8017066:	4297      	cmp	r7, r2
    data = httpd_req_buf;
 8017068:	4688      	mov	r8, r1
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 801706a:	bf28      	it	cs
 801706c:	4617      	movcs	r7, r2
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 801706e:	463a      	mov	r2, r7
 8017070:	f002 fb50 	bl	8019714 <pbuf_copy_partial>
  if (data_len >= MIN_REQ_LEN) {
 8017074:	2f06      	cmp	r7, #6
 8017076:	f240 80f3 	bls.w	8017260 <http_recv+0x284>
    crlf = lwip_strnstr(data, CRLF, data_len);
 801707a:	463a      	mov	r2, r7
 801707c:	49b9      	ldr	r1, [pc, #740]	; (8017364 <http_recv+0x388>)
 801707e:	4640      	mov	r0, r8
 8017080:	f000 fa62 	bl	8017548 <lwip_strnstr>
    if (crlf != NULL) {
 8017084:	2800      	cmp	r0, #0
 8017086:	f000 80eb 	beq.w	8017260 <http_recv+0x284>
      if (!strncmp(data, "GET ", 4)) {
 801708a:	2204      	movs	r2, #4
 801708c:	49b6      	ldr	r1, [pc, #728]	; (8017368 <http_recv+0x38c>)
 801708e:	4640      	mov	r0, r8
 8017090:	f00d f944 	bl	802431c <strncmp>
 8017094:	4682      	mov	sl, r0
 8017096:	2800      	cmp	r0, #0
 8017098:	f040 811c 	bne.w	80172d4 <http_recv+0x2f8>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 801709c:	1f3a      	subs	r2, r7, #4
 801709e:	f108 0b04 	add.w	fp, r8, #4
        sp1 = data + 3;
 80170a2:	f108 0303 	add.w	r3, r8, #3
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80170a6:	49b1      	ldr	r1, [pc, #708]	; (801736c <http_recv+0x390>)
 80170a8:	b292      	uxth	r2, r2
 80170aa:	4658      	mov	r0, fp
        sp1 = data + 3;
 80170ac:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80170ae:	9205      	str	r2, [sp, #20]
 80170b0:	f000 fa4a 	bl	8017548 <lwip_strnstr>
      if (sp2 == NULL) {
 80170b4:	9a05      	ldr	r2, [sp, #20]
 80170b6:	4681      	mov	r9, r0
 80170b8:	2800      	cmp	r0, #0
 80170ba:	f000 8127 	beq.w	801730c <http_recv+0x330>
      int is_09 = 0;
 80170be:	4653      	mov	r3, sl
      if ((sp2 != 0) && (sp2 > sp1)) {
 80170c0:	9305      	str	r3, [sp, #20]
 80170c2:	f1b9 0f00 	cmp.w	r9, #0
 80170c6:	f000 80cb 	beq.w	8017260 <http_recv+0x284>
 80170ca:	9b04      	ldr	r3, [sp, #16]
 80170cc:	4599      	cmp	r9, r3
 80170ce:	f240 80c7 	bls.w	8017260 <http_recv+0x284>
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 80170d2:	463a      	mov	r2, r7
 80170d4:	49a6      	ldr	r1, [pc, #664]	; (8017370 <http_recv+0x394>)
 80170d6:	4640      	mov	r0, r8
 80170d8:	f000 fa36 	bl	8017548 <lwip_strnstr>
 80170dc:	2800      	cmp	r0, #0
 80170de:	f000 80bf 	beq.w	8017260 <http_recv+0x284>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 80170e2:	9b05      	ldr	r3, [sp, #20]
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	f000 8131 	beq.w	801734c <http_recv+0x370>
            hs->keepalive = 0;
 80170ea:	2000      	movs	r0, #0
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 80170ec:	eba9 020b 	sub.w	r2, r9, fp
 80170f0:	f885 0029 	strb.w	r0, [r5, #41]	; 0x29
          *sp1 = 0;
 80170f4:	2100      	movs	r1, #0
 80170f6:	9804      	ldr	r0, [sp, #16]
          uri[uri_len] = 0;
 80170f8:	b292      	uxth	r2, r2
          *sp1 = 0;
 80170fa:	7001      	strb	r1, [r0, #0]
          uri[uri_len] = 0;
 80170fc:	eb0b 0002 	add.w	r0, fp, r2
 8017100:	f80b 1002 	strb.w	r1, [fp, r2]
 8017104:	9006      	str	r0, [sp, #24]
          if (is_post) {
 8017106:	f1ba 0f00 	cmp.w	sl, #0
 801710a:	f000 8118 	beq.w	801733e <http_recv+0x362>
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 801710e:	f109 0301 	add.w	r3, r9, #1
 8017112:	4997      	ldr	r1, [pc, #604]	; (8017370 <http_recv+0x394>)
            struct pbuf *q = hs->req;
 8017114:	f8d5 a020 	ldr.w	sl, [r5, #32]
  char *crlfcrlf = lwip_strnstr(uri_end + 1, CRLF CRLF, data_len - (uri_end + 1 - data));
 8017118:	eba3 0208 	sub.w	r2, r3, r8
 801711c:	4618      	mov	r0, r3
 801711e:	9305      	str	r3, [sp, #20]
 8017120:	1aba      	subs	r2, r7, r2
 8017122:	f000 fa11 	bl	8017548 <lwip_strnstr>
  if (crlfcrlf != NULL) {
 8017126:	9007      	str	r0, [sp, #28]
 8017128:	2800      	cmp	r0, #0
 801712a:	f000 816d 	beq.w	8017408 <http_recv+0x42c>
    char *scontent_len = lwip_strnstr(uri_end + 1, HTTP_HDR_CONTENT_LEN, crlfcrlf - (uri_end + 1));
 801712e:	9b05      	ldr	r3, [sp, #20]
 8017130:	4990      	ldr	r1, [pc, #576]	; (8017374 <http_recv+0x398>)
 8017132:	1ac2      	subs	r2, r0, r3
 8017134:	4618      	mov	r0, r3
 8017136:	f000 fa07 	bl	8017548 <lwip_strnstr>
    if (scontent_len != NULL) {
 801713a:	9008      	str	r0, [sp, #32]
 801713c:	2800      	cmp	r0, #0
 801713e:	f000 8135 	beq.w	80173ac <http_recv+0x3d0>
      char *scontent_len_end = lwip_strnstr(scontent_len + HTTP_HDR_CONTENT_LEN_LEN, CRLF, HTTP_HDR_CONTENT_LEN_DIGIT_MAX_LEN);
 8017142:	f100 0310 	add.w	r3, r0, #16
 8017146:	220a      	movs	r2, #10
 8017148:	4986      	ldr	r1, [pc, #536]	; (8017364 <http_recv+0x388>)
 801714a:	4618      	mov	r0, r3
 801714c:	9309      	str	r3, [sp, #36]	; 0x24
 801714e:	f000 f9fb 	bl	8017548 <lwip_strnstr>
      if (scontent_len_end != NULL) {
 8017152:	2800      	cmp	r0, #0
 8017154:	f000 812a 	beq.w	80173ac <http_recv+0x3d0>
        content_len = atoi(content_len_num);
 8017158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801715a:	4618      	mov	r0, r3
 801715c:	f00b f85e 	bl	802221c <atoi>
        if (content_len == 0) {
 8017160:	1e01      	subs	r1, r0, #0
 8017162:	9109      	str	r1, [sp, #36]	; 0x24
 8017164:	f040 8120 	bne.w	80173a8 <http_recv+0x3cc>
          if ((content_len_num[0] != '0') || (content_len_num[1] != '\r')) {
 8017168:	9b08      	ldr	r3, [sp, #32]
 801716a:	7c1b      	ldrb	r3, [r3, #16]
 801716c:	2b30      	cmp	r3, #48	; 0x30
 801716e:	f040 811d 	bne.w	80173ac <http_recv+0x3d0>
 8017172:	9b08      	ldr	r3, [sp, #32]
 8017174:	7c5b      	ldrb	r3, [r3, #17]
 8017176:	2b0d      	cmp	r3, #13
 8017178:	f040 8118 	bne.w	80173ac <http_recv+0x3d0>
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 801717c:	9b07      	ldr	r3, [sp, #28]
          u8_t post_auto_wnd = 1;
 801717e:	f04f 0c01 	mov.w	ip, #1
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8017182:	9a05      	ldr	r2, [sp, #20]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8017184:	f10d 002f 	add.w	r0, sp, #47	; 0x2f
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8017188:	3304      	adds	r3, #4
          u8_t post_auto_wnd = 1;
 801718a:	f88d c02f 	strb.w	ip, [sp, #47]	; 0x2f
          http_uri_buf[0] = 0;
 801718e:	f04f 0c00 	mov.w	ip, #0
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 8017192:	4659      	mov	r1, fp
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 8017194:	eba3 0808 	sub.w	r8, r3, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 8017198:	1a9b      	subs	r3, r3, r2
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 801719a:	f04f 0b3f 	mov.w	fp, #63	; 0x3f
 801719e:	9a05      	ldr	r2, [sp, #20]
          u16_t hdr_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - data);
 80171a0:	4547      	cmp	r7, r8
 80171a2:	bfb4      	ite	lt
 80171a4:	46b8      	movlt	r8, r7
 80171a6:	fa1f f888 	uxthge.w	r8, r8
          u16_t hdr_data_len = (u16_t)LWIP_MIN(data_len, crlfcrlf + 4 - hdr_start_after_uri);
 80171aa:	429f      	cmp	r7, r3
 80171ac:	bfa8      	it	ge
 80171ae:	b29f      	uxthge	r7, r3
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80171b0:	463b      	mov	r3, r7
          http_uri_buf[0] = 0;
 80171b2:	4f71      	ldr	r7, [pc, #452]	; (8017378 <http_recv+0x39c>)
 80171b4:	f887 c000 	strb.w	ip, [r7]
          *crlfcrlf = 0;
 80171b8:	9f07      	ldr	r7, [sp, #28]
 80171ba:	f887 c000 	strb.w	ip, [r7]
          err = httpd_post_begin(hs, uri, hdr_start_after_uri, hdr_data_len, content_len,
 80171be:	4f6e      	ldr	r7, [pc, #440]	; (8017378 <http_recv+0x39c>)
 80171c0:	9003      	str	r0, [sp, #12]
 80171c2:	4628      	mov	r0, r5
 80171c4:	9701      	str	r7, [sp, #4]
 80171c6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80171c8:	f8cd b008 	str.w	fp, [sp, #8]
 80171cc:	9700      	str	r7, [sp, #0]
 80171ce:	f7ef fd41 	bl	8006c54 <httpd_post_begin>
          if (err == ERR_OK) {
 80171d2:	2800      	cmp	r0, #0
 80171d4:	f040 80f8 	bne.w	80173c8 <http_recv+0x3ec>
            hs->post_content_len_left = (u32_t)content_len;
 80171d8:	632f      	str	r7, [r5, #48]	; 0x30
            while ((q != NULL) && (q->len <= start_offset)) {
 80171da:	f1ba 0f00 	cmp.w	sl, #0
 80171de:	f000 80d7 	beq.w	8017390 <http_recv+0x3b4>
 80171e2:	4652      	mov	r2, sl
 80171e4:	e005      	b.n	80171f2 <http_recv+0x216>
              q = q->next;
 80171e6:	6812      	ldr	r2, [r2, #0]
              start_offset -= q->len;
 80171e8:	fa1f f883 	uxth.w	r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 80171ec:	2a00      	cmp	r2, #0
 80171ee:	f000 80cf 	beq.w	8017390 <http_recv+0x3b4>
 80171f2:	8953      	ldrh	r3, [r2, #10]
 80171f4:	4543      	cmp	r3, r8
              start_offset -= q->len;
 80171f6:	eba8 0303 	sub.w	r3, r8, r3
            while ((q != NULL) && (q->len <= start_offset)) {
 80171fa:	d9f4      	bls.n	80171e6 <http_recv+0x20a>
 80171fc:	4692      	mov	sl, r2
              pbuf_remove_header(q, start_offset);
 80171fe:	4641      	mov	r1, r8
 8017200:	4610      	mov	r0, r2
 8017202:	f001 ffb3 	bl	801916c <pbuf_remove_header>
              pbuf_ref(q);
 8017206:	4650      	mov	r0, sl
 8017208:	f002 f95a 	bl	80194c0 <pbuf_ref>
              return http_post_rxpbuf(hs, q);
 801720c:	4651      	mov	r1, sl
 801720e:	4628      	mov	r0, r5
 8017210:	f7ff fadc 	bl	80167cc <http_post_rxpbuf>
 8017214:	4607      	mov	r7, r0
            if (err != ERR_OK) {
 8017216:	2f00      	cmp	r7, #0
 8017218:	f000 80bc 	beq.w	8017394 <http_recv+0x3b8>
              *sp1 = ' ';
 801721c:	2320      	movs	r3, #32
 801721e:	9a04      	ldr	r2, [sp, #16]
            if (err == ERR_ARG) {
 8017220:	f117 0f10 	cmn.w	r7, #16
              *sp1 = ' ';
 8017224:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 8017226:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8017228:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 801722c:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 801722e:	d022      	beq.n	8017276 <http_recv+0x29a>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 8017230:	2f00      	cmp	r7, #0
 8017232:	d048      	beq.n	80172c6 <http_recv+0x2ea>
 8017234:	1d7a      	adds	r2, r7, #5
 8017236:	f43f aee7 	beq.w	8017008 <http_recv+0x2c>
 801723a:	f027 0308 	bic.w	r3, r7, #8
 801723e:	b25b      	sxtb	r3, r3
 8017240:	3310      	adds	r3, #16
 8017242:	d12e      	bne.n	80172a2 <http_recv+0x2c6>
        if (hs->req != NULL) {
 8017244:	6a28      	ldr	r0, [r5, #32]
 8017246:	b3a0      	cbz	r0, 80172b2 <http_recv+0x2d6>
          pbuf_free(hs->req);
 8017248:	f001 ffcc 	bl	80191e4 <pbuf_free>
          hs->req = NULL;
 801724c:	2300      	movs	r3, #0
 801724e:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 8017250:	4620      	mov	r0, r4
 8017252:	f001 ffc7 	bl	80191e4 <pbuf_free>
      if (parsed == ERR_OK) {
 8017256:	b1df      	cbz	r7, 8017290 <http_recv+0x2b4>
      } else if (parsed == ERR_ARG) {
 8017258:	3710      	adds	r7, #16
 801725a:	f43f aee4 	beq.w	8017026 <http_recv+0x4a>
 801725e:	e6e6      	b.n	801702e <http_recv+0x52>
  clen = pbuf_clen(hs->req);
 8017260:	6a28      	ldr	r0, [r5, #32]
 8017262:	f002 f923 	bl	80194ac <pbuf_clen>
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8017266:	6a2b      	ldr	r3, [r5, #32]
 8017268:	891b      	ldrh	r3, [r3, #8]
 801726a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801726e:	d202      	bcs.n	8017276 <http_recv+0x29a>
 8017270:	2805      	cmp	r0, #5
 8017272:	f67f aec9 	bls.w	8017008 <http_recv+0x2c>
    return http_find_error_file(hs, 400);
 8017276:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801727a:	4628      	mov	r0, r5
 801727c:	f7ff facc 	bl	8016818 <http_find_error_file>
 8017280:	4607      	mov	r7, r0
 8017282:	e7d5      	b.n	8017230 <http_recv+0x254>
    http_post_rxpbuf(hs, p);
 8017284:	4621      	mov	r1, r4
 8017286:	4628      	mov	r0, r5
    hs->retries = 0;
 8017288:	f885 7028 	strb.w	r7, [r5, #40]	; 0x28
    http_post_rxpbuf(hs, p);
 801728c:	f7ff fa9e 	bl	80167cc <http_post_rxpbuf>
    if (hs->post_content_len_left == 0) {
 8017290:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8017292:	2b00      	cmp	r3, #0
 8017294:	f47f aecb 	bne.w	801702e <http_recv+0x52>
      http_send(pcb, hs);
 8017298:	4629      	mov	r1, r5
 801729a:	4630      	mov	r0, r6
 801729c:	f7ff fb66 	bl	801696c <http_send>
 80172a0:	e6c5      	b.n	801702e <http_recv+0x52>
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80172a2:	4b36      	ldr	r3, [pc, #216]	; (801737c <http_recv+0x3a0>)
 80172a4:	f640 2204 	movw	r2, #2564	; 0xa04
 80172a8:	4935      	ldr	r1, [pc, #212]	; (8017380 <http_recv+0x3a4>)
 80172aa:	4836      	ldr	r0, [pc, #216]	; (8017384 <http_recv+0x3a8>)
 80172ac:	f00c f8b2 	bl	8023414 <iprintf>
 80172b0:	e7c8      	b.n	8017244 <http_recv+0x268>
      pbuf_free(p);
 80172b2:	4620      	mov	r0, r4
 80172b4:	f001 ff96 	bl	80191e4 <pbuf_free>
      if (parsed == ERR_OK) {
 80172b8:	e7ce      	b.n	8017258 <http_recv+0x27c>
    hs->req = p;
 80172ba:	622c      	str	r4, [r5, #32]
 80172bc:	e6c6      	b.n	801704c <http_recv+0x70>
    data = (char *)p->payload;
 80172be:	f8d4 8004 	ldr.w	r8, [r4, #4]
    data_len = p->len;
 80172c2:	8967      	ldrh	r7, [r4, #10]
    if (p->len != p->tot_len) {
 80172c4:	e6d6      	b.n	8017074 <http_recv+0x98>
      if (parsed != ERR_INPROGRESS) {
 80172c6:	1d7b      	adds	r3, r7, #5
 80172c8:	f43f ae9e 	beq.w	8017008 <http_recv+0x2c>
        if (hs->req != NULL) {
 80172cc:	6a28      	ldr	r0, [r5, #32]
 80172ce:	2800      	cmp	r0, #0
 80172d0:	d0be      	beq.n	8017250 <http_recv+0x274>
 80172d2:	e7b9      	b.n	8017248 <http_recv+0x26c>
      } else if (!strncmp(data, "POST ", 5)) {
 80172d4:	2205      	movs	r2, #5
 80172d6:	492c      	ldr	r1, [pc, #176]	; (8017388 <http_recv+0x3ac>)
 80172d8:	4640      	mov	r0, r8
 80172da:	f00d f81f 	bl	802431c <strncmp>
 80172de:	9005      	str	r0, [sp, #20]
 80172e0:	b9e8      	cbnz	r0, 801731e <http_recv+0x342>
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 80172e2:	f1a7 0a05 	sub.w	sl, r7, #5
 80172e6:	f108 0b05 	add.w	fp, r8, #5
        sp1 = data + 4;
 80172ea:	f108 0304 	add.w	r3, r8, #4
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80172ee:	491f      	ldr	r1, [pc, #124]	; (801736c <http_recv+0x390>)
 80172f0:	fa1f fa8a 	uxth.w	sl, sl
 80172f4:	4658      	mov	r0, fp
        sp1 = data + 4;
 80172f6:	9304      	str	r3, [sp, #16]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 80172f8:	4652      	mov	r2, sl
 80172fa:	f000 f925 	bl	8017548 <lwip_strnstr>
      if (sp2 == NULL) {
 80172fe:	4681      	mov	r9, r0
 8017300:	2800      	cmp	r0, #0
 8017302:	d05b      	beq.n	80173bc <http_recv+0x3e0>
        is_post = 1;
 8017304:	f04f 0a01 	mov.w	sl, #1
 8017308:	9b05      	ldr	r3, [sp, #20]
 801730a:	e6d9      	b.n	80170c0 <http_recv+0xe4>
        is_09 = 1;
 801730c:	2301      	movs	r3, #1
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 801730e:	4915      	ldr	r1, [pc, #84]	; (8017364 <http_recv+0x388>)
 8017310:	4658      	mov	r0, fp
        is_09 = 1;
 8017312:	9305      	str	r3, [sp, #20]
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8017314:	f000 f918 	bl	8017548 <lwip_strnstr>
 8017318:	9b05      	ldr	r3, [sp, #20]
 801731a:	4681      	mov	r9, r0
        if (is_post) {
 801731c:	e6d0      	b.n	80170c0 <http_recv+0xe4>
        data[4] = 0;
 801731e:	2300      	movs	r3, #0
        return http_find_error_file(hs, 501);
 8017320:	f240 11f5 	movw	r1, #501	; 0x1f5
 8017324:	4628      	mov	r0, r5
        data[4] = 0;
 8017326:	f888 3004 	strb.w	r3, [r8, #4]
        return http_find_error_file(hs, 501);
 801732a:	f7ff fa75 	bl	8016818 <http_find_error_file>
 801732e:	4607      	mov	r7, r0
 8017330:	e77e      	b.n	8017230 <http_recv+0x254>
        if (hs->req != NULL) {
 8017332:	2800      	cmp	r0, #0
 8017334:	f43f ae68 	beq.w	8017008 <http_recv+0x2c>
 8017338:	f06f 0707 	mvn.w	r7, #7
 801733c:	e784      	b.n	8017248 <http_recv+0x26c>
            return http_find_file(hs, uri, is_09);
 801733e:	461a      	mov	r2, r3
 8017340:	4659      	mov	r1, fp
 8017342:	4628      	mov	r0, r5
 8017344:	f7ff f954 	bl	80165f0 <http_find_file>
 8017348:	4607      	mov	r7, r0
 801734a:	e771      	b.n	8017230 <http_recv+0x254>
          if (!is_09 && (lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE, data_len) ||
 801734c:	463a      	mov	r2, r7
 801734e:	490f      	ldr	r1, [pc, #60]	; (801738c <http_recv+0x3b0>)
 8017350:	4640      	mov	r0, r8
 8017352:	f000 f8f9 	bl	8017548 <lwip_strnstr>
 8017356:	9b05      	ldr	r3, [sp, #20]
 8017358:	2800      	cmp	r0, #0
 801735a:	d047      	beq.n	80173ec <http_recv+0x410>
            hs->keepalive = 1;
 801735c:	2001      	movs	r0, #1
 801735e:	e6c5      	b.n	80170ec <http_recv+0x110>
 8017360:	2001a07c 	.word	0x2001a07c
 8017364:	08028dc8 	.word	0x08028dc8
 8017368:	080401d4 	.word	0x080401d4
 801736c:	080298f0 	.word	0x080298f0
 8017370:	08027894 	.word	0x08027894
 8017374:	08040214 	.word	0x08040214
 8017378:	2001a038 	.word	0x2001a038
 801737c:	08040054 	.word	0x08040054
 8017380:	08040228 	.word	0x08040228
 8017384:	08029f34 	.word	0x08029f34
 8017388:	080401dc 	.word	0x080401dc
 801738c:	080401e4 	.word	0x080401e4
            } else if (hs->post_content_len_left == 0) {
 8017390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017392:	b303      	cbz	r3, 80173d6 <http_recv+0x3fa>
        if (hs->req != NULL) {
 8017394:	6a28      	ldr	r0, [r5, #32]
 8017396:	b398      	cbz	r0, 8017400 <http_recv+0x424>
          pbuf_free(hs->req);
 8017398:	f001 ff24 	bl	80191e4 <pbuf_free>
          hs->req = NULL;
 801739c:	2300      	movs	r3, #0
      pbuf_free(p);
 801739e:	4620      	mov	r0, r4
          hs->req = NULL;
 80173a0:	622b      	str	r3, [r5, #32]
      pbuf_free(p);
 80173a2:	f001 ff1f 	bl	80191e4 <pbuf_free>
      if (parsed == ERR_OK) {
 80173a6:	e773      	b.n	8017290 <http_recv+0x2b4>
        if (content_len >= 0) {
 80173a8:	f6bf aee8 	bge.w	801717c <http_recv+0x1a0>
              *sp1 = ' ';
 80173ac:	2320      	movs	r3, #32
 80173ae:	9a04      	ldr	r2, [sp, #16]
 80173b0:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 80173b2:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 80173b4:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 80173b8:	7013      	strb	r3, [r2, #0]
            if (err == ERR_ARG) {
 80173ba:	e75c      	b.n	8017276 <http_recv+0x29a>
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 80173bc:	4652      	mov	r2, sl
 80173be:	4658      	mov	r0, fp
 80173c0:	4915      	ldr	r1, [pc, #84]	; (8017418 <http_recv+0x43c>)
 80173c2:	f000 f8c1 	bl	8017548 <lwip_strnstr>
        if (is_post) {
 80173c6:	e756      	b.n	8017276 <http_recv+0x29a>
            return http_find_file(hs, http_uri_buf, 0);
 80173c8:	2200      	movs	r2, #0
 80173ca:	4914      	ldr	r1, [pc, #80]	; (801741c <http_recv+0x440>)
 80173cc:	4628      	mov	r0, r5
 80173ce:	f7ff f90f 	bl	80165f0 <http_find_file>
 80173d2:	4607      	mov	r7, r0
 80173d4:	e71f      	b.n	8017216 <http_recv+0x23a>
              q = pbuf_alloc(PBUF_RAW, 0, PBUF_REF);
 80173d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80173d8:	2241      	movs	r2, #65	; 0x41
 80173da:	4608      	mov	r0, r1
 80173dc:	f001 ff70 	bl	80192c0 <pbuf_alloc>
 80173e0:	4601      	mov	r1, r0
              return http_post_rxpbuf(hs, q);
 80173e2:	4628      	mov	r0, r5
 80173e4:	f7ff f9f2 	bl	80167cc <http_post_rxpbuf>
 80173e8:	4607      	mov	r7, r0
 80173ea:	e714      	b.n	8017216 <http_recv+0x23a>
                         lwip_strnstr(data, HTTP11_CONNECTIONKEEPALIVE2, data_len))) {
 80173ec:	463a      	mov	r2, r7
 80173ee:	490c      	ldr	r1, [pc, #48]	; (8017420 <http_recv+0x444>)
 80173f0:	4640      	mov	r0, r8
 80173f2:	f000 f8a9 	bl	8017548 <lwip_strnstr>
            hs->keepalive = 1;
 80173f6:	3800      	subs	r0, #0
 80173f8:	9b05      	ldr	r3, [sp, #20]
 80173fa:	bf18      	it	ne
 80173fc:	2001      	movne	r0, #1
 80173fe:	e675      	b.n	80170ec <http_recv+0x110>
      pbuf_free(p);
 8017400:	4620      	mov	r0, r4
 8017402:	f001 feef 	bl	80191e4 <pbuf_free>
      if (parsed == ERR_OK) {
 8017406:	e743      	b.n	8017290 <http_recv+0x2b4>
              *sp1 = ' ';
 8017408:	2320      	movs	r3, #32
 801740a:	9a04      	ldr	r2, [sp, #16]
 801740c:	7013      	strb	r3, [r2, #0]
              uri[uri_len] = ' ';
 801740e:	9a06      	ldr	r2, [sp, #24]
              *sp2 = ' ';
 8017410:	f889 3000 	strb.w	r3, [r9]
              uri[uri_len] = ' ';
 8017414:	7013      	strb	r3, [r2, #0]
      if (parsed != ERR_INPROGRESS) {
 8017416:	e5f7      	b.n	8017008 <http_recv+0x2c>
 8017418:	08028dc8 	.word	0x08028dc8
 801741c:	2001a038 	.word	0x2001a038
 8017420:	080401fc 	.word	0x080401fc

08017424 <http_err>:
  if (hs != NULL) {
 8017424:	b140      	cbz	r0, 8017438 <http_err+0x14>
{
 8017426:	b510      	push	{r4, lr}
 8017428:	4604      	mov	r4, r0
    http_state_eof(hs);
 801742a:	f7fe ff79 	bl	8016320 <http_state_eof>
    HTTP_FREE_HTTP_STATE(hs);
 801742e:	4620      	mov	r0, r4
}
 8017430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HTTP_FREE_HTTP_STATE(hs);
 8017434:	f001 b81a 	b.w	801846c <mem_free>
 8017438:	4770      	bx	lr
 801743a:	bf00      	nop

0801743c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 801743c:	b510      	push	{r4, lr}
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 801743e:	202e      	movs	r0, #46	; 0x2e
 8017440:	f003 fad4 	bl	801a9ec <tcp_new_ip_type>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 8017444:	b358      	cbz	r0, 801749e <httpd_init+0x62>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 8017446:	4604      	mov	r4, r0
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8017448:	2101      	movs	r1, #1
 801744a:	f002 fd0d 	bl	8019e68 <tcp_setprio>
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801744e:	2250      	movs	r2, #80	; 0x50
 8017450:	4917      	ldr	r1, [pc, #92]	; (80174b0 <httpd_init+0x74>)
 8017452:	4620      	mov	r0, r4
 8017454:	f002 fba8 	bl	8019ba8 <tcp_bind>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8017458:	b958      	cbnz	r0, 8017472 <httpd_init+0x36>
    pcb = altcp_listen(pcb);
 801745a:	4620      	mov	r0, r4
 801745c:	21ff      	movs	r1, #255	; 0xff
 801745e:	f002 fc73 	bl	8019d48 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8017462:	4604      	mov	r4, r0
 8017464:	b198      	cbz	r0, 801748e <httpd_init+0x52>
    altcp_accept(pcb, http_accept);
 8017466:	4620      	mov	r0, r4
 8017468:	4912      	ldr	r1, [pc, #72]	; (80174b4 <httpd_init+0x78>)
}
 801746a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    altcp_accept(pcb, http_accept);
 801746e:	f002 bd89 	b.w	8019f84 <tcp_accept>
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 8017472:	4b11      	ldr	r3, [pc, #68]	; (80174b8 <httpd_init+0x7c>)
 8017474:	f640 2257 	movw	r2, #2647	; 0xa57
 8017478:	4910      	ldr	r1, [pc, #64]	; (80174bc <httpd_init+0x80>)
 801747a:	4811      	ldr	r0, [pc, #68]	; (80174c0 <httpd_init+0x84>)
 801747c:	f00b ffca 	bl	8023414 <iprintf>
    pcb = altcp_listen(pcb);
 8017480:	4620      	mov	r0, r4
 8017482:	21ff      	movs	r1, #255	; 0xff
 8017484:	f002 fc60 	bl	8019d48 <tcp_listen_with_backlog>
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 8017488:	4604      	mov	r4, r0
 801748a:	2800      	cmp	r0, #0
 801748c:	d1eb      	bne.n	8017466 <httpd_init+0x2a>
 801748e:	4b0a      	ldr	r3, [pc, #40]	; (80174b8 <httpd_init+0x7c>)
 8017490:	f640 2259 	movw	r2, #2649	; 0xa59
 8017494:	490b      	ldr	r1, [pc, #44]	; (80174c4 <httpd_init+0x88>)
 8017496:	480a      	ldr	r0, [pc, #40]	; (80174c0 <httpd_init+0x84>)
 8017498:	f00b ffbc 	bl	8023414 <iprintf>
 801749c:	e7e3      	b.n	8017466 <httpd_init+0x2a>
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 801749e:	4b06      	ldr	r3, [pc, #24]	; (80174b8 <httpd_init+0x7c>)
 80174a0:	f640 2272 	movw	r2, #2674	; 0xa72
 80174a4:	4908      	ldr	r1, [pc, #32]	; (80174c8 <httpd_init+0x8c>)
 80174a6:	4806      	ldr	r0, [pc, #24]	; (80174c0 <httpd_init+0x84>)
}
 80174a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80174ac:	f00b bfb2 	b.w	8023414 <iprintf>
 80174b0:	08042c1c 	.word	0x08042c1c
 80174b4:	08016395 	.word	0x08016395
 80174b8:	08040054 	.word	0x08040054
 80174bc:	08040270 	.word	0x08040270
 80174c0:	08029f34 	.word	0x08029f34
 80174c4:	0804028c 	.word	0x0804028c
 80174c8:	08040254 	.word	0x08040254

080174cc <http_set_ssi_handler>:
 * @param tags an array of SSI tag strings to search for in SSI-enabled files
 * @param num_tags number of tags in the 'tags' array
 */
void
http_set_ssi_handler(tSSIHandler ssi_handler, const char **tags, int num_tags)
{
 80174cc:	b570      	push	{r4, r5, r6, lr}
 80174ce:	460d      	mov	r5, r1
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_set_ssi_handler\n"));

  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 80174d0:	4606      	mov	r6, r0
{
 80174d2:	4614      	mov	r4, r2
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 80174d4:	b1c8      	cbz	r0, 801750a <http_set_ssi_handler+0x3e>
  httpd_ssi_handler = ssi_handler;
 80174d6:	4b11      	ldr	r3, [pc, #68]	; (801751c <http_set_ssi_handler+0x50>)
 80174d8:	601e      	str	r6, [r3, #0]

#if LWIP_HTTPD_SSI_RAW
  LWIP_UNUSED_ARG(tags);
  LWIP_UNUSED_ARG(num_tags);
#else /* LWIP_HTTPD_SSI_RAW */
  LWIP_ASSERT("no tags given", tags != NULL);
 80174da:	b175      	cbz	r5, 80174fa <http_set_ssi_handler+0x2e>
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 80174dc:	2c00      	cmp	r4, #0
 80174de:	dd04      	ble.n	80174ea <http_set_ssi_handler+0x1e>

  httpd_tags = tags;
 80174e0:	4a0f      	ldr	r2, [pc, #60]	; (8017520 <http_set_ssi_handler+0x54>)
  httpd_num_tags = num_tags;
 80174e2:	4b10      	ldr	r3, [pc, #64]	; (8017524 <http_set_ssi_handler+0x58>)
  httpd_tags = tags;
 80174e4:	6015      	str	r5, [r2, #0]
  httpd_num_tags = num_tags;
 80174e6:	601c      	str	r4, [r3, #0]
#endif /* !LWIP_HTTPD_SSI_RAW */
}
 80174e8:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid number of tags", num_tags > 0);
 80174ea:	4b0f      	ldr	r3, [pc, #60]	; (8017528 <http_set_ssi_handler+0x5c>)
 80174ec:	f640 229f 	movw	r2, #2719	; 0xa9f
 80174f0:	490e      	ldr	r1, [pc, #56]	; (801752c <http_set_ssi_handler+0x60>)
 80174f2:	480f      	ldr	r0, [pc, #60]	; (8017530 <http_set_ssi_handler+0x64>)
 80174f4:	f00b ff8e 	bl	8023414 <iprintf>
 80174f8:	e7f2      	b.n	80174e0 <http_set_ssi_handler+0x14>
  LWIP_ASSERT("no tags given", tags != NULL);
 80174fa:	4b0b      	ldr	r3, [pc, #44]	; (8017528 <http_set_ssi_handler+0x5c>)
 80174fc:	f640 229e 	movw	r2, #2718	; 0xa9e
 8017500:	490c      	ldr	r1, [pc, #48]	; (8017534 <http_set_ssi_handler+0x68>)
 8017502:	480b      	ldr	r0, [pc, #44]	; (8017530 <http_set_ssi_handler+0x64>)
 8017504:	f00b ff86 	bl	8023414 <iprintf>
 8017508:	e7e8      	b.n	80174dc <http_set_ssi_handler+0x10>
  LWIP_ASSERT("no ssi_handler given", ssi_handler != NULL);
 801750a:	4b07      	ldr	r3, [pc, #28]	; (8017528 <http_set_ssi_handler+0x5c>)
 801750c:	f640 2297 	movw	r2, #2711	; 0xa97
 8017510:	4909      	ldr	r1, [pc, #36]	; (8017538 <http_set_ssi_handler+0x6c>)
 8017512:	4807      	ldr	r0, [pc, #28]	; (8017530 <http_set_ssi_handler+0x64>)
 8017514:	f00b ff7e 	bl	8023414 <iprintf>
 8017518:	e7dd      	b.n	80174d6 <http_set_ssi_handler+0xa>
 801751a:	bf00      	nop
 801751c:	2001a47c 	.word	0x2001a47c
 8017520:	2001a480 	.word	0x2001a480
 8017524:	2001a078 	.word	0x2001a078
 8017528:	08040054 	.word	0x08040054
 801752c:	080402d4 	.word	0x080402d4
 8017530:	08029f34 	.word	0x08029f34
 8017534:	080402c4 	.word	0x080402c4
 8017538:	080402ac 	.word	0x080402ac

0801753c <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 801753c:	ba40      	rev16	r0, r0
}
 801753e:	b280      	uxth	r0, r0
 8017540:	4770      	bx	lr
 8017542:	bf00      	nop

08017544 <lwip_htonl>:
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
}
 8017544:	ba00      	rev	r0, r0
 8017546:	4770      	bx	lr

08017548 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8017548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801754c:	4604      	mov	r4, r0
  const char *p;
  size_t tokenlen = strlen(token);
 801754e:	4608      	mov	r0, r1
{
 8017550:	4688      	mov	r8, r1
 8017552:	4616      	mov	r6, r2
  size_t tokenlen = strlen(token);
 8017554:	f7e8 fe7e 	bl	8000254 <strlen>
  if (tokenlen == 0) {
 8017558:	b1c0      	cbz	r0, 801758c <lwip_strnstr+0x44>
    return LWIP_CONST_CAST(char *, buffer);
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801755a:	4605      	mov	r5, r0
 801755c:	7820      	ldrb	r0, [r4, #0]
 801755e:	b1b0      	cbz	r0, 801758e <lwip_strnstr+0x46>
 8017560:	4426      	add	r6, r4
 8017562:	1962      	adds	r2, r4, r5
 8017564:	4296      	cmp	r6, r2
 8017566:	d314      	bcc.n	8017592 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 8017568:	f898 7000 	ldrb.w	r7, [r8]
 801756c:	e005      	b.n	801757a <lwip_strnstr+0x32>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801756e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8017572:	1962      	adds	r2, r4, r5
 8017574:	b158      	cbz	r0, 801758e <lwip_strnstr+0x46>
 8017576:	4296      	cmp	r6, r2
 8017578:	d30b      	bcc.n	8017592 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 801757a:	4287      	cmp	r7, r0
 801757c:	d1f7      	bne.n	801756e <lwip_strnstr+0x26>
 801757e:	462a      	mov	r2, r5
 8017580:	4641      	mov	r1, r8
 8017582:	4620      	mov	r0, r4
 8017584:	f00c feca 	bl	802431c <strncmp>
 8017588:	2800      	cmp	r0, #0
 801758a:	d1f0      	bne.n	801756e <lwip_strnstr+0x26>
 801758c:	4620      	mov	r0, r4
      return LWIP_CONST_CAST(char *, p);
    }
  }
  return NULL;
}
 801758e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return NULL;
 8017592:	2000      	movs	r0, #0
}
 8017594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017598 <lwip_stricmp>:
lwip_stricmp(const char *str1, const char *str2)
{
  char c1, c2;

  do {
    c1 = *str1++;
 8017598:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 801759c:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 80175a0:	4293      	cmp	r3, r2
 80175a2:	d01c      	beq.n	80175de <lwip_stricmp+0x46>
{
 80175a4:	b430      	push	{r4, r5}
 80175a6:	f043 0420 	orr.w	r4, r3, #32
 80175aa:	f042 0520 	orr.w	r5, r2, #32
 80175ae:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80175b2:	2a19      	cmp	r2, #25
 80175b4:	d810      	bhi.n	80175d8 <lwip_stricmp+0x40>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 80175b6:	42ac      	cmp	r4, r5
 80175b8:	d10e      	bne.n	80175d8 <lwip_stricmp+0x40>
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
  } while (c1 != 0);
 80175ba:	b1a3      	cbz	r3, 80175e6 <lwip_stricmp+0x4e>
    c1 = *str1++;
 80175bc:	f810 3b01 	ldrb.w	r3, [r0], #1
    c2 = *str2++;
 80175c0:	f811 2b01 	ldrb.w	r2, [r1], #1
    if (c1 != c2) {
 80175c4:	4293      	cmp	r3, r2
 80175c6:	d0f8      	beq.n	80175ba <lwip_stricmp+0x22>
 80175c8:	f043 0420 	orr.w	r4, r3, #32
 80175cc:	f042 0520 	orr.w	r5, r2, #32
 80175d0:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 80175d4:	2a19      	cmp	r2, #25
 80175d6:	d9ee      	bls.n	80175b6 <lwip_stricmp+0x1e>
        return 1;
 80175d8:	2001      	movs	r0, #1
  return 0;
}
 80175da:	bc30      	pop	{r4, r5}
 80175dc:	4770      	bx	lr
  } while (c1 != 0);
 80175de:	2b00      	cmp	r3, #0
 80175e0:	d1da      	bne.n	8017598 <lwip_stricmp>
  return 0;
 80175e2:	4618      	mov	r0, r3
}
 80175e4:	4770      	bx	lr
  return 0;
 80175e6:	4618      	mov	r0, r3
}
 80175e8:	bc30      	pop	{r4, r5}
 80175ea:	4770      	bx	lr

080175ec <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 80175ec:	b4f0      	push	{r4, r5, r6, r7}
 80175ee:	4604      	mov	r4, r0
 80175f0:	e004      	b.n	80175fc <lwip_strnicmp+0x10>
      char c1_upc = c1 | 0x20;
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
        if (c1_upc != c2_upc) {
 80175f2:	4566      	cmp	r6, ip
 80175f4:	d111      	bne.n	801761a <lwip_strnicmp+0x2e>
        /* characters are not equal but none is in the alphabet range */
        return 1;
      }
    }
    len--;
  } while ((len != 0) && (c1 != 0));
 80175f6:	42f8      	cmn	r0, r7
 80175f8:	d012      	beq.n	8017620 <lwip_strnicmp+0x34>
 80175fa:	b18b      	cbz	r3, 8017620 <lwip_strnicmp+0x34>
    c1 = *str1++;
 80175fc:	f814 3b01 	ldrb.w	r3, [r4], #1
    c2 = *str2++;
 8017600:	f811 5b01 	ldrb.w	r5, [r1], #1
      char c1_upc = c1 | 0x20;
 8017604:	f043 0620 	orr.w	r6, r3, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8017608:	1b17      	subs	r7, r2, r4
    if (c1 != c2) {
 801760a:	42ab      	cmp	r3, r5
        if (c1_upc != c2_upc) {
 801760c:	f045 0c20 	orr.w	ip, r5, #32
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8017610:	f1a6 0561 	sub.w	r5, r6, #97	; 0x61
    if (c1 != c2) {
 8017614:	d0ef      	beq.n	80175f6 <lwip_strnicmp+0xa>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 8017616:	2d19      	cmp	r5, #25
 8017618:	d9eb      	bls.n	80175f2 <lwip_strnicmp+0x6>
        return 1;
 801761a:	2001      	movs	r0, #1
  return 0;
}
 801761c:	bcf0      	pop	{r4, r5, r6, r7}
 801761e:	4770      	bx	lr
  return 0;
 8017620:	2000      	movs	r0, #0
}
 8017622:	bcf0      	pop	{r4, r5, r6, r7}
 8017624:	4770      	bx	lr
 8017626:	bf00      	nop

08017628 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 8017628:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801762c:	4605      	mov	r5, r0
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801762e:	4f24      	ldr	r7, [pc, #144]	; (80176c0 <dns_call_found+0x98>)
 8017630:	eb00 1000 	add.w	r0, r0, r0, lsl #4
 8017634:	4c23      	ldr	r4, [pc, #140]	; (80176c4 <dns_call_found+0x9c>)
      /* flush this entry */
      dns_requests[i].found = NULL;
 8017636:	f04f 0900 	mov.w	r9, #0
{
 801763a:	468a      	mov	sl, r1
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801763c:	eb07 1000 	add.w	r0, r7, r0, lsl #4
 8017640:	f104 0830 	add.w	r8, r4, #48	; 0x30
 8017644:	012e      	lsls	r6, r5, #4
 8017646:	f100 0b10 	add.w	fp, r0, #16
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 801764a:	6823      	ldr	r3, [r4, #0]
 801764c:	b143      	cbz	r3, 8017660 <dns_call_found+0x38>
 801764e:	7a22      	ldrb	r2, [r4, #8]
 8017650:	42aa      	cmp	r2, r5
 8017652:	d105      	bne.n	8017660 <dns_call_found+0x38>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 8017654:	6862      	ldr	r2, [r4, #4]
 8017656:	4651      	mov	r1, sl
 8017658:	4658      	mov	r0, fp
 801765a:	4798      	blx	r3
      dns_requests[i].found = NULL;
 801765c:	f8c4 9000 	str.w	r9, [r4]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8017660:	340c      	adds	r4, #12
 8017662:	4544      	cmp	r4, r8
 8017664:	d1f1      	bne.n	801764a <dns_call_found+0x22>
 8017666:	1973      	adds	r3, r6, r5
 8017668:	2400      	movs	r4, #0
 801766a:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 801766e:	4f14      	ldr	r7, [pc, #80]	; (80176c0 <dns_call_found+0x98>)
 8017670:	7bd9      	ldrb	r1, [r3, #15]
 8017672:	463a      	mov	r2, r7
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
    if (i == idx) {
 8017674:	b2e3      	uxtb	r3, r4
 8017676:	3401      	adds	r4, #1
 8017678:	429d      	cmp	r5, r3
 801767a:	d002      	beq.n	8017682 <dns_call_found+0x5a>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 801767c:	7a93      	ldrb	r3, [r2, #10]
 801767e:	2b02      	cmp	r3, #2
 8017680:	d015      	beq.n	80176ae <dns_call_found+0x86>
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 8017682:	2c04      	cmp	r4, #4
 8017684:	f502 7288 	add.w	r2, r2, #272	; 0x110
 8017688:	d1f4      	bne.n	8017674 <dns_call_found+0x4c>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
        break;
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 801768a:	2903      	cmp	r1, #3
 801768c:	d80d      	bhi.n	80176aa <dns_call_found+0x82>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801768e:	4435      	add	r5, r6
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8017690:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80176c8 <dns_call_found+0xa0>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 8017694:	eb07 1705 	add.w	r7, r7, r5, lsl #4
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 8017698:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 801769c:	f007 f87e 	bl	801e79c <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80176a0:	2200      	movs	r2, #0
 80176a2:	7bfb      	ldrb	r3, [r7, #15]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80176a4:	73fc      	strb	r4, [r7, #15]
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 80176a6:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
  }
#endif
}
 80176aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 80176ae:	7bd3      	ldrb	r3, [r2, #15]
 80176b0:	428b      	cmp	r3, r1
 80176b2:	d1e6      	bne.n	8017682 <dns_call_found+0x5a>
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 80176b4:	4435      	add	r5, r6
 80176b6:	2304      	movs	r3, #4
 80176b8:	eb07 1705 	add.w	r7, r7, r5, lsl #4
 80176bc:	73fb      	strb	r3, [r7, #15]
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 80176be:	e7f4      	b.n	80176aa <dns_call_found+0x82>
 80176c0:	2001a4d4 	.word	0x2001a4d4
 80176c4:	2001a498 	.word	0x2001a498
 80176c8:	2001a488 	.word	0x2001a488

080176cc <dns_send>:
{
 80176cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80176d0:	0103      	lsls	r3, r0, #4
{
 80176d2:	b087      	sub	sp, #28
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80176d4:	eb00 1400 	add.w	r4, r0, r0, lsl #4
{
 80176d8:	4681      	mov	r9, r0
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 80176da:	9301      	str	r3, [sp, #4]
 80176dc:	4b60      	ldr	r3, [pc, #384]	; (8017860 <dns_send+0x194>)
 80176de:	eb03 1404 	add.w	r4, r3, r4, lsl #4
 80176e2:	7ae3      	ldrb	r3, [r4, #11]
 80176e4:	2b01      	cmp	r3, #1
 80176e6:	d907      	bls.n	80176f8 <dns_send+0x2c>
 80176e8:	4b5e      	ldr	r3, [pc, #376]	; (8017864 <dns_send+0x198>)
 80176ea:	f240 22fa 	movw	r2, #762	; 0x2fa
 80176ee:	495e      	ldr	r1, [pc, #376]	; (8017868 <dns_send+0x19c>)
 80176f0:	485e      	ldr	r0, [pc, #376]	; (801786c <dns_send+0x1a0>)
 80176f2:	f00b fe8f 	bl	8023414 <iprintf>
 80176f6:	7ae3      	ldrb	r3, [r4, #11]
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 80176f8:	4a5d      	ldr	r2, [pc, #372]	; (8017870 <dns_send+0x1a4>)
 80176fa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80176fe:	2c00      	cmp	r4, #0
 8017700:	f000 8099 	beq.w	8017836 <dns_send+0x16a>
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 8017704:	9b01      	ldr	r3, [sp, #4]
 8017706:	4e56      	ldr	r6, [pc, #344]	; (8017860 <dns_send+0x194>)
 8017708:	eb03 0409 	add.w	r4, r3, r9
 801770c:	0124      	lsls	r4, r4, #4
 801770e:	f104 0510 	add.w	r5, r4, #16
 8017712:	4435      	add	r5, r6
 8017714:	4628      	mov	r0, r5
 8017716:	f7e8 fd9d 	bl	8000254 <strlen>
 801771a:	4601      	mov	r1, r0
 801771c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017720:	2036      	movs	r0, #54	; 0x36
 8017722:	3112      	adds	r1, #18
 8017724:	b289      	uxth	r1, r1
 8017726:	f001 fdcb 	bl	80192c0 <pbuf_alloc>
  if (p != NULL) {
 801772a:	4680      	mov	r8, r0
 801772c:	2800      	cmp	r0, #0
 801772e:	f000 8093 	beq.w	8017858 <dns_send+0x18c>
    hdr.id = lwip_htons(entry->txid);
 8017732:	4434      	add	r4, r6
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8017734:	2300      	movs	r3, #0
    query_idx = SIZEOF_DNS_HDR;
 8017736:	260c      	movs	r6, #12
    --hostname;
 8017738:	3d01      	subs	r5, #1
    hdr.id = lwip_htons(entry->txid);
 801773a:	8920      	ldrh	r0, [r4, #8]
      if (query_idx + n + 1 > 0xFFFF) {
 801773c:	f64f 7afe 	movw	sl, #65534	; 0xfffe
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 8017740:	9304      	str	r3, [sp, #16]
 8017742:	9303      	str	r3, [sp, #12]
 8017744:	9305      	str	r3, [sp, #20]
    hdr.id = lwip_htons(entry->txid);
 8017746:	f7ff fef9 	bl	801753c <lwip_htons>
    hdr.flags1 = DNS_FLAG1_RD;
 801774a:	2201      	movs	r2, #1
    hdr.numquestions = PP_HTONS(1);
 801774c:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdr.id = lwip_htons(entry->txid);
 8017750:	f8ad 000c 	strh.w	r0, [sp, #12]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8017754:	eb0d 0106 	add.w	r1, sp, r6
    hdr.flags1 = DNS_FLAG1_RD;
 8017758:	f88d 200e 	strb.w	r2, [sp, #14]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801775c:	4640      	mov	r0, r8
 801775e:	4632      	mov	r2, r6
    hdr.numquestions = PP_HTONS(1);
 8017760:	f8ad 3010 	strh.w	r3, [sp, #16]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 8017764:	f002 f822 	bl	80197ac <pbuf_take>
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8017768:	786b      	ldrb	r3, [r5, #1]
      ++hostname;
 801776a:	1c6f      	adds	r7, r5, #1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801776c:	2b2e      	cmp	r3, #46	; 0x2e
 801776e:	d051      	beq.n	8017814 <dns_send+0x148>
 8017770:	2b00      	cmp	r3, #0
 8017772:	d04f      	beq.n	8017814 <dns_send+0x148>
      ++hostname;
 8017774:	463d      	mov	r5, r7
 8017776:	f1c7 0101 	rsb	r1, r7, #1
        ++n;
 801777a:	186c      	adds	r4, r5, r1
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801777c:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8017780:	2b2e      	cmp	r3, #46	; 0x2e
 8017782:	b2e4      	uxtb	r4, r4
 8017784:	d001      	beq.n	801778a <dns_send+0xbe>
 8017786:	2b00      	cmp	r3, #0
 8017788:	d1f7      	bne.n	801777a <dns_send+0xae>
 801778a:	4623      	mov	r3, r4
 801778c:	eba5 0b07 	sub.w	fp, r5, r7
      if (query_idx + n + 1 > 0xFFFF) {
 8017790:	4433      	add	r3, r6
 8017792:	fa1f fb8b 	uxth.w	fp, fp
 8017796:	4553      	cmp	r3, sl
 8017798:	dc44      	bgt.n	8017824 <dns_send+0x158>
      pbuf_put_at(p, query_idx, n);
 801779a:	4622      	mov	r2, r4
 801779c:	4631      	mov	r1, r6
 801779e:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 80177a0:	4434      	add	r4, r6
      pbuf_put_at(p, query_idx, n);
 80177a2:	f002 f8cf 	bl	8019944 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80177a6:	1c73      	adds	r3, r6, #1
      query_idx = (u16_t)(query_idx + n + 1);
 80177a8:	b2a4      	uxth	r4, r4
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80177aa:	465a      	mov	r2, fp
 80177ac:	4639      	mov	r1, r7
 80177ae:	b29b      	uxth	r3, r3
 80177b0:	4640      	mov	r0, r8
      query_idx = (u16_t)(query_idx + n + 1);
 80177b2:	1c66      	adds	r6, r4, #1
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 80177b4:	f002 f860 	bl	8019878 <pbuf_take_at>
    } while (*hostname != 0);
 80177b8:	782a      	ldrb	r2, [r5, #0]
      query_idx = (u16_t)(query_idx + n + 1);
 80177ba:	b2b6      	uxth	r6, r6
    } while (*hostname != 0);
 80177bc:	2a00      	cmp	r2, #0
 80177be:	d1d3      	bne.n	8017768 <dns_send+0x9c>
    pbuf_put_at(p, query_idx, 0);
 80177c0:	4631      	mov	r1, r6
 80177c2:	4640      	mov	r0, r8
 80177c4:	f002 f8be 	bl	8019944 <pbuf_put_at>
    query_idx++;
 80177c8:	1ca3      	adds	r3, r4, #2
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 80177ca:	f04f 2401 	mov.w	r4, #16777472	; 0x1000100
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 80177ce:	2204      	movs	r2, #4
 80177d0:	b29b      	uxth	r3, r3
 80177d2:	a902      	add	r1, sp, #8
 80177d4:	4640      	mov	r0, r8
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 80177d6:	9402      	str	r4, [sp, #8]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 80177d8:	f002 f84e 	bl	8019878 <pbuf_take_at>
      dst = &dns_servers[entry->server_idx];
 80177dc:	9b01      	ldr	r3, [sp, #4]
 80177de:	4a20      	ldr	r2, [pc, #128]	; (8017860 <dns_send+0x194>)
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 80177e0:	4641      	mov	r1, r8
      dst = &dns_servers[entry->server_idx];
 80177e2:	444b      	add	r3, r9
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 80177e4:	4d22      	ldr	r5, [pc, #136]	; (8017870 <dns_send+0x1a4>)
 80177e6:	4823      	ldr	r0, [pc, #140]	; (8017874 <dns_send+0x1a8>)
      dst = &dns_servers[entry->server_idx];
 80177e8:	4699      	mov	r9, r3
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 80177ea:	2335      	movs	r3, #53	; 0x35
      dst = &dns_servers[entry->server_idx];
 80177ec:	eb02 1b09 	add.w	fp, r2, r9, lsl #4
 80177f0:	f89b 200b 	ldrb.w	r2, [fp, #11]
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 80177f4:	f89b 400f 	ldrb.w	r4, [fp, #15]
 80177f8:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80177fc:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8017800:	f006 ff26 	bl	801e650 <udp_sendto>
 8017804:	4605      	mov	r5, r0
    pbuf_free(p);
 8017806:	4640      	mov	r0, r8
 8017808:	f001 fcec 	bl	80191e4 <pbuf_free>
}
 801780c:	4628      	mov	r0, r5
 801780e:	b007      	add	sp, #28
 8017810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 8017814:	f04f 0b00 	mov.w	fp, #0
      ++hostname;
 8017818:	463d      	mov	r5, r7
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801781a:	465b      	mov	r3, fp
 801781c:	465c      	mov	r4, fp
      if (query_idx + n + 1 > 0xFFFF) {
 801781e:	4433      	add	r3, r6
 8017820:	4553      	cmp	r3, sl
 8017822:	ddba      	ble.n	801779a <dns_send+0xce>
  return ERR_VAL;
 8017824:	f06f 0505 	mvn.w	r5, #5
  pbuf_free(p);
 8017828:	4640      	mov	r0, r8
 801782a:	f001 fcdb 	bl	80191e4 <pbuf_free>
}
 801782e:	4628      	mov	r0, r5
 8017830:	b007      	add	sp, #28
 8017832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dns_call_found(idx, NULL);
 8017836:	4648      	mov	r0, r9
 8017838:	4621      	mov	r1, r4
 801783a:	f7ff fef5 	bl	8017628 <dns_call_found>
    entry->state = DNS_STATE_UNUSED;
 801783e:	9b01      	ldr	r3, [sp, #4]
    return ERR_OK;
 8017840:	4625      	mov	r5, r4
    entry->state = DNS_STATE_UNUSED;
 8017842:	444b      	add	r3, r9
}
 8017844:	4628      	mov	r0, r5
    entry->state = DNS_STATE_UNUSED;
 8017846:	4699      	mov	r9, r3
 8017848:	4b05      	ldr	r3, [pc, #20]	; (8017860 <dns_send+0x194>)
 801784a:	eb03 1b09 	add.w	fp, r3, r9, lsl #4
 801784e:	f88b 400a 	strb.w	r4, [fp, #10]
}
 8017852:	b007      	add	sp, #28
 8017854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = ERR_MEM;
 8017858:	f04f 35ff 	mov.w	r5, #4294967295
 801785c:	e7d6      	b.n	801780c <dns_send+0x140>
 801785e:	bf00      	nop
 8017860:	2001a4d4 	.word	0x2001a4d4
 8017864:	080403ac 	.word	0x080403ac
 8017868:	080403dc 	.word	0x080403dc
 801786c:	08029f34 	.word	0x08029f34
 8017870:	2001a4cc 	.word	0x2001a4cc
 8017874:	2001a488 	.word	0x2001a488

08017878 <dns_check_entry>:
dns_check_entry(u8_t i)
{
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8017878:	2803      	cmp	r0, #3
{
 801787a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801787e:	4604      	mov	r4, r0
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 8017880:	d835      	bhi.n	80178ee <dns_check_entry+0x76>

  switch (entry->state) {
 8017882:	4e39      	ldr	r6, [pc, #228]	; (8017968 <dns_check_entry+0xf0>)
 8017884:	eb04 1304 	add.w	r3, r4, r4, lsl #4
 8017888:	0125      	lsls	r5, r4, #4
 801788a:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 801788e:	7a9b      	ldrb	r3, [r3, #10]
 8017890:	2b03      	cmp	r3, #3
 8017892:	d860      	bhi.n	8017956 <dns_check_entry+0xde>
 8017894:	e8df f003 	tbb	[pc, r3]
 8017898:	0237100e 	.word	0x0237100e
        }
      }
      break;
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 801789c:	192b      	adds	r3, r5, r4
 801789e:	011b      	lsls	r3, r3, #4
 80178a0:	58f2      	ldr	r2, [r6, r3]
 80178a2:	b112      	cbz	r2, 80178aa <dns_check_entry+0x32>
 80178a4:	3a01      	subs	r2, #1
 80178a6:	50f2      	str	r2, [r6, r3]
 80178a8:	b922      	cbnz	r2, 80178b4 <dns_check_entry+0x3c>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 80178aa:	442c      	add	r4, r5
 80178ac:	2300      	movs	r3, #0
 80178ae:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 80178b2:	72b3      	strb	r3, [r6, #10]
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
      break;
  }
}
 80178b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80178b8:	4f2c      	ldr	r7, [pc, #176]	; (801796c <dns_check_entry+0xf4>)
  txid = (u16_t)DNS_RAND_TXID();
 80178ba:	f00b fe4f 	bl	802355c <rand>
 80178be:	4b2a      	ldr	r3, [pc, #168]	; (8017968 <dns_check_entry+0xf0>)
 80178c0:	b281      	uxth	r1, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80178c2:	7a9a      	ldrb	r2, [r3, #10]
 80178c4:	2a02      	cmp	r2, #2
 80178c6:	d01a      	beq.n	80178fe <dns_check_entry+0x86>
 80178c8:	f503 7388 	add.w	r3, r3, #272	; 0x110
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80178cc:	429f      	cmp	r7, r3
 80178ce:	d1f8      	bne.n	80178c2 <dns_check_entry+0x4a>
      entry->txid = dns_create_txid();
 80178d0:	4425      	add	r5, r4
      err = dns_send(i);
 80178d2:	4620      	mov	r0, r4
      entry->tmr = 1;
 80178d4:	2201      	movs	r2, #1
      entry->state = DNS_STATE_ASKING;
 80178d6:	2402      	movs	r4, #2
 80178d8:	eb06 1305 	add.w	r3, r6, r5, lsl #4
      entry->txid = dns_create_txid();
 80178dc:	461d      	mov	r5, r3
 80178de:	3308      	adds	r3, #8
 80178e0:	8129      	strh	r1, [r5, #8]
      entry->state = DNS_STATE_ASKING;
 80178e2:	805c      	strh	r4, [r3, #2]
      entry->tmr = 1;
 80178e4:	809a      	strh	r2, [r3, #4]
}
 80178e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      err = dns_send(i);
 80178ea:	f7ff beef 	b.w	80176cc <dns_send>
  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 80178ee:	4b20      	ldr	r3, [pc, #128]	; (8017970 <dns_check_entry+0xf8>)
 80178f0:	f240 421c 	movw	r2, #1052	; 0x41c
 80178f4:	491f      	ldr	r1, [pc, #124]	; (8017974 <dns_check_entry+0xfc>)
 80178f6:	4820      	ldr	r0, [pc, #128]	; (8017978 <dns_check_entry+0x100>)
 80178f8:	f00b fd8c 	bl	8023414 <iprintf>
 80178fc:	e7c1      	b.n	8017882 <dns_check_entry+0xa>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 80178fe:	891a      	ldrh	r2, [r3, #8]
 8017900:	428a      	cmp	r2, r1
 8017902:	d1e1      	bne.n	80178c8 <dns_check_entry+0x50>
 8017904:	e7d9      	b.n	80178ba <dns_check_entry+0x42>
      if (--entry->tmr == 0) {
 8017906:	192a      	adds	r2, r5, r4
 8017908:	eb06 1202 	add.w	r2, r6, r2, lsl #4
 801790c:	7b13      	ldrb	r3, [r2, #12]
 801790e:	3b01      	subs	r3, #1
 8017910:	b2db      	uxtb	r3, r3
 8017912:	7313      	strb	r3, [r2, #12]
 8017914:	2b00      	cmp	r3, #0
 8017916:	d1cd      	bne.n	80178b4 <dns_check_entry+0x3c>
        if (++entry->retries == DNS_MAX_RETRIES) {
 8017918:	7b53      	ldrb	r3, [r2, #13]
 801791a:	3301      	adds	r3, #1
 801791c:	b2db      	uxtb	r3, r3
 801791e:	2b04      	cmp	r3, #4
 8017920:	7353      	strb	r3, [r2, #13]
 8017922:	d005      	beq.n	8017930 <dns_check_entry+0xb8>
          entry->tmr = entry->retries;
 8017924:	7313      	strb	r3, [r2, #12]
        err = dns_send(i);
 8017926:	4620      	mov	r0, r4
}
 8017928:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        err = dns_send(i);
 801792c:	f7ff bece 	b.w	80176cc <dns_send>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8017930:	7ad3      	ldrb	r3, [r2, #11]
 8017932:	b933      	cbnz	r3, 8017942 <dns_check_entry+0xca>
 8017934:	4b11      	ldr	r3, [pc, #68]	; (801797c <dns_check_entry+0x104>)
 8017936:	685b      	ldr	r3, [r3, #4]
 8017938:	b11b      	cbz	r3, 8017942 <dns_check_entry+0xca>
            entry->server_idx++;
 801793a:	2301      	movs	r3, #1
 801793c:	72d3      	strb	r3, [r2, #11]
            entry->tmr = 1;
 801793e:	8193      	strh	r3, [r2, #12]
 8017940:	e7f1      	b.n	8017926 <dns_check_entry+0xae>
            dns_call_found(i, NULL);
 8017942:	4620      	mov	r0, r4
            entry->state = DNS_STATE_UNUSED;
 8017944:	442c      	add	r4, r5
            dns_call_found(i, NULL);
 8017946:	2100      	movs	r1, #0
 8017948:	f7ff fe6e 	bl	8017628 <dns_call_found>
            entry->state = DNS_STATE_UNUSED;
 801794c:	2300      	movs	r3, #0
 801794e:	eb06 1604 	add.w	r6, r6, r4, lsl #4
 8017952:	72b3      	strb	r3, [r6, #10]
            break;
 8017954:	e7ae      	b.n	80178b4 <dns_check_entry+0x3c>
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8017956:	4b06      	ldr	r3, [pc, #24]	; (8017970 <dns_check_entry+0xf8>)
 8017958:	f240 425b 	movw	r2, #1115	; 0x45b
 801795c:	4908      	ldr	r1, [pc, #32]	; (8017980 <dns_check_entry+0x108>)
 801795e:	4806      	ldr	r0, [pc, #24]	; (8017978 <dns_check_entry+0x100>)
}
 8017960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 8017964:	f00b bd56 	b.w	8023414 <iprintf>
 8017968:	2001a4d4 	.word	0x2001a4d4
 801796c:	2001a914 	.word	0x2001a914
 8017970:	080403ac 	.word	0x080403ac
 8017974:	080403f4 	.word	0x080403f4
 8017978:	08029f34 	.word	0x08029f34
 801797c:	2001a4cc 	.word	0x2001a4cc
 8017980:	08040410 	.word	0x08040410

08017984 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8017984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017988:	4699      	mov	r9, r3
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 801798a:	8913      	ldrh	r3, [r2, #8]
{
 801798c:	b08d      	sub	sp, #52	; 0x34
 801798e:	4614      	mov	r4, r2
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 8017990:	2b0f      	cmp	r3, #15
 8017992:	d805      	bhi.n	80179a0 <dns_recv+0x1c>
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 8017994:	4620      	mov	r0, r4
 8017996:	f001 fc25 	bl	80191e4 <pbuf_free>
  return;
}
 801799a:	b00d      	add	sp, #52	; 0x34
 801799c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 80179a0:	2300      	movs	r3, #0
 80179a2:	220c      	movs	r2, #12
 80179a4:	a906      	add	r1, sp, #24
 80179a6:	4620      	mov	r0, r4
 80179a8:	f001 feb4 	bl	8019714 <pbuf_copy_partial>
 80179ac:	280c      	cmp	r0, #12
 80179ae:	4605      	mov	r5, r0
 80179b0:	d1f0      	bne.n	8017994 <dns_recv+0x10>
    txid = lwip_htons(hdr.id);
 80179b2:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 8017ca8 <dns_recv+0x324>
 80179b6:	2600      	movs	r6, #0
 80179b8:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 80179bc:	f7ff fdbe 	bl	801753c <lwip_htons>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80179c0:	4643      	mov	r3, r8
 80179c2:	b2f7      	uxtb	r7, r6
      if ((entry->state == DNS_STATE_ASKING) &&
 80179c4:	7a9a      	ldrb	r2, [r3, #10]
 80179c6:	2a02      	cmp	r2, #2
 80179c8:	d008      	beq.n	80179dc <dns_recv+0x58>
 80179ca:	3601      	adds	r6, #1
 80179cc:	f503 7388 	add.w	r3, r3, #272	; 0x110
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 80179d0:	2e04      	cmp	r6, #4
 80179d2:	d0df      	beq.n	8017994 <dns_recv+0x10>
      if ((entry->state == DNS_STATE_ASKING) &&
 80179d4:	7a9a      	ldrb	r2, [r3, #10]
 80179d6:	b2f7      	uxtb	r7, r6
 80179d8:	2a02      	cmp	r2, #2
 80179da:	d1f6      	bne.n	80179ca <dns_recv+0x46>
 80179dc:	891a      	ldrh	r2, [r3, #8]
 80179de:	4282      	cmp	r2, r0
 80179e0:	d1f3      	bne.n	80179ca <dns_recv+0x46>
        nquestions = lwip_htons(hdr.numquestions);
 80179e2:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 80179e6:	f7ff fda9 	bl	801753c <lwip_htons>
 80179ea:	4682      	mov	sl, r0
        nanswers   = lwip_htons(hdr.numanswers);
 80179ec:	f8bd 001e 	ldrh.w	r0, [sp, #30]
 80179f0:	f7ff fda4 	bl	801753c <lwip_htons>
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 80179f4:	f89d 301a 	ldrb.w	r3, [sp, #26]
        nanswers   = lwip_htons(hdr.numanswers);
 80179f8:	9000      	str	r0, [sp, #0]
        if (nquestions != 1) {
 80179fa:	09db      	lsrs	r3, r3, #7
 80179fc:	d0ca      	beq.n	8017994 <dns_recv+0x10>
 80179fe:	f1ba 0f01 	cmp.w	sl, #1
 8017a02:	d1c7      	bne.n	8017994 <dns_recv+0x10>
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 8017a04:	eb06 1306 	add.w	r3, r6, r6, lsl #4
 8017a08:	49a5      	ldr	r1, [pc, #660]	; (8017ca0 <dns_recv+0x31c>)
 8017a0a:	f8d9 2000 	ldr.w	r2, [r9]
 8017a0e:	eb08 1303 	add.w	r3, r8, r3, lsl #4
 8017a12:	7adb      	ldrb	r3, [r3, #11]
 8017a14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8017a18:	429a      	cmp	r2, r3
 8017a1a:	d1bb      	bne.n	8017994 <dns_recv+0x10>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8017a1c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8017a20:	9602      	str	r6, [sp, #8]
 8017a22:	9703      	str	r7, [sp, #12]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8017a24:	f64f 7bff 	movw	fp, #65535	; 0xffff
 8017a28:	fb03 f306 	mul.w	r3, r3, r6
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8017a2c:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017cac <dns_recv+0x328>
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 8017a30:	462e      	mov	r6, r5
 8017a32:	4627      	mov	r7, r4
 8017a34:	f103 0210 	add.w	r2, r3, #16
 8017a38:	9301      	str	r3, [sp, #4]
 8017a3a:	4442      	add	r2, r8
 8017a3c:	4615      	mov	r5, r2
    n = pbuf_try_get_at(p, response_offset);
 8017a3e:	4631      	mov	r1, r6
 8017a40:	4638      	mov	r0, r7
 8017a42:	f001 ff6f 	bl	8019924 <pbuf_try_get_at>
    if ((n < 0) || (response_offset == 0xFFFF)) {
 8017a46:	2800      	cmp	r0, #0
 8017a48:	db2d      	blt.n	8017aa6 <dns_recv+0x122>
 8017a4a:	455e      	cmp	r6, fp
 8017a4c:	d02b      	beq.n	8017aa6 <dns_recv+0x122>
    if ((n & 0xc0) == 0xc0) {
 8017a4e:	f000 03c0 	and.w	r3, r0, #192	; 0xc0
    response_offset++;
 8017a52:	1c71      	adds	r1, r6, #1
    if ((n & 0xc0) == 0xc0) {
 8017a54:	2bc0      	cmp	r3, #192	; 0xc0
    response_offset++;
 8017a56:	b28e      	uxth	r6, r1
    if ((n & 0xc0) == 0xc0) {
 8017a58:	d025      	beq.n	8017aa6 <dns_recv+0x122>
      while (n > 0) {
 8017a5a:	b330      	cbz	r0, 8017aaa <dns_recv+0x126>
 8017a5c:	46aa      	mov	sl, r5
 8017a5e:	182c      	adds	r4, r5, r0
 8017a60:	e01b      	b.n	8017a9a <dns_recv+0x116>
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8017a62:	f81a 0b01 	ldrb.w	r0, [sl], #1
        response_offset++;
 8017a66:	b2db      	uxtb	r3, r3
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8017a68:	f819 2000 	ldrb.w	r2, [r9, r0]
 8017a6c:	4601      	mov	r1, r0
        ++query;
 8017a6e:	4655      	mov	r5, sl
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8017a70:	f002 0203 	and.w	r2, r2, #3
 8017a74:	2a01      	cmp	r2, #1
 8017a76:	f819 2003 	ldrb.w	r2, [r9, r3]
 8017a7a:	f002 0203 	and.w	r2, r2, #3
 8017a7e:	bf08      	it	eq
 8017a80:	f100 0120 	addeq.w	r1, r0, #32
        response_offset++;
 8017a84:	1c70      	adds	r0, r6, #1
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 8017a86:	2a01      	cmp	r2, #1
 8017a88:	bf08      	it	eq
 8017a8a:	3320      	addeq	r3, #32
        if (response_offset == 0xFFFF) {
 8017a8c:	4299      	cmp	r1, r3
 8017a8e:	d10a      	bne.n	8017aa6 <dns_recv+0x122>
 8017a90:	455e      	cmp	r6, fp
        response_offset++;
 8017a92:	b286      	uxth	r6, r0
        if (response_offset == 0xFFFF) {
 8017a94:	d007      	beq.n	8017aa6 <dns_recv+0x122>
      while (n > 0) {
 8017a96:	4554      	cmp	r4, sl
 8017a98:	d007      	beq.n	8017aaa <dns_recv+0x126>
        int c = pbuf_try_get_at(p, response_offset);
 8017a9a:	4631      	mov	r1, r6
 8017a9c:	4638      	mov	r0, r7
 8017a9e:	f001 ff41 	bl	8019924 <pbuf_try_get_at>
        if (c < 0) {
 8017aa2:	1e03      	subs	r3, r0, #0
 8017aa4:	dadd      	bge.n	8017a62 <dns_recv+0xde>
 8017aa6:	463c      	mov	r4, r7
 8017aa8:	e774      	b.n	8017994 <dns_recv+0x10>
    n = pbuf_try_get_at(p, response_offset);
 8017aaa:	4631      	mov	r1, r6
 8017aac:	4638      	mov	r0, r7
 8017aae:	f001 ff39 	bl	8019924 <pbuf_try_get_at>
    if (n < 0) {
 8017ab2:	2800      	cmp	r0, #0
      ++query;
 8017ab4:	f105 0501 	add.w	r5, r5, #1
    if (n < 0) {
 8017ab8:	dbf5      	blt.n	8017aa6 <dns_recv+0x122>
  } while (n != 0);
 8017aba:	d1c0      	bne.n	8017a3e <dns_recv+0xba>
 8017abc:	4635      	mov	r5, r6
  if (response_offset == 0xFFFF) {
 8017abe:	f64f 79ff 	movw	r9, #65535	; 0xffff
 8017ac2:	463c      	mov	r4, r7
 8017ac4:	9e02      	ldr	r6, [sp, #8]
 8017ac6:	454d      	cmp	r5, r9
 8017ac8:	9f03      	ldr	r7, [sp, #12]
 8017aca:	f43f af63 	beq.w	8017994 <dns_recv+0x10>
  return (u16_t)(response_offset + 1);
 8017ace:	f105 0a01 	add.w	sl, r5, #1
 8017ad2:	fa1f fa8a 	uxth.w	sl, sl
        if (res_idx == 0xFFFF) {
 8017ad6:	45ca      	cmp	sl, r9
 8017ad8:	f43f af5c 	beq.w	8017994 <dns_recv+0x10>
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 8017adc:	4653      	mov	r3, sl
 8017ade:	2204      	movs	r2, #4
 8017ae0:	a904      	add	r1, sp, #16
 8017ae2:	4620      	mov	r0, r4
 8017ae4:	f001 fe16 	bl	8019714 <pbuf_copy_partial>
 8017ae8:	2804      	cmp	r0, #4
 8017aea:	f47f af53 	bne.w	8017994 <dns_recv+0x10>
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 8017aee:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8017af2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017af6:	f47f af4d 	bne.w	8017994 <dns_recv+0x10>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 8017afa:	f8bd 3010 	ldrh.w	r3, [sp, #16]
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 8017afe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017b02:	f47f af47 	bne.w	8017994 <dns_recv+0x10>
 8017b06:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8017b0a:	459a      	cmp	sl, r3
 8017b0c:	f63f af42 	bhi.w	8017994 <dns_recv+0x10>
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 8017b10:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8017b14:	071b      	lsls	r3, r3, #28
 8017b16:	f040 80ac 	bne.w	8017c72 <dns_recv+0x2ee>
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 8017b1a:	3505      	adds	r5, #5
 8017b1c:	f8dd a000 	ldr.w	sl, [sp]
 8017b20:	b2ad      	uxth	r5, r5
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 8017b22:	f1ba 0f00 	cmp.w	sl, #0
 8017b26:	f000 8096 	beq.w	8017c56 <dns_recv+0x2d2>
 8017b2a:	8923      	ldrh	r3, [r4, #8]
 8017b2c:	42ab      	cmp	r3, r5
 8017b2e:	d80a      	bhi.n	8017b46 <dns_recv+0x1c2>
 8017b30:	e091      	b.n	8017c56 <dns_recv+0x2d2>
      if (offset + n >= p->tot_len) {
 8017b32:	8922      	ldrh	r2, [r4, #8]
 8017b34:	4293      	cmp	r3, r2
 8017b36:	f6bf af2d 	bge.w	8017994 <dns_recv+0x10>
    n = pbuf_try_get_at(p, offset);
 8017b3a:	f001 fef3 	bl	8019924 <pbuf_try_get_at>
    if (n < 0) {
 8017b3e:	2800      	cmp	r0, #0
 8017b40:	f6ff af28 	blt.w	8017994 <dns_recv+0x10>
  } while (n != 0);
 8017b44:	d018      	beq.n	8017b78 <dns_recv+0x1f4>
    n = pbuf_try_get_at(p, offset++);
 8017b46:	4629      	mov	r1, r5
 8017b48:	4620      	mov	r0, r4
 8017b4a:	f001 feeb 	bl	8019924 <pbuf_try_get_at>
 8017b4e:	f105 0b01 	add.w	fp, r5, #1
 8017b52:	4603      	mov	r3, r0
    n = pbuf_try_get_at(p, offset);
 8017b54:	4620      	mov	r0, r4
    n = pbuf_try_get_at(p, offset++);
 8017b56:	fa1f fb8b 	uxth.w	fp, fp
    if ((n < 0) || (offset == 0)) {
 8017b5a:	2b00      	cmp	r3, #0
    if ((n & 0xc0) == 0xc0) {
 8017b5c:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
      if (offset + n >= p->tot_len) {
 8017b60:	445b      	add	r3, fp
    if ((n < 0) || (offset == 0)) {
 8017b62:	f6ff af17 	blt.w	8017994 <dns_recv+0x10>
      offset = (u16_t)(offset + n);
 8017b66:	b29d      	uxth	r5, r3
    if ((n < 0) || (offset == 0)) {
 8017b68:	f1bb 0f00 	cmp.w	fp, #0
 8017b6c:	f43f af12 	beq.w	8017994 <dns_recv+0x10>
    if ((n & 0xc0) == 0xc0) {
 8017b70:	2ac0      	cmp	r2, #192	; 0xc0
    n = pbuf_try_get_at(p, offset);
 8017b72:	4629      	mov	r1, r5
    if ((n & 0xc0) == 0xc0) {
 8017b74:	d1dd      	bne.n	8017b32 <dns_recv+0x1ae>
    n = pbuf_try_get_at(p, offset++);
 8017b76:	465d      	mov	r5, fp
  if (offset == 0xFFFF) {
 8017b78:	454d      	cmp	r5, r9
 8017b7a:	f43f af0b 	beq.w	8017994 <dns_recv+0x10>
  return (u16_t)(offset + 1);
 8017b7e:	f105 0b01 	add.w	fp, r5, #1
 8017b82:	fa1f fb8b 	uxth.w	fp, fp
            if (res_idx == 0xFFFF) {
 8017b86:	45cb      	cmp	fp, r9
 8017b88:	f43f af04 	beq.w	8017994 <dns_recv+0x10>
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 8017b8c:	465b      	mov	r3, fp
 8017b8e:	220a      	movs	r2, #10
 8017b90:	a909      	add	r1, sp, #36	; 0x24
 8017b92:	4620      	mov	r0, r4
 8017b94:	f001 fdbe 	bl	8019714 <pbuf_copy_partial>
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 8017b98:	280a      	cmp	r0, #10
 8017b9a:	f47f aefb 	bne.w	8017994 <dns_recv+0x10>
 8017b9e:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 8017ba2:	459b      	cmp	fp, r3
 8017ba4:	f63f aef6 	bhi.w	8017994 <dns_recv+0x10>
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8017ba8:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8017bac:	350b      	adds	r5, #11
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8017bae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 8017bb2:	b2ad      	uxth	r5, r5
            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 8017bb4:	d013      	beq.n	8017bde <dns_recv+0x25a>
 8017bb6:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 8017bba:	f7ff fcbf 	bl	801753c <lwip_htons>
 8017bbe:	4428      	add	r0, r5
 8017bc0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8017bc4:	f6bf aee6 	bge.w	8017994 <dns_recv+0x10>
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8017bc8:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
            --nanswers;
 8017bcc:	f10a 3aff 	add.w	sl, sl, #4294967295
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8017bd0:	f7ff fcb4 	bl	801753c <lwip_htons>
 8017bd4:	4405      	add	r5, r0
            --nanswers;
 8017bd6:	fa1f fa8a 	uxth.w	sl, sl
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 8017bda:	b2ad      	uxth	r5, r5
            --nanswers;
 8017bdc:	e7a1      	b.n	8017b22 <dns_recv+0x19e>
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 8017bde:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
 8017be2:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 8017be6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017bea:	d1e6      	bne.n	8017bba <dns_recv+0x236>
 8017bec:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8017bf0:	d1e3      	bne.n	8017bba <dns_recv+0x236>
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 8017bf2:	462b      	mov	r3, r5
 8017bf4:	2204      	movs	r2, #4
 8017bf6:	a905      	add	r1, sp, #20
 8017bf8:	4620      	mov	r0, r4
 8017bfa:	f001 fd8b 	bl	8019714 <pbuf_copy_partial>
 8017bfe:	2804      	cmp	r0, #4
 8017c00:	f47f aec8 	bne.w	8017994 <dns_recv+0x10>
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8017c04:	f44f 7288 	mov.w	r2, #272	; 0x110
 8017c08:	9b05      	ldr	r3, [sp, #20]
                  pbuf_free(p);
 8017c0a:	4620      	mov	r0, r4
  if (entry->ttl > DNS_MAX_TTL) {
 8017c0c:	4d25      	ldr	r5, [pc, #148]	; (8017ca4 <dns_recv+0x320>)
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 8017c0e:	fb02 f606 	mul.w	r6, r2, r6
 8017c12:	eb08 0406 	add.w	r4, r8, r6
 8017c16:	6063      	str	r3, [r4, #4]
                  pbuf_free(p);
 8017c18:	f001 fae4 	bl	80191e4 <pbuf_free>
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 8017c1c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8017c1e:	f7ff fc91 	bl	8017544 <lwip_htonl>
 8017c22:	4603      	mov	r3, r0
  dns_call_found(idx, &entry->ipaddr);
 8017c24:	9901      	ldr	r1, [sp, #4]
  entry->state = DNS_STATE_DONE;
 8017c26:	2203      	movs	r2, #3
  entry->ttl = ttl;
 8017c28:	42ab      	cmp	r3, r5
  dns_call_found(idx, &entry->ipaddr);
 8017c2a:	4638      	mov	r0, r7
 8017c2c:	f101 0104 	add.w	r1, r1, #4
  entry->state = DNS_STATE_DONE;
 8017c30:	72a2      	strb	r2, [r4, #10]
  entry->ttl = ttl;
 8017c32:	bf28      	it	cs
 8017c34:	462b      	movcs	r3, r5
  dns_call_found(idx, &entry->ipaddr);
 8017c36:	4441      	add	r1, r8
  entry->ttl = ttl;
 8017c38:	f848 3006 	str.w	r3, [r8, r6]
  dns_call_found(idx, &entry->ipaddr);
 8017c3c:	f7ff fcf4 	bl	8017628 <dns_call_found>
  if (entry->ttl == 0) {
 8017c40:	f858 3006 	ldr.w	r3, [r8, r6]
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	f47f aea8 	bne.w	801799a <dns_recv+0x16>
    if (entry->state == DNS_STATE_DONE) {
 8017c4a:	7aa2      	ldrb	r2, [r4, #10]
 8017c4c:	2a03      	cmp	r2, #3
 8017c4e:	f47f aea4 	bne.w	801799a <dns_recv+0x16>
      entry->state = DNS_STATE_UNUSED;
 8017c52:	72a3      	strb	r3, [r4, #10]
                  return;
 8017c54:	e6a1      	b.n	801799a <dns_recv+0x16>
        pbuf_free(p);
 8017c56:	4620      	mov	r0, r4
 8017c58:	f001 fac4 	bl	80191e4 <pbuf_free>
        dns_call_found(i, NULL);
 8017c5c:	4638      	mov	r0, r7
 8017c5e:	2100      	movs	r1, #0
 8017c60:	f7ff fce2 	bl	8017628 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 8017c64:	f44f 7388 	mov.w	r3, #272	; 0x110
 8017c68:	2200      	movs	r2, #0
 8017c6a:	fb03 8606 	mla	r6, r3, r6, r8
 8017c6e:	72b2      	strb	r2, [r6, #10]
        return;
 8017c70:	e693      	b.n	801799a <dns_recv+0x16>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 8017c72:	f44f 7388 	mov.w	r3, #272	; 0x110
 8017c76:	fb03 8306 	mla	r3, r3, r6, r8
 8017c7a:	7adb      	ldrb	r3, [r3, #11]
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	d1ea      	bne.n	8017c56 <dns_recv+0x2d2>
 8017c80:	4b07      	ldr	r3, [pc, #28]	; (8017ca0 <dns_recv+0x31c>)
 8017c82:	685b      	ldr	r3, [r3, #4]
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d0e6      	beq.n	8017c56 <dns_recv+0x2d2>
            entry->tmr     = 1;
 8017c88:	f44f 7388 	mov.w	r3, #272	; 0x110
 8017c8c:	f240 3201 	movw	r2, #769	; 0x301
            dns_check_entry(i);
 8017c90:	4638      	mov	r0, r7
            entry->tmr     = 1;
 8017c92:	fb03 8606 	mla	r6, r3, r6, r8
 8017c96:	81b2      	strh	r2, [r6, #12]
            dns_check_entry(i);
 8017c98:	f7ff fdee 	bl	8017878 <dns_check_entry>
            goto ignore_packet;
 8017c9c:	e67a      	b.n	8017994 <dns_recv+0x10>
 8017c9e:	bf00      	nop
 8017ca0:	2001a4cc 	.word	0x2001a4cc
 8017ca4:	00093a80 	.word	0x00093a80
 8017ca8:	2001a4d4 	.word	0x2001a4d4
 8017cac:	08042e79 	.word	0x08042e79

08017cb0 <dns_init>:
}
 8017cb0:	4770      	bx	lr
 8017cb2:	bf00      	nop

08017cb4 <dns_setserver>:
  if (numdns < DNS_MAX_SERVERS) {
 8017cb4:	2801      	cmp	r0, #1
 8017cb6:	d900      	bls.n	8017cba <dns_setserver+0x6>
}
 8017cb8:	4770      	bx	lr
    if (dnsserver != NULL) {
 8017cba:	b121      	cbz	r1, 8017cc6 <dns_setserver+0x12>
      dns_servers[numdns] = (*dnsserver);
 8017cbc:	680a      	ldr	r2, [r1, #0]
 8017cbe:	4b05      	ldr	r3, [pc, #20]	; (8017cd4 <dns_setserver+0x20>)
 8017cc0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 8017cc4:	4770      	bx	lr
      dns_servers[numdns] = *IP_ADDR_ANY;
 8017cc6:	4a04      	ldr	r2, [pc, #16]	; (8017cd8 <dns_setserver+0x24>)
 8017cc8:	4b02      	ldr	r3, [pc, #8]	; (8017cd4 <dns_setserver+0x20>)
 8017cca:	6812      	ldr	r2, [r2, #0]
 8017ccc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
 8017cd0:	4770      	bx	lr
 8017cd2:	bf00      	nop
 8017cd4:	2001a4cc 	.word	0x2001a4cc
 8017cd8:	08042c1c 	.word	0x08042c1c

08017cdc <dns_tmr>:
{
 8017cdc:	b508      	push	{r3, lr}
    dns_check_entry(i);
 8017cde:	2000      	movs	r0, #0
 8017ce0:	f7ff fdca 	bl	8017878 <dns_check_entry>
 8017ce4:	2001      	movs	r0, #1
 8017ce6:	f7ff fdc7 	bl	8017878 <dns_check_entry>
 8017cea:	2002      	movs	r0, #2
 8017cec:	f7ff fdc4 	bl	8017878 <dns_check_entry>
 8017cf0:	2003      	movs	r0, #3
}
 8017cf2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    dns_check_entry(i);
 8017cf6:	f7ff bdbf 	b.w	8017878 <dns_check_entry>
 8017cfa:	bf00      	nop

08017cfc <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 8017cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d00:	b083      	sub	sp, #12
 8017d02:	9201      	str	r2, [sp, #4]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 8017d04:	2900      	cmp	r1, #0
 8017d06:	f000 810b 	beq.w	8017f20 <dns_gethostbyname_addrtype+0x224>
 8017d0a:	fab0 f480 	clz	r4, r0
 8017d0e:	4607      	mov	r7, r0
 8017d10:	0964      	lsrs	r4, r4, #5
 8017d12:	2800      	cmp	r0, #0
 8017d14:	f000 8104 	beq.w	8017f20 <dns_gethostbyname_addrtype+0x224>
      (!hostname) || (!hostname[0])) {
 8017d18:	7802      	ldrb	r2, [r0, #0]
 8017d1a:	2a00      	cmp	r2, #0
 8017d1c:	f000 8100 	beq.w	8017f20 <dns_gethostbyname_addrtype+0x224>
 8017d20:	4688      	mov	r8, r1
 8017d22:	4699      	mov	r9, r3
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 8017d24:	f7e8 fa96 	bl	8000254 <strlen>
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8017d28:	28ff      	cmp	r0, #255	; 0xff
  hostnamelen = strlen(hostname);
 8017d2a:	4605      	mov	r5, r0
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 8017d2c:	f200 80f8 	bhi.w	8017f20 <dns_gethostbyname_addrtype+0x224>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 8017d30:	4641      	mov	r1, r8
 8017d32:	4638      	mov	r0, r7
 8017d34:	f009 f964 	bl	8021000 <ip4addr_aton>
 8017d38:	b118      	cbz	r0, 8017d42 <dns_gethostbyname_addrtype+0x46>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 8017d3a:	4620      	mov	r0, r4
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 8017d3c:	b003      	add	sp, #12
 8017d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017d42:	4c89      	ldr	r4, [pc, #548]	; (8017f68 <dns_gethostbyname_addrtype+0x26c>)
  if (ipaddr_aton(hostname, addr)) {
 8017d44:	4606      	mov	r6, r0
 8017d46:	46a2      	mov	sl, r4
 8017d48:	46a3      	mov	fp, r4
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8017d4a:	f89b 300a 	ldrb.w	r3, [fp, #10]
 8017d4e:	2b03      	cmp	r3, #3
 8017d50:	d037      	beq.n	8017dc2 <dns_gethostbyname_addrtype+0xc6>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8017d52:	3601      	adds	r6, #1
 8017d54:	f50b 7b88 	add.w	fp, fp, #272	; 0x110
 8017d58:	2e04      	cmp	r6, #4
 8017d5a:	d1f6      	bne.n	8017d4a <dns_gethostbyname_addrtype+0x4e>
    if (ip_addr_isany_val(dns_servers[0])) {
 8017d5c:	4a83      	ldr	r2, [pc, #524]	; (8017f6c <dns_gethostbyname_addrtype+0x270>)
 8017d5e:	6812      	ldr	r2, [r2, #0]
 8017d60:	2a00      	cmp	r2, #0
 8017d62:	f000 80f9 	beq.w	8017f58 <dns_gethostbyname_addrtype+0x25c>
 8017d66:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8017f68 <dns_gethostbyname_addrtype+0x26c>
 8017d6a:	2600      	movs	r6, #0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8017d6c:	f898 300a 	ldrb.w	r3, [r8, #10]
 8017d70:	fa5f fb86 	uxtb.w	fp, r6
 8017d74:	2b02      	cmp	r3, #2
 8017d76:	d03e      	beq.n	8017df6 <dns_gethostbyname_addrtype+0xfa>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 8017d78:	3601      	adds	r6, #1
 8017d7a:	f508 7888 	add.w	r8, r8, #272	; 0x110
 8017d7e:	2e04      	cmp	r6, #4
 8017d80:	d1f4      	bne.n	8017d6c <dns_gethostbyname_addrtype+0x70>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8017d82:	2200      	movs	r2, #0
 8017d84:	4b7a      	ldr	r3, [pc, #488]	; (8017f70 <dns_gethostbyname_addrtype+0x274>)
  lseq = 0;
 8017d86:	4694      	mov	ip, r2
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8017d88:	7818      	ldrb	r0, [r3, #0]
    if (entry->state == DNS_STATE_UNUSED) {
 8017d8a:	7aa3      	ldrb	r3, [r4, #10]
 8017d8c:	fa5f f882 	uxtb.w	r8, r2
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d043      	beq.n	8017e1c <dns_gethostbyname_addrtype+0x120>
    if (entry->state == DNS_STATE_DONE) {
 8017d94:	2b03      	cmp	r3, #3
 8017d96:	f102 0201 	add.w	r2, r2, #1
 8017d9a:	d024      	beq.n	8017de6 <dns_gethostbyname_addrtype+0xea>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 8017d9c:	2a04      	cmp	r2, #4
 8017d9e:	f504 7488 	add.w	r4, r4, #272	; 0x110
 8017da2:	d1f2      	bne.n	8017d8a <dns_gethostbyname_addrtype+0x8e>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 8017da4:	2e04      	cmp	r6, #4
 8017da6:	d007      	beq.n	8017db8 <dns_gethostbyname_addrtype+0xbc>
 8017da8:	eb06 1406 	add.w	r4, r6, r6, lsl #4
 8017dac:	eb0a 1404 	add.w	r4, sl, r4, lsl #4
 8017db0:	7aa2      	ldrb	r2, [r4, #10]
 8017db2:	2a03      	cmp	r2, #3
 8017db4:	f000 80b2 	beq.w	8017f1c <dns_gethostbyname_addrtype+0x220>
      return ERR_MEM;
 8017db8:	f04f 30ff 	mov.w	r0, #4294967295
}
 8017dbc:	b003      	add	sp, #12
 8017dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 8017dc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017dc6:	f10b 0110 	add.w	r1, fp, #16
 8017dca:	4638      	mov	r0, r7
 8017dcc:	f7ff fc0e 	bl	80175ec <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 8017dd0:	2800      	cmp	r0, #0
 8017dd2:	d1be      	bne.n	8017d52 <dns_gethostbyname_addrtype+0x56>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 8017dd4:	eb06 1606 	add.w	r6, r6, r6, lsl #4
 8017dd8:	eb0a 1a06 	add.w	sl, sl, r6, lsl #4
 8017ddc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8017de0:	f8c8 3000 	str.w	r3, [r8]
 8017de4:	e7aa      	b.n	8017d3c <dns_gethostbyname_addrtype+0x40>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 8017de6:	7ba3      	ldrb	r3, [r4, #14]
 8017de8:	1ac3      	subs	r3, r0, r3
 8017dea:	b2db      	uxtb	r3, r3
      if (age > lseq) {
 8017dec:	4563      	cmp	r3, ip
 8017dee:	d9d5      	bls.n	8017d9c <dns_gethostbyname_addrtype+0xa0>
 8017df0:	4646      	mov	r6, r8
 8017df2:	469c      	mov	ip, r3
 8017df4:	e7d2      	b.n	8017d9c <dns_gethostbyname_addrtype+0xa0>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 8017df6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017dfa:	f108 0110 	add.w	r1, r8, #16
 8017dfe:	4638      	mov	r0, r7
 8017e00:	f7ff fbf4 	bl	80175ec <lwip_strnicmp>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 8017e04:	2800      	cmp	r0, #0
 8017e06:	d1b7      	bne.n	8017d78 <dns_gethostbyname_addrtype+0x7c>
 8017e08:	4b5a      	ldr	r3, [pc, #360]	; (8017f74 <dns_gethostbyname_addrtype+0x278>)
        if (dns_requests[r].found == 0) {
 8017e0a:	681a      	ldr	r2, [r3, #0]
 8017e0c:	330c      	adds	r3, #12
 8017e0e:	2a00      	cmp	r2, #0
 8017e10:	f000 8093 	beq.w	8017f3a <dns_gethostbyname_addrtype+0x23e>
 8017e14:	3001      	adds	r0, #1
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8017e16:	2804      	cmp	r0, #4
 8017e18:	d1f7      	bne.n	8017e0a <dns_gethostbyname_addrtype+0x10e>
 8017e1a:	e7ad      	b.n	8017d78 <dns_gethostbyname_addrtype+0x7c>
    entry = &dns_table[i];
 8017e1c:	eb02 1402 	add.w	r4, r2, r2, lsl #4
 8017e20:	eb0a 1404 	add.w	r4, sl, r4, lsl #4
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8017e24:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8017f74 <dns_gethostbyname_addrtype+0x278>
      entry = &dns_table[i];
 8017e28:	2600      	movs	r6, #0
 8017e2a:	4652      	mov	r2, sl
    if (dns_requests[r].found == NULL) {
 8017e2c:	6813      	ldr	r3, [r2, #0]
 8017e2e:	320c      	adds	r2, #12
 8017e30:	b12b      	cbz	r3, 8017e3e <dns_gethostbyname_addrtype+0x142>
 8017e32:	3601      	adds	r6, #1
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 8017e34:	2e04      	cmp	r6, #4
 8017e36:	d1f9      	bne.n	8017e2c <dns_gethostbyname_addrtype+0x130>
      return ERR_MEM;
 8017e38:	f04f 30ff 	mov.w	r0, #4294967295
 8017e3c:	e7be      	b.n	8017dbc <dns_gethostbyname_addrtype+0xc0>
  req->dns_table_idx = i;
 8017e3e:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8017e42:	469b      	mov	fp, r3
  entry->seqno = dns_seqno;
 8017e44:	73a0      	strb	r0, [r4, #14]
  entry->state = DNS_STATE_NEW;
 8017e46:	2001      	movs	r0, #1
  req->found = found;
 8017e48:	4613      	mov	r3, r2
 8017e4a:	9a01      	ldr	r2, [sp, #4]
  MEMCPY(entry->name, name, namelen);
 8017e4c:	4639      	mov	r1, r7
  entry->state = DNS_STATE_NEW;
 8017e4e:	72a0      	strb	r0, [r4, #10]
  req->found = found;
 8017e50:	f84a 2023 	str.w	r2, [sl, r3, lsl #2]
  req->dns_table_idx = i;
 8017e54:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  MEMCPY(entry->name, name, namelen);
 8017e58:	462a      	mov	r2, r5
 8017e5a:	f104 0010 	add.w	r0, r4, #16
  req->dns_table_idx = i;
 8017e5e:	f883 8008 	strb.w	r8, [r3, #8]
  entry->name[namelen] = 0;
 8017e62:	4425      	add	r5, r4
  req->arg   = callback_arg;
 8017e64:	f8c3 9004 	str.w	r9, [r3, #4]
  entry->name[namelen] = 0;
 8017e68:	465f      	mov	r7, fp
  MEMCPY(entry->name, name, namelen);
 8017e6a:	f00a fb39 	bl	80224e0 <memcpy>
  entry->name[namelen] = 0;
 8017e6e:	f885 b010 	strb.w	fp, [r5, #16]
  req->dns_table_idx = i;
 8017e72:	0073      	lsls	r3, r6, #1
 8017e74:	9301      	str	r3, [sp, #4]
 8017e76:	4b40      	ldr	r3, [pc, #256]	; (8017f78 <dns_gethostbyname_addrtype+0x27c>)
    if (dns_pcbs[i] == NULL) {
 8017e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8017e7c:	b2fd      	uxtb	r5, r7
 8017e7e:	b312      	cbz	r2, 8017ec6 <dns_gethostbyname_addrtype+0x1ca>
 8017e80:	3701      	adds	r7, #1
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 8017e82:	2f04      	cmp	r7, #4
 8017e84:	d1f8      	bne.n	8017e78 <dns_gethostbyname_addrtype+0x17c>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8017e86:	483d      	ldr	r0, [pc, #244]	; (8017f7c <dns_gethostbyname_addrtype+0x280>)
 8017e88:	2304      	movs	r3, #4
 8017e8a:	7805      	ldrb	r5, [r0, #0]
 8017e8c:	3501      	adds	r5, #1
 8017e8e:	b2ed      	uxtb	r5, r5
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 8017e90:	2d03      	cmp	r5, #3
 8017e92:	462a      	mov	r2, r5
 8017e94:	d901      	bls.n	8017e9a <dns_gethostbyname_addrtype+0x19e>
 8017e96:	2500      	movs	r5, #0
      idx = 0;
 8017e98:	462a      	mov	r2, r5
    if (dns_pcbs[idx] != NULL) {
 8017e9a:	4f37      	ldr	r7, [pc, #220]	; (8017f78 <dns_gethostbyname_addrtype+0x27c>)
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8017e9c:	1c69      	adds	r1, r5, #1
 8017e9e:	3b01      	subs	r3, #1
    if (dns_pcbs[idx] != NULL) {
 8017ea0:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8017ea4:	2a00      	cmp	r2, #0
 8017ea6:	d13e      	bne.n	8017f26 <dns_gethostbyname_addrtype+0x22a>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 8017ea8:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8017eac:	b2cd      	uxtb	r5, r1
 8017eae:	d1ef      	bne.n	8017e90 <dns_gethostbyname_addrtype+0x194>
    req->found = NULL;
 8017eb0:	9a01      	ldr	r2, [sp, #4]
    return ERR_MEM;
 8017eb2:	f04f 30ff 	mov.w	r0, #4294967295
    entry->state = DNS_STATE_UNUSED;
 8017eb6:	72a3      	strb	r3, [r4, #10]
    req->found = NULL;
 8017eb8:	4432      	add	r2, r6
 8017eba:	4616      	mov	r6, r2
  entry->pcb_idx = dns_alloc_pcb();
 8017ebc:	2204      	movs	r2, #4
    req->found = NULL;
 8017ebe:	f84a 3026 	str.w	r3, [sl, r6, lsl #2]
  entry->pcb_idx = dns_alloc_pcb();
 8017ec2:	73e2      	strb	r2, [r4, #15]
    return ERR_MEM;
 8017ec4:	e73a      	b.n	8017d3c <dns_gethostbyname_addrtype+0x40>
  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 8017ec6:	202e      	movs	r0, #46	; 0x2e
 8017ec8:	f006 fca2 	bl	801e810 <udp_new_ip_type>
  if (pcb == NULL) {
 8017ecc:	4681      	mov	r9, r0
 8017ece:	2800      	cmp	r0, #0
 8017ed0:	d045      	beq.n	8017f5e <dns_gethostbyname_addrtype+0x262>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8017ed2:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8017f84 <dns_gethostbyname_addrtype+0x288>
    u16_t port = (u16_t)DNS_RAND_TXID();
 8017ed6:	f00b fb41 	bl	802355c <rand>
 8017eda:	b282      	uxth	r2, r0
    if (DNS_PORT_ALLOWED(port)) {
 8017edc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8017ee0:	d3f9      	bcc.n	8017ed6 <dns_gethostbyname_addrtype+0x1da>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 8017ee2:	4659      	mov	r1, fp
 8017ee4:	4648      	mov	r0, r9
 8017ee6:	f006 fa1f 	bl	801e328 <udp_bind>
  } while (err == ERR_USE);
 8017eea:	f110 0f08 	cmn.w	r0, #8
 8017eee:	d0f2      	beq.n	8017ed6 <dns_gethostbyname_addrtype+0x1da>
  if (err != ERR_OK) {
 8017ef0:	b9d8      	cbnz	r0, 8017f2a <dns_gethostbyname_addrtype+0x22e>
  udp_recv(pcb, dns_recv, NULL);
 8017ef2:	4602      	mov	r2, r0
 8017ef4:	4922      	ldr	r1, [pc, #136]	; (8017f80 <dns_gethostbyname_addrtype+0x284>)
 8017ef6:	4648      	mov	r0, r9
 8017ef8:	f006 fc3e 	bl	801e778 <udp_recv>
      dns_last_pcb_idx = i;
 8017efc:	4b1f      	ldr	r3, [pc, #124]	; (8017f7c <dns_gethostbyname_addrtype+0x280>)
    dns_pcbs[i] = dns_alloc_random_port();
 8017efe:	4a1e      	ldr	r2, [pc, #120]	; (8017f78 <dns_gethostbyname_addrtype+0x27c>)
      dns_last_pcb_idx = i;
 8017f00:	701d      	strb	r5, [r3, #0]
    dns_pcbs[i] = dns_alloc_random_port();
 8017f02:	f842 9027 	str.w	r9, [r2, r7, lsl #2]
  dns_seqno++;
 8017f06:	4a1a      	ldr	r2, [pc, #104]	; (8017f70 <dns_gethostbyname_addrtype+0x274>)
  dns_check_entry(i);
 8017f08:	4640      	mov	r0, r8
  entry->pcb_idx = dns_alloc_pcb();
 8017f0a:	73e5      	strb	r5, [r4, #15]
  dns_seqno++;
 8017f0c:	7813      	ldrb	r3, [r2, #0]
 8017f0e:	3301      	adds	r3, #1
 8017f10:	7013      	strb	r3, [r2, #0]
  dns_check_entry(i);
 8017f12:	f7ff fcb1 	bl	8017878 <dns_check_entry>
  return ERR_INPROGRESS;
 8017f16:	f06f 0004 	mvn.w	r0, #4
 8017f1a:	e70f      	b.n	8017d3c <dns_gethostbyname_addrtype+0x40>
      entry = &dns_table[i];
 8017f1c:	46b0      	mov	r8, r6
 8017f1e:	e781      	b.n	8017e24 <dns_gethostbyname_addrtype+0x128>
    return ERR_ARG;
 8017f20:	f06f 000f 	mvn.w	r0, #15
 8017f24:	e70a      	b.n	8017d3c <dns_gethostbyname_addrtype+0x40>
      dns_last_pcb_idx = idx;
 8017f26:	7005      	strb	r5, [r0, #0]
      return idx;
 8017f28:	e7ed      	b.n	8017f06 <dns_gethostbyname_addrtype+0x20a>
    udp_remove(pcb);
 8017f2a:	4648      	mov	r0, r9
 8017f2c:	f006 fc36 	bl	801e79c <udp_remove>
    dns_pcbs[i] = dns_alloc_random_port();
 8017f30:	2300      	movs	r3, #0
 8017f32:	4a11      	ldr	r2, [pc, #68]	; (8017f78 <dns_gethostbyname_addrtype+0x27c>)
 8017f34:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8017f38:	e7a5      	b.n	8017e86 <dns_gethostbyname_addrtype+0x18a>
          dns_requests[r].found = found;
 8017f3a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8017f3e:	4a0d      	ldr	r2, [pc, #52]	; (8017f74 <dns_gethostbyname_addrtype+0x278>)
 8017f40:	9901      	ldr	r1, [sp, #4]
          return ERR_INPROGRESS;
 8017f42:	f06f 0004 	mvn.w	r0, #4
          dns_requests[r].found = found;
 8017f46:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8017f4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
          dns_requests[r].arg = callback_arg;
 8017f4e:	f8c3 9004 	str.w	r9, [r3, #4]
          dns_requests[r].dns_table_idx = i;
 8017f52:	f883 b008 	strb.w	fp, [r3, #8]
          return ERR_INPROGRESS;
 8017f56:	e6f1      	b.n	8017d3c <dns_gethostbyname_addrtype+0x40>
      return ERR_VAL;
 8017f58:	f06f 0005 	mvn.w	r0, #5
 8017f5c:	e6ee      	b.n	8017d3c <dns_gethostbyname_addrtype+0x40>
    dns_pcbs[i] = dns_alloc_random_port();
 8017f5e:	4b06      	ldr	r3, [pc, #24]	; (8017f78 <dns_gethostbyname_addrtype+0x27c>)
 8017f60:	f843 9027 	str.w	r9, [r3, r7, lsl #2]
    if (dns_pcbs[i] != NULL) {
 8017f64:	e78f      	b.n	8017e86 <dns_gethostbyname_addrtype+0x18a>
 8017f66:	bf00      	nop
 8017f68:	2001a4d4 	.word	0x2001a4d4
 8017f6c:	2001a4cc 	.word	0x2001a4cc
 8017f70:	2001a4c8 	.word	0x2001a4c8
 8017f74:	2001a498 	.word	0x2001a498
 8017f78:	2001a488 	.word	0x2001a488
 8017f7c:	2001a484 	.word	0x2001a484
 8017f80:	08017985 	.word	0x08017985
 8017f84:	08042c1c 	.word	0x08042c1c

08017f88 <dns_gethostbyname>:
{
 8017f88:	b510      	push	{r4, lr}
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 8017f8a:	2400      	movs	r4, #0
{
 8017f8c:	b082      	sub	sp, #8
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 8017f8e:	9400      	str	r4, [sp, #0]
 8017f90:	f7ff feb4 	bl	8017cfc <dns_gethostbyname_addrtype>
}
 8017f94:	b002      	add	sp, #8
 8017f96:	bd10      	pop	{r4, pc}

08017f98 <lwip_standard_chksum>:
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
  const u8_t *pb = (const u8_t *)dataptr;
  const u16_t *ps;
  u16_t t = 0;
 8017f98:	2300      	movs	r3, #0
{
 8017f9a:	b470      	push	{r4, r5, r6}
  u32_t sum = 0;
  int odd = ((mem_ptr_t)pb & 1);

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8017f9c:	4299      	cmp	r1, r3
{
 8017f9e:	b083      	sub	sp, #12
  int odd = ((mem_ptr_t)pb & 1);
 8017fa0:	f000 0601 	and.w	r6, r0, #1
  u16_t t = 0;
 8017fa4:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (odd && len > 0) {
 8017fa8:	dd05      	ble.n	8017fb6 <lwip_standard_chksum+0x1e>
 8017faa:	b126      	cbz	r6, 8017fb6 <lwip_standard_chksum+0x1e>
    ((u8_t *)&t)[1] = *pb++;
 8017fac:	f810 3b01 	ldrb.w	r3, [r0], #1
    len--;
 8017fb0:	3901      	subs	r1, #1
    ((u8_t *)&t)[1] = *pb++;
 8017fb2:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
  while (len > 1) {
 8017fb6:	2901      	cmp	r1, #1
 8017fb8:	dd26      	ble.n	8018008 <lwip_standard_chksum+0x70>
 8017fba:	3902      	subs	r1, #2
  u32_t sum = 0;
 8017fbc:	2300      	movs	r3, #0
 8017fbe:	084d      	lsrs	r5, r1, #1
 8017fc0:	1c6c      	adds	r4, r5, #1
 8017fc2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    sum += *ps++;
 8017fc6:	f830 2b02 	ldrh.w	r2, [r0], #2
  while (len > 1) {
 8017fca:	4284      	cmp	r4, r0
    sum += *ps++;
 8017fcc:	4413      	add	r3, r2
  while (len > 1) {
 8017fce:	d1fa      	bne.n	8017fc6 <lwip_standard_chksum+0x2e>
 8017fd0:	ebc5 75c5 	rsb	r5, r5, r5, lsl #31
 8017fd4:	eb01 0145 	add.w	r1, r1, r5, lsl #1
    len -= 2;
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 8017fd8:	2901      	cmp	r1, #1
 8017fda:	d102      	bne.n	8017fe2 <lwip_standard_chksum+0x4a>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8017fdc:	7822      	ldrb	r2, [r4, #0]
 8017fde:	f88d 2006 	strb.w	r2, [sp, #6]
  }

  /* Add end bytes */
  sum += t;
 8017fe2:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8017fe6:	4403      	add	r3, r0

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8017fe8:	b298      	uxth	r0, r3
 8017fea:	eb00 4313 	add.w	r3, r0, r3, lsr #16
  sum = FOLD_U32T(sum);
 8017fee:	b298      	uxth	r0, r3
 8017ff0:	eb00 4013 	add.w	r0, r0, r3, lsr #16

  /* Swap if alignment was odd */
  if (odd) {
 8017ff4:	b126      	cbz	r6, 8018000 <lwip_standard_chksum+0x68>
    sum = SWAP_BYTES_IN_WORD(sum);
 8017ff6:	0203      	lsls	r3, r0, #8
 8017ff8:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8017ffc:	b29b      	uxth	r3, r3
 8017ffe:	4318      	orrs	r0, r3
  }

  return (u16_t)sum;
}
 8018000:	b280      	uxth	r0, r0
 8018002:	b003      	add	sp, #12
 8018004:	bc70      	pop	{r4, r5, r6}
 8018006:	4770      	bx	lr
  ps = (const u16_t *)(const void *)pb;
 8018008:	4604      	mov	r4, r0
  u32_t sum = 0;
 801800a:	2300      	movs	r3, #0
 801800c:	e7e4      	b.n	8017fd8 <lwip_standard_chksum+0x40>
 801800e:	bf00      	nop

08018010 <inet_chksum_pseudo>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pseudo(struct pbuf *p, u8_t proto, u16_t proto_len,
                   const ip4_addr_t *src, const ip4_addr_t *dest)
{
 8018010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018014:	9c06      	ldr	r4, [sp, #24]
 8018016:	4688      	mov	r8, r1
 8018018:	4617      	mov	r7, r2
  u32_t addr;

  addr = ip4_addr_get_u32(src);
  acc = (addr & 0xffffUL);
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
  addr = ip4_addr_get_u32(dest);
 801801a:	6826      	ldr	r6, [r4, #0]
  addr = ip4_addr_get_u32(src);
 801801c:	681c      	ldr	r4, [r3, #0]
  acc = (u32_t)(acc + (addr & 0xffffUL));
  acc = (u32_t)(acc + ((addr >> 16) & 0xffffUL));
 801801e:	0c33      	lsrs	r3, r6, #16
 8018020:	fa13 f686 	uxtah	r6, r3, r6
 8018024:	fa16 f684 	uxtah	r6, r6, r4
 8018028:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  /* fold down to 16 bits */
  acc = FOLD_U32T(acc);
 801802c:	b2b4      	uxth	r4, r6
 801802e:	eb04 4616 	add.w	r6, r4, r6, lsr #16
  acc = FOLD_U32T(acc);
 8018032:	b2b4      	uxth	r4, r6
 8018034:	eb04 4416 	add.w	r4, r4, r6, lsr #16
  for (q = p; q != NULL; q = q->next) {
 8018038:	b1f0      	cbz	r0, 8018078 <inet_chksum_pseudo+0x68>
 801803a:	4605      	mov	r5, r0
  int swapped = 0;
 801803c:	2600      	movs	r6, #0
    acc += LWIP_CHKSUM(q->payload, q->len);
 801803e:	8969      	ldrh	r1, [r5, #10]
 8018040:	6868      	ldr	r0, [r5, #4]
 8018042:	f7ff ffa9 	bl	8017f98 <lwip_standard_chksum>
 8018046:	4420      	add	r0, r4
    if (q->len % 2 != 0) {
 8018048:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 801804a:	b284      	uxth	r4, r0
    if (q->len % 2 != 0) {
 801804c:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 8018050:	eb04 4410 	add.w	r4, r4, r0, lsr #16
      acc = SWAP_BYTES_IN_WORD(acc);
 8018054:	ea4f 2004 	mov.w	r0, r4, lsl #8
 8018058:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 801805c:	d003      	beq.n	8018066 <inet_chksum_pseudo+0x56>
      acc = SWAP_BYTES_IN_WORD(acc);
 801805e:	b284      	uxth	r4, r0
 8018060:	f086 0601 	eor.w	r6, r6, #1
 8018064:	431c      	orrs	r4, r3
  for (q = p; q != NULL; q = q->next) {
 8018066:	682d      	ldr	r5, [r5, #0]
 8018068:	2d00      	cmp	r5, #0
 801806a:	d1e8      	bne.n	801803e <inet_chksum_pseudo+0x2e>
  if (swapped) {
 801806c:	b126      	cbz	r6, 8018078 <inet_chksum_pseudo+0x68>
    acc = SWAP_BYTES_IN_WORD(acc);
 801806e:	0223      	lsls	r3, r4, #8
 8018070:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8018074:	b29b      	uxth	r3, r3
 8018076:	431c      	orrs	r4, r3
  acc += (u32_t)lwip_htons((u16_t)proto);
 8018078:	4640      	mov	r0, r8
 801807a:	f7ff fa5f 	bl	801753c <lwip_htons>
 801807e:	4605      	mov	r5, r0
  acc += (u32_t)lwip_htons(proto_len);
 8018080:	4638      	mov	r0, r7
 8018082:	f7ff fa5b 	bl	801753c <lwip_htons>
 8018086:	4428      	add	r0, r5
 8018088:	4404      	add	r4, r0
  acc = FOLD_U32T(acc);
 801808a:	b2a0      	uxth	r0, r4
 801808c:	eb00 4414 	add.w	r4, r0, r4, lsr #16
  acc = FOLD_U32T(acc);
 8018090:	b2a0      	uxth	r0, r4
 8018092:	eb00 4014 	add.w	r0, r0, r4, lsr #16
  return (u16_t)~(acc & 0xffffUL);
 8018096:	43c0      	mvns	r0, r0

  return inet_cksum_pseudo_base(p, proto, proto_len, acc);
}
 8018098:	b280      	uxth	r0, r0
 801809a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801809e:	bf00      	nop

080180a0 <ip_chksum_pseudo>:
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  {
    return inet_chksum_pseudo(p, proto, proto_len, ip_2_ip4(src), ip_2_ip4(dest));
 80180a0:	f7ff bfb6 	b.w	8018010 <inet_chksum_pseudo>

080180a4 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 80180a4:	b508      	push	{r3, lr}
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 80180a6:	f7ff ff77 	bl	8017f98 <lwip_standard_chksum>
 80180aa:	43c0      	mvns	r0, r0
}
 80180ac:	b280      	uxth	r0, r0
 80180ae:	bd08      	pop	{r3, pc}

080180b0 <inet_chksum_pbuf>:
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;

  acc = 0;
  for (q = p; q != NULL; q = q->next) {
 80180b0:	b330      	cbz	r0, 8018100 <inet_chksum_pbuf+0x50>
{
 80180b2:	b570      	push	{r4, r5, r6, lr}
  int swapped = 0;
 80180b4:	2600      	movs	r6, #0
 80180b6:	4605      	mov	r5, r0
  acc = 0;
 80180b8:	4634      	mov	r4, r6
    acc += LWIP_CHKSUM(q->payload, q->len);
 80180ba:	8969      	ldrh	r1, [r5, #10]
 80180bc:	6868      	ldr	r0, [r5, #4]
 80180be:	f7ff ff6b 	bl	8017f98 <lwip_standard_chksum>
 80180c2:	4404      	add	r4, r0
    acc = FOLD_U32T(acc);
    if (q->len % 2 != 0) {
 80180c4:	896b      	ldrh	r3, [r5, #10]
    acc = FOLD_U32T(acc);
 80180c6:	b2a0      	uxth	r0, r4
    if (q->len % 2 != 0) {
 80180c8:	f013 0f01 	tst.w	r3, #1
    acc = FOLD_U32T(acc);
 80180cc:	eb00 4414 	add.w	r4, r0, r4, lsr #16
      swapped = !swapped;
      acc = SWAP_BYTES_IN_WORD(acc);
 80180d0:	ea4f 2004 	mov.w	r0, r4, lsl #8
 80180d4:	f3c4 2307 	ubfx	r3, r4, #8, #8
    if (q->len % 2 != 0) {
 80180d8:	d003      	beq.n	80180e2 <inet_chksum_pbuf+0x32>
      acc = SWAP_BYTES_IN_WORD(acc);
 80180da:	b284      	uxth	r4, r0
 80180dc:	f086 0601 	eor.w	r6, r6, #1
 80180e0:	431c      	orrs	r4, r3
  for (q = p; q != NULL; q = q->next) {
 80180e2:	682d      	ldr	r5, [r5, #0]
 80180e4:	2d00      	cmp	r5, #0
 80180e6:	d1e8      	bne.n	80180ba <inet_chksum_pbuf+0xa>
    }
  }

  if (swapped) {
 80180e8:	b13e      	cbz	r6, 80180fa <inet_chksum_pbuf+0x4a>
    acc = SWAP_BYTES_IN_WORD(acc);
 80180ea:	0220      	lsls	r0, r4, #8
 80180ec:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80180f0:	b280      	uxth	r0, r0
 80180f2:	4320      	orrs	r0, r4
 80180f4:	43c0      	mvns	r0, r0
 80180f6:	b280      	uxth	r0, r0
  }
  return (u16_t)~(acc & 0xffffUL);
}
 80180f8:	bd70      	pop	{r4, r5, r6, pc}
 80180fa:	43e0      	mvns	r0, r4
 80180fc:	b280      	uxth	r0, r0
 80180fe:	bd70      	pop	{r4, r5, r6, pc}
  for (q = p; q != NULL; q = q->next) {
 8018100:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8018104:	4770      	bx	lr
 8018106:	bf00      	nop

08018108 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8018108:	b508      	push	{r3, lr}
#ifndef LWIP_SKIP_PACKING_CHECK
  LWIP_ASSERT("Struct packing not implemented correctly. Check your lwIP port.", sizeof(struct packed_struct_test) == PACKED_STRUCT_TEST_EXPECTED_SIZE);
#endif

  /* Modules initialization */
  stats_init();
 801810a:	f001 fcb9 	bl	8019a80 <stats_init>
#if !NO_SYS
  sys_init();
 801810e:	f009 fdad 	bl	8021c6c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8018112:	f000 f96f 	bl	80183f4 <mem_init>
  memp_init();
 8018116:	f000 fd55 	bl	8018bc4 <memp_init>
  pbuf_init();
  netif_init();
 801811a:	f000 fe17 	bl	8018d4c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801811e:	f005 ffc9 	bl	801e0b4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8018122:	f001 fd17 	bl	8019b54 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 8018126:	f7ff fdc3 	bl	8017cb0 <dns_init>
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
#endif /* LWIP_TIMERS */
}
 801812a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeouts_init();
 801812e:	f005 bf53 	b.w	801dfd8 <sys_timeouts_init>
 8018132:	bf00      	nop

08018134 <mem_link_valid>:
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
  nmem = ptr_to_mem(mem->next);
  pmem = ptr_to_mem(mem->prev);
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8018134:	f242 7310 	movw	r3, #10000	; 0x2710
  pmem = ptr_to_mem(mem->prev);
 8018138:	8841      	ldrh	r1, [r0, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801813a:	4299      	cmp	r1, r3
{
 801813c:	b430      	push	{r4, r5}
  nmem = ptr_to_mem(mem->next);
 801813e:	8805      	ldrh	r5, [r0, #0]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8018140:	d80d      	bhi.n	801815e <mem_link_valid+0x2a>
 8018142:	429d      	cmp	r5, r3
 8018144:	bf94      	ite	ls
 8018146:	2200      	movls	r2, #0
 8018148:	2201      	movhi	r2, #1
 801814a:	b942      	cbnz	r2, 801815e <mem_link_valid+0x2a>
  return (mem_size_t)((u8_t *)mem - ram);
 801814c:	4b0c      	ldr	r3, [pc, #48]	; (8018180 <mem_link_valid+0x4c>)
 801814e:	681c      	ldr	r4, [r3, #0]
 8018150:	1b03      	subs	r3, r0, r4
 8018152:	b29b      	uxth	r3, r3
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8018154:	4299      	cmp	r1, r3
 8018156:	d005      	beq.n	8018164 <mem_link_valid+0x30>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8018158:	5a61      	ldrh	r1, [r4, r1]
 801815a:	4299      	cmp	r1, r3
 801815c:	d002      	beq.n	8018164 <mem_link_valid+0x30>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
    return 0;
 801815e:	2000      	movs	r0, #0
  }
  return 1;
}
 8018160:	bc30      	pop	{r4, r5}
 8018162:	4770      	bx	lr
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8018164:	4a07      	ldr	r2, [pc, #28]	; (8018184 <mem_link_valid+0x50>)
  return (struct mem *)(void *)&ram[ptr];
 8018166:	442c      	add	r4, r5
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8018168:	6812      	ldr	r2, [r2, #0]
 801816a:	42a2      	cmp	r2, r4
 801816c:	d006      	beq.n	801817c <mem_link_valid+0x48>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801816e:	8860      	ldrh	r0, [r4, #2]
 8018170:	1ac0      	subs	r0, r0, r3
 8018172:	fab0 f080 	clz	r0, r0
}
 8018176:	bc30      	pop	{r4, r5}
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8018178:	0940      	lsrs	r0, r0, #5
}
 801817a:	4770      	bx	lr
  return 1;
 801817c:	2001      	movs	r0, #1
 801817e:	e7ef      	b.n	8018160 <mem_link_valid+0x2c>
 8018180:	2001a920 	.word	0x2001a920
 8018184:	2001a924 	.word	0x2001a924

08018188 <mem_sanity>:

#if MEM_SANITY_CHECK
static void
mem_sanity(void)
{
 8018188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  struct mem *mem;
  u8_t last_used;

  /* begin with first element here */
  mem = (struct mem *)ram;
 801818c:	4f5f      	ldr	r7, [pc, #380]	; (801830c <mem_sanity+0x184>)
 801818e:	683e      	ldr	r6, [r7, #0]
  LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 8018190:	7935      	ldrb	r5, [r6, #4]
 8018192:	2d01      	cmp	r5, #1
 8018194:	d907      	bls.n	80181a6 <mem_sanity+0x1e>
 8018196:	4b5e      	ldr	r3, [pc, #376]	; (8018310 <mem_sanity+0x188>)
 8018198:	f240 223f 	movw	r2, #575	; 0x23f
 801819c:	495d      	ldr	r1, [pc, #372]	; (8018314 <mem_sanity+0x18c>)
 801819e:	485e      	ldr	r0, [pc, #376]	; (8018318 <mem_sanity+0x190>)
 80181a0:	f00b f938 	bl	8023414 <iprintf>
 80181a4:	7935      	ldrb	r5, [r6, #4]
  last_used = mem->used;
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 80181a6:	8873      	ldrh	r3, [r6, #2]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	f040 80a7 	bne.w	80182fc <mem_sanity+0x174>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 80181ae:	8834      	ldrh	r4, [r6, #0]
 80181b0:	f242 7310 	movw	r3, #10000	; 0x2710
 80181b4:	429c      	cmp	r4, r3
 80181b6:	f200 8098 	bhi.w	80182ea <mem_sanity+0x162>
  return (struct mem *)(void *)&ram[ptr];
 80181ba:	683b      	ldr	r3, [r7, #0]
 80181bc:	441c      	add	r4, r3
  LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

  /* check all elements before the end of the heap */
  for (mem = ptr_to_mem(mem->next);
 80181be:	429c      	cmp	r4, r3
 80181c0:	d961      	bls.n	8018286 <mem_sanity+0xfe>
 80181c2:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8018334 <mem_sanity+0x1ac>
       ((u8_t *)mem > ram) && (mem < ram_end);
       mem = ptr_to_mem(mem->next)) {
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 80181c6:	f8df a148 	ldr.w	sl, [pc, #328]	; 8018310 <mem_sanity+0x188>
 80181ca:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8018338 <mem_sanity+0x1b0>
 80181ce:	4e52      	ldr	r6, [pc, #328]	; (8018318 <mem_sanity+0x190>)
 80181d0:	e012      	b.n	80181f8 <mem_sanity+0x70>
    LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem(mem->prev)));
    LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(mem->next)));

    if (last_used == 0) {
      /* 2 unused elements in a row? */
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 80181d2:	2b01      	cmp	r3, #1
 80181d4:	d006      	beq.n	80181e4 <mem_sanity+0x5c>
 80181d6:	4653      	mov	r3, sl
 80181d8:	f240 2251 	movw	r2, #593	; 0x251
 80181dc:	494f      	ldr	r1, [pc, #316]	; (801831c <mem_sanity+0x194>)
 80181de:	4630      	mov	r0, r6
 80181e0:	f00b f918 	bl	8023414 <iprintf>
    } else {
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
    }

    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 80181e4:	4620      	mov	r0, r4
 80181e6:	f7ff ffa5 	bl	8018134 <mem_link_valid>
 80181ea:	b380      	cbz	r0, 801824e <mem_sanity+0xc6>
  return (struct mem *)(void *)&ram[ptr];
 80181ec:	683b      	ldr	r3, [r7, #0]
 80181ee:	8822      	ldrh	r2, [r4, #0]

    /* used/unused altering */
    last_used = mem->used;
 80181f0:	7925      	ldrb	r5, [r4, #4]
  return (struct mem *)(void *)&ram[ptr];
 80181f2:	189c      	adds	r4, r3, r2
  for (mem = ptr_to_mem(mem->next);
 80181f4:	42a3      	cmp	r3, r4
 80181f6:	d246      	bcs.n	8018286 <mem_sanity+0xfe>
       ((u8_t *)mem > ram) && (mem < ram_end);
 80181f8:	f8d8 2000 	ldr.w	r2, [r8]
 80181fc:	42a2      	cmp	r2, r4
 80181fe:	d942      	bls.n	8018286 <mem_sanity+0xfe>
    LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 8018200:	1ce2      	adds	r2, r4, #3
 8018202:	f022 0203 	bic.w	r2, r2, #3
 8018206:	4294      	cmp	r4, r2
 8018208:	d006      	beq.n	8018218 <mem_sanity+0x90>
 801820a:	4653      	mov	r3, sl
 801820c:	f240 2249 	movw	r2, #585	; 0x249
 8018210:	4649      	mov	r1, r9
 8018212:	4630      	mov	r0, r6
 8018214:	f00b f8fe 	bl	8023414 <iprintf>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 8018218:	8862      	ldrh	r2, [r4, #2]
 801821a:	f242 7310 	movw	r3, #10000	; 0x2710
 801821e:	429a      	cmp	r2, r3
 8018220:	d81d      	bhi.n	801825e <mem_sanity+0xd6>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 8018222:	8822      	ldrh	r2, [r4, #0]
 8018224:	f242 7310 	movw	r3, #10000	; 0x2710
 8018228:	429a      	cmp	r2, r3
 801822a:	d824      	bhi.n	8018276 <mem_sanity+0xee>
      LWIP_ASSERT("heap element unused?", mem->used == 1);
 801822c:	7923      	ldrb	r3, [r4, #4]
    if (last_used == 0) {
 801822e:	2d00      	cmp	r5, #0
 8018230:	d0cf      	beq.n	80181d2 <mem_sanity+0x4a>
      LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 8018232:	2b01      	cmp	r3, #1
 8018234:	d9d6      	bls.n	80181e4 <mem_sanity+0x5c>
 8018236:	4653      	mov	r3, sl
 8018238:	f240 2253 	movw	r2, #595	; 0x253
 801823c:	4938      	ldr	r1, [pc, #224]	; (8018320 <mem_sanity+0x198>)
 801823e:	4630      	mov	r0, r6
 8018240:	f00b f8e8 	bl	8023414 <iprintf>
    LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 8018244:	4620      	mov	r0, r4
 8018246:	f7ff ff75 	bl	8018134 <mem_link_valid>
 801824a:	2800      	cmp	r0, #0
 801824c:	d1ce      	bne.n	80181ec <mem_sanity+0x64>
 801824e:	4653      	mov	r3, sl
 8018250:	f240 2256 	movw	r2, #598	; 0x256
 8018254:	4933      	ldr	r1, [pc, #204]	; (8018324 <mem_sanity+0x19c>)
 8018256:	4630      	mov	r0, r6
 8018258:	f00b f8dc 	bl	8023414 <iprintf>
 801825c:	e7c6      	b.n	80181ec <mem_sanity+0x64>
    LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 801825e:	4653      	mov	r3, sl
 8018260:	f240 224a 	movw	r2, #586	; 0x24a
 8018264:	4930      	ldr	r1, [pc, #192]	; (8018328 <mem_sanity+0x1a0>)
 8018266:	4630      	mov	r0, r6
 8018268:	f00b f8d4 	bl	8023414 <iprintf>
    LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 801826c:	8822      	ldrh	r2, [r4, #0]
 801826e:	f242 7310 	movw	r3, #10000	; 0x2710
 8018272:	429a      	cmp	r2, r3
 8018274:	d9da      	bls.n	801822c <mem_sanity+0xa4>
 8018276:	4653      	mov	r3, sl
 8018278:	f240 224b 	movw	r2, #587	; 0x24b
 801827c:	492b      	ldr	r1, [pc, #172]	; (801832c <mem_sanity+0x1a4>)
 801827e:	4630      	mov	r0, r6
 8018280:	f00b f8c8 	bl	8023414 <iprintf>
 8018284:	e7d2      	b.n	801822c <mem_sanity+0xa4>
  return (struct mem *)(void *)&ram[ptr];
 8018286:	f242 7210 	movw	r2, #10000	; 0x2710
 801828a:	441a      	add	r2, r3
  }
  LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 801828c:	4294      	cmp	r4, r2
 801828e:	d006      	beq.n	801829e <mem_sanity+0x116>
 8018290:	4b1f      	ldr	r3, [pc, #124]	; (8018310 <mem_sanity+0x188>)
 8018292:	f240 225b 	movw	r2, #603	; 0x25b
 8018296:	4926      	ldr	r1, [pc, #152]	; (8018330 <mem_sanity+0x1a8>)
 8018298:	481f      	ldr	r0, [pc, #124]	; (8018318 <mem_sanity+0x190>)
 801829a:	f00b f8bb 	bl	8023414 <iprintf>
  LWIP_ASSERT("heap element used valid", mem->used == 1);
 801829e:	7923      	ldrb	r3, [r4, #4]
 80182a0:	2b01      	cmp	r3, #1
 80182a2:	d006      	beq.n	80182b2 <mem_sanity+0x12a>
 80182a4:	4b1a      	ldr	r3, [pc, #104]	; (8018310 <mem_sanity+0x188>)
 80182a6:	f44f 7217 	mov.w	r2, #604	; 0x25c
 80182aa:	491a      	ldr	r1, [pc, #104]	; (8018314 <mem_sanity+0x18c>)
 80182ac:	481a      	ldr	r0, [pc, #104]	; (8018318 <mem_sanity+0x190>)
 80182ae:	f00b f8b1 	bl	8023414 <iprintf>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 80182b2:	8862      	ldrh	r2, [r4, #2]
 80182b4:	f242 7310 	movw	r3, #10000	; 0x2710
 80182b8:	429a      	cmp	r2, r3
 80182ba:	d006      	beq.n	80182ca <mem_sanity+0x142>
 80182bc:	4b14      	ldr	r3, [pc, #80]	; (8018310 <mem_sanity+0x188>)
 80182be:	f240 225d 	movw	r2, #605	; 0x25d
 80182c2:	4919      	ldr	r1, [pc, #100]	; (8018328 <mem_sanity+0x1a0>)
 80182c4:	4814      	ldr	r0, [pc, #80]	; (8018318 <mem_sanity+0x190>)
 80182c6:	f00b f8a5 	bl	8023414 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 80182ca:	8822      	ldrh	r2, [r4, #0]
 80182cc:	f242 7310 	movw	r3, #10000	; 0x2710
 80182d0:	429a      	cmp	r2, r3
 80182d2:	d101      	bne.n	80182d8 <mem_sanity+0x150>
}
 80182d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 80182d8:	4b0d      	ldr	r3, [pc, #52]	; (8018310 <mem_sanity+0x188>)
 80182da:	f240 225e 	movw	r2, #606	; 0x25e
 80182de:	4913      	ldr	r1, [pc, #76]	; (801832c <mem_sanity+0x1a4>)
 80182e0:	480d      	ldr	r0, [pc, #52]	; (8018318 <mem_sanity+0x190>)
}
 80182e2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 80182e6:	f00b b895 	b.w	8023414 <iprintf>
  LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 80182ea:	4b09      	ldr	r3, [pc, #36]	; (8018310 <mem_sanity+0x188>)
 80182ec:	f240 2242 	movw	r2, #578	; 0x242
 80182f0:	490e      	ldr	r1, [pc, #56]	; (801832c <mem_sanity+0x1a4>)
 80182f2:	4809      	ldr	r0, [pc, #36]	; (8018318 <mem_sanity+0x190>)
 80182f4:	f00b f88e 	bl	8023414 <iprintf>
 80182f8:	8834      	ldrh	r4, [r6, #0]
 80182fa:	e75e      	b.n	80181ba <mem_sanity+0x32>
  LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 80182fc:	4b04      	ldr	r3, [pc, #16]	; (8018310 <mem_sanity+0x188>)
 80182fe:	f240 2241 	movw	r2, #577	; 0x241
 8018302:	4909      	ldr	r1, [pc, #36]	; (8018328 <mem_sanity+0x1a0>)
 8018304:	4804      	ldr	r0, [pc, #16]	; (8018318 <mem_sanity+0x190>)
 8018306:	f00b f885 	bl	8023414 <iprintf>
 801830a:	e750      	b.n	80181ae <mem_sanity+0x26>
 801830c:	2001a920 	.word	0x2001a920
 8018310:	08040430 	.word	0x08040430
 8018314:	08040460 	.word	0x08040460
 8018318:	08029f34 	.word	0x08029f34
 801831c:	080404c8 	.word	0x080404c8
 8018320:	080404e0 	.word	0x080404e0
 8018324:	080404fc 	.word	0x080404fc
 8018328:	08040478 	.word	0x08040478
 801832c:	08040494 	.word	0x08040494
 8018330:	08040514 	.word	0x08040514
 8018334:	2001a924 	.word	0x2001a924
 8018338:	080404b0 	.word	0x080404b0

0801833c <mem_overflow_check_raw>:
{
 801833c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018340:	1e4c      	subs	r4, r1, #1
 8018342:	310f      	adds	r1, #15
 8018344:	b0a3      	sub	sp, #140	; 0x8c
 8018346:	4606      	mov	r6, r0
 8018348:	4615      	mov	r5, r2
 801834a:	4698      	mov	r8, r3
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801834c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 80183c8 <mem_overflow_check_raw+0x8c>
 8018350:	4404      	add	r4, r0
 8018352:	180f      	adds	r7, r1, r0
      LWIP_ASSERT(errstr, 0);
 8018354:	f8df b074 	ldr.w	fp, [pc, #116]	; 80183cc <mem_overflow_check_raw+0x90>
 8018358:	f8df a074 	ldr.w	sl, [pc, #116]	; 80183d0 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 801835c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8018360:	464a      	mov	r2, r9
 8018362:	2180      	movs	r1, #128	; 0x80
 8018364:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 8018366:	2bcd      	cmp	r3, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 8018368:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801836a:	d009      	beq.n	8018380 <mem_overflow_check_raw+0x44>
      snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 801836c:	f8cd 8000 	str.w	r8, [sp]
 8018370:	f00b f994 	bl	802369c <sniprintf>
      LWIP_ASSERT(errstr, 0);
 8018374:	465b      	mov	r3, fp
 8018376:	a902      	add	r1, sp, #8
 8018378:	226d      	movs	r2, #109	; 0x6d
 801837a:	4650      	mov	r0, sl
 801837c:	f00b f84a 	bl	8023414 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 8018380:	42bc      	cmp	r4, r7
 8018382:	d1eb      	bne.n	801835c <mem_overflow_check_raw+0x20>
 8018384:	f1a6 0411 	sub.w	r4, r6, #17
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8018388:	4f0e      	ldr	r7, [pc, #56]	; (80183c4 <mem_overflow_check_raw+0x88>)
 801838a:	3e01      	subs	r6, #1
      LWIP_ASSERT(errstr, 0);
 801838c:	f8df a03c 	ldr.w	sl, [pc, #60]	; 80183cc <mem_overflow_check_raw+0x90>
 8018390:	f8df 903c 	ldr.w	r9, [pc, #60]	; 80183d0 <mem_overflow_check_raw+0x94>
    if (m[k] != 0xcd) {
 8018394:	f814 0f01 	ldrb.w	r0, [r4, #1]!
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 8018398:	463a      	mov	r2, r7
 801839a:	2180      	movs	r1, #128	; 0x80
 801839c:	462b      	mov	r3, r5
    if (m[k] != 0xcd) {
 801839e:	28cd      	cmp	r0, #205	; 0xcd
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80183a0:	a802      	add	r0, sp, #8
    if (m[k] != 0xcd) {
 80183a2:	d009      	beq.n	80183b8 <mem_overflow_check_raw+0x7c>
      snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 80183a4:	f8cd 8000 	str.w	r8, [sp]
 80183a8:	f00b f978 	bl	802369c <sniprintf>
      LWIP_ASSERT(errstr, 0);
 80183ac:	4653      	mov	r3, sl
 80183ae:	a902      	add	r1, sp, #8
 80183b0:	2278      	movs	r2, #120	; 0x78
 80183b2:	4648      	mov	r0, r9
 80183b4:	f00b f82e 	bl	8023414 <iprintf>
  for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 80183b8:	42b4      	cmp	r4, r6
 80183ba:	d1eb      	bne.n	8018394 <mem_overflow_check_raw+0x58>
}
 80183bc:	b023      	add	sp, #140	; 0x8c
 80183be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183c2:	bf00      	nop
 80183c4:	08040548 	.word	0x08040548
 80183c8:	08040528 	.word	0x08040528
 80183cc:	08040430 	.word	0x08040430
 80183d0:	08029f34 	.word	0x08029f34

080183d4 <mem_overflow_init_raw>:
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 80183d4:	f04f 33cd 	mov.w	r3, #3452816845	; 0xcdcdcdcd
  m = (u8_t *)p + size;
 80183d8:	1842      	adds	r2, r0, r1
  memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 80183da:	f840 3c10 	str.w	r3, [r0, #-16]
 80183de:	f840 3c0c 	str.w	r3, [r0, #-12]
 80183e2:	f840 3c08 	str.w	r3, [r0, #-8]
 80183e6:	f840 3c04 	str.w	r3, [r0, #-4]
  memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 80183ea:	5043      	str	r3, [r0, r1]
 80183ec:	6053      	str	r3, [r2, #4]
 80183ee:	6093      	str	r3, [r2, #8]
 80183f0:	60d3      	str	r3, [r2, #12]
}
 80183f2:	4770      	bx	lr

080183f4 <mem_init>:
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80183f4:	4b13      	ldr	r3, [pc, #76]	; (8018444 <mem_init+0x50>)
  mem->used = 0;
 80183f6:	2200      	movs	r2, #0
  ram_end->used = 1;
 80183f8:	2101      	movs	r1, #1
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80183fa:	4813      	ldr	r0, [pc, #76]	; (8018448 <mem_init+0x54>)
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80183fc:	f023 0303 	bic.w	r3, r3, #3
{
 8018400:	b570      	push	{r4, r5, r6, lr}
  mem->next = MEM_SIZE_ALIGNED;
 8018402:	f242 7410 	movw	r4, #10000	; 0x2710
  mem->used = 0;
 8018406:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8018408:	4e10      	ldr	r6, [pc, #64]	; (801844c <mem_init+0x58>)
  return (struct mem *)(void *)&ram[ptr];
 801840a:	191a      	adds	r2, r3, r4
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801840c:	4d10      	ldr	r5, [pc, #64]	; (8018450 <mem_init+0x5c>)
  mem->next = MEM_SIZE_ALIGNED;
 801840e:	601c      	str	r4, [r3, #0]
  ram_end->next = MEM_SIZE_ALIGNED;
 8018410:	511e      	str	r6, [r3, r4]
  ram_end->used = 1;
 8018412:	7111      	strb	r1, [r2, #4]
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8018414:	6002      	str	r2, [r0, #0]
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8018416:	602b      	str	r3, [r5, #0]
  MEM_SANITY();
 8018418:	f7ff feb6 	bl	8018188 <mem_sanity>
  lfree = (struct mem *)(void *)ram;
 801841c:	682a      	ldr	r2, [r5, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 801841e:	490d      	ldr	r1, [pc, #52]	; (8018454 <mem_init+0x60>)
  lfree = (struct mem *)(void *)ram;
 8018420:	4b0d      	ldr	r3, [pc, #52]	; (8018458 <mem_init+0x64>)
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8018422:	480e      	ldr	r0, [pc, #56]	; (801845c <mem_init+0x68>)
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 8018424:	f8a1 40aa 	strh.w	r4, [r1, #170]	; 0xaa
  lfree = (struct mem *)(void *)ram;
 8018428:	601a      	str	r2, [r3, #0]
  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801842a:	f009 fc2b 	bl	8021c84 <sys_mutex_new>
 801842e:	b900      	cbnz	r0, 8018432 <mem_init+0x3e>
}
 8018430:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8018432:	4b0b      	ldr	r3, [pc, #44]	; (8018460 <mem_init+0x6c>)
 8018434:	f240 221f 	movw	r2, #543	; 0x21f
 8018438:	490a      	ldr	r1, [pc, #40]	; (8018464 <mem_init+0x70>)
 801843a:	480b      	ldr	r0, [pc, #44]	; (8018468 <mem_init+0x74>)
}
 801843c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8018440:	f00a bfe8 	b.w	8023414 <iprintf>
 8018444:	2001f487 	.word	0x2001f487
 8018448:	2001a924 	.word	0x2001a924
 801844c:	27102710 	.word	0x27102710
 8018450:	2001a920 	.word	0x2001a920
 8018454:	2002e394 	.word	0x2002e394
 8018458:	2001a914 	.word	0x2001a914
 801845c:	2001a91c 	.word	0x2001a91c
 8018460:	08040430 	.word	0x08040430
 8018464:	08040568 	.word	0x08040568
 8018468:	08029f34 	.word	0x08029f34

0801846c <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801846c:	2800      	cmp	r0, #0
 801846e:	f000 8087 	beq.w	8018580 <mem_free+0x114>
{
 8018472:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8018476:	f010 0803 	ands.w	r8, r0, #3
 801847a:	4604      	mov	r4, r0
 801847c:	f040 8081 	bne.w	8018582 <mem_free+0x116>

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8018480:	4e5e      	ldr	r6, [pc, #376]	; (80185fc <mem_free+0x190>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8018482:	f1a0 0518 	sub.w	r5, r0, #24
  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8018486:	6833      	ldr	r3, [r6, #0]
 8018488:	42ab      	cmp	r3, r5
 801848a:	d805      	bhi.n	8018498 <mem_free+0x2c>
 801848c:	4f5c      	ldr	r7, [pc, #368]	; (8018600 <mem_free+0x194>)
 801848e:	f100 030c 	add.w	r3, r0, #12
 8018492:	683a      	ldr	r2, [r7, #0]
 8018494:	429a      	cmp	r2, r3
 8018496:	d20e      	bcs.n	80184b6 <mem_free+0x4a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8018498:	4b5a      	ldr	r3, [pc, #360]	; (8018604 <mem_free+0x198>)
 801849a:	f240 227f 	movw	r2, #639	; 0x27f
 801849e:	495a      	ldr	r1, [pc, #360]	; (8018608 <mem_free+0x19c>)
    MEM_STATS_INC_LOCKED(illegal);
    return;
  }

  if (!mem_link_valid(mem)) {
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80184a0:	485a      	ldr	r0, [pc, #360]	; (801860c <mem_free+0x1a0>)
 80184a2:	f00a ffb7 	bl	8023414 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80184a6:	4a5a      	ldr	r2, [pc, #360]	; (8018610 <mem_free+0x1a4>)
 80184a8:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 80184ac:	3301      	adds	r3, #1
 80184ae:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 80184b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 80184b6:	4b57      	ldr	r3, [pc, #348]	; (8018614 <mem_free+0x1a8>)
 80184b8:	4a57      	ldr	r2, [pc, #348]	; (8018618 <mem_free+0x1ac>)
 80184ba:	f830 1c12 	ldrh.w	r1, [r0, #-18]
 80184be:	f7ff ff3d 	bl	801833c <mem_overflow_check_raw>
  if (!mem->used) {
 80184c2:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	f000 8088 	beq.w	80185dc <mem_free+0x170>
  if (!mem_link_valid(mem)) {
 80184cc:	4628      	mov	r0, r5
 80184ce:	f7ff fe31 	bl	8018134 <mem_link_valid>
 80184d2:	2800      	cmp	r0, #0
 80184d4:	f000 8087 	beq.w	80185e6 <mem_free+0x17a>
  if (mem < lfree) {
 80184d8:	f8df 9160 	ldr.w	r9, [pc, #352]	; 801863c <mem_free+0x1d0>
  mem->used = 0;
 80184dc:	f804 8c14 	strb.w	r8, [r4, #-20]
  if (mem < lfree) {
 80184e0:	f8d9 3000 	ldr.w	r3, [r9]
 80184e4:	42ab      	cmp	r3, r5
 80184e6:	d901      	bls.n	80184ec <mem_free+0x80>
    lfree = mem;
 80184e8:	f8c9 5000 	str.w	r5, [r9]
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 80184ec:	4848      	ldr	r0, [pc, #288]	; (8018610 <mem_free+0x1a4>)
 80184ee:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 80184f2:	f8b0 20ac 	ldrh.w	r2, [r0, #172]	; 0xac
 80184f6:	6831      	ldr	r1, [r6, #0]
 80184f8:	1ad2      	subs	r2, r2, r3
 80184fa:	eba5 0c01 	sub.w	ip, r5, r1
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80184fe:	42a9      	cmp	r1, r5
  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 8018500:	4462      	add	r2, ip
 8018502:	f8a0 20ac 	strh.w	r2, [r0, #172]	; 0xac
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8018506:	d84b      	bhi.n	80185a0 <mem_free+0x134>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8018508:	683a      	ldr	r2, [r7, #0]
 801850a:	4295      	cmp	r5, r2
 801850c:	d252      	bcs.n	80185b4 <mem_free+0x148>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801850e:	f242 7210 	movw	r2, #10000	; 0x2710
 8018512:	4293      	cmp	r3, r2
 8018514:	d83a      	bhi.n	801858c <mem_free+0x120>
  return (struct mem *)(void *)&ram[ptr];
 8018516:	6832      	ldr	r2, [r6, #0]
 8018518:	4413      	add	r3, r2
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801851a:	429d      	cmp	r5, r3
 801851c:	d013      	beq.n	8018546 <mem_free+0xda>
 801851e:	7919      	ldrb	r1, [r3, #4]
 8018520:	b989      	cbnz	r1, 8018546 <mem_free+0xda>
 8018522:	6839      	ldr	r1, [r7, #0]
 8018524:	428b      	cmp	r3, r1
 8018526:	d00e      	beq.n	8018546 <mem_free+0xda>
    if (lfree == nmem) {
 8018528:	f8d9 1000 	ldr.w	r1, [r9]
 801852c:	428b      	cmp	r3, r1
 801852e:	d062      	beq.n	80185f6 <mem_free+0x18a>
    mem->next = nmem->next;
 8018530:	8818      	ldrh	r0, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8018532:	f242 7110 	movw	r1, #10000	; 0x2710
    mem->next = nmem->next;
 8018536:	f824 0c18 	strh.w	r0, [r4, #-24]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801853a:	881b      	ldrh	r3, [r3, #0]
 801853c:	428b      	cmp	r3, r1
 801853e:	d002      	beq.n	8018546 <mem_free+0xda>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8018540:	4413      	add	r3, r2
  return (mem_size_t)((u8_t *)mem - ram);
 8018542:	1aa9      	subs	r1, r5, r2
 8018544:	8059      	strh	r1, [r3, #2]
  pmem = ptr_to_mem(mem->prev);
 8018546:	f834 1c16 	ldrh.w	r1, [r4, #-22]
  return (struct mem *)(void *)&ram[ptr];
 801854a:	1853      	adds	r3, r2, r1
  if (pmem != mem && pmem->used == 0) {
 801854c:	429d      	cmp	r5, r3
 801854e:	d010      	beq.n	8018572 <mem_free+0x106>
 8018550:	7918      	ldrb	r0, [r3, #4]
 8018552:	b970      	cbnz	r0, 8018572 <mem_free+0x106>
    if (lfree == mem) {
 8018554:	f8d9 0000 	ldr.w	r0, [r9]
 8018558:	4285      	cmp	r5, r0
 801855a:	d049      	beq.n	80185f0 <mem_free+0x184>
    pmem->next = mem->next;
 801855c:	f834 3c18 	ldrh.w	r3, [r4, #-24]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8018560:	f242 7010 	movw	r0, #10000	; 0x2710
    pmem->next = mem->next;
 8018564:	5253      	strh	r3, [r2, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8018566:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801856a:	4283      	cmp	r3, r0
 801856c:	d001      	beq.n	8018572 <mem_free+0x106>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801856e:	441a      	add	r2, r3
 8018570:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();
 8018572:	f7ff fe09 	bl	8018188 <mem_sanity>
  mem_free_count = 1;
 8018576:	4b29      	ldr	r3, [pc, #164]	; (801861c <mem_free+0x1b0>)
 8018578:	2201      	movs	r2, #1
 801857a:	701a      	strb	r2, [r3, #0]
}
 801857c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018580:	4770      	bx	lr
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8018582:	4b20      	ldr	r3, [pc, #128]	; (8018604 <mem_free+0x198>)
 8018584:	f240 2273 	movw	r2, #627	; 0x273
 8018588:	4925      	ldr	r1, [pc, #148]	; (8018620 <mem_free+0x1b4>)
 801858a:	e789      	b.n	80184a0 <mem_free+0x34>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801858c:	4b1d      	ldr	r3, [pc, #116]	; (8018604 <mem_free+0x198>)
 801858e:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8018592:	4924      	ldr	r1, [pc, #144]	; (8018624 <mem_free+0x1b8>)
 8018594:	481d      	ldr	r0, [pc, #116]	; (801860c <mem_free+0x1a0>)
 8018596:	f00a ff3d 	bl	8023414 <iprintf>
 801859a:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 801859e:	e7ba      	b.n	8018516 <mem_free+0xaa>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80185a0:	4b18      	ldr	r3, [pc, #96]	; (8018604 <mem_free+0x198>)
 80185a2:	f240 12df 	movw	r2, #479	; 0x1df
 80185a6:	4920      	ldr	r1, [pc, #128]	; (8018628 <mem_free+0x1bc>)
 80185a8:	4818      	ldr	r0, [pc, #96]	; (801860c <mem_free+0x1a0>)
 80185aa:	f00a ff33 	bl	8023414 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80185ae:	683b      	ldr	r3, [r7, #0]
 80185b0:	429d      	cmp	r5, r3
 80185b2:	d306      	bcc.n	80185c2 <mem_free+0x156>
 80185b4:	4b13      	ldr	r3, [pc, #76]	; (8018604 <mem_free+0x198>)
 80185b6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80185ba:	491c      	ldr	r1, [pc, #112]	; (801862c <mem_free+0x1c0>)
 80185bc:	4813      	ldr	r0, [pc, #76]	; (801860c <mem_free+0x1a0>)
 80185be:	f00a ff29 	bl	8023414 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80185c2:	f814 3c14 	ldrb.w	r3, [r4, #-20]
 80185c6:	b133      	cbz	r3, 80185d6 <mem_free+0x16a>
 80185c8:	4b0e      	ldr	r3, [pc, #56]	; (8018604 <mem_free+0x198>)
 80185ca:	f240 12e1 	movw	r2, #481	; 0x1e1
 80185ce:	4918      	ldr	r1, [pc, #96]	; (8018630 <mem_free+0x1c4>)
 80185d0:	480e      	ldr	r0, [pc, #56]	; (801860c <mem_free+0x1a0>)
 80185d2:	f00a ff1f 	bl	8023414 <iprintf>
 80185d6:	f834 3c18 	ldrh.w	r3, [r4, #-24]
 80185da:	e798      	b.n	801850e <mem_free+0xa2>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80185dc:	4b09      	ldr	r3, [pc, #36]	; (8018604 <mem_free+0x198>)
 80185de:	f44f 7223 	mov.w	r2, #652	; 0x28c
 80185e2:	4914      	ldr	r1, [pc, #80]	; (8018634 <mem_free+0x1c8>)
 80185e4:	e75c      	b.n	80184a0 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80185e6:	4b07      	ldr	r3, [pc, #28]	; (8018604 <mem_free+0x198>)
 80185e8:	f240 2295 	movw	r2, #661	; 0x295
 80185ec:	4912      	ldr	r1, [pc, #72]	; (8018638 <mem_free+0x1cc>)
 80185ee:	e757      	b.n	80184a0 <mem_free+0x34>
      lfree = pmem;
 80185f0:	f8c9 3000 	str.w	r3, [r9]
 80185f4:	e7b2      	b.n	801855c <mem_free+0xf0>
      lfree = mem;
 80185f6:	f8c9 5000 	str.w	r5, [r9]
 80185fa:	e799      	b.n	8018530 <mem_free+0xc4>
 80185fc:	2001a920 	.word	0x2001a920
 8018600:	2001a924 	.word	0x2001a924
 8018604:	08040430 	.word	0x08040430
 8018608:	080405a8 	.word	0x080405a8
 801860c:	08029f34 	.word	0x08029f34
 8018610:	2002e394 	.word	0x2002e394
 8018614:	08027898 	.word	0x08027898
 8018618:	080405c4 	.word	0x080405c4
 801861c:	2001a918 	.word	0x2001a918
 8018620:	08040584 	.word	0x08040584
 8018624:	08040678 	.word	0x08040678
 8018628:	08040628 	.word	0x08040628
 801862c:	08040640 	.word	0x08040640
 8018630:	0804065c 	.word	0x0804065c
 8018634:	080405cc 	.word	0x080405cc
 8018638:	080405f4 	.word	0x080405f4
 801863c:	2001a914 	.word	0x2001a914

08018640 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8018640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8018644:	1ccc      	adds	r4, r1, #3
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8018646:	f242 7310 	movw	r3, #10000	; 0x2710
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801864a:	f024 0403 	bic.w	r4, r4, #3
 801864e:	b2a4      	uxth	r4, r4
  if (newsize < MIN_SIZE_ALIGNED) {
 8018650:	2c0c      	cmp	r4, #12
 8018652:	bf38      	it	cc
 8018654:	240c      	movcc	r4, #12
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8018656:	3420      	adds	r4, #32
 8018658:	b2a4      	uxth	r4, r4
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801865a:	429c      	cmp	r4, r3
 801865c:	f200 8086 	bhi.w	801876c <mem_trim+0x12c>
 8018660:	42a1      	cmp	r1, r4
 8018662:	460e      	mov	r6, r1
 8018664:	f200 8082 	bhi.w	801876c <mem_trim+0x12c>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8018668:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 801881c <mem_trim+0x1dc>
 801866c:	4605      	mov	r5, r0
 801866e:	f8d9 3000 	ldr.w	r3, [r9]
 8018672:	4283      	cmp	r3, r0
 8018674:	d803      	bhi.n	801867e <mem_trim+0x3e>
 8018676:	4b5e      	ldr	r3, [pc, #376]	; (80187f0 <mem_trim+0x1b0>)
 8018678:	681b      	ldr	r3, [r3, #0]
 801867a:	4283      	cmp	r3, r0
 801867c:	d817      	bhi.n	80186ae <mem_trim+0x6e>
 801867e:	4b5d      	ldr	r3, [pc, #372]	; (80187f4 <mem_trim+0x1b4>)
 8018680:	f240 22d1 	movw	r2, #721	; 0x2d1
 8018684:	495c      	ldr	r1, [pc, #368]	; (80187f8 <mem_trim+0x1b8>)
 8018686:	485d      	ldr	r0, [pc, #372]	; (80187fc <mem_trim+0x1bc>)
 8018688:	f00a fec4 	bl	8023414 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801868c:	f8d9 3000 	ldr.w	r3, [r9]
 8018690:	42ab      	cmp	r3, r5
 8018692:	d908      	bls.n	80186a6 <mem_trim+0x66>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8018694:	4a5a      	ldr	r2, [pc, #360]	; (8018800 <mem_trim+0x1c0>)
    return rmem;
 8018696:	4628      	mov	r0, r5
    MEM_STATS_INC_LOCKED(illegal);
 8018698:	f8b2 30b0 	ldrh.w	r3, [r2, #176]	; 0xb0
 801869c:	3301      	adds	r3, #1
 801869e:	f8a2 30b0 	strh.w	r3, [r2, #176]	; 0xb0
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 80186a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80186a6:	4b52      	ldr	r3, [pc, #328]	; (80187f0 <mem_trim+0x1b0>)
 80186a8:	681b      	ldr	r3, [r3, #0]
 80186aa:	429d      	cmp	r5, r3
 80186ac:	d2f2      	bcs.n	8018694 <mem_trim+0x54>
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 80186ae:	4b55      	ldr	r3, [pc, #340]	; (8018804 <mem_trim+0x1c4>)
 80186b0:	4628      	mov	r0, r5
 80186b2:	4a55      	ldr	r2, [pc, #340]	; (8018808 <mem_trim+0x1c8>)
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80186b4:	f1a5 0718 	sub.w	r7, r5, #24
  mem_overflow_check_raw(p, mem->user_size, "heap", "");
 80186b8:	f835 1c12 	ldrh.w	r1, [r5, #-18]
 80186bc:	f7ff fe3e 	bl	801833c <mem_overflow_check_raw>
  return (mem_size_t)((u8_t *)mem - ram);
 80186c0:	f8d9 2000 	ldr.w	r2, [r9]
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80186c4:	f835 1c18 	ldrh.w	r1, [r5, #-24]
  return (mem_size_t)((u8_t *)mem - ram);
 80186c8:	1abf      	subs	r7, r7, r2
 80186ca:	f1a1 0828 	sub.w	r8, r1, #40	; 0x28
 80186ce:	b2bf      	uxth	r7, r7
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80186d0:	fa1f f888 	uxth.w	r8, r8
 80186d4:	eba8 0307 	sub.w	r3, r8, r7
 80186d8:	b29b      	uxth	r3, r3
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80186da:	429c      	cmp	r4, r3
 80186dc:	d83d      	bhi.n	801875a <mem_trim+0x11a>
  if (newsize == size) {
 80186de:	d06c      	beq.n	80187ba <mem_trim+0x17a>
  return (struct mem *)(void *)&ram[ptr];
 80186e0:	eb02 0a01 	add.w	sl, r2, r1
  if (mem2->used == 0) {
 80186e4:	f89a 0004 	ldrb.w	r0, [sl, #4]
 80186e8:	2800      	cmp	r0, #0
 80186ea:	d142      	bne.n	8018772 <mem_trim+0x132>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80186ec:	f242 7310 	movw	r3, #10000	; 0x2710
 80186f0:	4299      	cmp	r1, r3
 80186f2:	d066      	beq.n	80187c2 <mem_trim+0x182>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80186f4:	f107 0308 	add.w	r3, r7, #8
    if (lfree == mem2) {
 80186f8:	4844      	ldr	r0, [pc, #272]	; (801880c <mem_trim+0x1cc>)
    next = mem2->next;
 80186fa:	f8ba c000 	ldrh.w	ip, [sl]
    if (lfree == mem2) {
 80186fe:	6801      	ldr	r1, [r0, #0]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8018700:	4423      	add	r3, r4
    if (lfree == mem2) {
 8018702:	4551      	cmp	r1, sl
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8018704:	b29b      	uxth	r3, r3
  return (struct mem *)(void *)&ram[ptr];
 8018706:	eb02 0103 	add.w	r1, r2, r3
    if (lfree == mem2) {
 801870a:	d058      	beq.n	80187be <mem_trim+0x17e>
    mem2->used = 0;
 801870c:	f04f 0e00 	mov.w	lr, #0
    mem2->next = next;
 8018710:	f8a1 c000 	strh.w	ip, [r1]
    mem2->prev = ptr;
 8018714:	804f      	strh	r7, [r1, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8018716:	f242 7010 	movw	r0, #10000	; 0x2710
    mem2->used = 0;
 801871a:	f881 e004 	strb.w	lr, [r1, #4]
    mem->next = ptr2;
 801871e:	f825 3c18 	strh.w	r3, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8018722:	8809      	ldrh	r1, [r1, #0]
 8018724:	4281      	cmp	r1, r0
 8018726:	d001      	beq.n	801872c <mem_trim+0xec>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8018728:	440a      	add	r2, r1
 801872a:	8053      	strh	r3, [r2, #2]
    MEM_STATS_DEC_USED(used, (size - newsize));
 801872c:	4b34      	ldr	r3, [pc, #208]	; (8018800 <mem_trim+0x1c0>)
 801872e:	eba7 0708 	sub.w	r7, r7, r8
 8018732:	f8b3 80ac 	ldrh.w	r8, [r3, #172]	; 0xac
 8018736:	4447      	add	r7, r8
 8018738:	443c      	add	r4, r7
 801873a:	f8a3 40ac 	strh.w	r4, [r3, #172]	; 0xac
  mem_overflow_init_raw(p, user_size);
 801873e:	4628      	mov	r0, r5
 8018740:	4631      	mov	r1, r6
  mem->user_size = user_size;
 8018742:	f825 6c12 	strh.w	r6, [r5, #-18]
  mem_overflow_init_raw(p, user_size);
 8018746:	f7ff fe45 	bl	80183d4 <mem_overflow_init_raw>
  MEM_SANITY();
 801874a:	f7ff fd1d 	bl	8018188 <mem_sanity>
  mem_free_count = 1;
 801874e:	4b30      	ldr	r3, [pc, #192]	; (8018810 <mem_trim+0x1d0>)
 8018750:	2201      	movs	r2, #1
  return rmem;
 8018752:	4628      	mov	r0, r5
  mem_free_count = 1;
 8018754:	701a      	strb	r2, [r3, #0]
}
 8018756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801875a:	4b26      	ldr	r3, [pc, #152]	; (80187f4 <mem_trim+0x1b4>)
 801875c:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8018760:	492c      	ldr	r1, [pc, #176]	; (8018814 <mem_trim+0x1d4>)
 8018762:	4826      	ldr	r0, [pc, #152]	; (80187fc <mem_trim+0x1bc>)
 8018764:	f00a fe56 	bl	8023414 <iprintf>
    return NULL;
 8018768:	2000      	movs	r0, #0
 801876a:	e79a      	b.n	80186a2 <mem_trim+0x62>
    return NULL;
 801876c:	2000      	movs	r0, #0
}
 801876e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8018772:	f104 0014 	add.w	r0, r4, #20
 8018776:	4298      	cmp	r0, r3
 8018778:	d8e1      	bhi.n	801873e <mem_trim+0xfe>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801877a:	f107 0a08 	add.w	sl, r7, #8
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801877e:	f242 7310 	movw	r3, #10000	; 0x2710
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8018782:	44a2      	add	sl, r4
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8018784:	4299      	cmp	r1, r3
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8018786:	fa1f fa8a 	uxth.w	sl, sl
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801878a:	d024      	beq.n	80187d6 <mem_trim+0x196>
    if (mem2 < lfree) {
 801878c:	481f      	ldr	r0, [pc, #124]	; (801880c <mem_trim+0x1cc>)
  return (struct mem *)(void *)&ram[ptr];
 801878e:	eb02 030a 	add.w	r3, r2, sl
    if (mem2 < lfree) {
 8018792:	f8d0 c000 	ldr.w	ip, [r0]
 8018796:	459c      	cmp	ip, r3
 8018798:	d900      	bls.n	801879c <mem_trim+0x15c>
      lfree = mem2;
 801879a:	6003      	str	r3, [r0, #0]
    mem2->used = 0;
 801879c:	2000      	movs	r0, #0
    mem2->next = mem->next;
 801879e:	8019      	strh	r1, [r3, #0]
    mem2->prev = ptr;
 80187a0:	805f      	strh	r7, [r3, #2]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80187a2:	f242 7110 	movw	r1, #10000	; 0x2710
    mem2->used = 0;
 80187a6:	7118      	strb	r0, [r3, #4]
    mem->next = ptr2;
 80187a8:	f825 ac18 	strh.w	sl, [r5, #-24]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80187ac:	881b      	ldrh	r3, [r3, #0]
 80187ae:	428b      	cmp	r3, r1
 80187b0:	d0bc      	beq.n	801872c <mem_trim+0xec>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80187b2:	441a      	add	r2, r3
 80187b4:	f8a2 a002 	strh.w	sl, [r2, #2]
 80187b8:	e7b8      	b.n	801872c <mem_trim+0xec>
 80187ba:	4628      	mov	r0, r5
 80187bc:	e771      	b.n	80186a2 <mem_trim+0x62>
      lfree = ptr_to_mem(ptr2);
 80187be:	6001      	str	r1, [r0, #0]
 80187c0:	e7a4      	b.n	801870c <mem_trim+0xcc>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80187c2:	f240 22f5 	movw	r2, #757	; 0x2f5
 80187c6:	4b0b      	ldr	r3, [pc, #44]	; (80187f4 <mem_trim+0x1b4>)
 80187c8:	4913      	ldr	r1, [pc, #76]	; (8018818 <mem_trim+0x1d8>)
 80187ca:	480c      	ldr	r0, [pc, #48]	; (80187fc <mem_trim+0x1bc>)
 80187cc:	f00a fe22 	bl	8023414 <iprintf>
 80187d0:	f8d9 2000 	ldr.w	r2, [r9]
 80187d4:	e78e      	b.n	80186f4 <mem_trim+0xb4>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80187d6:	f240 3216 	movw	r2, #790	; 0x316
 80187da:	490f      	ldr	r1, [pc, #60]	; (8018818 <mem_trim+0x1d8>)
 80187dc:	4b05      	ldr	r3, [pc, #20]	; (80187f4 <mem_trim+0x1b4>)
 80187de:	4807      	ldr	r0, [pc, #28]	; (80187fc <mem_trim+0x1bc>)
 80187e0:	f00a fe18 	bl	8023414 <iprintf>
 80187e4:	f8d9 2000 	ldr.w	r2, [r9]
 80187e8:	f835 1c18 	ldrh.w	r1, [r5, #-24]
 80187ec:	e7ce      	b.n	801878c <mem_trim+0x14c>
 80187ee:	bf00      	nop
 80187f0:	2001a924 	.word	0x2001a924
 80187f4:	08040430 	.word	0x08040430
 80187f8:	080406a4 	.word	0x080406a4
 80187fc:	08029f34 	.word	0x08029f34
 8018800:	2002e394 	.word	0x2002e394
 8018804:	08027898 	.word	0x08027898
 8018808:	080405c4 	.word	0x080405c4
 801880c:	2001a914 	.word	0x2001a914
 8018810:	2001a918 	.word	0x2001a918
 8018814:	080406bc 	.word	0x080406bc
 8018818:	080406dc 	.word	0x080406dc
 801881c:	2001a920 	.word	0x2001a920

08018820 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8018820:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8018824:	4680      	mov	r8, r0
 8018826:	2800      	cmp	r0, #0
 8018828:	f000 80cb 	beq.w	80189c2 <mem_malloc+0x1a2>
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801882c:	f100 0a03 	add.w	sl, r0, #3
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8018830:	f242 7410 	movw	r4, #10000	; 0x2710
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8018834:	f02a 0a03 	bic.w	sl, sl, #3
 8018838:	fa1f fa8a 	uxth.w	sl, sl
  if (size < MIN_SIZE_ALIGNED) {
 801883c:	f1ba 0f0c 	cmp.w	sl, #12
 8018840:	bf38      	it	cc
 8018842:	f04f 0a0c 	movcc.w	sl, #12
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 8018846:	f10a 0720 	add.w	r7, sl, #32
 801884a:	b2bf      	uxth	r7, r7
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801884c:	42a7      	cmp	r7, r4
 801884e:	f200 80b8 	bhi.w	80189c2 <mem_malloc+0x1a2>
 8018852:	42b8      	cmp	r0, r7
 8018854:	bf94      	ite	ls
 8018856:	2500      	movls	r5, #0
 8018858:	2501      	movhi	r5, #1
 801885a:	2d00      	cmp	r5, #0
 801885c:	f040 80b1 	bne.w	80189c2 <mem_malloc+0x1a2>
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8018860:	4871      	ldr	r0, [pc, #452]	; (8018a28 <mem_malloc+0x208>)
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8018862:	f06f 0b07 	mvn.w	fp, #7
  sys_mutex_lock(&mem_mutex);
 8018866:	f009 fa33 	bl	8021cd0 <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 801886a:	4b70      	ldr	r3, [pc, #448]	; (8018a2c <mem_malloc+0x20c>)
      mem_free_count = 0;
 801886c:	46ae      	mov	lr, r5
 801886e:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 8018a58 <mem_malloc+0x238>
 8018872:	eba4 0c07 	sub.w	ip, r4, r7
  return (mem_size_t)((u8_t *)mem - ram);
 8018876:	6818      	ldr	r0, [r3, #0]
 8018878:	4d6d      	ldr	r5, [pc, #436]	; (8018a30 <mem_malloc+0x210>)
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801887a:	f8d9 6000 	ldr.w	r6, [r9]
  return (mem_size_t)((u8_t *)mem - ram);
 801887e:	1a36      	subs	r6, r6, r0
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8018880:	b2b3      	uxth	r3, r6
 8018882:	459c      	cmp	ip, r3
  return (mem_size_t)((u8_t *)mem - ram);
 8018884:	461e      	mov	r6, r3
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8018886:	d97e      	bls.n	8018986 <mem_malloc+0x166>
      mem_free_count = 0;
 8018888:	f885 e000 	strb.w	lr, [r5]
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801888c:	ebab 0203 	sub.w	r2, fp, r3
      if (mem_free_count != 0) {
 8018890:	7829      	ldrb	r1, [r5, #0]
  return (struct mem *)(void *)&ram[ptr];
 8018892:	18c4      	adds	r4, r0, r3
      if (mem_free_count != 0) {
 8018894:	2900      	cmp	r1, #0
 8018896:	d1f0      	bne.n	801887a <mem_malloc+0x5a>
      if ((!mem->used) &&
 8018898:	7923      	ldrb	r3, [r4, #4]
 801889a:	2b00      	cmp	r3, #0
 801889c:	d16f      	bne.n	801897e <mem_malloc+0x15e>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801889e:	8821      	ldrh	r1, [r4, #0]
 80188a0:	440a      	add	r2, r1
 80188a2:	460b      	mov	r3, r1
      if ((!mem->used) &&
 80188a4:	42ba      	cmp	r2, r7
 80188a6:	d3ec      	bcc.n	8018882 <mem_malloc+0x62>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80188a8:	f107 0314 	add.w	r3, r7, #20
 80188ac:	429a      	cmp	r2, r3
 80188ae:	d377      	bcc.n	80189a0 <mem_malloc+0x180>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80188b0:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80188b4:	f242 7310 	movw	r3, #10000	; 0x2710
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80188b8:	44b2      	add	sl, r6
 80188ba:	fa1f fa8a 	uxth.w	sl, sl
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80188be:	459a      	cmp	sl, r3
 80188c0:	f000 80a7 	beq.w	8018a12 <mem_malloc+0x1f2>
  return (struct mem *)(void *)&ram[ptr];
 80188c4:	eb00 030a 	add.w	r3, r0, sl
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
          mem2->used = 0;
 80188c8:	2200      	movs	r2, #0
          mem2->next = mem->next;
          mem2->prev = ptr;
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
          mem->used = 1;
 80188ca:	f04f 0c01 	mov.w	ip, #1
          mem2->used = 0;
 80188ce:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80188d0:	f242 7210 	movw	r2, #10000	; 0x2710
          mem2->next = mem->next;
 80188d4:	f820 100a 	strh.w	r1, [r0, sl]
          mem2->prev = ptr;
 80188d8:	805e      	strh	r6, [r3, #2]
          mem->next = ptr2;
 80188da:	f8a4 a000 	strh.w	sl, [r4]
          mem->used = 1;
 80188de:	f884 c004 	strb.w	ip, [r4, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 80188e2:	f830 300a 	ldrh.w	r3, [r0, sl]
 80188e6:	4293      	cmp	r3, r2
 80188e8:	d002      	beq.n	80188f0 <mem_malloc+0xd0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80188ea:	4418      	add	r0, r3
 80188ec:	f8a0 a002 	strh.w	sl, [r0, #2]
          }
          MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 80188f0:	4a50      	ldr	r2, [pc, #320]	; (8018a34 <mem_malloc+0x214>)
 80188f2:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 80188f6:	f8b2 10ae 	ldrh.w	r1, [r2, #174]	; 0xae
 80188fa:	3308      	adds	r3, #8
 80188fc:	443b      	add	r3, r7
 80188fe:	b29b      	uxth	r3, r3
 8018900:	4299      	cmp	r1, r3
 8018902:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 8018906:	d359      	bcc.n	80189bc <mem_malloc+0x19c>
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8018908:	f8d9 3000 	ldr.w	r3, [r9]
          struct mem *cur = lfree;
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801890c:	4e4a      	ldr	r6, [pc, #296]	; (8018a38 <mem_malloc+0x218>)
        if (mem == lfree) {
 801890e:	42a3      	cmp	r3, r4
 8018910:	d11e      	bne.n	8018950 <mem_malloc+0x130>
  return (struct mem *)(void *)&ram[ptr];
 8018912:	4b46      	ldr	r3, [pc, #280]	; (8018a2c <mem_malloc+0x20c>)
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
            mem_free_count = 0;
 8018914:	2000      	movs	r0, #0
          while (cur->used && cur != ram_end) {
 8018916:	6831      	ldr	r1, [r6, #0]
  return (struct mem *)(void *)&ram[ptr];
 8018918:	f8d3 c000 	ldr.w	ip, [r3]
          struct mem *cur = lfree;
 801891c:	f8d9 3000 	ldr.w	r3, [r9]
          while (cur->used && cur != ram_end) {
 8018920:	791a      	ldrb	r2, [r3, #4]
 8018922:	b942      	cbnz	r2, 8018936 <mem_malloc+0x116>
 8018924:	e009      	b.n	801893a <mem_malloc+0x11a>
            mem_free_count = 0;
 8018926:	7028      	strb	r0, [r5, #0]
            LWIP_MEM_ALLOC_UNPROTECT();
            /* prevent high interrupt latency... */
            LWIP_MEM_ALLOC_PROTECT();
            if (mem_free_count != 0) {
 8018928:	782a      	ldrb	r2, [r5, #0]
 801892a:	2a00      	cmp	r2, #0
 801892c:	d14d      	bne.n	80189ca <mem_malloc+0x1aa>
  return (struct mem *)(void *)&ram[ptr];
 801892e:	881b      	ldrh	r3, [r3, #0]
 8018930:	4463      	add	r3, ip
          while (cur->used && cur != ram_end) {
 8018932:	791a      	ldrb	r2, [r3, #4]
 8018934:	b10a      	cbz	r2, 801893a <mem_malloc+0x11a>
 8018936:	4299      	cmp	r1, r3
 8018938:	d1f5      	bne.n	8018926 <mem_malloc+0x106>
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
          }
          lfree = cur;
 801893a:	f8c9 3000 	str.w	r3, [r9]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801893e:	f8d9 3000 	ldr.w	r3, [r9]
 8018942:	4299      	cmp	r1, r3
 8018944:	d004      	beq.n	8018950 <mem_malloc+0x130>
 8018946:	f8d9 3000 	ldr.w	r3, [r9]
 801894a:	791b      	ldrb	r3, [r3, #4]
 801894c:	2b00      	cmp	r3, #0
 801894e:	d158      	bne.n	8018a02 <mem_malloc+0x1e2>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8018950:	3708      	adds	r7, #8
        sys_mutex_unlock(&mem_mutex);
 8018952:	4835      	ldr	r0, [pc, #212]	; (8018a28 <mem_malloc+0x208>)
 8018954:	f009 f9c2 	bl	8021cdc <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8018958:	6833      	ldr	r3, [r6, #0]
 801895a:	4427      	add	r7, r4
 801895c:	42bb      	cmp	r3, r7
 801895e:	d348      	bcc.n	80189f2 <mem_malloc+0x1d2>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8018960:	07a3      	lsls	r3, r4, #30
 8018962:	d137      	bne.n	80189d4 <mem_malloc+0x1b4>
  void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8018964:	f104 0518 	add.w	r5, r4, #24
  mem_overflow_init_raw(p, user_size);
 8018968:	4641      	mov	r1, r8
  mem->user_size = user_size;
 801896a:	f8a4 8006 	strh.w	r8, [r4, #6]
  mem_overflow_init_raw(p, user_size);
 801896e:	4628      	mov	r0, r5
 8018970:	f7ff fd30 	bl	80183d4 <mem_overflow_init_raw>
                    (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
 8018974:	f7ff fc08 	bl	8018188 <mem_sanity>
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
}
 8018978:	4628      	mov	r0, r5
 801897a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801897e:	8826      	ldrh	r6, [r4, #0]
 8018980:	4633      	mov	r3, r6
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8018982:	459c      	cmp	ip, r3
 8018984:	d880      	bhi.n	8018888 <mem_malloc+0x68>
  MEM_STATS_INC(err);
 8018986:	4a2b      	ldr	r2, [pc, #172]	; (8018a34 <mem_malloc+0x214>)
  return NULL;
 8018988:	2500      	movs	r5, #0
  sys_mutex_unlock(&mem_mutex);
 801898a:	4827      	ldr	r0, [pc, #156]	; (8018a28 <mem_malloc+0x208>)
  MEM_STATS_INC(err);
 801898c:	f8b2 30a8 	ldrh.w	r3, [r2, #168]	; 0xa8
 8018990:	3301      	adds	r3, #1
 8018992:	f8a2 30a8 	strh.w	r3, [r2, #168]	; 0xa8
  sys_mutex_unlock(&mem_mutex);
 8018996:	f009 f9a1 	bl	8021cdc <sys_mutex_unlock>
}
 801899a:	4628      	mov	r0, r5
 801899c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 80189a0:	4a24      	ldr	r2, [pc, #144]	; (8018a34 <mem_malloc+0x214>)
          mem->used = 1;
 80189a2:	2301      	movs	r3, #1
 80189a4:	7123      	strb	r3, [r4, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 80189a6:	f8b2 30ac 	ldrh.w	r3, [r2, #172]	; 0xac
 80189aa:	f8b2 00ae 	ldrh.w	r0, [r2, #174]	; 0xae
 80189ae:	440b      	add	r3, r1
 80189b0:	1b9b      	subs	r3, r3, r6
 80189b2:	b29b      	uxth	r3, r3
 80189b4:	4298      	cmp	r0, r3
 80189b6:	f8a2 30ac 	strh.w	r3, [r2, #172]	; 0xac
 80189ba:	d2a5      	bcs.n	8018908 <mem_malloc+0xe8>
 80189bc:	f8a2 30ae 	strh.w	r3, [r2, #174]	; 0xae
 80189c0:	e7a2      	b.n	8018908 <mem_malloc+0xe8>
    return NULL;
 80189c2:	2500      	movs	r5, #0
}
 80189c4:	4628      	mov	r0, r5
 80189c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (mem == lfree) {
 80189ca:	f8d9 3000 	ldr.w	r3, [r9]
 80189ce:	42a3      	cmp	r3, r4
 80189d0:	d0a4      	beq.n	801891c <mem_malloc+0xfc>
 80189d2:	e7bd      	b.n	8018950 <mem_malloc+0x130>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80189d4:	4b19      	ldr	r3, [pc, #100]	; (8018a3c <mem_malloc+0x21c>)
 80189d6:	f240 32bb 	movw	r2, #955	; 0x3bb
 80189da:	4919      	ldr	r1, [pc, #100]	; (8018a40 <mem_malloc+0x220>)
 80189dc:	4819      	ldr	r0, [pc, #100]	; (8018a44 <mem_malloc+0x224>)
 80189de:	f00a fd19 	bl	8023414 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80189e2:	4b16      	ldr	r3, [pc, #88]	; (8018a3c <mem_malloc+0x21c>)
 80189e4:	f240 32bd 	movw	r2, #957	; 0x3bd
 80189e8:	4917      	ldr	r1, [pc, #92]	; (8018a48 <mem_malloc+0x228>)
 80189ea:	4816      	ldr	r0, [pc, #88]	; (8018a44 <mem_malloc+0x224>)
 80189ec:	f00a fd12 	bl	8023414 <iprintf>
 80189f0:	e7b8      	b.n	8018964 <mem_malloc+0x144>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80189f2:	4b12      	ldr	r3, [pc, #72]	; (8018a3c <mem_malloc+0x21c>)
 80189f4:	f240 32b9 	movw	r2, #953	; 0x3b9
 80189f8:	4914      	ldr	r1, [pc, #80]	; (8018a4c <mem_malloc+0x22c>)
 80189fa:	4812      	ldr	r0, [pc, #72]	; (8018a44 <mem_malloc+0x224>)
 80189fc:	f00a fd0a 	bl	8023414 <iprintf>
 8018a00:	e7ae      	b.n	8018960 <mem_malloc+0x140>
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8018a02:	4b0e      	ldr	r3, [pc, #56]	; (8018a3c <mem_malloc+0x21c>)
 8018a04:	f240 32b5 	movw	r2, #949	; 0x3b5
 8018a08:	4911      	ldr	r1, [pc, #68]	; (8018a50 <mem_malloc+0x230>)
 8018a0a:	480e      	ldr	r0, [pc, #56]	; (8018a44 <mem_malloc+0x224>)
 8018a0c:	f00a fd02 	bl	8023414 <iprintf>
 8018a10:	e79e      	b.n	8018950 <mem_malloc+0x130>
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8018a12:	4b0a      	ldr	r3, [pc, #40]	; (8018a3c <mem_malloc+0x21c>)
 8018a14:	f240 3287 	movw	r2, #903	; 0x387
 8018a18:	490e      	ldr	r1, [pc, #56]	; (8018a54 <mem_malloc+0x234>)
 8018a1a:	480a      	ldr	r0, [pc, #40]	; (8018a44 <mem_malloc+0x224>)
 8018a1c:	f00a fcfa 	bl	8023414 <iprintf>
 8018a20:	4b02      	ldr	r3, [pc, #8]	; (8018a2c <mem_malloc+0x20c>)
 8018a22:	8821      	ldrh	r1, [r4, #0]
 8018a24:	6818      	ldr	r0, [r3, #0]
 8018a26:	e74d      	b.n	80188c4 <mem_malloc+0xa4>
 8018a28:	2001a91c 	.word	0x2001a91c
 8018a2c:	2001a920 	.word	0x2001a920
 8018a30:	2001a918 	.word	0x2001a918
 8018a34:	2002e394 	.word	0x2002e394
 8018a38:	2001a924 	.word	0x2001a924
 8018a3c:	08040430 	.word	0x08040430
 8018a40:	0804073c 	.word	0x0804073c
 8018a44:	08029f34 	.word	0x08029f34
 8018a48:	0804076c 	.word	0x0804076c
 8018a4c:	0804070c 	.word	0x0804070c
 8018a50:	080406f0 	.word	0x080406f0
 8018a54:	080406dc 	.word	0x080406dc
 8018a58:	2001a914 	.word	0x2001a914

08018a5c <memp_overflow_check_all>:
 *
 * @see memp_overflow_check_element for a description of the check
 */
static void
memp_overflow_check_all(void)
{
 8018a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018a60:	4f12      	ldr	r7, [pc, #72]	; (8018aac <memp_overflow_check_all+0x50>)
 8018a62:	2308      	movs	r3, #8
 8018a64:	4c12      	ldr	r4, [pc, #72]	; (8018ab0 <memp_overflow_check_all+0x54>)
 8018a66:	f107 083c 	add.w	r8, r7, #60	; 0x3c
 8018a6a:	4d12      	ldr	r5, [pc, #72]	; (8018ab4 <memp_overflow_check_all+0x58>)
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8018a6c:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8018ab8 <memp_overflow_check_all+0x5c>
  struct memp *p;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);

  for (i = 0; i < MEMP_MAX; ++i) {
    p = (struct memp *)LWIP_MEM_ALIGN(memp_pools[i]->base);
 8018a70:	3403      	adds	r4, #3
 8018a72:	f024 0403 	bic.w	r4, r4, #3
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8018a76:	b183      	cbz	r3, 8018a9a <memp_overflow_check_all+0x3e>
 8018a78:	8929      	ldrh	r1, [r5, #8]
 8018a7a:	2600      	movs	r6, #0
  mem_overflow_check_raw((u8_t *)p + MEMP_SIZE, desc->size, "pool ", desc->desc);
 8018a7c:	3601      	adds	r6, #1
 8018a7e:	f104 001c 	add.w	r0, r4, #28
 8018a82:	682b      	ldr	r3, [r5, #0]
 8018a84:	464a      	mov	r2, r9
 8018a86:	f7ff fc59 	bl	801833c <mem_overflow_check_raw>
      memp_overflow_check_element(p, memp_pools[i]);
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8018a8a:	8929      	ldrh	r1, [r5, #8]
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8018a8c:	b2b3      	uxth	r3, r6
 8018a8e:	8968      	ldrh	r0, [r5, #10]
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8018a90:	f101 022c 	add.w	r2, r1, #44	; 0x2c
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8018a94:	4298      	cmp	r0, r3
      p = LWIP_ALIGNMENT_CAST(struct memp *, ((u8_t *)p + MEMP_SIZE + memp_pools[i]->size + MEM_SANITY_REGION_AFTER_ALIGNED));
 8018a96:	4414      	add	r4, r2
    for (j = 0; j < memp_pools[i]->num; ++j) {
 8018a98:	d8f0      	bhi.n	8018a7c <memp_overflow_check_all+0x20>
  for (i = 0; i < MEMP_MAX; ++i) {
 8018a9a:	45b8      	cmp	r8, r7
 8018a9c:	d004      	beq.n	8018aa8 <memp_overflow_check_all+0x4c>
 8018a9e:	f857 5b04 	ldr.w	r5, [r7], #4
 8018aa2:	68ec      	ldr	r4, [r5, #12]
 8018aa4:	896b      	ldrh	r3, [r5, #10]
 8018aa6:	e7e3      	b.n	8018a70 <memp_overflow_check_all+0x14>
    }
  }
  SYS_ARCH_UNPROTECT(old_level);
}
 8018aa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018aac:	08040a4c 	.word	0x08040a4c
 8018ab0:	20022588 	.word	0x20022588
 8018ab4:	08040994 	.word	0x08040994
 8018ab8:	08040790 	.word	0x08040790

08018abc <do_memp_malloc_pool_fn.isra.0>:

static void *
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 8018abc:	b570      	push	{r4, r5, r6, lr}
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 8018abe:	680c      	ldr	r4, [r1, #0]
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
 8018ac0:	4605      	mov	r5, r0
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8018ac2:	b19c      	cbz	r4, 8018aec <do_memp_malloc_pool_fn.isra.0+0x30>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8018ac4:	6826      	ldr	r6, [r4, #0]
#if MEMP_OVERFLOW_CHECK
    memp->next = NULL;
 8018ac6:	2000      	movs	r0, #0
    *desc->tab = memp->next;
 8018ac8:	600e      	str	r6, [r1, #0]
    memp->next = NULL;
 8018aca:	6020      	str	r0, [r4, #0]
#endif /* MEMP_OVERFLOW_CHECK */
#endif /* !MEMP_MEM_MALLOC */
#if MEMP_OVERFLOW_CHECK
    memp->file = file;
    memp->line = line;
 8018acc:	e9c4 2301 	strd	r2, r3, [r4, #4]
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8018ad0:	07a3      	lsls	r3, r4, #30
 8018ad2:	d111      	bne.n	8018af8 <do_memp_malloc_pool_fn.isra.0+0x3c>
                ((mem_ptr_t)memp % MEM_ALIGNMENT) == 0);
#if MEMP_STATS
    desc->stats->used++;
 8018ad4:	682a      	ldr	r2, [r5, #0]
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8018ad6:	341c      	adds	r4, #28
    desc->stats->used++;
 8018ad8:	8893      	ldrh	r3, [r2, #4]
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 8018ada:	4620      	mov	r0, r4
    if (desc->stats->used > desc->stats->max) {
 8018adc:	88d1      	ldrh	r1, [r2, #6]
    desc->stats->used++;
 8018ade:	3301      	adds	r3, #1
 8018ae0:	b29b      	uxth	r3, r3
    if (desc->stats->used > desc->stats->max) {
 8018ae2:	4299      	cmp	r1, r3
    desc->stats->used++;
 8018ae4:	8093      	strh	r3, [r2, #4]
      desc->stats->max = desc->stats->used;
 8018ae6:	bf38      	it	cc
 8018ae8:	80d3      	strhcc	r3, [r2, #6]
}
 8018aea:	bd70      	pop	{r4, r5, r6, pc}
    desc->stats->err++;
 8018aec:	6802      	ldr	r2, [r0, #0]
}
 8018aee:	4620      	mov	r0, r4
    desc->stats->err++;
 8018af0:	8813      	ldrh	r3, [r2, #0]
 8018af2:	3301      	adds	r3, #1
 8018af4:	8013      	strh	r3, [r2, #0]
}
 8018af6:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8018af8:	4b03      	ldr	r3, [pc, #12]	; (8018b08 <do_memp_malloc_pool_fn.isra.0+0x4c>)
 8018afa:	f44f 728c 	mov.w	r2, #280	; 0x118
 8018afe:	4903      	ldr	r1, [pc, #12]	; (8018b0c <do_memp_malloc_pool_fn.isra.0+0x50>)
 8018b00:	4803      	ldr	r0, [pc, #12]	; (8018b10 <do_memp_malloc_pool_fn.isra.0+0x54>)
 8018b02:	f00a fc87 	bl	8023414 <iprintf>
 8018b06:	e7e5      	b.n	8018ad4 <do_memp_malloc_pool_fn.isra.0+0x18>
 8018b08:	08040798 	.word	0x08040798
 8018b0c:	080407c8 	.word	0x080407c8
 8018b10:	08029f34 	.word	0x08029f34

08018b14 <do_memp_free_pool.isra.0>:
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8018b14:	0793      	lsls	r3, r2, #30
do_memp_free_pool(const struct memp_desc *desc, void *mem)
 8018b16:	b570      	push	{r4, r5, r6, lr}
 8018b18:	4614      	mov	r4, r2
 8018b1a:	4606      	mov	r6, r0
 8018b1c:	460d      	mov	r5, r1
  LWIP_ASSERT("memp_free: mem properly aligned",
 8018b1e:	d116      	bne.n	8018b4e <do_memp_free_pool.isra.0+0x3a>
#if MEMP_OVERFLOW_CHECK == 1
  memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

#if MEMP_STATS
  desc->stats->used--;
 8018b20:	6830      	ldr	r0, [r6, #0]
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8018b22:	f1a4 031c 	sub.w	r3, r4, #28
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8018b26:	6829      	ldr	r1, [r5, #0]
  desc->stats->used--;
 8018b28:	8882      	ldrh	r2, [r0, #4]
  memp->next = *desc->tab;
 8018b2a:	680d      	ldr	r5, [r1, #0]
  desc->stats->used--;
 8018b2c:	3a01      	subs	r2, #1
 8018b2e:	8082      	strh	r2, [r0, #4]
  memp->next = *desc->tab;
 8018b30:	f844 5c1c 	str.w	r5, [r4, #-28]
  *desc->tab = memp;
 8018b34:	600b      	str	r3, [r1, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8018b36:	f854 2c1c 	ldr.w	r2, [r4, #-28]
 8018b3a:	b13a      	cbz	r2, 8018b4c <do_memp_free_pool.isra.0+0x38>
      if (t == h) {
 8018b3c:	4293      	cmp	r3, r2
 8018b3e:	d00e      	beq.n	8018b5e <do_memp_free_pool.isra.0+0x4a>
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8018b40:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8018b42:	681b      	ldr	r3, [r3, #0]
         h = ((h->next != NULL) ? h->next->next : NULL)) {
 8018b44:	b112      	cbz	r2, 8018b4c <do_memp_free_pool.isra.0+0x38>
 8018b46:	6812      	ldr	r2, [r2, #0]
    for (h = t->next; (t != NULL) && (h != NULL); t = t->next,
 8018b48:	2b00      	cmp	r3, #0
 8018b4a:	d1f6      	bne.n	8018b3a <do_memp_free_pool.isra.0+0x26>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8018b4c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("memp_free: mem properly aligned",
 8018b4e:	4b08      	ldr	r3, [pc, #32]	; (8018b70 <do_memp_free_pool.isra.0+0x5c>)
 8018b50:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8018b54:	4907      	ldr	r1, [pc, #28]	; (8018b74 <do_memp_free_pool.isra.0+0x60>)
 8018b56:	4808      	ldr	r0, [pc, #32]	; (8018b78 <do_memp_free_pool.isra.0+0x64>)
 8018b58:	f00a fc5c 	bl	8023414 <iprintf>
 8018b5c:	e7e0      	b.n	8018b20 <do_memp_free_pool.isra.0+0xc>
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 8018b5e:	4b04      	ldr	r3, [pc, #16]	; (8018b70 <do_memp_free_pool.isra.0+0x5c>)
 8018b60:	f240 1285 	movw	r2, #389	; 0x185
 8018b64:	4905      	ldr	r1, [pc, #20]	; (8018b7c <do_memp_free_pool.isra.0+0x68>)
 8018b66:	4804      	ldr	r0, [pc, #16]	; (8018b78 <do_memp_free_pool.isra.0+0x64>)
}
 8018b68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
 8018b6c:	f00a bc52 	b.w	8023414 <iprintf>
 8018b70:	08040798 	.word	0x08040798
 8018b74:	080407ec 	.word	0x080407ec
 8018b78:	08029f34 	.word	0x08029f34
 8018b7c:	0804080c 	.word	0x0804080c

08018b80 <memp_init_pool>:
{
 8018b80:	b570      	push	{r4, r5, r6, lr}
  *desc->tab = NULL;
 8018b82:	2200      	movs	r2, #0
{
 8018b84:	4605      	mov	r5, r0
  *desc->tab = NULL;
 8018b86:	e9d0 4303 	ldrd	r4, r3, [r0, #12]
  for (i = 0; i < desc->num; ++i) {
 8018b8a:	8940      	ldrh	r0, [r0, #10]
  *desc->tab = NULL;
 8018b8c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8018b8e:	b1a8      	cbz	r0, 8018bbc <memp_init_pool+0x3c>
 8018b90:	3403      	adds	r4, #3
 8018b92:	8929      	ldrh	r1, [r5, #8]
 8018b94:	4616      	mov	r6, r2
 8018b96:	f024 0403 	bic.w	r4, r4, #3
 8018b9a:	e001      	b.n	8018ba0 <memp_init_pool+0x20>
 8018b9c:	692b      	ldr	r3, [r5, #16]
 8018b9e:	681a      	ldr	r2, [r3, #0]
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 8018ba0:	f104 001c 	add.w	r0, r4, #28
    memp->next = *desc->tab;
 8018ba4:	6022      	str	r2, [r4, #0]
    *desc->tab = memp;
 8018ba6:	601c      	str	r4, [r3, #0]
  for (i = 0; i < desc->num; ++i) {
 8018ba8:	3601      	adds	r6, #1
  mem_overflow_init_raw((u8_t *)p + MEMP_SIZE, desc->size);
 8018baa:	f7ff fc13 	bl	80183d4 <mem_overflow_init_raw>
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8018bae:	8929      	ldrh	r1, [r5, #8]
  for (i = 0; i < desc->num; ++i) {
 8018bb0:	8968      	ldrh	r0, [r5, #10]
                                   + MEM_SANITY_REGION_AFTER_ALIGNED
 8018bb2:	f101 032c 	add.w	r3, r1, #44	; 0x2c
  for (i = 0; i < desc->num; ++i) {
 8018bb6:	42b0      	cmp	r0, r6
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8018bb8:	441c      	add	r4, r3
  for (i = 0; i < desc->num; ++i) {
 8018bba:	dcef      	bgt.n	8018b9c <memp_init_pool+0x1c>
  desc->stats->avail = desc->num;
 8018bbc:	686b      	ldr	r3, [r5, #4]
 8018bbe:	8058      	strh	r0, [r3, #2]
}
 8018bc0:	bd70      	pop	{r4, r5, r6, pc}
 8018bc2:	bf00      	nop

08018bc4 <memp_init>:
{
 8018bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018bc6:	4c0a      	ldr	r4, [pc, #40]	; (8018bf0 <memp_init+0x2c>)
 8018bc8:	4e0a      	ldr	r6, [pc, #40]	; (8018bf4 <memp_init+0x30>)
 8018bca:	f104 0740 	add.w	r7, r4, #64	; 0x40
 8018bce:	4d0a      	ldr	r5, [pc, #40]	; (8018bf8 <memp_init+0x34>)
 8018bd0:	e001      	b.n	8018bd6 <memp_init+0x12>
 8018bd2:	f856 5b04 	ldr.w	r5, [r6], #4
    memp_init_pool(memp_pools[i]);
 8018bd6:	4628      	mov	r0, r5
 8018bd8:	f7ff ffd2 	bl	8018b80 <memp_init_pool>
    lwip_stats.memp[i] = memp_pools[i]->stats;
 8018bdc:	686b      	ldr	r3, [r5, #4]
 8018bde:	f844 3b04 	str.w	r3, [r4], #4
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8018be2:	42bc      	cmp	r4, r7
 8018be4:	d1f5      	bne.n	8018bd2 <memp_init+0xe>
}
 8018be6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  memp_overflow_check_all();
 8018bea:	f7ff bf37 	b.w	8018a5c <memp_overflow_check_all>
 8018bee:	bf00      	nop
 8018bf0:	2002e448 	.word	0x2002e448
 8018bf4:	08040a4c 	.word	0x08040a4c
 8018bf8:	08040994 	.word	0x08040994

08018bfc <memp_malloc_fn>:
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8018bfc:	280f      	cmp	r0, #15
{
 8018bfe:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8018c00:	d80f      	bhi.n	8018c22 <memp_malloc_fn+0x26>
  memp_overflow_check_all();
 8018c02:	460d      	mov	r5, r1
 8018c04:	4616      	mov	r6, r2
 8018c06:	4604      	mov	r4, r0
 8018c08:	f7ff ff28 	bl	8018a5c <memp_overflow_check_all>
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 8018c0c:	4909      	ldr	r1, [pc, #36]	; (8018c34 <memp_malloc_fn+0x38>)
 8018c0e:	4633      	mov	r3, r6
 8018c10:	462a      	mov	r2, r5
 8018c12:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
}
 8018c16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
 8018c1a:	6901      	ldr	r1, [r0, #16]
 8018c1c:	3004      	adds	r0, #4
 8018c1e:	f7ff bf4d 	b.w	8018abc <do_memp_malloc_pool_fn.isra.0>
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8018c22:	4b05      	ldr	r3, [pc, #20]	; (8018c38 <memp_malloc_fn+0x3c>)
 8018c24:	f240 1257 	movw	r2, #343	; 0x157
 8018c28:	4904      	ldr	r1, [pc, #16]	; (8018c3c <memp_malloc_fn+0x40>)
 8018c2a:	4805      	ldr	r0, [pc, #20]	; (8018c40 <memp_malloc_fn+0x44>)
 8018c2c:	f00a fbf2 	bl	8023414 <iprintf>
}
 8018c30:	2000      	movs	r0, #0
 8018c32:	bd70      	pop	{r4, r5, r6, pc}
 8018c34:	08040a48 	.word	0x08040a48
 8018c38:	08040798 	.word	0x08040798
 8018c3c:	08040818 	.word	0x08040818
 8018c40:	08029f34 	.word	0x08029f34

08018c44 <memp_free>:
{
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8018c44:	280f      	cmp	r0, #15
 8018c46:	d811      	bhi.n	8018c6c <memp_free+0x28>
{
 8018c48:	b570      	push	{r4, r5, r6, lr}
 8018c4a:	460d      	mov	r5, r1

  if (mem == NULL) {
 8018c4c:	b169      	cbz	r1, 8018c6a <memp_free+0x26>
    return;
  }

#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
 8018c4e:	4604      	mov	r4, r0
 8018c50:	f7ff ff04 	bl	8018a5c <memp_overflow_check_all>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8018c54:	4b09      	ldr	r3, [pc, #36]	; (8018c7c <memp_free+0x38>)
 8018c56:	462a      	mov	r2, r5
 8018c58:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8018c5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  do_memp_free_pool(memp_pools[type], mem);
 8018c60:	f100 0110 	add.w	r1, r0, #16
 8018c64:	3004      	adds	r0, #4
 8018c66:	f7ff bf55 	b.w	8018b14 <do_memp_free_pool.isra.0>
}
 8018c6a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8018c6c:	4b04      	ldr	r3, [pc, #16]	; (8018c80 <memp_free+0x3c>)
 8018c6e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8018c72:	4904      	ldr	r1, [pc, #16]	; (8018c84 <memp_free+0x40>)
 8018c74:	4804      	ldr	r0, [pc, #16]	; (8018c88 <memp_free+0x44>)
 8018c76:	f00a bbcd 	b.w	8023414 <iprintf>
 8018c7a:	bf00      	nop
 8018c7c:	08040a48 	.word	0x08040a48
 8018c80:	08040798 	.word	0x08040798
 8018c84:	08040838 	.word	0x08040838
 8018c88:	08029f34 	.word	0x08029f34

08018c8c <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 8018c8c:	f06f 000b 	mvn.w	r0, #11
 8018c90:	4770      	bx	lr
 8018c92:	bf00      	nop

08018c94 <netif_issue_reports>:
{
 8018c94:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8018c96:	4604      	mov	r4, r0
{
 8018c98:	460d      	mov	r5, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8018c9a:	b160      	cbz	r0, 8018cb6 <netif_issue_reports+0x22>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8018c9c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8018ca0:	f003 0205 	and.w	r2, r3, #5
 8018ca4:	2a05      	cmp	r2, #5
 8018ca6:	d105      	bne.n	8018cb4 <netif_issue_reports+0x20>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8018ca8:	07ea      	lsls	r2, r5, #31
 8018caa:	d503      	bpl.n	8018cb4 <netif_issue_reports+0x20>
 8018cac:	6862      	ldr	r2, [r4, #4]
 8018cae:	b10a      	cbz	r2, 8018cb4 <netif_issue_reports+0x20>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8018cb0:	071b      	lsls	r3, r3, #28
 8018cb2:	d408      	bmi.n	8018cc6 <netif_issue_reports+0x32>
}
 8018cb4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8018cb6:	4b07      	ldr	r3, [pc, #28]	; (8018cd4 <netif_issue_reports+0x40>)
 8018cb8:	f240 326d 	movw	r2, #877	; 0x36d
 8018cbc:	4906      	ldr	r1, [pc, #24]	; (8018cd8 <netif_issue_reports+0x44>)
 8018cbe:	4807      	ldr	r0, [pc, #28]	; (8018cdc <netif_issue_reports+0x48>)
 8018cc0:	f00a fba8 	bl	8023414 <iprintf>
 8018cc4:	e7ea      	b.n	8018c9c <netif_issue_reports+0x8>
      etharp_gratuitous(netif);
 8018cc6:	1d21      	adds	r1, r4, #4
 8018cc8:	4620      	mov	r0, r4
}
 8018cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      etharp_gratuitous(netif);
 8018cce:	f007 bdb7 	b.w	8020840 <etharp_request>
 8018cd2:	bf00      	nop
 8018cd4:	08040a88 	.word	0x08040a88
 8018cd8:	08040abc 	.word	0x08040abc
 8018cdc:	08029f34 	.word	0x08029f34

08018ce0 <netif_do_set_ipaddr>:
{
 8018ce0:	b570      	push	{r4, r5, r6, lr}
 8018ce2:	4605      	mov	r5, r0
 8018ce4:	b082      	sub	sp, #8
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8018ce6:	460c      	mov	r4, r1
{
 8018ce8:	4616      	mov	r6, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8018cea:	b309      	cbz	r1, 8018d30 <netif_do_set_ipaddr+0x50>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8018cec:	686b      	ldr	r3, [r5, #4]
 8018cee:	6822      	ldr	r2, [r4, #0]
 8018cf0:	429a      	cmp	r2, r3
 8018cf2:	d102      	bne.n	8018cfa <netif_do_set_ipaddr+0x1a>
  return 0; /* address unchanged */
 8018cf4:	2000      	movs	r0, #0
}
 8018cf6:	b002      	add	sp, #8
 8018cf8:	bd70      	pop	{r4, r5, r6, pc}
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8018cfa:	6033      	str	r3, [r6, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8018cfc:	4630      	mov	r0, r6
 8018cfe:	a901      	add	r1, sp, #4
    *ip_2_ip4(&new_addr) = *ipaddr;
 8018d00:	9201      	str	r2, [sp, #4]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8018d02:	f002 f8f9 	bl	801aef8 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8018d06:	a901      	add	r1, sp, #4
 8018d08:	4630      	mov	r0, r6
 8018d0a:	f005 fd83 	bl	801e814 <udp_netif_ip_addr_changed>
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8018d0e:	a901      	add	r1, sp, #4
 8018d10:	4630      	mov	r0, r6
 8018d12:	f000 fe99 	bl	8019a48 <raw_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8018d16:	6823      	ldr	r3, [r4, #0]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8018d18:	2101      	movs	r1, #1
 8018d1a:	4628      	mov	r0, r5
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8018d1c:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8018d1e:	f7ff ffb9 	bl	8018c94 <netif_issue_reports>
    NETIF_STATUS_CALLBACK(netif);
 8018d22:	69eb      	ldr	r3, [r5, #28]
 8018d24:	b10b      	cbz	r3, 8018d2a <netif_do_set_ipaddr+0x4a>
 8018d26:	4628      	mov	r0, r5
 8018d28:	4798      	blx	r3
    return 1; /* address changed */
 8018d2a:	2001      	movs	r0, #1
}
 8018d2c:	b002      	add	sp, #8
 8018d2e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8018d30:	4b03      	ldr	r3, [pc, #12]	; (8018d40 <netif_do_set_ipaddr+0x60>)
 8018d32:	f240 12cb 	movw	r2, #459	; 0x1cb
 8018d36:	4903      	ldr	r1, [pc, #12]	; (8018d44 <netif_do_set_ipaddr+0x64>)
 8018d38:	4803      	ldr	r0, [pc, #12]	; (8018d48 <netif_do_set_ipaddr+0x68>)
 8018d3a:	f00a fb6b 	bl	8023414 <iprintf>
 8018d3e:	e7d5      	b.n	8018cec <netif_do_set_ipaddr+0xc>
 8018d40:	08040a88 	.word	0x08040a88
 8018d44:	08040ae0 	.word	0x08040ae0
 8018d48:	08029f34 	.word	0x08029f34

08018d4c <netif_init>:
}
 8018d4c:	4770      	bx	lr
 8018d4e:	bf00      	nop

08018d50 <netif_set_addr>:
{
 8018d50:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY4;
 8018d52:	4e15      	ldr	r6, [pc, #84]	; (8018da8 <netif_set_addr+0x58>)
{
 8018d54:	b083      	sub	sp, #12
 8018d56:	4604      	mov	r4, r0
    ipaddr = IP4_ADDR_ANY4;
 8018d58:	2900      	cmp	r1, #0
 8018d5a:	bf14      	ite	ne
 8018d5c:	460f      	movne	r7, r1
 8018d5e:	4637      	moveq	r7, r6
    netmask = IP4_ADDR_ANY4;
 8018d60:	2a00      	cmp	r2, #0
 8018d62:	bf14      	ite	ne
 8018d64:	4615      	movne	r5, r2
 8018d66:	4635      	moveq	r5, r6
    gw = IP4_ADDR_ANY4;
 8018d68:	2b00      	cmp	r3, #0
 8018d6a:	bf18      	it	ne
 8018d6c:	461e      	movne	r6, r3
  remove = ip4_addr_isany(ipaddr);
 8018d6e:	683b      	ldr	r3, [r7, #0]
 8018d70:	b16b      	cbz	r3, 8018d8e <netif_set_addr+0x3e>
 8018d72:	2100      	movs	r1, #0
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8018d74:	682b      	ldr	r3, [r5, #0]
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8018d76:	68a2      	ldr	r2, [r4, #8]
 8018d78:	4293      	cmp	r3, r2
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8018d7a:	68e2      	ldr	r2, [r4, #12]
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8018d7c:	bf18      	it	ne
 8018d7e:	60a3      	strne	r3, [r4, #8]
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8018d80:	6833      	ldr	r3, [r6, #0]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8018d82:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8018d84:	bf18      	it	ne
 8018d86:	60e3      	strne	r3, [r4, #12]
  if (!remove) {
 8018d88:	b139      	cbz	r1, 8018d9a <netif_set_addr+0x4a>
}
 8018d8a:	b003      	add	sp, #12
 8018d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8018d8e:	4639      	mov	r1, r7
 8018d90:	aa01      	add	r2, sp, #4
 8018d92:	f7ff ffa5 	bl	8018ce0 <netif_do_set_ipaddr>
 8018d96:	2101      	movs	r1, #1
 8018d98:	e7ec      	b.n	8018d74 <netif_set_addr+0x24>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8018d9a:	4639      	mov	r1, r7
 8018d9c:	aa01      	add	r2, sp, #4
 8018d9e:	4620      	mov	r0, r4
 8018da0:	f7ff ff9e 	bl	8018ce0 <netif_do_set_ipaddr>
}
 8018da4:	b003      	add	sp, #12
 8018da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018da8:	08042c1c 	.word	0x08042c1c

08018dac <netif_add>:
{
 8018dac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018db0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8018db2:	4606      	mov	r6, r0
 8018db4:	2800      	cmp	r0, #0
 8018db6:	d07d      	beq.n	8018eb4 <netif_add+0x108>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8018db8:	2f00      	cmp	r7, #0
 8018dba:	f000 8084 	beq.w	8018ec6 <netif_add+0x11a>
  if (ipaddr == NULL) {
 8018dbe:	4688      	mov	r8, r1
  netif->num = netif_num;
 8018dc0:	f8df a12c 	ldr.w	sl, [pc, #300]	; 8018ef0 <netif_add+0x144>
  netif->state = state;
 8018dc4:	990a      	ldr	r1, [sp, #40]	; 0x28
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8018dc6:	2400      	movs	r4, #0
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8018dc8:	4d43      	ldr	r5, [pc, #268]	; (8018ed8 <netif_add+0x12c>)
  netif->state = state;
 8018dca:	6241      	str	r1, [r0, #36]	; 0x24
  netif->num = netif_num;
 8018dcc:	f89a e000 	ldrb.w	lr, [sl]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8018dd0:	42a3      	cmp	r3, r4
 8018dd2:	bf08      	it	eq
 8018dd4:	462b      	moveq	r3, r5
  netif->input = input;
 8018dd6:	990c      	ldr	r1, [sp, #48]	; 0x30
  netif_set_addr(netif, ipaddr, netmask, gw);
 8018dd8:	42a2      	cmp	r2, r4
 8018dda:	bf08      	it	eq
 8018ddc:	462a      	moveq	r2, r5
  netif->output = netif_null_output_ip4;
 8018dde:	f8df c114 	ldr.w	ip, [pc, #276]	; 8018ef4 <netif_add+0x148>
  netif->input = input;
 8018de2:	6101      	str	r1, [r0, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8018de4:	45a0      	cmp	r8, r4
 8018de6:	bf14      	ite	ne
 8018de8:	4641      	movne	r1, r8
 8018dea:	4629      	moveq	r1, r5
  netif->num = netif_num;
 8018dec:	f880 e038 	strb.w	lr, [r0, #56]	; 0x38
  ip_addr_set_zero_ip4(&netif->gw);
 8018df0:	60c4      	str	r4, [r0, #12]
  netif->mtu = 0;
 8018df2:	8584      	strh	r4, [r0, #44]	; 0x2c
  netif->flags = 0;
 8018df4:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  memset(netif->client_data, 0, sizeof(netif->client_data));
 8018df8:	6284      	str	r4, [r0, #40]	; 0x28
  netif->output = netif_null_output_ip4;
 8018dfa:	f8c0 c014 	str.w	ip, [r0, #20]
  ip_addr_set_zero_ip4(&netif->netmask);
 8018dfe:	e9c0 4401 	strd	r4, r4, [r0, #4]
  netif->link_callback = NULL;
 8018e02:	e9c0 4407 	strd	r4, r4, [r0, #28]
  netif_set_addr(netif, ipaddr, netmask, gw);
 8018e06:	f7ff ffa3 	bl	8018d50 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 8018e0a:	4630      	mov	r0, r6
 8018e0c:	47b8      	blx	r7
 8018e0e:	2800      	cmp	r0, #0
 8018e10:	d14d      	bne.n	8018eae <netif_add+0x102>
 8018e12:	f896 2038 	ldrb.w	r2, [r6, #56]	; 0x38
 8018e16:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8018ef8 <netif_add+0x14c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8018e1a:	f8df b0c8 	ldr.w	fp, [pc, #200]	; 8018ee4 <netif_add+0x138>
 8018e1e:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8018efc <netif_add+0x150>
 8018e22:	4f2e      	ldr	r7, [pc, #184]	; (8018edc <netif_add+0x130>)
      if (netif->num == 255) {
 8018e24:	2aff      	cmp	r2, #255	; 0xff
 8018e26:	d102      	bne.n	8018e2e <netif_add+0x82>
        netif->num = 0;
 8018e28:	2300      	movs	r3, #0
 8018e2a:	f886 3038 	strb.w	r3, [r6, #56]	; 0x38
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8018e2e:	f8d8 4000 	ldr.w	r4, [r8]
 8018e32:	b3cc      	cbz	r4, 8018ea8 <netif_add+0xfc>
      num_netifs = 0;
 8018e34:	2500      	movs	r5, #0
 8018e36:	e007      	b.n	8018e48 <netif_add+0x9c>
        if (netif2->num == netif->num) {
 8018e38:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8018e3c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8018e40:	429a      	cmp	r2, r3
 8018e42:	d014      	beq.n	8018e6e <netif_add+0xc2>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8018e44:	6824      	ldr	r4, [r4, #0]
 8018e46:	b1fc      	cbz	r4, 8018e88 <netif_add+0xdc>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8018e48:	42a6      	cmp	r6, r4
        num_netifs++;
 8018e4a:	f105 0501 	add.w	r5, r5, #1
        LWIP_ASSERT("netif already added", netif2 != netif);
 8018e4e:	d013      	beq.n	8018e78 <netif_add+0xcc>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8018e50:	2dff      	cmp	r5, #255	; 0xff
 8018e52:	ddf1      	ble.n	8018e38 <netif_add+0x8c>
 8018e54:	465b      	mov	r3, fp
 8018e56:	f240 128d 	movw	r2, #397	; 0x18d
 8018e5a:	4921      	ldr	r1, [pc, #132]	; (8018ee0 <netif_add+0x134>)
 8018e5c:	4638      	mov	r0, r7
 8018e5e:	f00a fad9 	bl	8023414 <iprintf>
        if (netif2->num == netif->num) {
 8018e62:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8018e66:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8018e6a:	429a      	cmp	r2, r3
 8018e6c:	d1ea      	bne.n	8018e44 <netif_add+0x98>
          netif->num++;
 8018e6e:	3201      	adds	r2, #1
 8018e70:	b2d2      	uxtb	r2, r2
 8018e72:	f886 2038 	strb.w	r2, [r6, #56]	; 0x38
    } while (netif2 != NULL);
 8018e76:	e7d5      	b.n	8018e24 <netif_add+0x78>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8018e78:	465b      	mov	r3, fp
 8018e7a:	f240 128b 	movw	r2, #395	; 0x18b
 8018e7e:	4649      	mov	r1, r9
 8018e80:	4638      	mov	r0, r7
 8018e82:	f00a fac7 	bl	8023414 <iprintf>
 8018e86:	e7e3      	b.n	8018e50 <netif_add+0xa4>
 8018e88:	f8d8 4000 	ldr.w	r4, [r8]
  if (netif->num == 254) {
 8018e8c:	2bfe      	cmp	r3, #254	; 0xfe
 8018e8e:	d009      	beq.n	8018ea4 <netif_add+0xf8>
    netif_num = (u8_t)(netif->num + 1);
 8018e90:	3301      	adds	r3, #1
 8018e92:	b2db      	uxtb	r3, r3
  return netif;
 8018e94:	4630      	mov	r0, r6
  netif->next = netif_list;
 8018e96:	6034      	str	r4, [r6, #0]
 8018e98:	f88a 3000 	strb.w	r3, [sl]
  netif_list = netif;
 8018e9c:	f8c8 6000 	str.w	r6, [r8]
}
 8018ea0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    netif_num = 0;
 8018ea4:	2300      	movs	r3, #0
 8018ea6:	e7f5      	b.n	8018e94 <netif_add+0xe8>
 8018ea8:	f896 3038 	ldrb.w	r3, [r6, #56]	; 0x38
 8018eac:	e7ee      	b.n	8018e8c <netif_add+0xe0>
    return NULL;
 8018eae:	4620      	mov	r0, r4
}
 8018eb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8018eb4:	4b0b      	ldr	r3, [pc, #44]	; (8018ee4 <netif_add+0x138>)
 8018eb6:	f240 1227 	movw	r2, #295	; 0x127
 8018eba:	490b      	ldr	r1, [pc, #44]	; (8018ee8 <netif_add+0x13c>)
 8018ebc:	4807      	ldr	r0, [pc, #28]	; (8018edc <netif_add+0x130>)
 8018ebe:	f00a faa9 	bl	8023414 <iprintf>
 8018ec2:	4630      	mov	r0, r6
 8018ec4:	e7ec      	b.n	8018ea0 <netif_add+0xf4>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8018ec6:	4b07      	ldr	r3, [pc, #28]	; (8018ee4 <netif_add+0x138>)
 8018ec8:	f44f 7294 	mov.w	r2, #296	; 0x128
 8018ecc:	4907      	ldr	r1, [pc, #28]	; (8018eec <netif_add+0x140>)
 8018ece:	4803      	ldr	r0, [pc, #12]	; (8018edc <netif_add+0x130>)
 8018ed0:	f00a faa0 	bl	8023414 <iprintf>
 8018ed4:	4638      	mov	r0, r7
 8018ed6:	e7e3      	b.n	8018ea0 <netif_add+0xf4>
 8018ed8:	08042c1c 	.word	0x08042c1c
 8018edc:	08029f34 	.word	0x08029f34
 8018ee0:	08040b44 	.word	0x08040b44
 8018ee4:	08040a88 	.word	0x08040a88
 8018ee8:	08040af0 	.word	0x08040af0
 8018eec:	08040b0c 	.word	0x08040b0c
 8018ef0:	2001aa28 	.word	0x2001aa28
 8018ef4:	08018c8d 	.word	0x08018c8d
 8018ef8:	2002e388 	.word	0x2002e388
 8018efc:	08040b30 	.word	0x08040b30

08018f00 <netif_set_default>:
  netif_default = netif;
 8018f00:	4b01      	ldr	r3, [pc, #4]	; (8018f08 <netif_set_default+0x8>)
 8018f02:	6018      	str	r0, [r3, #0]
}
 8018f04:	4770      	bx	lr
 8018f06:	bf00      	nop
 8018f08:	2002e38c 	.word	0x2002e38c

08018f0c <netif_set_up>:
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8018f0c:	b198      	cbz	r0, 8018f36 <netif_set_up+0x2a>
{
 8018f0e:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_UP)) {
 8018f10:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8018f14:	4604      	mov	r4, r0
 8018f16:	07da      	lsls	r2, r3, #31
 8018f18:	d40c      	bmi.n	8018f34 <netif_set_up+0x28>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8018f1a:	f043 0301 	orr.w	r3, r3, #1
    NETIF_STATUS_CALLBACK(netif);
 8018f1e:	69c2      	ldr	r2, [r0, #28]
    netif_set_flags(netif, NETIF_FLAG_UP);
 8018f20:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    NETIF_STATUS_CALLBACK(netif);
 8018f24:	b102      	cbz	r2, 8018f28 <netif_set_up+0x1c>
 8018f26:	4790      	blx	r2
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8018f28:	4620      	mov	r0, r4
 8018f2a:	2103      	movs	r1, #3
}
 8018f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8018f30:	f7ff beb0 	b.w	8018c94 <netif_issue_reports>
}
 8018f34:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8018f36:	4b03      	ldr	r3, [pc, #12]	; (8018f44 <netif_set_up+0x38>)
 8018f38:	f44f 7254 	mov.w	r2, #848	; 0x350
 8018f3c:	4902      	ldr	r1, [pc, #8]	; (8018f48 <netif_set_up+0x3c>)
 8018f3e:	4803      	ldr	r0, [pc, #12]	; (8018f4c <netif_set_up+0x40>)
 8018f40:	f00a ba68 	b.w	8023414 <iprintf>
 8018f44:	08040a88 	.word	0x08040a88
 8018f48:	08040b74 	.word	0x08040b74
 8018f4c:	08029f34 	.word	0x08029f34

08018f50 <netif_set_down>:
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8018f50:	b1a8      	cbz	r0, 8018f7e <netif_set_down+0x2e>
{
 8018f52:	b510      	push	{r4, lr}
  if (netif->flags & NETIF_FLAG_UP) {
 8018f54:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8018f58:	4604      	mov	r4, r0
 8018f5a:	07da      	lsls	r2, r3, #31
 8018f5c:	d50b      	bpl.n	8018f76 <netif_set_down+0x26>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 8018f5e:	f023 0201 	bic.w	r2, r3, #1
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8018f62:	071b      	lsls	r3, r3, #28
    netif_clear_flags(netif, NETIF_FLAG_UP);
 8018f64:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8018f68:	d406      	bmi.n	8018f78 <netif_set_down+0x28>
    NETIF_STATUS_CALLBACK(netif);
 8018f6a:	69e3      	ldr	r3, [r4, #28]
 8018f6c:	b11b      	cbz	r3, 8018f76 <netif_set_down+0x26>
 8018f6e:	4620      	mov	r0, r4
}
 8018f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_STATUS_CALLBACK(netif);
 8018f74:	4718      	bx	r3
}
 8018f76:	bd10      	pop	{r4, pc}
      etharp_cleanup_netif(netif);
 8018f78:	f007 f998 	bl	80202ac <etharp_cleanup_netif>
 8018f7c:	e7f5      	b.n	8018f6a <netif_set_down+0x1a>
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8018f7e:	4b03      	ldr	r3, [pc, #12]	; (8018f8c <netif_set_down+0x3c>)
 8018f80:	f240 329b 	movw	r2, #923	; 0x39b
 8018f84:	4902      	ldr	r1, [pc, #8]	; (8018f90 <netif_set_down+0x40>)
 8018f86:	4803      	ldr	r0, [pc, #12]	; (8018f94 <netif_set_down+0x44>)
 8018f88:	f00a ba44 	b.w	8023414 <iprintf>
 8018f8c:	08040a88 	.word	0x08040a88
 8018f90:	08040b90 	.word	0x08040b90
 8018f94:	08029f34 	.word	0x08029f34

08018f98 <netif_set_status_callback>:
  if (netif) {
 8018f98:	b100      	cbz	r0, 8018f9c <netif_set_status_callback+0x4>
    netif->status_callback = status_callback;
 8018f9a:	61c1      	str	r1, [r0, #28]
}
 8018f9c:	4770      	bx	lr
 8018f9e:	bf00      	nop

08018fa0 <netif_set_link_up>:
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8018fa0:	b1b8      	cbz	r0, 8018fd2 <netif_set_link_up+0x32>
{
 8018fa2:	b510      	push	{r4, lr}
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8018fa4:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8018fa8:	4604      	mov	r4, r0
 8018faa:	075a      	lsls	r2, r3, #29
 8018fac:	d500      	bpl.n	8018fb0 <netif_set_link_up+0x10>
}
 8018fae:	bd10      	pop	{r4, pc}
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8018fb0:	f043 0304 	orr.w	r3, r3, #4
 8018fb4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    dhcp_network_changed(netif);
 8018fb8:	f006 fc4a 	bl	801f850 <dhcp_network_changed>
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8018fbc:	2103      	movs	r1, #3
 8018fbe:	4620      	mov	r0, r4
 8018fc0:	f7ff fe68 	bl	8018c94 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 8018fc4:	6a23      	ldr	r3, [r4, #32]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d0f1      	beq.n	8018fae <netif_set_link_up+0xe>
 8018fca:	4620      	mov	r0, r4
}
 8018fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    NETIF_LINK_CALLBACK(netif);
 8018fd0:	4718      	bx	r3
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8018fd2:	4b03      	ldr	r3, [pc, #12]	; (8018fe0 <netif_set_link_up+0x40>)
 8018fd4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8018fd8:	4902      	ldr	r1, [pc, #8]	; (8018fe4 <netif_set_link_up+0x44>)
 8018fda:	4803      	ldr	r0, [pc, #12]	; (8018fe8 <netif_set_link_up+0x48>)
 8018fdc:	f00a ba1a 	b.w	8023414 <iprintf>
 8018fe0:	08040a88 	.word	0x08040a88
 8018fe4:	08040bb0 	.word	0x08040bb0
 8018fe8:	08029f34 	.word	0x08029f34

08018fec <netif_set_link_down>:
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8018fec:	b158      	cbz	r0, 8019006 <netif_set_link_down+0x1a>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8018fee:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8018ff2:	0751      	lsls	r1, r2, #29
 8018ff4:	d506      	bpl.n	8019004 <netif_set_link_down+0x18>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8018ff6:	f022 0204 	bic.w	r2, r2, #4
    NETIF_LINK_CALLBACK(netif);
 8018ffa:	6a01      	ldr	r1, [r0, #32]
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8018ffc:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    NETIF_LINK_CALLBACK(netif);
 8019000:	b101      	cbz	r1, 8019004 <netif_set_link_down+0x18>
 8019002:	4708      	bx	r1
}
 8019004:	4770      	bx	lr
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8019006:	4b03      	ldr	r3, [pc, #12]	; (8019014 <netif_set_link_down+0x28>)
 8019008:	f240 4206 	movw	r2, #1030	; 0x406
 801900c:	4902      	ldr	r1, [pc, #8]	; (8019018 <netif_set_link_down+0x2c>)
 801900e:	4803      	ldr	r0, [pc, #12]	; (801901c <netif_set_link_down+0x30>)
 8019010:	f00a ba00 	b.w	8023414 <iprintf>
 8019014:	08040a88 	.word	0x08040a88
 8019018:	08040bd4 	.word	0x08040bd4
 801901c:	08029f34 	.word	0x08029f34

08019020 <netif_set_link_callback>:
  if (netif) {
 8019020:	b100      	cbz	r0, 8019024 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 8019022:	6201      	str	r1, [r0, #32]
}
 8019024:	4770      	bx	lr
 8019026:	bf00      	nop

08019028 <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8019028:	4602      	mov	r2, r0
 801902a:	b158      	cbz	r0, 8019044 <netif_get_by_index+0x1c>
    NETIF_FOREACH(netif) {
 801902c:	4b06      	ldr	r3, [pc, #24]	; (8019048 <netif_get_by_index+0x20>)
 801902e:	6818      	ldr	r0, [r3, #0]
 8019030:	b910      	cbnz	r0, 8019038 <netif_get_by_index+0x10>
 8019032:	e007      	b.n	8019044 <netif_get_by_index+0x1c>
 8019034:	6800      	ldr	r0, [r0, #0]
 8019036:	b130      	cbz	r0, 8019046 <netif_get_by_index+0x1e>
      if (idx == netif_get_index(netif)) {
 8019038:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 801903c:	3301      	adds	r3, #1
 801903e:	b2db      	uxtb	r3, r3
 8019040:	4293      	cmp	r3, r2
 8019042:	d1f7      	bne.n	8019034 <netif_get_by_index+0xc>
      }
    }
  }

  return NULL;
}
 8019044:	4770      	bx	lr
 8019046:	4770      	bx	lr
 8019048:	2002e388 	.word	0x2002e388

0801904c <pbuf_free_ooseq_callback>:
pbuf_free_ooseq(void)
{
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801904c:	4907      	ldr	r1, [pc, #28]	; (801906c <pbuf_free_ooseq_callback+0x20>)
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801904e:	2200      	movs	r2, #0
 8019050:	4b07      	ldr	r3, [pc, #28]	; (8019070 <pbuf_free_ooseq_callback+0x24>)
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8019052:	6808      	ldr	r0, [r1, #0]
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8019054:	701a      	strb	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8019056:	b910      	cbnz	r0, 801905e <pbuf_free_ooseq_callback+0x12>
 8019058:	e006      	b.n	8019068 <pbuf_free_ooseq_callback+0x1c>
 801905a:	68c0      	ldr	r0, [r0, #12]
 801905c:	b120      	cbz	r0, 8019068 <pbuf_free_ooseq_callback+0x1c>
    if (pcb->ooseq != NULL) {
 801905e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8019060:	2b00      	cmp	r3, #0
 8019062:	d0fa      	beq.n	801905a <pbuf_free_ooseq_callback+0xe>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8019064:	f001 bf72 	b.w	801af4c <tcp_free_ooseq>
static void
pbuf_free_ooseq_callback(void *arg)
{
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
}
 8019068:	4770      	bx	lr
 801906a:	bf00      	nop
 801906c:	2002e4a0 	.word	0x2002e4a0
 8019070:	2002e390 	.word	0x2002e390

08019074 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8019074:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8019076:	b310      	cbz	r0, 80190be <pbuf_add_header_impl+0x4a>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8019078:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 801907c:	d21d      	bcs.n	80190ba <pbuf_add_header_impl+0x46>
    return 1;
  }
  if (header_size_increment == 0) {
 801907e:	b1a1      	cbz	r1, 80190aa <pbuf_add_header_impl+0x36>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 8019080:	b28d      	uxth	r5, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8019082:	8904      	ldrh	r4, [r0, #8]
 8019084:	4603      	mov	r3, r0
 8019086:	442c      	add	r4, r5
 8019088:	b2a4      	uxth	r4, r4
 801908a:	42a5      	cmp	r5, r4
 801908c:	d815      	bhi.n	80190ba <pbuf_add_header_impl+0x46>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801908e:	f990 000c 	ldrsb.w	r0, [r0, #12]
 8019092:	2800      	cmp	r0, #0
 8019094:	db0b      	blt.n	80190ae <pbuf_add_header_impl+0x3a>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8019096:	b182      	cbz	r2, 80190ba <pbuf_add_header_impl+0x46>
      payload = (u8_t *)p->payload - header_size_increment;
 8019098:	6858      	ldr	r0, [r3, #4]
 801909a:	1a41      	subs	r1, r0, r1
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
  p->len = (u16_t)(p->len + increment_magnitude);
 801909c:	895a      	ldrh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);


  return 0;
 801909e:	2000      	movs	r0, #0
  p->payload = payload;
 80190a0:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80190a2:	4415      	add	r5, r2
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80190a4:	811c      	strh	r4, [r3, #8]
  p->len = (u16_t)(p->len + increment_magnitude);
 80190a6:	815d      	strh	r5, [r3, #10]
}
 80190a8:	bd38      	pop	{r3, r4, r5, pc}
    return 0;
 80190aa:	4608      	mov	r0, r1
}
 80190ac:	bd38      	pop	{r3, r4, r5, pc}
    payload = (u8_t *)p->payload - header_size_increment;
 80190ae:	6858      	ldr	r0, [r3, #4]
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80190b0:	f103 0210 	add.w	r2, r3, #16
    payload = (u8_t *)p->payload - header_size_increment;
 80190b4:	1a41      	subs	r1, r0, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80190b6:	4291      	cmp	r1, r2
 80190b8:	d2f0      	bcs.n	801909c <pbuf_add_header_impl+0x28>
    return 1;
 80190ba:	2001      	movs	r0, #1
}
 80190bc:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 80190be:	4b04      	ldr	r3, [pc, #16]	; (80190d0 <pbuf_add_header_impl+0x5c>)
 80190c0:	f240 12df 	movw	r2, #479	; 0x1df
 80190c4:	4903      	ldr	r1, [pc, #12]	; (80190d4 <pbuf_add_header_impl+0x60>)
 80190c6:	4804      	ldr	r0, [pc, #16]	; (80190d8 <pbuf_add_header_impl+0x64>)
 80190c8:	f00a f9a4 	bl	8023414 <iprintf>
    return 1;
 80190cc:	2001      	movs	r0, #1
}
 80190ce:	bd38      	pop	{r3, r4, r5, pc}
 80190d0:	08040bf8 	.word	0x08040bf8
 80190d4:	08042690 	.word	0x08042690
 80190d8:	08029f34 	.word	0x08029f34

080190dc <pbuf_alloc_reference>:
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80190dc:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 80190e0:	2b01      	cmp	r3, #1
{
 80190e2:	b570      	push	{r4, r5, r6, lr}
 80190e4:	4614      	mov	r4, r2
 80190e6:	4606      	mov	r6, r0
 80190e8:	460d      	mov	r5, r1
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80190ea:	d110      	bne.n	801910e <pbuf_alloc_reference+0x32>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80190ec:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 80190f0:	490b      	ldr	r1, [pc, #44]	; (8019120 <pbuf_alloc_reference+0x44>)
 80190f2:	200e      	movs	r0, #14
 80190f4:	f7ff fd82 	bl	8018bfc <memp_malloc_fn>
  if (p == NULL) {
 80190f8:	b140      	cbz	r0, 801910c <pbuf_alloc_reference+0x30>
  p->next = NULL;
 80190fa:	2300      	movs	r3, #0
  p->ref = 1;
 80190fc:	2201      	movs	r2, #1
  p->payload = payload;
 80190fe:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 8019100:	8105      	strh	r5, [r0, #8]
  p->len = len;
 8019102:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 8019104:	7304      	strb	r4, [r0, #12]
  p->next = NULL;
 8019106:	6003      	str	r3, [r0, #0]
  p->flags = flags;
 8019108:	7343      	strb	r3, [r0, #13]
  p->ref = 1;
 801910a:	81c2      	strh	r2, [r0, #14]
}
 801910c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801910e:	4b04      	ldr	r3, [pc, #16]	; (8019120 <pbuf_alloc_reference+0x44>)
 8019110:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8019114:	4903      	ldr	r1, [pc, #12]	; (8019124 <pbuf_alloc_reference+0x48>)
 8019116:	4804      	ldr	r0, [pc, #16]	; (8019128 <pbuf_alloc_reference+0x4c>)
 8019118:	f00a f97c 	bl	8023414 <iprintf>
 801911c:	e7e6      	b.n	80190ec <pbuf_alloc_reference+0x10>
 801911e:	bf00      	nop
 8019120:	08040bf8 	.word	0x08040bf8
 8019124:	08040c28 	.word	0x08040c28
 8019128:	08029f34 	.word	0x08029f34

0801912c <pbuf_alloced_custom>:
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801912c:	3003      	adds	r0, #3
{
 801912e:	b470      	push	{r4, r5, r6}
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8019130:	f020 0403 	bic.w	r4, r0, #3
{
 8019134:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 8019138:	4618      	mov	r0, r3
 801913a:	9b03      	ldr	r3, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801913c:	190e      	adds	r6, r1, r4
 801913e:	42ae      	cmp	r6, r5
 8019140:	d80d      	bhi.n	801915e <pbuf_alloced_custom+0x32>
  if (payload_mem != NULL) {
 8019142:	b103      	cbz	r3, 8019146 <pbuf_alloced_custom+0x1a>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8019144:	4423      	add	r3, r4
  p->next = NULL;
 8019146:	2600      	movs	r6, #0
  p->flags = flags;
 8019148:	2502      	movs	r5, #2
  p->ref = 1;
 801914a:	2401      	movs	r4, #1
  p->type_internal = (u8_t)type;
 801914c:	7302      	strb	r2, [r0, #12]
  p->next = NULL;
 801914e:	6006      	str	r6, [r0, #0]
  p->flags = flags;
 8019150:	7345      	strb	r5, [r0, #13]
  p->ref = 1;
 8019152:	81c4      	strh	r4, [r0, #14]
  p->payload = payload;
 8019154:	6043      	str	r3, [r0, #4]
  p->tot_len = tot_len;
 8019156:	8101      	strh	r1, [r0, #8]
  p->len = len;
 8019158:	8141      	strh	r1, [r0, #10]
}
 801915a:	bc70      	pop	{r4, r5, r6}
 801915c:	4770      	bx	lr
    return NULL;
 801915e:	2000      	movs	r0, #0
}
 8019160:	bc70      	pop	{r4, r5, r6}
 8019162:	4770      	bx	lr

08019164 <pbuf_add_header>:
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8019164:	2200      	movs	r2, #0
 8019166:	f7ff bf85 	b.w	8019074 <pbuf_add_header_impl>
 801916a:	bf00      	nop

0801916c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801916c:	b538      	push	{r3, r4, r5, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801916e:	b1a0      	cbz	r0, 801919a <pbuf_remove_header+0x2e>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8019170:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8019174:	d21a      	bcs.n	80191ac <pbuf_remove_header+0x40>
    return 1;
  }
  if (header_size_decrement == 0) {
 8019176:	b171      	cbz	r1, 8019196 <pbuf_remove_header+0x2a>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8019178:	b28c      	uxth	r4, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801917a:	8942      	ldrh	r2, [r0, #10]
 801917c:	4603      	mov	r3, r0
 801917e:	42a2      	cmp	r2, r4
 8019180:	d316      	bcc.n	80191b0 <pbuf_remove_header+0x44>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8019182:	6840      	ldr	r0, [r0, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8019184:	1b12      	subs	r2, r2, r4
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8019186:	891d      	ldrh	r5, [r3, #8]
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8019188:	4401      	add	r1, r0
  p->len = (u16_t)(p->len - increment_magnitude);
 801918a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801918c:	1b2c      	subs	r4, r5, r4

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801918e:	2000      	movs	r0, #0
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8019190:	6059      	str	r1, [r3, #4]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8019192:	811c      	strh	r4, [r3, #8]
}
 8019194:	bd38      	pop	{r3, r4, r5, pc}
    return 0;
 8019196:	4608      	mov	r0, r1
}
 8019198:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 801919a:	4b0a      	ldr	r3, [pc, #40]	; (80191c4 <pbuf_remove_header+0x58>)
 801919c:	f240 224b 	movw	r2, #587	; 0x24b
 80191a0:	4909      	ldr	r1, [pc, #36]	; (80191c8 <pbuf_remove_header+0x5c>)
 80191a2:	480a      	ldr	r0, [pc, #40]	; (80191cc <pbuf_remove_header+0x60>)
 80191a4:	f00a f936 	bl	8023414 <iprintf>
    return 1;
 80191a8:	2001      	movs	r0, #1
}
 80191aa:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 80191ac:	2001      	movs	r0, #1
}
 80191ae:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80191b0:	4b04      	ldr	r3, [pc, #16]	; (80191c4 <pbuf_remove_header+0x58>)
 80191b2:	f240 2255 	movw	r2, #597	; 0x255
 80191b6:	4906      	ldr	r1, [pc, #24]	; (80191d0 <pbuf_remove_header+0x64>)
 80191b8:	4804      	ldr	r0, [pc, #16]	; (80191cc <pbuf_remove_header+0x60>)
 80191ba:	f00a f92b 	bl	8023414 <iprintf>
 80191be:	2001      	movs	r0, #1
}
 80191c0:	bd38      	pop	{r3, r4, r5, pc}
 80191c2:	bf00      	nop
 80191c4:	08040bf8 	.word	0x08040bf8
 80191c8:	08042690 	.word	0x08042690
 80191cc:	08029f34 	.word	0x08029f34
 80191d0:	08040c3c 	.word	0x08040c3c

080191d4 <pbuf_header_force>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
  if (header_size_increment < 0) {
 80191d4:	1e0b      	subs	r3, r1, #0
 80191d6:	db02      	blt.n	80191de <pbuf_header_force+0xa>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80191d8:	2201      	movs	r2, #1
 80191da:	f7ff bf4b 	b.w	8019074 <pbuf_add_header_impl>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80191de:	4259      	negs	r1, r3
 80191e0:	f7ff bfc4 	b.w	801916c <pbuf_remove_header>

080191e4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80191e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80191e8:	4604      	mov	r4, r0
 80191ea:	2800      	cmp	r0, #0
 80191ec:	d052      	beq.n	8019294 <pbuf_free+0xb0>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80191ee:	2500      	movs	r5, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80191f0:	4f2d      	ldr	r7, [pc, #180]	; (80192a8 <pbuf_free+0xc4>)
 80191f2:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80192bc <pbuf_free+0xd8>
 80191f6:	4e2d      	ldr	r6, [pc, #180]	; (80192ac <pbuf_free+0xc8>)
 80191f8:	e00a      	b.n	8019210 <pbuf_free+0x2c>
      alloc_src = pbuf_get_allocsrc(p);
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80191fa:	6923      	ldr	r3, [r4, #16]
 80191fc:	2b00      	cmp	r3, #0
 80191fe:	d03b      	beq.n	8019278 <pbuf_free+0x94>
        pc->custom_free_function(p);
 8019200:	4620      	mov	r0, r4
 8019202:	4798      	blx	r3
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
        }
      }
      count++;
 8019204:	3501      	adds	r5, #1
 8019206:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 8019208:	f1b9 0f00 	cmp.w	r9, #0
 801920c:	d01b      	beq.n	8019246 <pbuf_free+0x62>
 801920e:	464c      	mov	r4, r9
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8019210:	7ba3      	ldrb	r3, [r4, #14]
 8019212:	b1db      	cbz	r3, 801924c <pbuf_free+0x68>
    ref = --(p->ref);
 8019214:	3b01      	subs	r3, #1
 8019216:	b2db      	uxtb	r3, r3
 8019218:	73a3      	strb	r3, [r4, #14]
    if (ref == 0) {
 801921a:	b9a3      	cbnz	r3, 8019246 <pbuf_free+0x62>
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801921c:	7b63      	ldrb	r3, [r4, #13]
      q = p->next;
 801921e:	f8d4 9000 	ldr.w	r9, [r4]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8019222:	079b      	lsls	r3, r3, #30
 8019224:	d4e9      	bmi.n	80191fa <pbuf_free+0x16>
      alloc_src = pbuf_get_allocsrc(p);
 8019226:	7b23      	ldrb	r3, [r4, #12]
 8019228:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801922c:	2b02      	cmp	r3, #2
 801922e:	d01e      	beq.n	801926e <pbuf_free+0x8a>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8019230:	2b01      	cmp	r3, #1
 8019232:	d02a      	beq.n	801928a <pbuf_free+0xa6>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8019234:	b99b      	cbnz	r3, 801925e <pbuf_free+0x7a>
      count++;
 8019236:	3501      	adds	r5, #1
          mem_free(p);
 8019238:	4620      	mov	r0, r4
 801923a:	f7ff f917 	bl	801846c <mem_free>
      count++;
 801923e:	b2ed      	uxtb	r5, r5
  while (p != NULL) {
 8019240:	f1b9 0f00 	cmp.w	r9, #0
 8019244:	d1e3      	bne.n	801920e <pbuf_free+0x2a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 8019246:	4628      	mov	r0, r5
 8019248:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801924c:	463b      	mov	r3, r7
 801924e:	f240 22f1 	movw	r2, #753	; 0x2f1
 8019252:	4641      	mov	r1, r8
 8019254:	4630      	mov	r0, r6
 8019256:	f00a f8dd 	bl	8023414 <iprintf>
 801925a:	7ba3      	ldrb	r3, [r4, #14]
 801925c:	e7da      	b.n	8019214 <pbuf_free+0x30>
          LWIP_ASSERT("invalid pbuf type", 0);
 801925e:	463b      	mov	r3, r7
 8019260:	f240 320f 	movw	r2, #783	; 0x30f
 8019264:	4912      	ldr	r1, [pc, #72]	; (80192b0 <pbuf_free+0xcc>)
 8019266:	4630      	mov	r0, r6
 8019268:	f00a f8d4 	bl	8023414 <iprintf>
 801926c:	e7ca      	b.n	8019204 <pbuf_free+0x20>
          memp_free(MEMP_PBUF_POOL, p);
 801926e:	4621      	mov	r1, r4
 8019270:	200f      	movs	r0, #15
 8019272:	f7ff fce7 	bl	8018c44 <memp_free>
 8019276:	e7c5      	b.n	8019204 <pbuf_free+0x20>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8019278:	463b      	mov	r3, r7
 801927a:	f240 22ff 	movw	r2, #767	; 0x2ff
 801927e:	490d      	ldr	r1, [pc, #52]	; (80192b4 <pbuf_free+0xd0>)
 8019280:	4630      	mov	r0, r6
 8019282:	f00a f8c7 	bl	8023414 <iprintf>
 8019286:	6923      	ldr	r3, [r4, #16]
 8019288:	e7ba      	b.n	8019200 <pbuf_free+0x1c>
          memp_free(MEMP_PBUF, p);
 801928a:	4621      	mov	r1, r4
 801928c:	200e      	movs	r0, #14
 801928e:	f7ff fcd9 	bl	8018c44 <memp_free>
 8019292:	e7b7      	b.n	8019204 <pbuf_free+0x20>
    return 0;
 8019294:	4605      	mov	r5, r0
    LWIP_ASSERT("p != NULL", p != NULL);
 8019296:	4b04      	ldr	r3, [pc, #16]	; (80192a8 <pbuf_free+0xc4>)
 8019298:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 801929c:	4906      	ldr	r1, [pc, #24]	; (80192b8 <pbuf_free+0xd4>)
 801929e:	4803      	ldr	r0, [pc, #12]	; (80192ac <pbuf_free+0xc8>)
 80192a0:	f00a f8b8 	bl	8023414 <iprintf>
    return 0;
 80192a4:	e7cf      	b.n	8019246 <pbuf_free+0x62>
 80192a6:	bf00      	nop
 80192a8:	08040bf8 	.word	0x08040bf8
 80192ac:	08029f34 	.word	0x08029f34
 80192b0:	08040c98 	.word	0x08040c98
 80192b4:	08040c74 	.word	0x08040c74
 80192b8:	08042690 	.word	0x08042690
 80192bc:	08040c5c 	.word	0x08040c5c

080192c0 <pbuf_alloc>:
  switch (type) {
 80192c0:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
{
 80192c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80192c8:	4689      	mov	r9, r1
  u16_t offset = (u16_t)layer;
 80192ca:	fa1f fa80 	uxth.w	sl, r0
  switch (type) {
 80192ce:	d03d      	beq.n	801934c <pbuf_alloc+0x8c>
 80192d0:	d80e      	bhi.n	80192f0 <pbuf_alloc+0x30>
 80192d2:	f022 0440 	bic.w	r4, r2, #64	; 0x40
 80192d6:	2c01      	cmp	r4, #1
 80192d8:	d033      	beq.n	8019342 <pbuf_alloc+0x82>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80192da:	4b41      	ldr	r3, [pc, #260]	; (80193e0 <pbuf_alloc+0x120>)
 80192dc:	f240 1227 	movw	r2, #295	; 0x127
 80192e0:	4940      	ldr	r1, [pc, #256]	; (80193e4 <pbuf_alloc+0x124>)
      return NULL;
 80192e2:	2500      	movs	r5, #0
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80192e4:	4840      	ldr	r0, [pc, #256]	; (80193e8 <pbuf_alloc+0x128>)
 80192e6:	f00a f895 	bl	8023414 <iprintf>
}
 80192ea:	4628      	mov	r0, r5
 80192ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  switch (type) {
 80192f0:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 80192f4:	d1f1      	bne.n	80192da <pbuf_alloc+0x1a>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80192f6:	f10a 0303 	add.w	r3, sl, #3
 80192fa:	1cca      	adds	r2, r1, #3
 80192fc:	4606      	mov	r6, r0
 80192fe:	f022 0203 	bic.w	r2, r2, #3
 8019302:	f023 0303 	bic.w	r3, r3, #3
 8019306:	4413      	add	r3, r2
 8019308:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801930a:	f103 0010 	add.w	r0, r3, #16
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801930e:	4293      	cmp	r3, r2
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8019310:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8019312:	d34d      	bcc.n	80193b0 <pbuf_alloc+0xf0>
 8019314:	4282      	cmp	r2, r0
 8019316:	d84b      	bhi.n	80193b0 <pbuf_alloc+0xf0>
      p = (struct pbuf *)mem_malloc(alloc_len);
 8019318:	f7ff fa82 	bl	8018820 <mem_malloc>
      if (p == NULL) {
 801931c:	4605      	mov	r5, r0
 801931e:	2800      	cmp	r0, #0
 8019320:	d0e3      	beq.n	80192ea <pbuf_alloc+0x2a>
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8019322:	1983      	adds	r3, r0, r6
  p->next = NULL;
 8019324:	2100      	movs	r1, #0
  p->type_internal = (u8_t)type;
 8019326:	4a31      	ldr	r2, [pc, #196]	; (80193ec <pbuf_alloc+0x12c>)
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8019328:	3313      	adds	r3, #19
  p->tot_len = tot_len;
 801932a:	f8a0 9008 	strh.w	r9, [r0, #8]
  p->len = len;
 801932e:	f8a0 900a 	strh.w	r9, [r0, #10]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8019332:	f023 0303 	bic.w	r3, r3, #3
  p->next = NULL;
 8019336:	6001      	str	r1, [r0, #0]
  p->type_internal = (u8_t)type;
 8019338:	60c2      	str	r2, [r0, #12]
  p->payload = payload;
 801933a:	6043      	str	r3, [r0, #4]
}
 801933c:	4628      	mov	r0, r5
 801933e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      p = pbuf_alloc_reference(NULL, length, type);
 8019342:	2000      	movs	r0, #0
}
 8019344:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      p = pbuf_alloc_reference(NULL, length, type);
 8019348:	f7ff bec8 	b.w	80190dc <pbuf_alloc_reference>
  switch (type) {
 801934c:	2400      	movs	r4, #0
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801934e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80193e0 <pbuf_alloc+0x120>
  p->type_internal = (u8_t)type;
 8019352:	4f27      	ldr	r7, [pc, #156]	; (80193f0 <pbuf_alloc+0x130>)
  switch (type) {
 8019354:	4625      	mov	r5, r4
 8019356:	e009      	b.n	801936c <pbuf_alloc+0xac>
          last->next = q;
 8019358:	6030      	str	r0, [r6, #0]
        rem_len = (u16_t)(rem_len - qlen);
 801935a:	eba9 0303 	sub.w	r3, r9, r3
        offset = 0;
 801935e:	f04f 0a00 	mov.w	sl, #0
        rem_len = (u16_t)(rem_len - qlen);
 8019362:	fa1f f983 	uxth.w	r9, r3
      } while (rem_len > 0);
 8019366:	f1b9 0f00 	cmp.w	r9, #0
 801936a:	d0be      	beq.n	80192ea <pbuf_alloc+0x2a>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801936c:	22f3      	movs	r2, #243	; 0xf3
 801936e:	4641      	mov	r1, r8
 8019370:	200f      	movs	r0, #15
 8019372:	4626      	mov	r6, r4
 8019374:	f7ff fc42 	bl	8018bfc <memp_malloc_fn>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8019378:	f10a 0203 	add.w	r2, sl, #3
  p->next = NULL;
 801937c:	2100      	movs	r1, #0
        if (q == NULL) {
 801937e:	4604      	mov	r4, r0
 8019380:	b1d0      	cbz	r0, 80193b8 <pbuf_alloc+0xf8>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8019382:	f022 0303 	bic.w	r3, r2, #3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8019386:	eb00 020a 	add.w	r2, r0, sl
  p->next = NULL;
 801938a:	6001      	str	r1, [r0, #0]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801938c:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8019390:	3213      	adds	r2, #19
  p->tot_len = tot_len;
 8019392:	f8a0 9008 	strh.w	r9, [r0, #8]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8019396:	b29b      	uxth	r3, r3
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8019398:	f022 0203 	bic.w	r2, r2, #3
  p->type_internal = (u8_t)type;
 801939c:	60c7      	str	r7, [r0, #12]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801939e:	454b      	cmp	r3, r9
  p->payload = payload;
 80193a0:	6042      	str	r2, [r0, #4]
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80193a2:	bf28      	it	cs
 80193a4:	464b      	movcs	r3, r9
  p->len = len;
 80193a6:	8143      	strh	r3, [r0, #10]
        if (p == NULL) {
 80193a8:	2d00      	cmp	r5, #0
 80193aa:	d1d5      	bne.n	8019358 <pbuf_alloc+0x98>
 80193ac:	4605      	mov	r5, r0
 80193ae:	e7d4      	b.n	801935a <pbuf_alloc+0x9a>
          return NULL;
 80193b0:	2500      	movs	r5, #0
}
 80193b2:	4628      	mov	r0, r5
 80193b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  queued = pbuf_free_ooseq_pending;
 80193b8:	4e0e      	ldr	r6, [pc, #56]	; (80193f4 <pbuf_alloc+0x134>)
  pbuf_free_ooseq_pending = 1;
 80193ba:	2201      	movs	r2, #1
  queued = pbuf_free_ooseq_pending;
 80193bc:	7833      	ldrb	r3, [r6, #0]
  pbuf_free_ooseq_pending = 1;
 80193be:	7032      	strb	r2, [r6, #0]
  if (!queued) {
 80193c0:	b133      	cbz	r3, 80193d0 <pbuf_alloc+0x110>
          if (p) {
 80193c2:	2d00      	cmp	r5, #0
 80193c4:	d0f4      	beq.n	80193b0 <pbuf_alloc+0xf0>
            pbuf_free(p);
 80193c6:	4628      	mov	r0, r5
          return NULL;
 80193c8:	2500      	movs	r5, #0
            pbuf_free(p);
 80193ca:	f7ff ff0b 	bl	80191e4 <pbuf_free>
 80193ce:	e78c      	b.n	80192ea <pbuf_alloc+0x2a>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80193d0:	4601      	mov	r1, r0
 80193d2:	4809      	ldr	r0, [pc, #36]	; (80193f8 <pbuf_alloc+0x138>)
 80193d4:	f7fc fec0 	bl	8016158 <tcpip_try_callback>
 80193d8:	2800      	cmp	r0, #0
 80193da:	d0f2      	beq.n	80193c2 <pbuf_alloc+0x102>
 80193dc:	7034      	strb	r4, [r6, #0]
 80193de:	e7f0      	b.n	80193c2 <pbuf_alloc+0x102>
 80193e0:	08040bf8 	.word	0x08040bf8
 80193e4:	08040cac 	.word	0x08040cac
 80193e8:	08029f34 	.word	0x08029f34
 80193ec:	00010080 	.word	0x00010080
 80193f0:	00010082 	.word	0x00010082
 80193f4:	2002e390 	.word	0x2002e390
 80193f8:	0801904d 	.word	0x0801904d

080193fc <pbuf_realloc>:
{
 80193fc:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80193fe:	4604      	mov	r4, r0
{
 8019400:	460d      	mov	r5, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8019402:	2800      	cmp	r0, #0
 8019404:	d02d      	beq.n	8019462 <pbuf_realloc+0x66>
  if (new_len >= p->tot_len) {
 8019406:	8922      	ldrh	r2, [r4, #8]
 8019408:	42aa      	cmp	r2, r5
 801940a:	d929      	bls.n	8019460 <pbuf_realloc+0x64>
  while (rem_len > q->len) {
 801940c:	8963      	ldrh	r3, [r4, #10]
 801940e:	429d      	cmp	r5, r3
 8019410:	d90d      	bls.n	801942e <pbuf_realloc+0x32>
 8019412:	1aa9      	subs	r1, r5, r2
 8019414:	b289      	uxth	r1, r1
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8019416:	440a      	add	r2, r1
    rem_len = (u16_t)(rem_len - q->len);
 8019418:	1aeb      	subs	r3, r5, r3
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801941a:	8122      	strh	r2, [r4, #8]
    rem_len = (u16_t)(rem_len - q->len);
 801941c:	b29d      	uxth	r5, r3
    q = q->next;
 801941e:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8019420:	2c00      	cmp	r4, #0
 8019422:	d02f      	beq.n	8019484 <pbuf_realloc+0x88>
  while (rem_len > q->len) {
 8019424:	8963      	ldrh	r3, [r4, #10]
 8019426:	42ab      	cmp	r3, r5
 8019428:	d201      	bcs.n	801942e <pbuf_realloc+0x32>
 801942a:	8922      	ldrh	r2, [r4, #8]
 801942c:	e7f3      	b.n	8019416 <pbuf_realloc+0x1a>
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801942e:	7b22      	ldrb	r2, [r4, #12]
 8019430:	0712      	lsls	r2, r2, #28
 8019432:	d10d      	bne.n	8019450 <pbuf_realloc+0x54>
 8019434:	42ab      	cmp	r3, r5
 8019436:	d00b      	beq.n	8019450 <pbuf_realloc+0x54>
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8019438:	7b63      	ldrb	r3, [r4, #13]
 801943a:	079b      	lsls	r3, r3, #30
 801943c:	d408      	bmi.n	8019450 <pbuf_realloc+0x54>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801943e:	6863      	ldr	r3, [r4, #4]
 8019440:	4620      	mov	r0, r4
 8019442:	1b1b      	subs	r3, r3, r4
 8019444:	18e9      	adds	r1, r5, r3
 8019446:	b289      	uxth	r1, r1
 8019448:	f7ff f8fa 	bl	8018640 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801944c:	4604      	mov	r4, r0
 801944e:	b180      	cbz	r0, 8019472 <pbuf_realloc+0x76>
  if (q->next != NULL) {
 8019450:	6820      	ldr	r0, [r4, #0]
  q->len = rem_len;
 8019452:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 8019454:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 8019456:	b108      	cbz	r0, 801945c <pbuf_realloc+0x60>
    pbuf_free(q->next);
 8019458:	f7ff fec4 	bl	80191e4 <pbuf_free>
  q->next = NULL;
 801945c:	2300      	movs	r3, #0
 801945e:	6023      	str	r3, [r4, #0]
}
 8019460:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8019462:	4b0d      	ldr	r3, [pc, #52]	; (8019498 <pbuf_realloc+0x9c>)
 8019464:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8019468:	490c      	ldr	r1, [pc, #48]	; (801949c <pbuf_realloc+0xa0>)
 801946a:	480d      	ldr	r0, [pc, #52]	; (80194a0 <pbuf_realloc+0xa4>)
 801946c:	f009 ffd2 	bl	8023414 <iprintf>
 8019470:	e7c9      	b.n	8019406 <pbuf_realloc+0xa>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8019472:	4b09      	ldr	r3, [pc, #36]	; (8019498 <pbuf_realloc+0x9c>)
 8019474:	f240 12bd 	movw	r2, #445	; 0x1bd
 8019478:	490a      	ldr	r1, [pc, #40]	; (80194a4 <pbuf_realloc+0xa8>)
 801947a:	4809      	ldr	r0, [pc, #36]	; (80194a0 <pbuf_realloc+0xa4>)
 801947c:	f009 ffca 	bl	8023414 <iprintf>
  q->len = rem_len;
 8019480:	8164      	strh	r4, [r4, #10]
 8019482:	deff      	udf	#255	; 0xff
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8019484:	4b04      	ldr	r3, [pc, #16]	; (8019498 <pbuf_realloc+0x9c>)
 8019486:	f240 12af 	movw	r2, #431	; 0x1af
 801948a:	4907      	ldr	r1, [pc, #28]	; (80194a8 <pbuf_realloc+0xac>)
 801948c:	4804      	ldr	r0, [pc, #16]	; (80194a0 <pbuf_realloc+0xa4>)
 801948e:	f009 ffc1 	bl	8023414 <iprintf>
  while (rem_len > q->len) {
 8019492:	8963      	ldrh	r3, [r4, #10]
 8019494:	deff      	udf	#255	; 0xff
 8019496:	bf00      	nop
 8019498:	08040bf8 	.word	0x08040bf8
 801949c:	08040cc8 	.word	0x08040cc8
 80194a0:	08029f34 	.word	0x08029f34
 80194a4:	08040cf8 	.word	0x08040cf8
 80194a8:	08040ce0 	.word	0x08040ce0

080194ac <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 80194ac:	4603      	mov	r3, r0
 80194ae:	b130      	cbz	r0, 80194be <pbuf_clen+0x12>
  len = 0;
 80194b0:	2000      	movs	r0, #0
    ++len;
 80194b2:	3001      	adds	r0, #1
    p = p->next;
 80194b4:	681b      	ldr	r3, [r3, #0]
    ++len;
 80194b6:	b280      	uxth	r0, r0
  while (p != NULL) {
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d1fa      	bne.n	80194b2 <pbuf_clen+0x6>
 80194bc:	4770      	bx	lr
  }
  return len;
}
 80194be:	4770      	bx	lr

080194c0 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 80194c0:	b120      	cbz	r0, 80194cc <pbuf_ref+0xc>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80194c2:	7b83      	ldrb	r3, [r0, #14]
 80194c4:	3301      	adds	r3, #1
 80194c6:	b2db      	uxtb	r3, r3
 80194c8:	7383      	strb	r3, [r0, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80194ca:	b103      	cbz	r3, 80194ce <pbuf_ref+0xe>
  }
}
 80194cc:	4770      	bx	lr
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80194ce:	4b03      	ldr	r3, [pc, #12]	; (80194dc <pbuf_ref+0x1c>)
 80194d0:	f240 3242 	movw	r2, #834	; 0x342
 80194d4:	4902      	ldr	r1, [pc, #8]	; (80194e0 <pbuf_ref+0x20>)
 80194d6:	4803      	ldr	r0, [pc, #12]	; (80194e4 <pbuf_ref+0x24>)
 80194d8:	f009 bf9c 	b.w	8023414 <iprintf>
 80194dc:	08040bf8 	.word	0x08040bf8
 80194e0:	08040d14 	.word	0x08040d14
 80194e4:	08029f34 	.word	0x08029f34

080194e8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80194e8:	b570      	push	{r4, r5, r6, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80194ea:	b338      	cbz	r0, 801953c <pbuf_cat+0x54>
 80194ec:	460e      	mov	r6, r1
 80194ee:	b329      	cbz	r1, 801953c <pbuf_cat+0x54>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80194f0:	6804      	ldr	r4, [r0, #0]
 80194f2:	b90c      	cbnz	r4, 80194f8 <pbuf_cat+0x10>
 80194f4:	e02b      	b.n	801954e <pbuf_cat+0x66>
 80194f6:	4614      	mov	r4, r2
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80194f8:	8903      	ldrh	r3, [r0, #8]
 80194fa:	8935      	ldrh	r5, [r6, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80194fc:	6822      	ldr	r2, [r4, #0]
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80194fe:	442b      	add	r3, r5
 8019500:	8103      	strh	r3, [r0, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8019502:	4620      	mov	r0, r4
 8019504:	2a00      	cmp	r2, #0
 8019506:	d1f6      	bne.n	80194f6 <pbuf_cat+0xe>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8019508:	8963      	ldrh	r3, [r4, #10]
 801950a:	8922      	ldrh	r2, [r4, #8]
 801950c:	429a      	cmp	r2, r3
 801950e:	d010      	beq.n	8019532 <pbuf_cat+0x4a>
 8019510:	4b10      	ldr	r3, [pc, #64]	; (8019554 <pbuf_cat+0x6c>)
 8019512:	f240 3262 	movw	r2, #866	; 0x362
 8019516:	4910      	ldr	r1, [pc, #64]	; (8019558 <pbuf_cat+0x70>)
 8019518:	4810      	ldr	r0, [pc, #64]	; (801955c <pbuf_cat+0x74>)
 801951a:	f009 ff7b 	bl	8023414 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801951e:	6823      	ldr	r3, [r4, #0]
 8019520:	b133      	cbz	r3, 8019530 <pbuf_cat+0x48>
 8019522:	4b0c      	ldr	r3, [pc, #48]	; (8019554 <pbuf_cat+0x6c>)
 8019524:	f240 3263 	movw	r2, #867	; 0x363
 8019528:	490d      	ldr	r1, [pc, #52]	; (8019560 <pbuf_cat+0x78>)
 801952a:	480c      	ldr	r0, [pc, #48]	; (801955c <pbuf_cat+0x74>)
 801952c:	f009 ff72 	bl	8023414 <iprintf>
 8019530:	8923      	ldrh	r3, [r4, #8]
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8019532:	8932      	ldrh	r2, [r6, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8019534:	6026      	str	r6, [r4, #0]
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8019536:	4413      	add	r3, r2
 8019538:	8123      	strh	r3, [r4, #8]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801953a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801953c:	4b05      	ldr	r3, [pc, #20]	; (8019554 <pbuf_cat+0x6c>)
 801953e:	f240 3259 	movw	r2, #857	; 0x359
 8019542:	4908      	ldr	r1, [pc, #32]	; (8019564 <pbuf_cat+0x7c>)
 8019544:	4805      	ldr	r0, [pc, #20]	; (801955c <pbuf_cat+0x74>)
}
 8019546:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801954a:	f009 bf63 	b.w	8023414 <iprintf>
  for (p = h; p->next != NULL; p = p->next) {
 801954e:	4604      	mov	r4, r0
 8019550:	e7da      	b.n	8019508 <pbuf_cat+0x20>
 8019552:	bf00      	nop
 8019554:	08040bf8 	.word	0x08040bf8
 8019558:	08040d60 	.word	0x08040d60
 801955c:	08029f34 	.word	0x08029f34
 8019560:	08040d90 	.word	0x08040d90
 8019564:	08040d28 	.word	0x08040d28

08019568 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8019568:	b510      	push	{r4, lr}
 801956a:	460c      	mov	r4, r1
  pbuf_cat(h, t);
 801956c:	f7ff ffbc 	bl	80194e8 <pbuf_cat>
  if (p != NULL) {
 8019570:	b124      	cbz	r4, 801957c <pbuf_chain+0x14>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8019572:	7ba3      	ldrb	r3, [r4, #14]
 8019574:	3301      	adds	r3, #1
 8019576:	b2db      	uxtb	r3, r3
 8019578:	73a3      	strb	r3, [r4, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801957a:	b103      	cbz	r3, 801957e <pbuf_chain+0x16>
  /* t is now referenced by h */
  pbuf_ref(t);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 801957c:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801957e:	4b04      	ldr	r3, [pc, #16]	; (8019590 <pbuf_chain+0x28>)
 8019580:	f240 3242 	movw	r2, #834	; 0x342
 8019584:	4903      	ldr	r1, [pc, #12]	; (8019594 <pbuf_chain+0x2c>)
 8019586:	4804      	ldr	r0, [pc, #16]	; (8019598 <pbuf_chain+0x30>)
}
 8019588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801958c:	f009 bf42 	b.w	8023414 <iprintf>
 8019590:	08040bf8 	.word	0x08040bf8
 8019594:	08040d14 	.word	0x08040d14
 8019598:	08029f34 	.word	0x08029f34

0801959c <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801959c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80195a0:	2800      	cmp	r0, #0
 80195a2:	f000 809a 	beq.w	80196da <pbuf_copy+0x13e>
 80195a6:	fab1 f681 	clz	r6, r1
 80195aa:	4688      	mov	r8, r1
 80195ac:	0976      	lsrs	r6, r6, #5
 80195ae:	2900      	cmp	r1, #0
 80195b0:	f000 8093 	beq.w	80196da <pbuf_copy+0x13e>
 80195b4:	8902      	ldrh	r2, [r0, #8]
 80195b6:	4605      	mov	r5, r0
 80195b8:	890b      	ldrh	r3, [r1, #8]
 80195ba:	429a      	cmp	r2, r3
 80195bc:	f0c0 808d 	bcc.w	80196da <pbuf_copy+0x13e>
 80195c0:	8944      	ldrh	r4, [r0, #10]
  size_t offset_to = 0, offset_from = 0, len;
 80195c2:	4637      	mov	r7, r6
 80195c4:	894b      	ldrh	r3, [r1, #10]
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80195c6:	f8df a130 	ldr.w	sl, [pc, #304]	; 80196f8 <pbuf_copy+0x15c>
 80195ca:	f8df b144 	ldr.w	fp, [pc, #324]	; 8019710 <pbuf_copy+0x174>
 80195ce:	f8df 9130 	ldr.w	r9, [pc, #304]	; 8019700 <pbuf_copy+0x164>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80195d2:	1b9a      	subs	r2, r3, r6
 80195d4:	1be4      	subs	r4, r4, r7
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80195d6:	6868      	ldr	r0, [r5, #4]
 80195d8:	4294      	cmp	r4, r2
 80195da:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80195de:	4438      	add	r0, r7
 80195e0:	bf28      	it	cs
 80195e2:	4614      	movcs	r4, r2
 80195e4:	4431      	add	r1, r6
 80195e6:	4622      	mov	r2, r4
    offset_to += len;
 80195e8:	4427      	add	r7, r4
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80195ea:	f008 ff79 	bl	80224e0 <memcpy>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80195ee:	896b      	ldrh	r3, [r5, #10]
    offset_from += len;
 80195f0:	4426      	add	r6, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80195f2:	429f      	cmp	r7, r3
 80195f4:	d838      	bhi.n	8019668 <pbuf_copy+0xcc>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80195f6:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 80195fa:	429e      	cmp	r6, r3
 80195fc:	d82a      	bhi.n	8019654 <pbuf_copy+0xb8>
    if (offset_from >= p_from->len) {
 80195fe:	429e      	cmp	r6, r3
 8019600:	d318      	bcc.n	8019634 <pbuf_copy+0x98>
      /* on to next p_from (if any) */
      offset_from = 0;
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
 8019602:	896b      	ldrh	r3, [r5, #10]
      p_from = p_from->next;
 8019604:	f8d8 8000 	ldr.w	r8, [r8]
    if (offset_to == p_to->len) {
 8019608:	429f      	cmp	r7, r3
 801960a:	d04c      	beq.n	80196a6 <pbuf_copy+0x10a>
      offset_to = 0;
      p_to = p_to->next;
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801960c:	f1b8 0f00 	cmp.w	r8, #0
 8019610:	d145      	bne.n	801969e <pbuf_copy+0x102>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8019612:	892a      	ldrh	r2, [r5, #8]
 8019614:	896b      	ldrh	r3, [r5, #10]
 8019616:	429a      	cmp	r2, r3
 8019618:	d14d      	bne.n	80196b6 <pbuf_copy+0x11a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801961a:	6828      	ldr	r0, [r5, #0]
 801961c:	b140      	cbz	r0, 8019630 <pbuf_copy+0x94>
 801961e:	4b36      	ldr	r3, [pc, #216]	; (80196f8 <pbuf_copy+0x15c>)
 8019620:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8019624:	4935      	ldr	r1, [pc, #212]	; (80196fc <pbuf_copy+0x160>)
 8019626:	4836      	ldr	r0, [pc, #216]	; (8019700 <pbuf_copy+0x164>)
 8019628:	f009 fef4 	bl	8023414 <iprintf>
 801962c:	f06f 0005 	mvn.w	r0, #5
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
}
 8019630:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 8019634:	896a      	ldrh	r2, [r5, #10]
 8019636:	42ba      	cmp	r2, r7
 8019638:	d040      	beq.n	80196bc <pbuf_copy+0x120>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801963a:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801963e:	429a      	cmp	r2, r3
 8019640:	d01a      	beq.n	8019678 <pbuf_copy+0xdc>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8019642:	896c      	ldrh	r4, [r5, #10]
 8019644:	2d00      	cmp	r5, #0
 8019646:	d0c4      	beq.n	80195d2 <pbuf_copy+0x36>
 8019648:	892b      	ldrh	r3, [r5, #8]
 801964a:	42a3      	cmp	r3, r4
 801964c:	d04f      	beq.n	80196ee <pbuf_copy+0x152>
 801964e:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8019652:	e7be      	b.n	80195d2 <pbuf_copy+0x36>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8019654:	4653      	mov	r3, sl
 8019656:	f240 32da 	movw	r2, #986	; 0x3da
 801965a:	492a      	ldr	r1, [pc, #168]	; (8019704 <pbuf_copy+0x168>)
 801965c:	4648      	mov	r0, r9
 801965e:	f009 fed9 	bl	8023414 <iprintf>
 8019662:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 8019666:	e7ca      	b.n	80195fe <pbuf_copy+0x62>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8019668:	4653      	mov	r3, sl
 801966a:	f240 32d9 	movw	r2, #985	; 0x3d9
 801966e:	4659      	mov	r1, fp
 8019670:	4648      	mov	r0, r9
 8019672:	f009 fecf 	bl	8023414 <iprintf>
 8019676:	e7be      	b.n	80195f6 <pbuf_copy+0x5a>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8019678:	f8d8 2000 	ldr.w	r2, [r8]
 801967c:	2a00      	cmp	r2, #0
 801967e:	d0e0      	beq.n	8019642 <pbuf_copy+0xa6>
 8019680:	4b1d      	ldr	r3, [pc, #116]	; (80196f8 <pbuf_copy+0x15c>)
 8019682:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8019686:	491d      	ldr	r1, [pc, #116]	; (80196fc <pbuf_copy+0x160>)
 8019688:	481d      	ldr	r0, [pc, #116]	; (8019700 <pbuf_copy+0x164>)
 801968a:	f009 fec3 	bl	8023414 <iprintf>
 801968e:	f06f 0005 	mvn.w	r0, #5
}
 8019692:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8019696:	f1b8 0f00 	cmp.w	r8, #0
 801969a:	d00a      	beq.n	80196b2 <pbuf_copy+0x116>
      offset_to = 0;
 801969c:	2700      	movs	r7, #0
 801969e:	2600      	movs	r6, #0
 80196a0:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 80196a4:	e7c9      	b.n	801963a <pbuf_copy+0x9e>
      p_to = p_to->next;
 80196a6:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80196a8:	2d00      	cmp	r5, #0
 80196aa:	d1f4      	bne.n	8019696 <pbuf_copy+0xfa>
 80196ac:	f1b8 0f00 	cmp.w	r8, #0
 80196b0:	d108      	bne.n	80196c4 <pbuf_copy+0x128>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80196b2:	2d00      	cmp	r5, #0
 80196b4:	d1ad      	bne.n	8019612 <pbuf_copy+0x76>
  return ERR_OK;
 80196b6:	2000      	movs	r0, #0
}
 80196b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      p_to = p_to->next;
 80196bc:	682d      	ldr	r5, [r5, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80196be:	b10d      	cbz	r5, 80196c4 <pbuf_copy+0x128>
      offset_to = 0;
 80196c0:	2700      	movs	r7, #0
 80196c2:	e7ed      	b.n	80196a0 <pbuf_copy+0x104>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80196c4:	4b0c      	ldr	r3, [pc, #48]	; (80196f8 <pbuf_copy+0x15c>)
 80196c6:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80196ca:	490f      	ldr	r1, [pc, #60]	; (8019708 <pbuf_copy+0x16c>)
 80196cc:	480c      	ldr	r0, [pc, #48]	; (8019700 <pbuf_copy+0x164>)
 80196ce:	f009 fea1 	bl	8023414 <iprintf>
 80196d2:	f06f 000f 	mvn.w	r0, #15
}
 80196d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80196da:	4b07      	ldr	r3, [pc, #28]	; (80196f8 <pbuf_copy+0x15c>)
 80196dc:	f240 32c9 	movw	r2, #969	; 0x3c9
 80196e0:	490a      	ldr	r1, [pc, #40]	; (801970c <pbuf_copy+0x170>)
 80196e2:	4807      	ldr	r0, [pc, #28]	; (8019700 <pbuf_copy+0x164>)
 80196e4:	f009 fe96 	bl	8023414 <iprintf>
 80196e8:	f06f 000f 	mvn.w	r0, #15
 80196ec:	e7a0      	b.n	8019630 <pbuf_copy+0x94>
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80196ee:	682b      	ldr	r3, [r5, #0]
 80196f0:	2b00      	cmp	r3, #0
 80196f2:	d0ac      	beq.n	801964e <pbuf_copy+0xb2>
 80196f4:	e793      	b.n	801961e <pbuf_copy+0x82>
 80196f6:	bf00      	nop
 80196f8:	08040bf8 	.word	0x08040bf8
 80196fc:	08040e14 	.word	0x08040e14
 8019700:	08029f34 	.word	0x08029f34
 8019704:	08040de8 	.word	0x08040de8
 8019708:	08040e04 	.word	0x08040e04
 801970c:	08040da0 	.word	0x08040da0
 8019710:	08040dd0 	.word	0x08040dd0

08019714 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8019714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8019718:	4605      	mov	r5, r0
 801971a:	b350      	cbz	r0, 8019772 <pbuf_copy_partial+0x5e>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801971c:	460f      	mov	r7, r1
 801971e:	b399      	cbz	r1, 8019788 <pbuf_copy_partial+0x74>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8019720:	4690      	mov	r8, r2
 8019722:	b37a      	cbz	r2, 8019784 <pbuf_copy_partial+0x70>
  u16_t left = 0;
 8019724:	2600      	movs	r6, #0
 8019726:	e005      	b.n	8019734 <pbuf_copy_partial+0x20>
    if ((offset != 0) && (offset >= p->len)) {
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8019728:	b293      	uxth	r3, r2
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801972a:	682d      	ldr	r5, [r5, #0]
 801972c:	f1b8 0f00 	cmp.w	r8, #0
 8019730:	d01c      	beq.n	801976c <pbuf_copy_partial+0x58>
 8019732:	b1dd      	cbz	r5, 801976c <pbuf_copy_partial+0x58>
      buf_copy_len = (u16_t)(p->len - offset);
      if (buf_copy_len > len) {
        buf_copy_len = len;
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8019734:	19b8      	adds	r0, r7, r6
    if ((offset != 0) && (offset >= p->len)) {
 8019736:	896c      	ldrh	r4, [r5, #10]
 8019738:	b11b      	cbz	r3, 8019742 <pbuf_copy_partial+0x2e>
 801973a:	429c      	cmp	r4, r3
      offset = (u16_t)(offset - p->len);
 801973c:	eba3 0204 	sub.w	r2, r3, r4
    if ((offset != 0) && (offset >= p->len)) {
 8019740:	d9f2      	bls.n	8019728 <pbuf_copy_partial+0x14>
      buf_copy_len = (u16_t)(p->len - offset);
 8019742:	1ae4      	subs	r4, r4, r3
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8019744:	6869      	ldr	r1, [r5, #4]
      buf_copy_len = (u16_t)(p->len - offset);
 8019746:	b2a4      	uxth	r4, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8019748:	4419      	add	r1, r3
 801974a:	4544      	cmp	r4, r8
 801974c:	bf28      	it	cs
 801974e:	4644      	movcs	r4, r8
 8019750:	4622      	mov	r2, r4
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8019752:	4426      	add	r6, r4
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
 8019754:	eba8 0404 	sub.w	r4, r8, r4
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8019758:	f008 fec2 	bl	80224e0 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 801975c:	b2b6      	uxth	r6, r6
      offset = 0;
 801975e:	2300      	movs	r3, #0
      len = (u16_t)(len - buf_copy_len);
 8019760:	fa1f f884 	uxth.w	r8, r4
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8019764:	682d      	ldr	r5, [r5, #0]
 8019766:	f1b8 0f00 	cmp.w	r8, #0
 801976a:	d1e2      	bne.n	8019732 <pbuf_copy_partial+0x1e>
    }
  }
  return copied_total;
}
 801976c:	4630      	mov	r0, r6
 801976e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8019772:	4606      	mov	r6, r0
 8019774:	4b09      	ldr	r3, [pc, #36]	; (801979c <pbuf_copy_partial+0x88>)
 8019776:	f240 420a 	movw	r2, #1034	; 0x40a
 801977a:	4909      	ldr	r1, [pc, #36]	; (80197a0 <pbuf_copy_partial+0x8c>)
 801977c:	4809      	ldr	r0, [pc, #36]	; (80197a4 <pbuf_copy_partial+0x90>)
 801977e:	f009 fe49 	bl	8023414 <iprintf>
 8019782:	e7f3      	b.n	801976c <pbuf_copy_partial+0x58>
  u16_t left = 0;
 8019784:	4616      	mov	r6, r2
 8019786:	e7f1      	b.n	801976c <pbuf_copy_partial+0x58>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8019788:	4b04      	ldr	r3, [pc, #16]	; (801979c <pbuf_copy_partial+0x88>)
 801978a:	f240 420b 	movw	r2, #1035	; 0x40b
 801978e:	4906      	ldr	r1, [pc, #24]	; (80197a8 <pbuf_copy_partial+0x94>)
 8019790:	463e      	mov	r6, r7
 8019792:	4804      	ldr	r0, [pc, #16]	; (80197a4 <pbuf_copy_partial+0x90>)
 8019794:	f009 fe3e 	bl	8023414 <iprintf>
 8019798:	e7e8      	b.n	801976c <pbuf_copy_partial+0x58>
 801979a:	bf00      	nop
 801979c:	08040bf8 	.word	0x08040bf8
 80197a0:	08040e40 	.word	0x08040e40
 80197a4:	08029f34 	.word	0x08029f34
 80197a8:	08040e60 	.word	0x08040e60

080197ac <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 80197ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
  size_t copied_total = 0;

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80197b0:	2800      	cmp	r0, #0
 80197b2:	d049      	beq.n	8019848 <pbuf_take+0x9c>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80197b4:	460f      	mov	r7, r1
 80197b6:	2900      	cmp	r1, #0
 80197b8:	d03c      	beq.n	8019834 <pbuf_take+0x88>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 80197ba:	8903      	ldrh	r3, [r0, #8]
 80197bc:	4604      	mov	r4, r0
 80197be:	4690      	mov	r8, r2
 80197c0:	4293      	cmp	r3, r2
 80197c2:	d32d      	bcc.n	8019820 <pbuf_take+0x74>
  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
    return ERR_ARG;
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 80197c4:	b34a      	cbz	r2, 801981a <pbuf_take+0x6e>
 80197c6:	4615      	mov	r5, r2
  size_t copied_total = 0;
 80197c8:	2600      	movs	r6, #0
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 80197ca:	f8df b094 	ldr.w	fp, [pc, #148]	; 8019860 <pbuf_take+0xb4>
 80197ce:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8019874 <pbuf_take+0xc8>
    buf_copy_len = total_copy_len;
    if (buf_copy_len > p->len) {
 80197d2:	8962      	ldrh	r2, [r4, #10]
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 80197d4:	19b9      	adds	r1, r7, r6
 80197d6:	6860      	ldr	r0, [r4, #4]
 80197d8:	42aa      	cmp	r2, r5
 80197da:	bf28      	it	cs
 80197dc:	462a      	movcs	r2, r5
 80197de:	4691      	mov	r9, r2
    total_copy_len -= buf_copy_len;
    copied_total += buf_copy_len;
 80197e0:	4416      	add	r6, r2
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 80197e2:	f008 fe7d 	bl	80224e0 <memcpy>
  for (p = buf; total_copy_len != 0; p = p->next) {
 80197e6:	6824      	ldr	r4, [r4, #0]
 80197e8:	ebb5 0509 	subs.w	r5, r5, r9
 80197ec:	d009      	beq.n	8019802 <pbuf_take+0x56>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 80197ee:	2c00      	cmp	r4, #0
 80197f0:	d1ef      	bne.n	80197d2 <pbuf_take+0x26>
 80197f2:	465b      	mov	r3, fp
 80197f4:	f240 42bd 	movw	r2, #1213	; 0x4bd
 80197f8:	4651      	mov	r1, sl
 80197fa:	4818      	ldr	r0, [pc, #96]	; (801985c <pbuf_take+0xb0>)
 80197fc:	f009 fe0a 	bl	8023414 <iprintf>
 8019800:	e7e7      	b.n	80197d2 <pbuf_take+0x26>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8019802:	45b0      	cmp	r8, r6
 8019804:	d009      	beq.n	801981a <pbuf_take+0x6e>
 8019806:	4b16      	ldr	r3, [pc, #88]	; (8019860 <pbuf_take+0xb4>)
 8019808:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801980c:	4915      	ldr	r1, [pc, #84]	; (8019864 <pbuf_take+0xb8>)
 801980e:	4813      	ldr	r0, [pc, #76]	; (801985c <pbuf_take+0xb0>)
 8019810:	f009 fe00 	bl	8023414 <iprintf>
  return ERR_OK;
 8019814:	4628      	mov	r0, r5
}
 8019816:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_OK;
 801981a:	2000      	movs	r0, #0
}
 801981c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8019820:	4b0f      	ldr	r3, [pc, #60]	; (8019860 <pbuf_take+0xb4>)
 8019822:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8019826:	4910      	ldr	r1, [pc, #64]	; (8019868 <pbuf_take+0xbc>)
 8019828:	480c      	ldr	r0, [pc, #48]	; (801985c <pbuf_take+0xb0>)
 801982a:	f009 fdf3 	bl	8023414 <iprintf>
 801982e:	f04f 30ff 	mov.w	r0, #4294967295
 8019832:	e7f3      	b.n	801981c <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8019834:	4b0a      	ldr	r3, [pc, #40]	; (8019860 <pbuf_take+0xb4>)
 8019836:	f240 42b4 	movw	r2, #1204	; 0x4b4
 801983a:	490c      	ldr	r1, [pc, #48]	; (801986c <pbuf_take+0xc0>)
 801983c:	4807      	ldr	r0, [pc, #28]	; (801985c <pbuf_take+0xb0>)
 801983e:	f009 fde9 	bl	8023414 <iprintf>
 8019842:	f06f 000f 	mvn.w	r0, #15
 8019846:	e7e9      	b.n	801981c <pbuf_take+0x70>
  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 8019848:	4b05      	ldr	r3, [pc, #20]	; (8019860 <pbuf_take+0xb4>)
 801984a:	f240 42b3 	movw	r2, #1203	; 0x4b3
 801984e:	4908      	ldr	r1, [pc, #32]	; (8019870 <pbuf_take+0xc4>)
 8019850:	4802      	ldr	r0, [pc, #8]	; (801985c <pbuf_take+0xb0>)
 8019852:	f009 fddf 	bl	8023414 <iprintf>
 8019856:	f06f 000f 	mvn.w	r0, #15
 801985a:	e7df      	b.n	801981c <pbuf_take+0x70>
 801985c:	08029f34 	.word	0x08029f34
 8019860:	08040bf8 	.word	0x08040bf8
 8019864:	08040ef0 	.word	0x08040ef0
 8019868:	08040eb8 	.word	0x08040eb8
 801986c:	08040e9c 	.word	0x08040e9c
 8019870:	08040e84 	.word	0x08040e84
 8019874:	08040ed8 	.word	0x08040ed8

08019878 <pbuf_take_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8019878:	b390      	cbz	r0, 80198e0 <pbuf_take_at+0x68>
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 801987a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801987e:	460f      	mov	r7, r1
 8019880:	4604      	mov	r4, r0
 8019882:	e002      	b.n	801988a <pbuf_take_at+0x12>
    q = q->next;
 8019884:	6824      	ldr	r4, [r4, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8019886:	b283      	uxth	r3, r0
  while ((q != NULL) && (q->len <= offset_left)) {
 8019888:	b334      	cbz	r4, 80198d8 <pbuf_take_at+0x60>
 801988a:	8965      	ldrh	r5, [r4, #10]
 801988c:	429d      	cmp	r5, r3
    offset_left = (u16_t)(offset_left - q->len);
 801988e:	eba3 0005 	sub.w	r0, r3, r5
  while ((q != NULL) && (q->len <= offset_left)) {
 8019892:	d9f7      	bls.n	8019884 <pbuf_take_at+0xc>
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8019894:	8921      	ldrh	r1, [r4, #8]
 8019896:	189e      	adds	r6, r3, r2
 8019898:	42b1      	cmp	r1, r6
 801989a:	db1d      	blt.n	80198d8 <pbuf_take_at+0x60>
    u16_t remaining_len = len;
    const u8_t *src_ptr = (const u8_t *)dataptr;
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 801989c:	1ae9      	subs	r1, r5, r3
 801989e:	428a      	cmp	r2, r1
 80198a0:	dc07      	bgt.n	80198b2 <pbuf_take_at+0x3a>
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 80198a2:	6860      	ldr	r0, [r4, #4]
 80198a4:	4639      	mov	r1, r7
 80198a6:	4418      	add	r0, r3
 80198a8:	f008 fe1a 	bl	80224e0 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
    src_ptr += first_copy_len;
    if (remaining_len > 0) {
      return pbuf_take(q->next, src_ptr, remaining_len);
    }
    return ERR_OK;
 80198ac:	2000      	movs	r0, #0
  }
  return ERR_MEM;
}
 80198ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 80198b2:	fa1f f881 	uxth.w	r8, r1
 80198b6:	6860      	ldr	r0, [r4, #4]
 80198b8:	4639      	mov	r1, r7
 80198ba:	4642      	mov	r2, r8
 80198bc:	4418      	add	r0, r3
 80198be:	f008 fe0f 	bl	80224e0 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 80198c2:	1b70      	subs	r0, r6, r5
 80198c4:	b282      	uxth	r2, r0
    if (remaining_len > 0) {
 80198c6:	2a00      	cmp	r2, #0
 80198c8:	d0f0      	beq.n	80198ac <pbuf_take_at+0x34>
      return pbuf_take(q->next, src_ptr, remaining_len);
 80198ca:	eb07 0108 	add.w	r1, r7, r8
 80198ce:	6820      	ldr	r0, [r4, #0]
}
 80198d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      return pbuf_take(q->next, src_ptr, remaining_len);
 80198d4:	f7ff bf6a 	b.w	80197ac <pbuf_take>
  return ERR_MEM;
 80198d8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80198dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ERR_MEM;
 80198e0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80198e4:	4770      	bx	lr
 80198e6:	bf00      	nop

080198e8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80198e8:	b538      	push	{r3, r4, r5, lr}
 80198ea:	4615      	mov	r5, r2
 80198ec:	460a      	mov	r2, r1
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80198ee:	8929      	ldrh	r1, [r5, #8]
 80198f0:	f7ff fce6 	bl	80192c0 <pbuf_alloc>
  if (q == NULL) {
 80198f4:	4604      	mov	r4, r0
 80198f6:	b118      	cbz	r0, 8019900 <pbuf_clone+0x18>
    return NULL;
  }
  err = pbuf_copy(q, p);
 80198f8:	4629      	mov	r1, r5
 80198fa:	f7ff fe4f 	bl	801959c <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80198fe:	b908      	cbnz	r0, 8019904 <pbuf_clone+0x1c>
  return q;
}
 8019900:	4620      	mov	r0, r4
 8019902:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8019904:	4b04      	ldr	r3, [pc, #16]	; (8019918 <pbuf_clone+0x30>)
 8019906:	f240 5224 	movw	r2, #1316	; 0x524
 801990a:	4904      	ldr	r1, [pc, #16]	; (801991c <pbuf_clone+0x34>)
 801990c:	4804      	ldr	r0, [pc, #16]	; (8019920 <pbuf_clone+0x38>)
 801990e:	f009 fd81 	bl	8023414 <iprintf>
}
 8019912:	4620      	mov	r0, r4
 8019914:	bd38      	pop	{r3, r4, r5, pc}
 8019916:	bf00      	nop
 8019918:	08040bf8 	.word	0x08040bf8
 801991c:	08040f08 	.word	0x08040f08
 8019920:	08029f34 	.word	0x08029f34

08019924 <pbuf_try_get_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8019924:	b140      	cbz	r0, 8019938 <pbuf_try_get_at+0x14>
 8019926:	8943      	ldrh	r3, [r0, #10]
 8019928:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 801992a:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801992e:	d806      	bhi.n	801993e <pbuf_try_get_at+0x1a>
    q = q->next;
 8019930:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 8019932:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8019934:	2800      	cmp	r0, #0
 8019936:	d1f6      	bne.n	8019926 <pbuf_try_get_at+0x2>

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    return ((u8_t *)q->payload)[q_idx];
  }
  return -1;
 8019938:	f04f 30ff 	mov.w	r0, #4294967295
}
 801993c:	4770      	bx	lr
    return ((u8_t *)q->payload)[q_idx];
 801993e:	6843      	ldr	r3, [r0, #4]
 8019940:	5c58      	ldrb	r0, [r3, r1]
 8019942:	4770      	bx	lr

08019944 <pbuf_put_at>:
  while ((q != NULL) && (q->len <= offset_left)) {
 8019944:	b918      	cbnz	r0, 801994e <pbuf_put_at+0xa>
 8019946:	e00a      	b.n	801995e <pbuf_put_at+0x1a>
    q = q->next;
 8019948:	6800      	ldr	r0, [r0, #0]
    offset_left = (u16_t)(offset_left - q->len);
 801994a:	b299      	uxth	r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 801994c:	b130      	cbz	r0, 801995c <pbuf_put_at+0x18>
 801994e:	8943      	ldrh	r3, [r0, #10]
 8019950:	428b      	cmp	r3, r1
    offset_left = (u16_t)(offset_left - q->len);
 8019952:	eba1 0303 	sub.w	r3, r1, r3
  while ((q != NULL) && (q->len <= offset_left)) {
 8019956:	d9f7      	bls.n	8019948 <pbuf_put_at+0x4>
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
    ((u8_t *)q->payload)[q_idx] = data;
 8019958:	6843      	ldr	r3, [r0, #4]
 801995a:	545a      	strb	r2, [r3, r1]
  }
}
 801995c:	4770      	bx	lr
 801995e:	4770      	bx	lr

08019960 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8019960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8019964:	4e33      	ldr	r6, [pc, #204]	; (8019a34 <raw_input+0xd4>)
{
 8019966:	4681      	mov	r9, r0
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8019968:	6831      	ldr	r1, [r6, #0]
 801996a:	6970      	ldr	r0, [r6, #20]
 801996c:	f007 fb2c 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
  pcb = raw_pcbs;
 8019970:	4a31      	ldr	r2, [pc, #196]	; (8019a38 <raw_input+0xd8>)
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8019972:	f8d9 3004 	ldr.w	r3, [r9, #4]
  pcb = raw_pcbs;
 8019976:	6814      	ldr	r4, [r2, #0]
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 8019978:	7a5d      	ldrb	r5, [r3, #9]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 801997a:	2c00      	cmp	r4, #0
 801997c:	d04d      	beq.n	8019a1a <raw_input+0xba>
 801997e:	4680      	mov	r8, r0
  raw_input_state_t ret = RAW_INPUT_NONE;
 8019980:	2000      	movs	r0, #0
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
#endif
        ret = RAW_INPUT_DELIVERED;
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8019982:	f106 0b10 	add.w	fp, r6, #16
 8019986:	46ca      	mov	sl, r9
  prev = NULL;
 8019988:	4606      	mov	r6, r0
 801998a:	e004      	b.n	8019996 <raw_input+0x36>
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
    pcb = pcb->next;
 801998c:	68e3      	ldr	r3, [r4, #12]
  while (pcb != NULL) {
 801998e:	4626      	mov	r6, r4
 8019990:	2b00      	cmp	r3, #0
 8019992:	d037      	beq.n	8019a04 <raw_input+0xa4>
 8019994:	461c      	mov	r4, r3
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 8019996:	7c23      	ldrb	r3, [r4, #16]
 8019998:	42ab      	cmp	r3, r5
 801999a:	d1f7      	bne.n	801998c <raw_input+0x2c>
 801999c:	7a22      	ldrb	r2, [r4, #8]
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801999e:	b13a      	cbz	r2, 80199b0 <raw_input+0x50>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80199a0:	4b24      	ldr	r3, [pc, #144]	; (8019a34 <raw_input+0xd4>)
 80199a2:	685b      	ldr	r3, [r3, #4]
 80199a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80199a8:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80199aa:	b2db      	uxtb	r3, r3
 80199ac:	429a      	cmp	r2, r3
 80199ae:	d1ed      	bne.n	801998c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 80199b0:	6823      	ldr	r3, [r4, #0]
    if (broadcast != 0) {
 80199b2:	f1b8 0f00 	cmp.w	r8, #0
 80199b6:	d027      	beq.n	8019a08 <raw_input+0xa8>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d1e7      	bne.n	801998c <raw_input+0x2c>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 80199bc:	7c63      	ldrb	r3, [r4, #17]
 80199be:	07db      	lsls	r3, r3, #31
 80199c0:	d504      	bpl.n	80199cc <raw_input+0x6c>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 80199c2:	4b1c      	ldr	r3, [pc, #112]	; (8019a34 <raw_input+0xd4>)
 80199c4:	6862      	ldr	r2, [r4, #4]
 80199c6:	691b      	ldr	r3, [r3, #16]
 80199c8:	429a      	cmp	r2, r3
 80199ca:	d1df      	bne.n	801998c <raw_input+0x2c>
      if (pcb->recv != NULL) {
 80199cc:	f8d4 9014 	ldr.w	r9, [r4, #20]
 80199d0:	f1b9 0f00 	cmp.w	r9, #0
 80199d4:	d0da      	beq.n	801998c <raw_input+0x2c>
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 80199d6:	465b      	mov	r3, fp
 80199d8:	4652      	mov	r2, sl
 80199da:	4621      	mov	r1, r4
 80199dc:	69a0      	ldr	r0, [r4, #24]
        void *old_payload = p->payload;
 80199de:	f8da 7004 	ldr.w	r7, [sl, #4]
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 80199e2:	47c8      	blx	r9
        if (eaten != 0) {
 80199e4:	b9d8      	cbnz	r0, 8019a1e <raw_input+0xbe>
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 80199e6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80199ea:	42bb      	cmp	r3, r7
 80199ec:	d013      	beq.n	8019a16 <raw_input+0xb6>
 80199ee:	4b13      	ldr	r3, [pc, #76]	; (8019a3c <raw_input+0xdc>)
 80199f0:	22c0      	movs	r2, #192	; 0xc0
 80199f2:	4913      	ldr	r1, [pc, #76]	; (8019a40 <raw_input+0xe0>)
 80199f4:	4626      	mov	r6, r4
 80199f6:	4813      	ldr	r0, [pc, #76]	; (8019a44 <raw_input+0xe4>)
 80199f8:	f009 fd0c 	bl	8023414 <iprintf>
    pcb = pcb->next;
 80199fc:	68e3      	ldr	r3, [r4, #12]
        ret = RAW_INPUT_DELIVERED;
 80199fe:	2002      	movs	r0, #2
  while (pcb != NULL) {
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d1c7      	bne.n	8019994 <raw_input+0x34>
  }
  return ret;
}
 8019a04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) ||
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d0d7      	beq.n	80199bc <raw_input+0x5c>
 8019a0c:	4a09      	ldr	r2, [pc, #36]	; (8019a34 <raw_input+0xd4>)
 8019a0e:	6952      	ldr	r2, [r2, #20]
 8019a10:	4293      	cmp	r3, r2
 8019a12:	d1bb      	bne.n	801998c <raw_input+0x2c>
 8019a14:	e7d2      	b.n	80199bc <raw_input+0x5c>
        ret = RAW_INPUT_DELIVERED;
 8019a16:	2002      	movs	r0, #2
 8019a18:	e7b8      	b.n	801998c <raw_input+0x2c>
  raw_input_state_t ret = RAW_INPUT_NONE;
 8019a1a:	4620      	mov	r0, r4
 8019a1c:	e7f2      	b.n	8019a04 <raw_input+0xa4>
          if (prev != NULL) {
 8019a1e:	b13e      	cbz	r6, 8019a30 <raw_input+0xd0>
            pcb->next = raw_pcbs;
 8019a20:	4905      	ldr	r1, [pc, #20]	; (8019a38 <raw_input+0xd8>)
          return RAW_INPUT_EATEN;
 8019a22:	2001      	movs	r0, #1
            prev->next = pcb->next;
 8019a24:	68e2      	ldr	r2, [r4, #12]
            pcb->next = raw_pcbs;
 8019a26:	680b      	ldr	r3, [r1, #0]
            prev->next = pcb->next;
 8019a28:	60f2      	str	r2, [r6, #12]
            raw_pcbs = pcb;
 8019a2a:	600c      	str	r4, [r1, #0]
            pcb->next = raw_pcbs;
 8019a2c:	60e3      	str	r3, [r4, #12]
            raw_pcbs = pcb;
 8019a2e:	e7e9      	b.n	8019a04 <raw_input+0xa4>
          return RAW_INPUT_EATEN;
 8019a30:	2001      	movs	r0, #1
 8019a32:	e7e7      	b.n	8019a04 <raw_input+0xa4>
 8019a34:	2001f46c 	.word	0x2001f46c
 8019a38:	2001aa2c 	.word	0x2001aa2c
 8019a3c:	08040f1c 	.word	0x08040f1c
 8019a40:	08040f4c 	.word	0x08040f4c
 8019a44:	08029f34 	.word	0x08029f34

08019a48 <raw_netif_ip_addr_changed>:
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8019a48:	b110      	cbz	r0, 8019a50 <raw_netif_ip_addr_changed+0x8>
 8019a4a:	6802      	ldr	r2, [r0, #0]
 8019a4c:	b101      	cbz	r1, 8019a50 <raw_netif_ip_addr_changed+0x8>
 8019a4e:	b902      	cbnz	r2, 8019a52 <raw_netif_ip_addr_changed+0xa>
 8019a50:	4770      	bx	lr
 8019a52:	680b      	ldr	r3, [r1, #0]
 8019a54:	2b00      	cmp	r3, #0
 8019a56:	d0fb      	beq.n	8019a50 <raw_netif_ip_addr_changed+0x8>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8019a58:	4b08      	ldr	r3, [pc, #32]	; (8019a7c <raw_netif_ip_addr_changed+0x34>)
 8019a5a:	681b      	ldr	r3, [r3, #0]
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d0f7      	beq.n	8019a50 <raw_netif_ip_addr_changed+0x8>
{
 8019a60:	b410      	push	{r4}
 8019a62:	e000      	b.n	8019a66 <raw_netif_ip_addr_changed+0x1e>
 8019a64:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 8019a66:	681c      	ldr	r4, [r3, #0]
 8019a68:	4294      	cmp	r4, r2
 8019a6a:	d101      	bne.n	8019a70 <raw_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 8019a6c:	680a      	ldr	r2, [r1, #0]
 8019a6e:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 8019a70:	68db      	ldr	r3, [r3, #12]
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	d1f6      	bne.n	8019a64 <raw_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 8019a76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019a7a:	4770      	bx	lr
 8019a7c:	2001aa2c 	.word	0x2001aa2c

08019a80 <stats_init>:
#ifdef LWIP_DEBUG
#if MEM_STATS
  lwip_stats.mem.name = "MEM";
#endif /* MEM_STATS */
#endif /* LWIP_DEBUG */
}
 8019a80:	4770      	bx	lr
 8019a82:	bf00      	nop

08019a84 <tcp_new_port>:
 */
static u16_t
tcp_new_port(void)
{
  u8_t i;
  u16_t n = 0;
 8019a84:	f8df c060 	ldr.w	ip, [pc, #96]	; 8019ae8 <tcp_new_port+0x64>
{
 8019a88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8019a8c:	b4f0      	push	{r4, r5, r6, r7}
 8019a8e:	f8bc 0000 	ldrh.w	r0, [ip]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8019a92:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8019a96:	4f11      	ldr	r7, [pc, #68]	; (8019adc <tcp_new_port+0x58>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8019a98:	4d11      	ldr	r5, [pc, #68]	; (8019ae0 <tcp_new_port+0x5c>)
  tcp_port++;
 8019a9a:	3001      	adds	r0, #1
 8019a9c:	4c11      	ldr	r4, [pc, #68]	; (8019ae4 <tcp_new_port+0x60>)
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8019a9e:	462b      	mov	r3, r5
  tcp_port++;
 8019aa0:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8019aa2:	42b0      	cmp	r0, r6
 8019aa4:	bf08      	it	eq
 8019aa6:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8019aaa:	681b      	ldr	r3, [r3, #0]
 8019aac:	b913      	cbnz	r3, 8019ab4 <tcp_new_port+0x30>
 8019aae:	e00c      	b.n	8019aca <tcp_new_port+0x46>
 8019ab0:	68db      	ldr	r3, [r3, #12]
 8019ab2:	b153      	cbz	r3, 8019aca <tcp_new_port+0x46>
      if (pcb->local_port == tcp_port) {
 8019ab4:	8ada      	ldrh	r2, [r3, #22]
 8019ab6:	4282      	cmp	r2, r0
 8019ab8:	d1fa      	bne.n	8019ab0 <tcp_new_port+0x2c>
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8019aba:	3901      	subs	r1, #1
 8019abc:	b289      	uxth	r1, r1
 8019abe:	2900      	cmp	r1, #0
 8019ac0:	d1eb      	bne.n	8019a9a <tcp_new_port+0x16>
 8019ac2:	f8ac 0000 	strh.w	r0, [ip]
          return 0;
 8019ac6:	4608      	mov	r0, r1
 8019ac8:	e006      	b.n	8019ad8 <tcp_new_port+0x54>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8019aca:	42bc      	cmp	r4, r7
 8019acc:	d002      	beq.n	8019ad4 <tcp_new_port+0x50>
 8019ace:	f854 3b04 	ldr.w	r3, [r4], #4
 8019ad2:	e7ea      	b.n	8019aaa <tcp_new_port+0x26>
 8019ad4:	f8ac 0000 	strh.w	r0, [ip]
        goto again;
      }
    }
  }
  return tcp_port;
}
 8019ad8:	bcf0      	pop	{r4, r5, r6, r7}
 8019ada:	4770      	bx	lr
 8019adc:	0804168c 	.word	0x0804168c
 8019ae0:	2002e4a8 	.word	0x2002e4a8
 8019ae4:	08041680 	.word	0x08041680
 8019ae8:	20000410 	.word	0x20000410

08019aec <tcp_close_shutdown_fin>:
{
 8019aec:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8019aee:	4604      	mov	r4, r0
 8019af0:	b310      	cbz	r0, 8019b38 <tcp_close_shutdown_fin+0x4c>
  switch (pcb->state) {
 8019af2:	7d23      	ldrb	r3, [r4, #20]
 8019af4:	2b04      	cmp	r3, #4
 8019af6:	d005      	beq.n	8019b04 <tcp_close_shutdown_fin+0x18>
 8019af8:	2b07      	cmp	r3, #7
 8019afa:	d00e      	beq.n	8019b1a <tcp_close_shutdown_fin+0x2e>
 8019afc:	2b03      	cmp	r3, #3
 8019afe:	d001      	beq.n	8019b04 <tcp_close_shutdown_fin+0x18>
 8019b00:	2000      	movs	r0, #0
}
 8019b02:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8019b04:	4620      	mov	r0, r4
 8019b06:	f003 fd83 	bl	801d610 <tcp_send_fin>
      if (err == ERR_OK) {
 8019b0a:	b950      	cbnz	r0, 8019b22 <tcp_close_shutdown_fin+0x36>
        pcb->state = FIN_WAIT_1;
 8019b0c:	2305      	movs	r3, #5
 8019b0e:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 8019b10:	4620      	mov	r0, r4
 8019b12:	f003 feef 	bl	801d8f4 <tcp_output>
 8019b16:	2000      	movs	r0, #0
}
 8019b18:	bd10      	pop	{r4, pc}
      err = tcp_send_fin(pcb);
 8019b1a:	4620      	mov	r0, r4
 8019b1c:	f003 fd78 	bl	801d610 <tcp_send_fin>
      if (err == ERR_OK) {
 8019b20:	b138      	cbz	r0, 8019b32 <tcp_close_shutdown_fin+0x46>
  } else if (err == ERR_MEM) {
 8019b22:	1c43      	adds	r3, r0, #1
 8019b24:	d1ed      	bne.n	8019b02 <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8019b26:	8b63      	ldrh	r3, [r4, #26]
    return ERR_OK;
 8019b28:	2000      	movs	r0, #0
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8019b2a:	f043 0308 	orr.w	r3, r3, #8
 8019b2e:	8363      	strh	r3, [r4, #26]
}
 8019b30:	bd10      	pop	{r4, pc}
        pcb->state = LAST_ACK;
 8019b32:	2309      	movs	r3, #9
 8019b34:	7523      	strb	r3, [r4, #20]
  if (err == ERR_OK) {
 8019b36:	e7eb      	b.n	8019b10 <tcp_close_shutdown_fin+0x24>
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8019b38:	4b03      	ldr	r3, [pc, #12]	; (8019b48 <tcp_close_shutdown_fin+0x5c>)
 8019b3a:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8019b3e:	4903      	ldr	r1, [pc, #12]	; (8019b4c <tcp_close_shutdown_fin+0x60>)
 8019b40:	4803      	ldr	r0, [pc, #12]	; (8019b50 <tcp_close_shutdown_fin+0x64>)
 8019b42:	f009 fc67 	bl	8023414 <iprintf>
 8019b46:	e7d4      	b.n	8019af2 <tcp_close_shutdown_fin+0x6>
 8019b48:	08040f98 	.word	0x08040f98
 8019b4c:	08040fc8 	.word	0x08040fc8
 8019b50:	08029f34 	.word	0x08029f34

08019b54 <tcp_init>:
{
 8019b54:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8019b56:	f009 fd01 	bl	802355c <rand>
 8019b5a:	4b02      	ldr	r3, [pc, #8]	; (8019b64 <tcp_init+0x10>)
 8019b5c:	4a02      	ldr	r2, [pc, #8]	; (8019b68 <tcp_init+0x14>)
 8019b5e:	4303      	orrs	r3, r0
 8019b60:	8013      	strh	r3, [r2, #0]
}
 8019b62:	bd08      	pop	{r3, pc}
 8019b64:	ffffc000 	.word	0xffffc000
 8019b68:	20000410 	.word	0x20000410

08019b6c <tcp_free>:
{
 8019b6c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8019b6e:	7d03      	ldrb	r3, [r0, #20]
{
 8019b70:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8019b72:	2b01      	cmp	r3, #1
 8019b74:	d005      	beq.n	8019b82 <tcp_free+0x16>
  memp_free(MEMP_TCP_PCB, pcb);
 8019b76:	4621      	mov	r1, r4
 8019b78:	2002      	movs	r0, #2
}
 8019b7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 8019b7e:	f7ff b861 	b.w	8018c44 <memp_free>
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8019b82:	4906      	ldr	r1, [pc, #24]	; (8019b9c <tcp_free+0x30>)
 8019b84:	22d4      	movs	r2, #212	; 0xd4
 8019b86:	4b06      	ldr	r3, [pc, #24]	; (8019ba0 <tcp_free+0x34>)
 8019b88:	4806      	ldr	r0, [pc, #24]	; (8019ba4 <tcp_free+0x38>)
 8019b8a:	f009 fc43 	bl	8023414 <iprintf>
  memp_free(MEMP_TCP_PCB, pcb);
 8019b8e:	4621      	mov	r1, r4
 8019b90:	2002      	movs	r0, #2
}
 8019b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_TCP_PCB, pcb);
 8019b96:	f7ff b855 	b.w	8018c44 <memp_free>
 8019b9a:	bf00      	nop
 8019b9c:	08040fd4 	.word	0x08040fd4
 8019ba0:	08040f98 	.word	0x08040f98
 8019ba4:	08029f34 	.word	0x08029f34

08019ba8 <tcp_bind>:
{
 8019ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 8019baa:	4e26      	ldr	r6, [pc, #152]	; (8019c44 <tcp_bind+0x9c>)
 8019bac:	2900      	cmp	r1, #0
 8019bae:	bf18      	it	ne
 8019bb0:	460e      	movne	r6, r1
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8019bb2:	2800      	cmp	r0, #0
 8019bb4:	d03b      	beq.n	8019c2e <tcp_bind+0x86>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8019bb6:	7d03      	ldrb	r3, [r0, #20]
 8019bb8:	4607      	mov	r7, r0
 8019bba:	bb73      	cbnz	r3, 8019c1a <tcp_bind+0x72>
  if (port == 0) {
 8019bbc:	b312      	cbz	r2, 8019c04 <tcp_bind+0x5c>
 8019bbe:	4922      	ldr	r1, [pc, #136]	; (8019c48 <tcp_bind+0xa0>)
 8019bc0:	4b22      	ldr	r3, [pc, #136]	; (8019c4c <tcp_bind+0xa4>)
 8019bc2:	f101 000c 	add.w	r0, r1, #12
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8019bc6:	681b      	ldr	r3, [r3, #0]
 8019bc8:	b913      	cbnz	r3, 8019bd0 <tcp_bind+0x28>
 8019bca:	e00d      	b.n	8019be8 <tcp_bind+0x40>
 8019bcc:	68db      	ldr	r3, [r3, #12]
 8019bce:	b15b      	cbz	r3, 8019be8 <tcp_bind+0x40>
        if (cpcb->local_port == port) {
 8019bd0:	8adc      	ldrh	r4, [r3, #22]
 8019bd2:	4294      	cmp	r4, r2
 8019bd4:	d1fa      	bne.n	8019bcc <tcp_bind+0x24>
                (ip_addr_isany(&cpcb->local_ip) ||
 8019bd6:	681c      	ldr	r4, [r3, #0]
 8019bd8:	b11c      	cbz	r4, 8019be2 <tcp_bind+0x3a>
                 ip_addr_isany(ipaddr) ||
 8019bda:	6835      	ldr	r5, [r6, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8019bdc:	b10d      	cbz	r5, 8019be2 <tcp_bind+0x3a>
 8019bde:	42ac      	cmp	r4, r5
 8019be0:	d1f4      	bne.n	8019bcc <tcp_bind+0x24>
              return ERR_USE;
 8019be2:	f06f 0007 	mvn.w	r0, #7
}
 8019be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    for (i = 0; i < max_pcb_list; i++) {
 8019be8:	4281      	cmp	r1, r0
 8019bea:	d113      	bne.n	8019c14 <tcp_bind+0x6c>
  if (!ip_addr_isany(ipaddr)
 8019bec:	6833      	ldr	r3, [r6, #0]
 8019bee:	b103      	cbz	r3, 8019bf2 <tcp_bind+0x4a>
    ip_addr_set(&pcb->local_ip, ipaddr);
 8019bf0:	603b      	str	r3, [r7, #0]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8019bf2:	4b17      	ldr	r3, [pc, #92]	; (8019c50 <tcp_bind+0xa8>)
  pcb->local_port = port;
 8019bf4:	82fa      	strh	r2, [r7, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8019bf6:	681a      	ldr	r2, [r3, #0]
 8019bf8:	601f      	str	r7, [r3, #0]
 8019bfa:	60fa      	str	r2, [r7, #12]
 8019bfc:	f004 f9ae 	bl	801df5c <tcp_timer_needed>
  return ERR_OK;
 8019c00:	2000      	movs	r0, #0
}
 8019c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    port = tcp_new_port();
 8019c04:	f7ff ff3e 	bl	8019a84 <tcp_new_port>
    if (port == 0) {
 8019c08:	4602      	mov	r2, r0
 8019c0a:	2800      	cmp	r0, #0
 8019c0c:	d1ee      	bne.n	8019bec <tcp_bind+0x44>
      return ERR_BUF;
 8019c0e:	f06f 0001 	mvn.w	r0, #1
}
 8019c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019c14:	f851 3b04 	ldr.w	r3, [r1], #4
 8019c18:	e7d5      	b.n	8019bc6 <tcp_bind+0x1e>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8019c1a:	4b0e      	ldr	r3, [pc, #56]	; (8019c54 <tcp_bind+0xac>)
 8019c1c:	f240 22ab 	movw	r2, #683	; 0x2ab
 8019c20:	490d      	ldr	r1, [pc, #52]	; (8019c58 <tcp_bind+0xb0>)
 8019c22:	480e      	ldr	r0, [pc, #56]	; (8019c5c <tcp_bind+0xb4>)
 8019c24:	f009 fbf6 	bl	8023414 <iprintf>
 8019c28:	f06f 0005 	mvn.w	r0, #5
}
 8019c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8019c2e:	4b09      	ldr	r3, [pc, #36]	; (8019c54 <tcp_bind+0xac>)
 8019c30:	f240 22a9 	movw	r2, #681	; 0x2a9
 8019c34:	490a      	ldr	r1, [pc, #40]	; (8019c60 <tcp_bind+0xb8>)
 8019c36:	4809      	ldr	r0, [pc, #36]	; (8019c5c <tcp_bind+0xb4>)
 8019c38:	f009 fbec 	bl	8023414 <iprintf>
 8019c3c:	f06f 000f 	mvn.w	r0, #15
}
 8019c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019c42:	bf00      	nop
 8019c44:	08042c1c 	.word	0x08042c1c
 8019c48:	08041680 	.word	0x08041680
 8019c4c:	2002e4a8 	.word	0x2002e4a8
 8019c50:	2002e4ac 	.word	0x2002e4ac
 8019c54:	08040f98 	.word	0x08040f98
 8019c58:	08041000 	.word	0x08041000
 8019c5c:	08029f34 	.word	0x08029f34
 8019c60:	08040fe8 	.word	0x08040fe8

08019c64 <tcp_listen_with_backlog_and_err>:
{
 8019c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8019c66:	4604      	mov	r4, r0
{
 8019c68:	4617      	mov	r7, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8019c6a:	2800      	cmp	r0, #0
 8019c6c:	d052      	beq.n	8019d14 <tcp_listen_with_backlog_and_err+0xb0>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8019c6e:	7d05      	ldrb	r5, [r0, #20]
 8019c70:	2d00      	cmp	r5, #0
 8019c72:	d13c      	bne.n	8019cee <tcp_listen_with_backlog_and_err+0x8a>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8019c74:	f240 3272 	movw	r2, #882	; 0x372
 8019c78:	492c      	ldr	r1, [pc, #176]	; (8019d2c <tcp_listen_with_backlog_and_err+0xc8>)
 8019c7a:	2003      	movs	r0, #3
 8019c7c:	f7fe ffbe 	bl	8018bfc <memp_malloc_fn>
  if (lpcb == NULL) {
 8019c80:	4606      	mov	r6, r0
 8019c82:	2800      	cmp	r0, #0
 8019c84:	d043      	beq.n	8019d0e <tcp_listen_with_backlog_and_err+0xaa>
  lpcb->callback_arg = pcb->callback_arg;
 8019c86:	6921      	ldr	r1, [r4, #16]
  lpcb->state = LISTEN;
 8019c88:	2201      	movs	r2, #1
  lpcb->local_port = pcb->local_port;
 8019c8a:	8ae3      	ldrh	r3, [r4, #22]
  lpcb->state = LISTEN;
 8019c8c:	7502      	strb	r2, [r0, #20]
  lpcb->callback_arg = pcb->callback_arg;
 8019c8e:	6101      	str	r1, [r0, #16]
  lpcb->local_port = pcb->local_port;
 8019c90:	82c3      	strh	r3, [r0, #22]
  lpcb->prio = pcb->prio;
 8019c92:	7d62      	ldrb	r2, [r4, #21]
 8019c94:	7542      	strb	r2, [r0, #21]
  lpcb->so_options = pcb->so_options;
 8019c96:	7a62      	ldrb	r2, [r4, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8019c98:	7205      	strb	r5, [r0, #8]
  lpcb->so_options = pcb->so_options;
 8019c9a:	7242      	strb	r2, [r0, #9]
  lpcb->ttl = pcb->ttl;
 8019c9c:	7ae2      	ldrb	r2, [r4, #11]
 8019c9e:	72c2      	strb	r2, [r0, #11]
  lpcb->tos = pcb->tos;
 8019ca0:	7aa2      	ldrb	r2, [r4, #10]
 8019ca2:	7282      	strb	r2, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8019ca4:	6822      	ldr	r2, [r4, #0]
 8019ca6:	6002      	str	r2, [r0, #0]
  if (pcb->local_port != 0) {
 8019ca8:	b163      	cbz	r3, 8019cc4 <tcp_listen_with_backlog_and_err+0x60>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8019caa:	4a21      	ldr	r2, [pc, #132]	; (8019d30 <tcp_listen_with_backlog_and_err+0xcc>)
 8019cac:	6813      	ldr	r3, [r2, #0]
 8019cae:	42a3      	cmp	r3, r4
 8019cb0:	d018      	beq.n	8019ce4 <tcp_listen_with_backlog_and_err+0x80>
 8019cb2:	b12b      	cbz	r3, 8019cc0 <tcp_listen_with_backlog_and_err+0x5c>
 8019cb4:	68d9      	ldr	r1, [r3, #12]
 8019cb6:	42a1      	cmp	r1, r4
 8019cb8:	d024      	beq.n	8019d04 <tcp_listen_with_backlog_and_err+0xa0>
 8019cba:	460b      	mov	r3, r1
 8019cbc:	2b00      	cmp	r3, #0
 8019cbe:	d1f9      	bne.n	8019cb4 <tcp_listen_with_backlog_and_err+0x50>
 8019cc0:	2300      	movs	r3, #0
 8019cc2:	60e3      	str	r3, [r4, #12]
  tcp_free(pcb);
 8019cc4:	4620      	mov	r0, r4
 8019cc6:	f7ff ff51 	bl	8019b6c <tcp_free>
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8019cca:	4b1a      	ldr	r3, [pc, #104]	; (8019d34 <tcp_listen_with_backlog_and_err+0xd0>)
  lpcb->accept = tcp_accept_null;
 8019ccc:	491a      	ldr	r1, [pc, #104]	; (8019d38 <tcp_listen_with_backlog_and_err+0xd4>)
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8019cce:	681a      	ldr	r2, [r3, #0]
  lpcb->accept = tcp_accept_null;
 8019cd0:	61b1      	str	r1, [r6, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8019cd2:	60f2      	str	r2, [r6, #12]
 8019cd4:	601e      	str	r6, [r3, #0]
 8019cd6:	f004 f941 	bl	801df5c <tcp_timer_needed>
  res = ERR_OK;
 8019cda:	2300      	movs	r3, #0
  if (err != NULL) {
 8019cdc:	b107      	cbz	r7, 8019ce0 <tcp_listen_with_backlog_and_err+0x7c>
    *err = res;
 8019cde:	703b      	strb	r3, [r7, #0]
}
 8019ce0:	4630      	mov	r0, r6
 8019ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8019ce4:	68e3      	ldr	r3, [r4, #12]
 8019ce6:	6013      	str	r3, [r2, #0]
 8019ce8:	2300      	movs	r3, #0
 8019cea:	60e3      	str	r3, [r4, #12]
 8019cec:	e7ea      	b.n	8019cc4 <tcp_listen_with_backlog_and_err+0x60>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8019cee:	4b0f      	ldr	r3, [pc, #60]	; (8019d2c <tcp_listen_with_backlog_and_err+0xc8>)
 8019cf0:	f240 325a 	movw	r2, #858	; 0x35a
 8019cf4:	4911      	ldr	r1, [pc, #68]	; (8019d3c <tcp_listen_with_backlog_and_err+0xd8>)
  struct tcp_pcb_listen *lpcb = NULL;
 8019cf6:	2600      	movs	r6, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8019cf8:	4811      	ldr	r0, [pc, #68]	; (8019d40 <tcp_listen_with_backlog_and_err+0xdc>)
 8019cfa:	f009 fb8b 	bl	8023414 <iprintf>
 8019cfe:	f06f 030e 	mvn.w	r3, #14
 8019d02:	e7eb      	b.n	8019cdc <tcp_listen_with_backlog_and_err+0x78>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8019d04:	68e2      	ldr	r2, [r4, #12]
 8019d06:	60da      	str	r2, [r3, #12]
 8019d08:	2300      	movs	r3, #0
 8019d0a:	60e3      	str	r3, [r4, #12]
 8019d0c:	e7da      	b.n	8019cc4 <tcp_listen_with_backlog_and_err+0x60>
    res = ERR_MEM;
 8019d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8019d12:	e7e3      	b.n	8019cdc <tcp_listen_with_backlog_and_err+0x78>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8019d14:	4b05      	ldr	r3, [pc, #20]	; (8019d2c <tcp_listen_with_backlog_and_err+0xc8>)
 8019d16:	f240 3259 	movw	r2, #857	; 0x359
 8019d1a:	490a      	ldr	r1, [pc, #40]	; (8019d44 <tcp_listen_with_backlog_and_err+0xe0>)
  struct tcp_pcb_listen *lpcb = NULL;
 8019d1c:	4606      	mov	r6, r0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8019d1e:	4808      	ldr	r0, [pc, #32]	; (8019d40 <tcp_listen_with_backlog_and_err+0xdc>)
 8019d20:	f009 fb78 	bl	8023414 <iprintf>
 8019d24:	f06f 030f 	mvn.w	r3, #15
 8019d28:	e7d8      	b.n	8019cdc <tcp_listen_with_backlog_and_err+0x78>
 8019d2a:	bf00      	nop
 8019d2c:	08040f98 	.word	0x08040f98
 8019d30:	2002e4ac 	.word	0x2002e4ac
 8019d34:	2002e4a8 	.word	0x2002e4a8
 8019d38:	0801a775 	.word	0x0801a775
 8019d3c:	08041058 	.word	0x08041058
 8019d40:	08029f34 	.word	0x08029f34
 8019d44:	08041028 	.word	0x08041028

08019d48 <tcp_listen_with_backlog>:
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8019d48:	2200      	movs	r2, #0
 8019d4a:	f7ff bf8b 	b.w	8019c64 <tcp_listen_with_backlog_and_err>
 8019d4e:	bf00      	nop

08019d50 <tcp_update_rcv_ann_wnd>:
{
 8019d50:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8019d52:	4604      	mov	r4, r0
 8019d54:	b1a8      	cbz	r0, 8019d82 <tcp_update_rcv_ann_wnd+0x32>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8019d56:	8d21      	ldrh	r1, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8019d58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8019d5a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8019d5c:	6a65      	ldr	r5, [r4, #36]	; 0x24
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8019d5e:	1a88      	subs	r0, r1, r2
 8019d60:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 8019d64:	4428      	add	r0, r5
 8019d66:	bf94      	ite	ls
 8019d68:	1ac3      	subls	r3, r0, r3
 8019d6a:	f5a0 6386 	subhi.w	r3, r0, #1072	; 0x430
 8019d6e:	2b00      	cmp	r3, #0
 8019d70:	db01      	blt.n	8019d76 <tcp_update_rcv_ann_wnd+0x26>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8019d72:	8561      	strh	r1, [r4, #42]	; 0x2a
}
 8019d74:	bd38      	pop	{r3, r4, r5, pc}
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8019d76:	1aab      	subs	r3, r5, r2
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	dd0a      	ble.n	8019d92 <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 8019d7c:	2000      	movs	r0, #0
 8019d7e:	8560      	strh	r0, [r4, #42]	; 0x2a
}
 8019d80:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8019d82:	4b0b      	ldr	r3, [pc, #44]	; (8019db0 <tcp_update_rcv_ann_wnd+0x60>)
 8019d84:	f240 32a6 	movw	r2, #934	; 0x3a6
 8019d88:	490a      	ldr	r1, [pc, #40]	; (8019db4 <tcp_update_rcv_ann_wnd+0x64>)
 8019d8a:	480b      	ldr	r0, [pc, #44]	; (8019db8 <tcp_update_rcv_ann_wnd+0x68>)
 8019d8c:	f009 fb42 	bl	8023414 <iprintf>
 8019d90:	e7e1      	b.n	8019d56 <tcp_update_rcv_ann_wnd+0x6>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8019d92:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8019d94:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 8019d98:	d202      	bcs.n	8019da0 <tcp_update_rcv_ann_wnd+0x50>
    return 0;
 8019d9a:	2000      	movs	r0, #0
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8019d9c:	8565      	strh	r5, [r4, #42]	; 0x2a
}
 8019d9e:	bd38      	pop	{r3, r4, r5, pc}
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8019da0:	4b03      	ldr	r3, [pc, #12]	; (8019db0 <tcp_update_rcv_ann_wnd+0x60>)
 8019da2:	f240 32b6 	movw	r2, #950	; 0x3b6
 8019da6:	4905      	ldr	r1, [pc, #20]	; (8019dbc <tcp_update_rcv_ann_wnd+0x6c>)
 8019da8:	4803      	ldr	r0, [pc, #12]	; (8019db8 <tcp_update_rcv_ann_wnd+0x68>)
 8019daa:	f009 fb33 	bl	8023414 <iprintf>
 8019dae:	e7f4      	b.n	8019d9a <tcp_update_rcv_ann_wnd+0x4a>
 8019db0:	08040f98 	.word	0x08040f98
 8019db4:	08041090 	.word	0x08041090
 8019db8:	08029f34 	.word	0x08029f34
 8019dbc:	080410b4 	.word	0x080410b4

08019dc0 <tcp_recved>:
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8019dc0:	b340      	cbz	r0, 8019e14 <tcp_recved+0x54>
{
 8019dc2:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8019dc4:	7d03      	ldrb	r3, [r0, #20]
 8019dc6:	4605      	mov	r5, r0
 8019dc8:	460c      	mov	r4, r1
 8019dca:	2b01      	cmp	r3, #1
 8019dcc:	d01a      	beq.n	8019e04 <tcp_recved+0x44>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8019dce:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 8019dd0:	1919      	adds	r1, r3, r4
 8019dd2:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8019dd4:	428b      	cmp	r3, r1
 8019dd6:	d802      	bhi.n	8019dde <tcp_recved+0x1e>
 8019dd8:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 8019ddc:	d901      	bls.n	8019de2 <tcp_recved+0x22>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8019dde:	f44f 6106 	mov.w	r1, #2144	; 0x860
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8019de2:	4628      	mov	r0, r5
 8019de4:	8529      	strh	r1, [r5, #40]	; 0x28
 8019de6:	f7ff ffb3 	bl	8019d50 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8019dea:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 8019dee:	d200      	bcs.n	8019df2 <tcp_recved+0x32>
}
 8019df0:	bd70      	pop	{r4, r5, r6, pc}
    tcp_ack_now(pcb);
 8019df2:	8b6b      	ldrh	r3, [r5, #26]
    tcp_output(pcb);
 8019df4:	4628      	mov	r0, r5
    tcp_ack_now(pcb);
 8019df6:	f043 0302 	orr.w	r3, r3, #2
 8019dfa:	836b      	strh	r3, [r5, #26]
}
 8019dfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    tcp_output(pcb);
 8019e00:	f003 bd78 	b.w	801d8f4 <tcp_output>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8019e04:	4b07      	ldr	r3, [pc, #28]	; (8019e24 <tcp_recved+0x64>)
 8019e06:	f240 32d2 	movw	r2, #978	; 0x3d2
 8019e0a:	4907      	ldr	r1, [pc, #28]	; (8019e28 <tcp_recved+0x68>)
 8019e0c:	4807      	ldr	r0, [pc, #28]	; (8019e2c <tcp_recved+0x6c>)
 8019e0e:	f009 fb01 	bl	8023414 <iprintf>
 8019e12:	e7dc      	b.n	8019dce <tcp_recved+0xe>
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8019e14:	4b03      	ldr	r3, [pc, #12]	; (8019e24 <tcp_recved+0x64>)
 8019e16:	f240 32cf 	movw	r2, #975	; 0x3cf
 8019e1a:	4905      	ldr	r1, [pc, #20]	; (8019e30 <tcp_recved+0x70>)
 8019e1c:	4803      	ldr	r0, [pc, #12]	; (8019e2c <tcp_recved+0x6c>)
 8019e1e:	f009 baf9 	b.w	8023414 <iprintf>
 8019e22:	bf00      	nop
 8019e24:	08040f98 	.word	0x08040f98
 8019e28:	080410e8 	.word	0x080410e8
 8019e2c:	08029f34 	.word	0x08029f34
 8019e30:	080410d0 	.word	0x080410d0

08019e34 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 8019e34:	b158      	cbz	r0, 8019e4e <tcp_seg_free+0x1a>
{
 8019e36:	b510      	push	{r4, lr}
 8019e38:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 8019e3a:	6840      	ldr	r0, [r0, #4]
 8019e3c:	b108      	cbz	r0, 8019e42 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 8019e3e:	f7ff f9d1 	bl	80191e4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8019e42:	4621      	mov	r1, r4
 8019e44:	2004      	movs	r0, #4
  }
}
 8019e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    memp_free(MEMP_TCP_SEG, seg);
 8019e4a:	f7fe befb 	b.w	8018c44 <memp_free>
 8019e4e:	4770      	bx	lr

08019e50 <tcp_segs_free>:
  while (seg != NULL) {
 8019e50:	b140      	cbz	r0, 8019e64 <tcp_segs_free+0x14>
{
 8019e52:	b510      	push	{r4, lr}
 8019e54:	4604      	mov	r4, r0
    struct tcp_seg *next = seg->next;
 8019e56:	4620      	mov	r0, r4
 8019e58:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 8019e5a:	f7ff ffeb 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 8019e5e:	2c00      	cmp	r4, #0
 8019e60:	d1f9      	bne.n	8019e56 <tcp_segs_free+0x6>
}
 8019e62:	bd10      	pop	{r4, pc}
 8019e64:	4770      	bx	lr
 8019e66:	bf00      	nop

08019e68 <tcp_setprio>:
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8019e68:	b108      	cbz	r0, 8019e6e <tcp_setprio+0x6>

  pcb->prio = prio;
 8019e6a:	7541      	strb	r1, [r0, #21]
}
 8019e6c:	4770      	bx	lr
  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8019e6e:	4b03      	ldr	r3, [pc, #12]	; (8019e7c <tcp_setprio+0x14>)
 8019e70:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 8019e74:	4902      	ldr	r1, [pc, #8]	; (8019e80 <tcp_setprio+0x18>)
 8019e76:	4803      	ldr	r0, [pc, #12]	; (8019e84 <tcp_setprio+0x1c>)
 8019e78:	f009 bacc 	b.w	8023414 <iprintf>
 8019e7c:	08040f98 	.word	0x08040f98
 8019e80:	08041110 	.word	0x08041110
 8019e84:	08029f34 	.word	0x08029f34

08019e88 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8019e88:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8019e8a:	4605      	mov	r5, r0
 8019e8c:	b1a0      	cbz	r0, 8019eb8 <tcp_seg_copy+0x30>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8019e8e:	f240 6284 	movw	r2, #1668	; 0x684
 8019e92:	490d      	ldr	r1, [pc, #52]	; (8019ec8 <tcp_seg_copy+0x40>)
 8019e94:	2004      	movs	r0, #4
 8019e96:	f7fe feb1 	bl	8018bfc <memp_malloc_fn>
  if (cseg == NULL) {
 8019e9a:	4604      	mov	r4, r0
 8019e9c:	b150      	cbz	r0, 8019eb4 <tcp_seg_copy+0x2c>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8019e9e:	6828      	ldr	r0, [r5, #0]
 8019ea0:	6869      	ldr	r1, [r5, #4]
 8019ea2:	68aa      	ldr	r2, [r5, #8]
 8019ea4:	68eb      	ldr	r3, [r5, #12]
 8019ea6:	6020      	str	r0, [r4, #0]
 8019ea8:	6061      	str	r1, [r4, #4]
 8019eaa:	60a2      	str	r2, [r4, #8]
  pbuf_ref(cseg->p);
 8019eac:	6860      	ldr	r0, [r4, #4]
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8019eae:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 8019eb0:	f7ff fb06 	bl	80194c0 <pbuf_ref>
  return cseg;
}
 8019eb4:	4620      	mov	r0, r4
 8019eb6:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8019eb8:	4b03      	ldr	r3, [pc, #12]	; (8019ec8 <tcp_seg_copy+0x40>)
 8019eba:	f240 6282 	movw	r2, #1666	; 0x682
 8019ebe:	4903      	ldr	r1, [pc, #12]	; (8019ecc <tcp_seg_copy+0x44>)
 8019ec0:	4803      	ldr	r0, [pc, #12]	; (8019ed0 <tcp_seg_copy+0x48>)
 8019ec2:	f009 faa7 	bl	8023414 <iprintf>
 8019ec6:	e7e2      	b.n	8019e8e <tcp_seg_copy+0x6>
 8019ec8:	08040f98 	.word	0x08040f98
 8019ecc:	0804112c 	.word	0x0804112c
 8019ed0:	08029f34 	.word	0x08029f34

08019ed4 <tcp_arg>:
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8019ed4:	b100      	cbz	r0, 8019ed8 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 8019ed6:	6101      	str	r1, [r0, #16]
  }
}
 8019ed8:	4770      	bx	lr
 8019eda:	bf00      	nop

08019edc <tcp_recv>:
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019edc:	b140      	cbz	r0, 8019ef0 <tcp_recv+0x14>
{
 8019ede:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8019ee0:	7d03      	ldrb	r3, [r0, #20]
 8019ee2:	4604      	mov	r4, r0
 8019ee4:	460d      	mov	r5, r1
 8019ee6:	2b01      	cmp	r3, #1
 8019ee8:	d003      	beq.n	8019ef2 <tcp_recv+0x16>
    pcb->recv = recv;
 8019eea:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  }
}
 8019eee:	bd38      	pop	{r3, r4, r5, pc}
 8019ef0:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8019ef2:	4b05      	ldr	r3, [pc, #20]	; (8019f08 <tcp_recv+0x2c>)
 8019ef4:	f240 72df 	movw	r2, #2015	; 0x7df
 8019ef8:	4904      	ldr	r1, [pc, #16]	; (8019f0c <tcp_recv+0x30>)
 8019efa:	4805      	ldr	r0, [pc, #20]	; (8019f10 <tcp_recv+0x34>)
 8019efc:	f009 fa8a 	bl	8023414 <iprintf>
    pcb->recv = recv;
 8019f00:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
}
 8019f04:	bd38      	pop	{r3, r4, r5, pc}
 8019f06:	bf00      	nop
 8019f08:	08040f98 	.word	0x08040f98
 8019f0c:	08041148 	.word	0x08041148
 8019f10:	08029f34 	.word	0x08029f34

08019f14 <tcp_sent>:
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019f14:	b140      	cbz	r0, 8019f28 <tcp_sent+0x14>
{
 8019f16:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8019f18:	7d03      	ldrb	r3, [r0, #20]
 8019f1a:	4604      	mov	r4, r0
 8019f1c:	460d      	mov	r5, r1
 8019f1e:	2b01      	cmp	r3, #1
 8019f20:	d003      	beq.n	8019f2a <tcp_sent+0x16>
    pcb->sent = sent;
 8019f22:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
  }
}
 8019f26:	bd38      	pop	{r3, r4, r5, pc}
 8019f28:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8019f2a:	4b05      	ldr	r3, [pc, #20]	; (8019f40 <tcp_sent+0x2c>)
 8019f2c:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8019f30:	4904      	ldr	r1, [pc, #16]	; (8019f44 <tcp_sent+0x30>)
 8019f32:	4805      	ldr	r0, [pc, #20]	; (8019f48 <tcp_sent+0x34>)
 8019f34:	f009 fa6e 	bl	8023414 <iprintf>
    pcb->sent = sent;
 8019f38:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
}
 8019f3c:	bd38      	pop	{r3, r4, r5, pc}
 8019f3e:	bf00      	nop
 8019f40:	08040f98 	.word	0x08040f98
 8019f44:	08041170 	.word	0x08041170
 8019f48:	08029f34 	.word	0x08029f34

08019f4c <tcp_err>:
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8019f4c:	b140      	cbz	r0, 8019f60 <tcp_err+0x14>
{
 8019f4e:	b538      	push	{r3, r4, r5, lr}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8019f50:	7d03      	ldrb	r3, [r0, #20]
 8019f52:	4604      	mov	r4, r0
 8019f54:	460d      	mov	r5, r1
 8019f56:	2b01      	cmp	r3, #1
 8019f58:	d003      	beq.n	8019f62 <tcp_err+0x16>
    pcb->errf = err;
 8019f5a:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
  }
}
 8019f5e:	bd38      	pop	{r3, r4, r5, pc}
 8019f60:	4770      	bx	lr
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8019f62:	4b05      	ldr	r3, [pc, #20]	; (8019f78 <tcp_err+0x2c>)
 8019f64:	f640 020d 	movw	r2, #2061	; 0x80d
 8019f68:	4904      	ldr	r1, [pc, #16]	; (8019f7c <tcp_err+0x30>)
 8019f6a:	4805      	ldr	r0, [pc, #20]	; (8019f80 <tcp_err+0x34>)
 8019f6c:	f009 fa52 	bl	8023414 <iprintf>
    pcb->errf = err;
 8019f70:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 8019f74:	bd38      	pop	{r3, r4, r5, pc}
 8019f76:	bf00      	nop
 8019f78:	08040f98 	.word	0x08040f98
 8019f7c:	08041198 	.word	0x08041198
 8019f80:	08029f34 	.word	0x08029f34

08019f84 <tcp_accept>:
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8019f84:	b118      	cbz	r0, 8019f8e <tcp_accept+0xa>
 8019f86:	7d03      	ldrb	r3, [r0, #20]
 8019f88:	2b01      	cmp	r3, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
    lpcb->accept = accept;
 8019f8a:	bf08      	it	eq
 8019f8c:	6181      	streq	r1, [r0, #24]
  }
}
 8019f8e:	4770      	bx	lr

08019f90 <tcp_poll>:
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8019f90:	b1a8      	cbz	r0, 8019fbe <tcp_poll+0x2e>
{
 8019f92:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8019f94:	7d03      	ldrb	r3, [r0, #20]
 8019f96:	460e      	mov	r6, r1
 8019f98:	4604      	mov	r4, r0
 8019f9a:	4615      	mov	r5, r2
 8019f9c:	2b01      	cmp	r3, #1
 8019f9e:	d003      	beq.n	8019fa8 <tcp_poll+0x18>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8019fa0:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8019fa4:	7765      	strb	r5, [r4, #29]
}
 8019fa6:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8019fa8:	4b08      	ldr	r3, [pc, #32]	; (8019fcc <tcp_poll+0x3c>)
 8019faa:	f640 023e 	movw	r2, #2110	; 0x83e
 8019fae:	4908      	ldr	r1, [pc, #32]	; (8019fd0 <tcp_poll+0x40>)
 8019fb0:	4808      	ldr	r0, [pc, #32]	; (8019fd4 <tcp_poll+0x44>)
 8019fb2:	f009 fa2f 	bl	8023414 <iprintf>
  pcb->poll = poll;
 8019fb6:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
  pcb->pollinterval = interval;
 8019fba:	7765      	strb	r5, [r4, #29]
}
 8019fbc:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8019fbe:	4b03      	ldr	r3, [pc, #12]	; (8019fcc <tcp_poll+0x3c>)
 8019fc0:	f640 023d 	movw	r2, #2109	; 0x83d
 8019fc4:	4904      	ldr	r1, [pc, #16]	; (8019fd8 <tcp_poll+0x48>)
 8019fc6:	4803      	ldr	r0, [pc, #12]	; (8019fd4 <tcp_poll+0x44>)
 8019fc8:	f009 ba24 	b.w	8023414 <iprintf>
 8019fcc:	08040f98 	.word	0x08040f98
 8019fd0:	080411d8 	.word	0x080411d8
 8019fd4:	08029f34 	.word	0x08029f34
 8019fd8:	080411c0 	.word	0x080411c0

08019fdc <tcp_pcb_purge>:
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8019fdc:	2800      	cmp	r0, #0
 8019fde:	d02f      	beq.n	801a040 <tcp_pcb_purge+0x64>
{
 8019fe0:	b570      	push	{r4, r5, r6, lr}

  if (pcb->state != CLOSED &&
 8019fe2:	7d03      	ldrb	r3, [r0, #20]
 8019fe4:	4605      	mov	r5, r0
      pcb->state != TIME_WAIT &&
 8019fe6:	2b0a      	cmp	r3, #10
 8019fe8:	d001      	beq.n	8019fee <tcp_pcb_purge+0x12>
 8019fea:	2b01      	cmp	r3, #1
 8019fec:	d800      	bhi.n	8019ff0 <tcp_pcb_purge+0x14>
    pcb->unacked = pcb->unsent = NULL;
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
#endif /* TCP_OVERSIZE */
  }
}
 8019fee:	bd70      	pop	{r4, r5, r6, pc}
    if (pcb->refused_data != NULL) {
 8019ff0:	6f80      	ldr	r0, [r0, #120]	; 0x78
 8019ff2:	b118      	cbz	r0, 8019ffc <tcp_pcb_purge+0x20>
      pbuf_free(pcb->refused_data);
 8019ff4:	f7ff f8f6 	bl	80191e4 <pbuf_free>
      pcb->refused_data = NULL;
 8019ff8:	2300      	movs	r3, #0
 8019ffa:	67ab      	str	r3, [r5, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 8019ffc:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 8019ffe:	b134      	cbz	r4, 801a00e <tcp_pcb_purge+0x32>
    struct tcp_seg *next = seg->next;
 801a000:	4620      	mov	r0, r4
 801a002:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a004:	f7ff ff16 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a008:	2c00      	cmp	r4, #0
 801a00a:	d1f9      	bne.n	801a000 <tcp_pcb_purge+0x24>
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
  if (pcb->ooseq) {
    tcp_segs_free(pcb->ooseq);
    pcb->ooseq = NULL;
 801a00c:	676c      	str	r4, [r5, #116]	; 0x74
    pcb->rtime = -1;
 801a00e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    tcp_segs_free(pcb->unsent);
 801a012:	6eec      	ldr	r4, [r5, #108]	; 0x6c
    pcb->rtime = -1;
 801a014:	862b      	strh	r3, [r5, #48]	; 0x30
  while (seg != NULL) {
 801a016:	b12c      	cbz	r4, 801a024 <tcp_pcb_purge+0x48>
    struct tcp_seg *next = seg->next;
 801a018:	4620      	mov	r0, r4
 801a01a:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a01c:	f7ff ff0a 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a020:	2c00      	cmp	r4, #0
 801a022:	d1f9      	bne.n	801a018 <tcp_pcb_purge+0x3c>
    tcp_segs_free(pcb->unacked);
 801a024:	6f2c      	ldr	r4, [r5, #112]	; 0x70
  while (seg != NULL) {
 801a026:	b12c      	cbz	r4, 801a034 <tcp_pcb_purge+0x58>
    struct tcp_seg *next = seg->next;
 801a028:	4620      	mov	r0, r4
 801a02a:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a02c:	f7ff ff02 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a030:	2c00      	cmp	r4, #0
 801a032:	d1f9      	bne.n	801a028 <tcp_pcb_purge+0x4c>
    pcb->unacked = pcb->unsent = NULL;
 801a034:	2300      	movs	r3, #0
 801a036:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
    pcb->unsent_oversize = 0;
 801a03a:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
}
 801a03e:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801a040:	4b03      	ldr	r3, [pc, #12]	; (801a050 <tcp_pcb_purge+0x74>)
 801a042:	f640 0251 	movw	r2, #2129	; 0x851
 801a046:	4903      	ldr	r1, [pc, #12]	; (801a054 <tcp_pcb_purge+0x78>)
 801a048:	4803      	ldr	r0, [pc, #12]	; (801a058 <tcp_pcb_purge+0x7c>)
 801a04a:	f009 b9e3 	b.w	8023414 <iprintf>
 801a04e:	bf00      	nop
 801a050:	08040f98 	.word	0x08040f98
 801a054:	080411f8 	.word	0x080411f8
 801a058:	08029f34 	.word	0x08029f34

0801a05c <tcp_slowtmr>:
{
 801a05c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ++tcp_ticks;
 801a060:	4fb8      	ldr	r7, [pc, #736]	; (801a344 <tcp_slowtmr+0x2e8>)
{
 801a062:	b087      	sub	sp, #28
  ++tcp_timer_ctr;
 801a064:	f8df 9300 	ldr.w	r9, [pc, #768]	; 801a368 <tcp_slowtmr+0x30c>
  ++tcp_ticks;
 801a068:	683a      	ldr	r2, [r7, #0]
  ++tcp_timer_ctr;
 801a06a:	f899 3000 	ldrb.w	r3, [r9]
  ++tcp_ticks;
 801a06e:	3201      	adds	r2, #1
 801a070:	f8df b2f8 	ldr.w	fp, [pc, #760]	; 801a36c <tcp_slowtmr+0x310>
  ++tcp_timer_ctr;
 801a074:	3301      	adds	r3, #1
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801a076:	f8df a2f8 	ldr.w	sl, [pc, #760]	; 801a370 <tcp_slowtmr+0x314>
  ++tcp_ticks;
 801a07a:	603a      	str	r2, [r7, #0]
  ++tcp_timer_ctr;
 801a07c:	f889 3000 	strb.w	r3, [r9]
  pcb = tcp_active_pcbs;
 801a080:	f8db 4000 	ldr.w	r4, [fp]
  while (pcb != NULL) {
 801a084:	2c00      	cmp	r4, #0
 801a086:	f000 8081 	beq.w	801a18c <tcp_slowtmr+0x130>
  prev = NULL;
 801a08a:	f04f 0800 	mov.w	r8, #0
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801a08e:	7d23      	ldrb	r3, [r4, #20]
 801a090:	2b00      	cmp	r3, #0
 801a092:	f000 80f7 	beq.w	801a284 <tcp_slowtmr+0x228>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801a096:	2b01      	cmp	r3, #1
 801a098:	f000 80ff 	beq.w	801a29a <tcp_slowtmr+0x23e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801a09c:	2b0a      	cmp	r3, #10
 801a09e:	f000 8107 	beq.w	801a2b0 <tcp_slowtmr+0x254>
    if (pcb->last_timer == tcp_timer_ctr) {
 801a0a2:	f899 2000 	ldrb.w	r2, [r9]
 801a0a6:	7fa3      	ldrb	r3, [r4, #30]
 801a0a8:	4293      	cmp	r3, r2
 801a0aa:	f000 810e 	beq.w	801a2ca <tcp_slowtmr+0x26e>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801a0ae:	7d23      	ldrb	r3, [r4, #20]
    pcb->last_timer = tcp_timer_ctr;
 801a0b0:	77a2      	strb	r2, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801a0b2:	2b02      	cmp	r3, #2
 801a0b4:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 801a0b8:	f000 810d 	beq.w	801a2d6 <tcp_slowtmr+0x27a>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801a0bc:	2a0b      	cmp	r2, #11
 801a0be:	f240 80c8 	bls.w	801a252 <tcp_slowtmr+0x1f6>
      ++pcb_remove;
 801a0c2:	2501      	movs	r5, #1
    if (pcb->state == FIN_WAIT_2) {
 801a0c4:	2b06      	cmp	r3, #6
 801a0c6:	f000 80b7 	beq.w	801a238 <tcp_slowtmr+0x1dc>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801a0ca:	7a66      	ldrb	r6, [r4, #9]
 801a0cc:	f016 0208 	ands.w	r2, r6, #8
 801a0d0:	9205      	str	r2, [sp, #20]
 801a0d2:	d01b      	beq.n	801a10c <tcp_slowtmr+0xb0>
 801a0d4:	2b04      	cmp	r3, #4
 801a0d6:	d007      	beq.n	801a0e8 <tcp_slowtmr+0x8c>
 801a0d8:	f1a3 0307 	sub.w	r3, r3, #7
 801a0dc:	fab3 f383 	clz	r3, r3
 801a0e0:	095b      	lsrs	r3, r3, #5
 801a0e2:	2b00      	cmp	r3, #0
 801a0e4:	f000 80b3 	beq.w	801a24e <tcp_slowtmr+0x1f2>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801a0e8:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801a0ec:	4b96      	ldr	r3, [pc, #600]	; (801a348 <tcp_slowtmr+0x2ec>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a0ee:	683a      	ldr	r2, [r7, #0]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801a0f0:	4403      	add	r3, r0
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a0f2:	6a21      	ldr	r1, [r4, #32]
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801a0f4:	4e95      	ldr	r6, [pc, #596]	; (801a34c <tcp_slowtmr+0x2f0>)
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a0f6:	1a52      	subs	r2, r2, r1
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801a0f8:	fba6 6303 	umull	r6, r3, r6, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a0fc:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 801a100:	f240 8145 	bls.w	801a38e <tcp_slowtmr+0x332>
        ++pcb_remove;
 801a104:	3501      	adds	r5, #1
        ++pcb_reset;
 801a106:	2301      	movs	r3, #1
        ++pcb_remove;
 801a108:	b2ed      	uxtb	r5, r5
        ++pcb_reset;
 801a10a:	9305      	str	r3, [sp, #20]
    if (pcb->ooseq != NULL &&
 801a10c:	6f66      	ldr	r6, [r4, #116]	; 0x74
 801a10e:	b14e      	cbz	r6, 801a124 <tcp_slowtmr+0xc8>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801a110:	6839      	ldr	r1, [r7, #0]
 801a112:	6a20      	ldr	r0, [r4, #32]
 801a114:	f9b4 2040 	ldrsh.w	r2, [r4, #64]	; 0x40
 801a118:	1a09      	subs	r1, r1, r0
 801a11a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    if (pcb->ooseq != NULL &&
 801a11e:	ebb1 0f42 	cmp.w	r1, r2, lsl #1
 801a122:	d255      	bcs.n	801a1d0 <tcp_slowtmr+0x174>
    if (pcb->state == SYN_RCVD) {
 801a124:	7d23      	ldrb	r3, [r4, #20]
 801a126:	2b03      	cmp	r3, #3
 801a128:	d05c      	beq.n	801a1e4 <tcp_slowtmr+0x188>
    if (pcb->state == LAST_ACK) {
 801a12a:	2b09      	cmp	r3, #9
 801a12c:	d15f      	bne.n	801a1ee <tcp_slowtmr+0x192>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801a12e:	683b      	ldr	r3, [r7, #0]
 801a130:	6a22      	ldr	r2, [r4, #32]
 801a132:	1a9b      	subs	r3, r3, r2
 801a134:	2bf0      	cmp	r3, #240	; 0xf0
 801a136:	d95a      	bls.n	801a1ee <tcp_slowtmr+0x192>
      tcp_pcb_purge(pcb);
 801a138:	4620      	mov	r0, r4
      tcp_err_fn err_fn = pcb->errf;
 801a13a:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 801a13e:	f7ff ff4d 	bl	8019fdc <tcp_pcb_purge>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801a142:	f8db 3000 	ldr.w	r3, [fp]
      if (prev != NULL) {
 801a146:	f1b8 0f00 	cmp.w	r8, #0
 801a14a:	f000 8159 	beq.w	801a400 <tcp_slowtmr+0x3a4>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801a14e:	42a3      	cmp	r3, r4
 801a150:	f000 81b2 	beq.w	801a4b8 <tcp_slowtmr+0x45c>
        prev->next = pcb->next;
 801a154:	68e3      	ldr	r3, [r4, #12]
 801a156:	f8c8 300c 	str.w	r3, [r8, #12]
      if (pcb_reset) {
 801a15a:	9b05      	ldr	r3, [sp, #20]
 801a15c:	2b00      	cmp	r3, #0
 801a15e:	f040 812f 	bne.w	801a3c0 <tcp_slowtmr+0x364>
      err_arg = pcb->callback_arg;
 801a162:	6922      	ldr	r2, [r4, #16]
      tcp_free(pcb2);
 801a164:	4620      	mov	r0, r4
      tcp_active_pcbs_changed = 0;
 801a166:	4e7a      	ldr	r6, [pc, #488]	; (801a350 <tcp_slowtmr+0x2f4>)
      pcb = pcb->next;
 801a168:	68e4      	ldr	r4, [r4, #12]
      err_arg = pcb->callback_arg;
 801a16a:	9205      	str	r2, [sp, #20]
      tcp_free(pcb2);
 801a16c:	f7ff fcfe 	bl	8019b6c <tcp_free>
      tcp_active_pcbs_changed = 0;
 801a170:	2300      	movs	r3, #0
 801a172:	7033      	strb	r3, [r6, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801a174:	b145      	cbz	r5, 801a188 <tcp_slowtmr+0x12c>
 801a176:	9a05      	ldr	r2, [sp, #20]
 801a178:	f06f 010c 	mvn.w	r1, #12
 801a17c:	4610      	mov	r0, r2
 801a17e:	47a8      	blx	r5
      if (tcp_active_pcbs_changed) {
 801a180:	7833      	ldrb	r3, [r6, #0]
 801a182:	2b00      	cmp	r3, #0
 801a184:	f47f af7c 	bne.w	801a080 <tcp_slowtmr+0x24>
  while (pcb != NULL) {
 801a188:	2c00      	cmp	r4, #0
 801a18a:	d180      	bne.n	801a08e <tcp_slowtmr+0x32>
  pcb = tcp_tw_pcbs;
 801a18c:	f8df 91e4 	ldr.w	r9, [pc, #484]	; 801a374 <tcp_slowtmr+0x318>
 801a190:	f8d9 4000 	ldr.w	r4, [r9]
  while (pcb != NULL) {
 801a194:	b1cc      	cbz	r4, 801a1ca <tcp_slowtmr+0x16e>
  prev = NULL;
 801a196:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801a198:	f8df 81d4 	ldr.w	r8, [pc, #468]	; 801a370 <tcp_slowtmr+0x314>
 801a19c:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 801a378 <tcp_slowtmr+0x31c>
 801a1a0:	4e6c      	ldr	r6, [pc, #432]	; (801a354 <tcp_slowtmr+0x2f8>)
 801a1a2:	7d23      	ldrb	r3, [r4, #20]
 801a1a4:	2b0a      	cmp	r3, #10
 801a1a6:	d006      	beq.n	801a1b6 <tcp_slowtmr+0x15a>
 801a1a8:	4643      	mov	r3, r8
 801a1aa:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801a1ae:	4651      	mov	r1, sl
 801a1b0:	4630      	mov	r0, r6
 801a1b2:	f009 f92f 	bl	8023414 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801a1b6:	683b      	ldr	r3, [r7, #0]
 801a1b8:	6a22      	ldr	r2, [r4, #32]
 801a1ba:	1a9b      	subs	r3, r3, r2
 801a1bc:	2bf0      	cmp	r3, #240	; 0xf0
 801a1be:	f200 80ab 	bhi.w	801a318 <tcp_slowtmr+0x2bc>
      pcb = pcb->next;
 801a1c2:	4625      	mov	r5, r4
 801a1c4:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801a1c6:	2c00      	cmp	r4, #0
 801a1c8:	d1eb      	bne.n	801a1a2 <tcp_slowtmr+0x146>
}
 801a1ca:	b007      	add	sp, #28
 801a1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    struct tcp_seg *next = seg->next;
 801a1d0:	4630      	mov	r0, r6
 801a1d2:	6836      	ldr	r6, [r6, #0]
    tcp_seg_free(seg);
 801a1d4:	f7ff fe2e 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a1d8:	2e00      	cmp	r6, #0
 801a1da:	d1f9      	bne.n	801a1d0 <tcp_slowtmr+0x174>
    if (pcb->state == SYN_RCVD) {
 801a1dc:	7d23      	ldrb	r3, [r4, #20]
    pcb->ooseq = NULL;
 801a1de:	6766      	str	r6, [r4, #116]	; 0x74
    if (pcb->state == SYN_RCVD) {
 801a1e0:	2b03      	cmp	r3, #3
 801a1e2:	d1a2      	bne.n	801a12a <tcp_slowtmr+0xce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a1e4:	683b      	ldr	r3, [r7, #0]
 801a1e6:	6a22      	ldr	r2, [r4, #32]
 801a1e8:	1a9b      	subs	r3, r3, r2
 801a1ea:	2b28      	cmp	r3, #40	; 0x28
 801a1ec:	d8a4      	bhi.n	801a138 <tcp_slowtmr+0xdc>
    if (pcb_remove) {
 801a1ee:	2d00      	cmp	r5, #0
 801a1f0:	d1a2      	bne.n	801a138 <tcp_slowtmr+0xdc>
      ++prev->polltmr;
 801a1f2:	7f23      	ldrb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801a1f4:	7f62      	ldrb	r2, [r4, #29]
      ++prev->polltmr;
 801a1f6:	3301      	adds	r3, #1
      pcb = pcb->next;
 801a1f8:	68e6      	ldr	r6, [r4, #12]
      ++prev->polltmr;
 801a1fa:	b2db      	uxtb	r3, r3
      if (prev->polltmr >= prev->pollinterval) {
 801a1fc:	429a      	cmp	r2, r3
      ++prev->polltmr;
 801a1fe:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 801a200:	d814      	bhi.n	801a22c <tcp_slowtmr+0x1d0>
        tcp_active_pcbs_changed = 0;
 801a202:	f8df 814c 	ldr.w	r8, [pc, #332]	; 801a350 <tcp_slowtmr+0x2f4>
        TCP_EVENT_POLL(prev, err);
 801a206:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
        prev->polltmr = 0;
 801a20a:	7725      	strb	r5, [r4, #28]
        tcp_active_pcbs_changed = 0;
 801a20c:	f888 5000 	strb.w	r5, [r8]
        TCP_EVENT_POLL(prev, err);
 801a210:	2b00      	cmp	r3, #0
 801a212:	f000 80b3 	beq.w	801a37c <tcp_slowtmr+0x320>
 801a216:	4621      	mov	r1, r4
 801a218:	6920      	ldr	r0, [r4, #16]
 801a21a:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 801a21c:	f898 3000 	ldrb.w	r3, [r8]
 801a220:	2b00      	cmp	r3, #0
 801a222:	f47f af2d 	bne.w	801a080 <tcp_slowtmr+0x24>
        if (err == ERR_OK) {
 801a226:	2800      	cmp	r0, #0
 801a228:	f000 80a8 	beq.w	801a37c <tcp_slowtmr+0x320>
 801a22c:	46a0      	mov	r8, r4
      pcb = pcb->next;
 801a22e:	4634      	mov	r4, r6
  while (pcb != NULL) {
 801a230:	2c00      	cmp	r4, #0
 801a232:	f47f af2c 	bne.w	801a08e <tcp_slowtmr+0x32>
 801a236:	e7a9      	b.n	801a18c <tcp_slowtmr+0x130>
      if (pcb->flags & TF_RXCLOSED) {
 801a238:	8b63      	ldrh	r3, [r4, #26]
 801a23a:	06db      	lsls	r3, r3, #27
 801a23c:	d506      	bpl.n	801a24c <tcp_slowtmr+0x1f0>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a23e:	683b      	ldr	r3, [r7, #0]
 801a240:	6a22      	ldr	r2, [r4, #32]
 801a242:	1a9b      	subs	r3, r3, r2
 801a244:	2b28      	cmp	r3, #40	; 0x28
 801a246:	d901      	bls.n	801a24c <tcp_slowtmr+0x1f0>
          ++pcb_remove;
 801a248:	3501      	adds	r5, #1
 801a24a:	b2ed      	uxtb	r5, r5
    pcb_reset = 0;
 801a24c:	2300      	movs	r3, #0
 801a24e:	9305      	str	r3, [sp, #20]
 801a250:	e75c      	b.n	801a10c <tcp_slowtmr+0xb0>
      if (pcb->persist_backoff > 0) {
 801a252:	f894 5099 	ldrb.w	r5, [r4, #153]	; 0x99
 801a256:	2d00      	cmp	r5, #0
 801a258:	d043      	beq.n	801a2e2 <tcp_slowtmr+0x286>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801a25a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801a25c:	b133      	cbz	r3, 801a26c <tcp_slowtmr+0x210>
 801a25e:	4653      	mov	r3, sl
 801a260:	f240 42d4 	movw	r2, #1236	; 0x4d4
 801a264:	493c      	ldr	r1, [pc, #240]	; (801a358 <tcp_slowtmr+0x2fc>)
 801a266:	483b      	ldr	r0, [pc, #236]	; (801a354 <tcp_slowtmr+0x2f8>)
 801a268:	f009 f8d4 	bl	8023414 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801a26c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801a26e:	2b00      	cmp	r3, #0
 801a270:	f000 8139 	beq.w	801a4e6 <tcp_slowtmr+0x48a>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801a274:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801a278:	2b0b      	cmp	r3, #11
 801a27a:	f240 80ae 	bls.w	801a3da <tcp_slowtmr+0x37e>
 801a27e:	7d23      	ldrb	r3, [r4, #20]
          ++pcb_remove; /* max probes reached */
 801a280:	2501      	movs	r5, #1
 801a282:	e71f      	b.n	801a0c4 <tcp_slowtmr+0x68>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801a284:	4653      	mov	r3, sl
 801a286:	f240 42be 	movw	r2, #1214	; 0x4be
 801a28a:	4934      	ldr	r1, [pc, #208]	; (801a35c <tcp_slowtmr+0x300>)
 801a28c:	4831      	ldr	r0, [pc, #196]	; (801a354 <tcp_slowtmr+0x2f8>)
 801a28e:	f009 f8c1 	bl	8023414 <iprintf>
 801a292:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801a294:	2b01      	cmp	r3, #1
 801a296:	f47f af01 	bne.w	801a09c <tcp_slowtmr+0x40>
 801a29a:	4653      	mov	r3, sl
 801a29c:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801a2a0:	492f      	ldr	r1, [pc, #188]	; (801a360 <tcp_slowtmr+0x304>)
 801a2a2:	482c      	ldr	r0, [pc, #176]	; (801a354 <tcp_slowtmr+0x2f8>)
 801a2a4:	f009 f8b6 	bl	8023414 <iprintf>
 801a2a8:	7d23      	ldrb	r3, [r4, #20]
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801a2aa:	2b0a      	cmp	r3, #10
 801a2ac:	f47f aef9 	bne.w	801a0a2 <tcp_slowtmr+0x46>
 801a2b0:	4653      	mov	r3, sl
 801a2b2:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 801a2b6:	492b      	ldr	r1, [pc, #172]	; (801a364 <tcp_slowtmr+0x308>)
 801a2b8:	4826      	ldr	r0, [pc, #152]	; (801a354 <tcp_slowtmr+0x2f8>)
 801a2ba:	f009 f8ab 	bl	8023414 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801a2be:	f899 2000 	ldrb.w	r2, [r9]
 801a2c2:	7fa3      	ldrb	r3, [r4, #30]
 801a2c4:	4293      	cmp	r3, r2
 801a2c6:	f47f aef2 	bne.w	801a0ae <tcp_slowtmr+0x52>
      continue;
 801a2ca:	46a0      	mov	r8, r4
      pcb = pcb->next;
 801a2cc:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801a2ce:	2c00      	cmp	r4, #0
 801a2d0:	f47f aedd 	bne.w	801a08e <tcp_slowtmr+0x32>
 801a2d4:	e75a      	b.n	801a18c <tcp_slowtmr+0x130>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801a2d6:	2a05      	cmp	r2, #5
 801a2d8:	d9bb      	bls.n	801a252 <tcp_slowtmr+0x1f6>
    pcb_reset = 0;
 801a2da:	2300      	movs	r3, #0
      ++pcb_remove;
 801a2dc:	2501      	movs	r5, #1
    pcb_reset = 0;
 801a2de:	9305      	str	r3, [sp, #20]
 801a2e0:	e714      	b.n	801a10c <tcp_slowtmr+0xb0>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801a2e2:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 801a2e6:	f647 70fe 	movw	r0, #32766	; 0x7ffe
 801a2ea:	b291      	uxth	r1, r2
 801a2ec:	4281      	cmp	r1, r0
 801a2ee:	d802      	bhi.n	801a2f6 <tcp_slowtmr+0x29a>
          ++pcb->rtime;
 801a2f0:	1c4a      	adds	r2, r1, #1
 801a2f2:	b212      	sxth	r2, r2
 801a2f4:	8622      	strh	r2, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 801a2f6:	f9b4 1040 	ldrsh.w	r1, [r4, #64]	; 0x40
 801a2fa:	4291      	cmp	r1, r2
 801a2fc:	f73f aee2 	bgt.w	801a0c4 <tcp_slowtmr+0x68>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801a300:	4620      	mov	r0, r4
 801a302:	f003 f9b7 	bl	801d674 <tcp_rexmit_rto_prepare>
 801a306:	2800      	cmp	r0, #0
 801a308:	f000 80a2 	beq.w	801a450 <tcp_slowtmr+0x3f4>
 801a30c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801a30e:	2b00      	cmp	r3, #0
 801a310:	f000 809a 	beq.w	801a448 <tcp_slowtmr+0x3ec>
 801a314:	7d23      	ldrb	r3, [r4, #20]
 801a316:	e6d5      	b.n	801a0c4 <tcp_slowtmr+0x68>
      tcp_pcb_purge(pcb);
 801a318:	4620      	mov	r0, r4
 801a31a:	f7ff fe5f 	bl	8019fdc <tcp_pcb_purge>
      if (prev != NULL) {
 801a31e:	2d00      	cmp	r5, #0
 801a320:	f000 80d2 	beq.w	801a4c8 <tcp_slowtmr+0x46c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801a324:	f8d9 3000 	ldr.w	r3, [r9]
 801a328:	42a3      	cmp	r3, r4
 801a32a:	f000 80f2 	beq.w	801a512 <tcp_slowtmr+0x4b6>
        prev->next = pcb->next;
 801a32e:	68e3      	ldr	r3, [r4, #12]
 801a330:	60eb      	str	r3, [r5, #12]
 801a332:	68e3      	ldr	r3, [r4, #12]
      tcp_free(pcb2);
 801a334:	4620      	mov	r0, r4
      pcb = pcb->next;
 801a336:	461c      	mov	r4, r3
      tcp_free(pcb2);
 801a338:	f7ff fc18 	bl	8019b6c <tcp_free>
  while (pcb != NULL) {
 801a33c:	2c00      	cmp	r4, #0
 801a33e:	f47f af30 	bne.w	801a1a2 <tcp_slowtmr+0x146>
 801a342:	e742      	b.n	801a1ca <tcp_slowtmr+0x16e>
 801a344:	2002e4a4 	.word	0x2002e4a4
 801a348:	000a4cb8 	.word	0x000a4cb8
 801a34c:	10624dd3 	.word	0x10624dd3
 801a350:	2002e49c 	.word	0x2002e49c
 801a354:	08029f34 	.word	0x08029f34
 801a358:	0804129c 	.word	0x0804129c
 801a35c:	08041214 	.word	0x08041214
 801a360:	08041240 	.word	0x08041240
 801a364:	0804126c 	.word	0x0804126c
 801a368:	2001aa31 	.word	0x2001aa31
 801a36c:	2002e4a0 	.word	0x2002e4a0
 801a370:	08040f98 	.word	0x08040f98
 801a374:	2002e4b0 	.word	0x2002e4b0
 801a378:	08041360 	.word	0x08041360
          tcp_output(prev);
 801a37c:	4620      	mov	r0, r4
 801a37e:	46a0      	mov	r8, r4
      pcb = pcb->next;
 801a380:	4634      	mov	r4, r6
          tcp_output(prev);
 801a382:	f003 fab7 	bl	801d8f4 <tcp_output>
  while (pcb != NULL) {
 801a386:	2c00      	cmp	r4, #0
 801a388:	f47f ae81 	bne.w	801a08e <tcp_slowtmr+0x32>
 801a38c:	e6fe      	b.n	801a18c <tcp_slowtmr+0x130>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801a38e:	4965      	ldr	r1, [pc, #404]	; (801a524 <tcp_slowtmr+0x4c8>)
 801a390:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 801a394:	fb01 0303 	mla	r3, r1, r3, r0
                 / TCP_SLOW_INTERVAL) {
 801a398:	4963      	ldr	r1, [pc, #396]	; (801a528 <tcp_slowtmr+0x4cc>)
 801a39a:	fba1 1303 	umull	r1, r3, r1, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801a39e:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 801a3a2:	f67f af53 	bls.w	801a24c <tcp_slowtmr+0x1f0>
        err = tcp_keepalive(pcb);
 801a3a6:	4620      	mov	r0, r4
 801a3a8:	f003 fcdc 	bl	801dd64 <tcp_keepalive>
        if (err == ERR_OK) {
 801a3ac:	2800      	cmp	r0, #0
 801a3ae:	f47f af4d 	bne.w	801a24c <tcp_slowtmr+0x1f0>
          pcb->keep_cnt_sent++;
 801a3b2:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 801a3b6:	9005      	str	r0, [sp, #20]
          pcb->keep_cnt_sent++;
 801a3b8:	3301      	adds	r3, #1
 801a3ba:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
 801a3be:	e6a5      	b.n	801a10c <tcp_slowtmr+0xb0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801a3c0:	8b26      	ldrh	r6, [r4, #24]
 801a3c2:	1d20      	adds	r0, r4, #4
 801a3c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801a3c6:	4623      	mov	r3, r4
 801a3c8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 801a3ca:	9602      	str	r6, [sp, #8]
 801a3cc:	8ae6      	ldrh	r6, [r4, #22]
 801a3ce:	9000      	str	r0, [sp, #0]
 801a3d0:	4620      	mov	r0, r4
 801a3d2:	9601      	str	r6, [sp, #4]
 801a3d4:	f003 fa0e 	bl	801d7f4 <tcp_rst>
 801a3d8:	e6c3      	b.n	801a162 <tcp_slowtmr+0x106>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801a3da:	4a54      	ldr	r2, [pc, #336]	; (801a52c <tcp_slowtmr+0x4d0>)
 801a3dc:	f894 1099 	ldrb.w	r1, [r4, #153]	; 0x99
          if (pcb->persist_cnt < backoff_cnt) {
 801a3e0:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801a3e4:	440a      	add	r2, r1
 801a3e6:	f812 2c01 	ldrb.w	r2, [r2, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 801a3ea:	4293      	cmp	r3, r2
 801a3ec:	d215      	bcs.n	801a41a <tcp_slowtmr+0x3be>
            pcb->persist_cnt++;
 801a3ee:	3301      	adds	r3, #1
 801a3f0:	b2db      	uxtb	r3, r3
          if (pcb->persist_cnt >= backoff_cnt) {
 801a3f2:	4293      	cmp	r3, r2
            pcb->persist_cnt++;
 801a3f4:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801a3f8:	d20f      	bcs.n	801a41a <tcp_slowtmr+0x3be>
 801a3fa:	7d23      	ldrb	r3, [r4, #20]
    pcb_remove = 0;
 801a3fc:	2500      	movs	r5, #0
 801a3fe:	e661      	b.n	801a0c4 <tcp_slowtmr+0x68>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801a400:	42a3      	cmp	r3, r4
 801a402:	d006      	beq.n	801a412 <tcp_slowtmr+0x3b6>
 801a404:	4653      	mov	r3, sl
 801a406:	f240 5271 	movw	r2, #1393	; 0x571
 801a40a:	4949      	ldr	r1, [pc, #292]	; (801a530 <tcp_slowtmr+0x4d4>)
 801a40c:	4849      	ldr	r0, [pc, #292]	; (801a534 <tcp_slowtmr+0x4d8>)
 801a40e:	f009 f801 	bl	8023414 <iprintf>
        tcp_active_pcbs = pcb->next;
 801a412:	68e3      	ldr	r3, [r4, #12]
 801a414:	f8cb 3000 	str.w	r3, [fp]
 801a418:	e69f      	b.n	801a15a <tcp_slowtmr+0xfe>
            if (pcb->snd_wnd == 0) {
 801a41a:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 801a41e:	2d00      	cmp	r5, #0
 801a420:	d169      	bne.n	801a4f6 <tcp_slowtmr+0x49a>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 801a422:	4620      	mov	r0, r4
 801a424:	f003 fcc8 	bl	801ddb8 <tcp_zero_window_probe>
 801a428:	2800      	cmp	r0, #0
 801a42a:	f47f af73 	bne.w	801a314 <tcp_slowtmr+0x2b8>
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801a42e:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
              pcb->persist_cnt = 0;
 801a432:	2500      	movs	r5, #0
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801a434:	2b06      	cmp	r3, #6
              pcb->persist_cnt = 0;
 801a436:	f884 5098 	strb.w	r5, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801a43a:	f63f af6b 	bhi.w	801a314 <tcp_slowtmr+0x2b8>
                pcb->persist_backoff++;
 801a43e:	1c5a      	adds	r2, r3, #1
 801a440:	7d23      	ldrb	r3, [r4, #20]
 801a442:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
 801a446:	e63d      	b.n	801a0c4 <tcp_slowtmr+0x68>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801a448:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801a44a:	2b00      	cmp	r3, #0
 801a44c:	f43f af62 	beq.w	801a314 <tcp_slowtmr+0x2b8>
            if (pcb->state != SYN_SENT) {
 801a450:	7d23      	ldrb	r3, [r4, #20]
 801a452:	2b02      	cmp	r3, #2
 801a454:	d014      	beq.n	801a480 <tcp_slowtmr+0x424>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 801a456:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801a45a:	f647 71ff 	movw	r1, #32767	; 0x7fff
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801a45e:	4e36      	ldr	r6, [pc, #216]	; (801a538 <tcp_slowtmr+0x4dc>)
 801a460:	2a0c      	cmp	r2, #12
 801a462:	f9b4 003c 	ldrsh.w	r0, [r4, #60]	; 0x3c
 801a466:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 801a46a:	bf28      	it	cs
 801a46c:	220c      	movcs	r2, #12
 801a46e:	eb03 03e0 	add.w	r3, r3, r0, asr #3
 801a472:	5cb2      	ldrb	r2, [r6, r2]
 801a474:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801a476:	428b      	cmp	r3, r1
 801a478:	bfa8      	it	ge
 801a47a:	460b      	movge	r3, r1
 801a47c:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801a480:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
            pcb->rtime = 0;
 801a484:	2100      	movs	r1, #0
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801a486:	8e60      	ldrh	r0, [r4, #50]	; 0x32
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801a488:	f8b4 6048 	ldrh.w	r6, [r4, #72]	; 0x48
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801a48c:	0042      	lsls	r2, r0, #1
            pcb->cwnd = pcb->mss;
 801a48e:	f8a4 0048 	strh.w	r0, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 801a492:	42b3      	cmp	r3, r6
            tcp_rexmit_rto_commit(pcb);
 801a494:	4620      	mov	r0, r4
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801a496:	b292      	uxth	r2, r2
            pcb->rtime = 0;
 801a498:	8621      	strh	r1, [r4, #48]	; 0x30
            pcb->ssthresh = eff_wnd >> 1;
 801a49a:	bf28      	it	cs
 801a49c:	4633      	movcs	r3, r6
            pcb->bytes_acked = 0;
 801a49e:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801a4a2:	ebb2 0f53 	cmp.w	r2, r3, lsr #1
            pcb->ssthresh = eff_wnd >> 1;
 801a4a6:	ea4f 0353 	mov.w	r3, r3, lsr #1
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 801a4aa:	bf88      	it	hi
 801a4ac:	4613      	movhi	r3, r2
 801a4ae:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            tcp_rexmit_rto_commit(pcb);
 801a4b2:	f003 fc1d 	bl	801dcf0 <tcp_rexmit_rto_commit>
 801a4b6:	e72d      	b.n	801a314 <tcp_slowtmr+0x2b8>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801a4b8:	4653      	mov	r3, sl
 801a4ba:	f240 526d 	movw	r2, #1389	; 0x56d
 801a4be:	491f      	ldr	r1, [pc, #124]	; (801a53c <tcp_slowtmr+0x4e0>)
 801a4c0:	481c      	ldr	r0, [pc, #112]	; (801a534 <tcp_slowtmr+0x4d8>)
 801a4c2:	f008 ffa7 	bl	8023414 <iprintf>
 801a4c6:	e645      	b.n	801a154 <tcp_slowtmr+0xf8>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801a4c8:	f8d9 3000 	ldr.w	r3, [r9]
 801a4cc:	42a3      	cmp	r3, r4
 801a4ce:	d006      	beq.n	801a4de <tcp_slowtmr+0x482>
 801a4d0:	4643      	mov	r3, r8
 801a4d2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 801a4d6:	491a      	ldr	r1, [pc, #104]	; (801a540 <tcp_slowtmr+0x4e4>)
 801a4d8:	4630      	mov	r0, r6
 801a4da:	f008 ff9b 	bl	8023414 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801a4de:	68e3      	ldr	r3, [r4, #12]
 801a4e0:	f8c9 3000 	str.w	r3, [r9]
 801a4e4:	e726      	b.n	801a334 <tcp_slowtmr+0x2d8>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801a4e6:	4653      	mov	r3, sl
 801a4e8:	f240 42d5 	movw	r2, #1237	; 0x4d5
 801a4ec:	4915      	ldr	r1, [pc, #84]	; (801a544 <tcp_slowtmr+0x4e8>)
 801a4ee:	4811      	ldr	r0, [pc, #68]	; (801a534 <tcp_slowtmr+0x4d8>)
 801a4f0:	f008 ff90 	bl	8023414 <iprintf>
 801a4f4:	e6be      	b.n	801a274 <tcp_slowtmr+0x218>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 801a4f6:	4629      	mov	r1, r5
 801a4f8:	4620      	mov	r0, r4
 801a4fa:	f002 fee5 	bl	801d2c8 <tcp_split_unsent_seg>
 801a4fe:	2800      	cmp	r0, #0
 801a500:	d195      	bne.n	801a42e <tcp_slowtmr+0x3d2>
                if (tcp_output(pcb) == ERR_OK) {
 801a502:	4620      	mov	r0, r4
 801a504:	f003 f9f6 	bl	801d8f4 <tcp_output>
 801a508:	2800      	cmp	r0, #0
 801a50a:	d190      	bne.n	801a42e <tcp_slowtmr+0x3d2>
    pcb_remove = 0;
 801a50c:	4605      	mov	r5, r0
 801a50e:	7d23      	ldrb	r3, [r4, #20]
 801a510:	e5d8      	b.n	801a0c4 <tcp_slowtmr+0x68>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801a512:	4643      	mov	r3, r8
 801a514:	f240 52af 	movw	r2, #1455	; 0x5af
 801a518:	490b      	ldr	r1, [pc, #44]	; (801a548 <tcp_slowtmr+0x4ec>)
 801a51a:	4630      	mov	r0, r6
 801a51c:	f008 ff7a 	bl	8023414 <iprintf>
 801a520:	e705      	b.n	801a32e <tcp_slowtmr+0x2d2>
 801a522:	bf00      	nop
 801a524:	000124f8 	.word	0x000124f8
 801a528:	10624dd3 	.word	0x10624dd3
 801a52c:	0804168c 	.word	0x0804168c
 801a530:	08041334 	.word	0x08041334
 801a534:	08029f34 	.word	0x08029f34
 801a538:	0804166c 	.word	0x0804166c
 801a53c:	08041308 	.word	0x08041308
 801a540:	080413b8 	.word	0x080413b8
 801a544:	080412d0 	.word	0x080412d0
 801a548:	08041390 	.word	0x08041390

0801a54c <tcp_pcb_remove>:
{
 801a54c:	b538      	push	{r3, r4, r5, lr}
 801a54e:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801a550:	460c      	mov	r4, r1
 801a552:	2900      	cmp	r1, #0
 801a554:	d04a      	beq.n	801a5ec <tcp_pcb_remove+0xa0>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801a556:	2d00      	cmp	r5, #0
 801a558:	d051      	beq.n	801a5fe <tcp_pcb_remove+0xb2>
  TCP_RMV(pcblist, pcb);
 801a55a:	682b      	ldr	r3, [r5, #0]
 801a55c:	42a3      	cmp	r3, r4
 801a55e:	d032      	beq.n	801a5c6 <tcp_pcb_remove+0x7a>
 801a560:	b12b      	cbz	r3, 801a56e <tcp_pcb_remove+0x22>
 801a562:	68da      	ldr	r2, [r3, #12]
 801a564:	42a2      	cmp	r2, r4
 801a566:	d03e      	beq.n	801a5e6 <tcp_pcb_remove+0x9a>
 801a568:	4613      	mov	r3, r2
 801a56a:	2b00      	cmp	r3, #0
 801a56c:	d1f9      	bne.n	801a562 <tcp_pcb_remove+0x16>
 801a56e:	2300      	movs	r3, #0
  tcp_pcb_purge(pcb);
 801a570:	4620      	mov	r0, r4
  TCP_RMV(pcblist, pcb);
 801a572:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 801a574:	f7ff fd32 	bl	8019fdc <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 801a578:	7d23      	ldrb	r3, [r4, #20]
 801a57a:	2b0a      	cmp	r3, #10
 801a57c:	d02d      	beq.n	801a5da <tcp_pcb_remove+0x8e>
 801a57e:	2b01      	cmp	r3, #1
 801a580:	d01d      	beq.n	801a5be <tcp_pcb_remove+0x72>
      (pcb->flags & TF_ACK_DELAY)) {
 801a582:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 801a584:	07da      	lsls	r2, r3, #31
 801a586:	d421      	bmi.n	801a5cc <tcp_pcb_remove+0x80>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801a588:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801a58a:	b133      	cbz	r3, 801a59a <tcp_pcb_remove+0x4e>
 801a58c:	4b20      	ldr	r3, [pc, #128]	; (801a610 <tcp_pcb_remove+0xc4>)
 801a58e:	f640 0293 	movw	r2, #2195	; 0x893
 801a592:	4920      	ldr	r1, [pc, #128]	; (801a614 <tcp_pcb_remove+0xc8>)
 801a594:	4820      	ldr	r0, [pc, #128]	; (801a618 <tcp_pcb_remove+0xcc>)
 801a596:	f008 ff3d 	bl	8023414 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801a59a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801a59c:	b133      	cbz	r3, 801a5ac <tcp_pcb_remove+0x60>
 801a59e:	4b1c      	ldr	r3, [pc, #112]	; (801a610 <tcp_pcb_remove+0xc4>)
 801a5a0:	f640 0294 	movw	r2, #2196	; 0x894
 801a5a4:	491d      	ldr	r1, [pc, #116]	; (801a61c <tcp_pcb_remove+0xd0>)
 801a5a6:	481c      	ldr	r0, [pc, #112]	; (801a618 <tcp_pcb_remove+0xcc>)
 801a5a8:	f008 ff34 	bl	8023414 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801a5ac:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801a5ae:	b133      	cbz	r3, 801a5be <tcp_pcb_remove+0x72>
 801a5b0:	4b17      	ldr	r3, [pc, #92]	; (801a610 <tcp_pcb_remove+0xc4>)
 801a5b2:	f640 0296 	movw	r2, #2198	; 0x896
 801a5b6:	491a      	ldr	r1, [pc, #104]	; (801a620 <tcp_pcb_remove+0xd4>)
 801a5b8:	4817      	ldr	r0, [pc, #92]	; (801a618 <tcp_pcb_remove+0xcc>)
 801a5ba:	f008 ff2b 	bl	8023414 <iprintf>
  pcb->state = CLOSED;
 801a5be:	2300      	movs	r3, #0
 801a5c0:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 801a5c2:	82e3      	strh	r3, [r4, #22]
}
 801a5c4:	bd38      	pop	{r3, r4, r5, pc}
  TCP_RMV(pcblist, pcb);
 801a5c6:	68e3      	ldr	r3, [r4, #12]
 801a5c8:	602b      	str	r3, [r5, #0]
 801a5ca:	e7d0      	b.n	801a56e <tcp_pcb_remove+0x22>
    tcp_ack_now(pcb);
 801a5cc:	f043 0302 	orr.w	r3, r3, #2
    tcp_output(pcb);
 801a5d0:	4620      	mov	r0, r4
    tcp_ack_now(pcb);
 801a5d2:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 801a5d4:	f003 f98e 	bl	801d8f4 <tcp_output>
 801a5d8:	7d23      	ldrb	r3, [r4, #20]
  if (pcb->state != LISTEN) {
 801a5da:	2b01      	cmp	r3, #1
 801a5dc:	d0ef      	beq.n	801a5be <tcp_pcb_remove+0x72>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801a5de:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801a5e0:	2b00      	cmp	r3, #0
 801a5e2:	d1d3      	bne.n	801a58c <tcp_pcb_remove+0x40>
 801a5e4:	e7d9      	b.n	801a59a <tcp_pcb_remove+0x4e>
  TCP_RMV(pcblist, pcb);
 801a5e6:	68e2      	ldr	r2, [r4, #12]
 801a5e8:	60da      	str	r2, [r3, #12]
 801a5ea:	e7c0      	b.n	801a56e <tcp_pcb_remove+0x22>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801a5ec:	4b08      	ldr	r3, [pc, #32]	; (801a610 <tcp_pcb_remove+0xc4>)
 801a5ee:	f640 0283 	movw	r2, #2179	; 0x883
 801a5f2:	490c      	ldr	r1, [pc, #48]	; (801a624 <tcp_pcb_remove+0xd8>)
 801a5f4:	4808      	ldr	r0, [pc, #32]	; (801a618 <tcp_pcb_remove+0xcc>)
 801a5f6:	f008 ff0d 	bl	8023414 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801a5fa:	2d00      	cmp	r5, #0
 801a5fc:	d1ad      	bne.n	801a55a <tcp_pcb_remove+0xe>
 801a5fe:	4b04      	ldr	r3, [pc, #16]	; (801a610 <tcp_pcb_remove+0xc4>)
 801a600:	f640 0284 	movw	r2, #2180	; 0x884
 801a604:	4908      	ldr	r1, [pc, #32]	; (801a628 <tcp_pcb_remove+0xdc>)
 801a606:	4804      	ldr	r0, [pc, #16]	; (801a618 <tcp_pcb_remove+0xcc>)
 801a608:	f008 ff04 	bl	8023414 <iprintf>
 801a60c:	e7a5      	b.n	801a55a <tcp_pcb_remove+0xe>
 801a60e:	bf00      	nop
 801a610:	08040f98 	.word	0x08040f98
 801a614:	0804141c 	.word	0x0804141c
 801a618:	08029f34 	.word	0x08029f34
 801a61c:	08041434 	.word	0x08041434
 801a620:	08041450 	.word	0x08041450
 801a624:	080413e0 	.word	0x080413e0
 801a628:	080413fc 	.word	0x080413fc

0801a62c <tcp_abandon>:
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801a62c:	2800      	cmp	r0, #0
 801a62e:	f000 8082 	beq.w	801a736 <tcp_abandon+0x10a>
{
 801a632:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801a636:	7d03      	ldrb	r3, [r0, #20]
{
 801a638:	b085      	sub	sp, #20
 801a63a:	4605      	mov	r5, r0
 801a63c:	460e      	mov	r6, r1
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801a63e:	2b01      	cmp	r3, #1
 801a640:	d065      	beq.n	801a70e <tcp_abandon+0xe2>
  if (pcb->state == TIME_WAIT) {
 801a642:	2b0a      	cmp	r3, #10
 801a644:	d06d      	beq.n	801a722 <tcp_abandon+0xf6>
    seqno = pcb->snd_nxt;
 801a646:	f8d5 a050 	ldr.w	sl, [r5, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 801a64a:	f8d5 b024 	ldr.w	fp, [r5, #36]	; 0x24
    errf = pcb->errf;
 801a64e:	f8d5 7090 	ldr.w	r7, [r5, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 801a652:	f8d5 9010 	ldr.w	r9, [r5, #16]
    if (pcb->state == CLOSED) {
 801a656:	b97b      	cbnz	r3, 801a678 <tcp_abandon+0x4c>
      if (pcb->local_port != 0) {
 801a658:	f8b5 8016 	ldrh.w	r8, [r5, #22]
 801a65c:	f1b8 0f00 	cmp.w	r8, #0
 801a660:	d038      	beq.n	801a6d4 <tcp_abandon+0xa8>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801a662:	4a3a      	ldr	r2, [pc, #232]	; (801a74c <tcp_abandon+0x120>)
 801a664:	6813      	ldr	r3, [r2, #0]
 801a666:	42ab      	cmp	r3, r5
 801a668:	d036      	beq.n	801a6d8 <tcp_abandon+0xac>
 801a66a:	2b00      	cmp	r3, #0
 801a66c:	d036      	beq.n	801a6dc <tcp_abandon+0xb0>
 801a66e:	68da      	ldr	r2, [r3, #12]
 801a670:	42aa      	cmp	r2, r5
 801a672:	d067      	beq.n	801a744 <tcp_abandon+0x118>
 801a674:	4613      	mov	r3, r2
 801a676:	e7f8      	b.n	801a66a <tcp_abandon+0x3e>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801a678:	4629      	mov	r1, r5
 801a67a:	4835      	ldr	r0, [pc, #212]	; (801a750 <tcp_abandon+0x124>)
      local_port = pcb->local_port;
 801a67c:	f8b5 8016 	ldrh.w	r8, [r5, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801a680:	f7ff ff64 	bl	801a54c <tcp_pcb_remove>
 801a684:	4b33      	ldr	r3, [pc, #204]	; (801a754 <tcp_abandon+0x128>)
 801a686:	2201      	movs	r2, #1
 801a688:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801a68a:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801a68c:	b12c      	cbz	r4, 801a69a <tcp_abandon+0x6e>
    struct tcp_seg *next = seg->next;
 801a68e:	4620      	mov	r0, r4
 801a690:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a692:	f7ff fbcf 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a696:	2c00      	cmp	r4, #0
 801a698:	d1f9      	bne.n	801a68e <tcp_abandon+0x62>
    if (pcb->unsent != NULL) {
 801a69a:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 801a69c:	b12c      	cbz	r4, 801a6aa <tcp_abandon+0x7e>
    struct tcp_seg *next = seg->next;
 801a69e:	4620      	mov	r0, r4
 801a6a0:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a6a2:	f7ff fbc7 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a6a6:	2c00      	cmp	r4, #0
 801a6a8:	d1f9      	bne.n	801a69e <tcp_abandon+0x72>
    if (pcb->ooseq != NULL) {
 801a6aa:	6f6c      	ldr	r4, [r5, #116]	; 0x74
 801a6ac:	b12c      	cbz	r4, 801a6ba <tcp_abandon+0x8e>
    struct tcp_seg *next = seg->next;
 801a6ae:	4620      	mov	r0, r4
 801a6b0:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801a6b2:	f7ff fbbf 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801a6b6:	2c00      	cmp	r4, #0
 801a6b8:	d1f9      	bne.n	801a6ae <tcp_abandon+0x82>
    if (send_rst) {
 801a6ba:	b9a6      	cbnz	r6, 801a6e6 <tcp_abandon+0xba>
    tcp_free(pcb);
 801a6bc:	4628      	mov	r0, r5
 801a6be:	f7ff fa55 	bl	8019b6c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801a6c2:	b30f      	cbz	r7, 801a708 <tcp_abandon+0xdc>
 801a6c4:	4648      	mov	r0, r9
 801a6c6:	f06f 010c 	mvn.w	r1, #12
 801a6ca:	463b      	mov	r3, r7
}
 801a6cc:	b005      	add	sp, #20
 801a6ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801a6d2:	4718      	bx	r3
    int send_rst = 0;
 801a6d4:	461e      	mov	r6, r3
 801a6d6:	e7d8      	b.n	801a68a <tcp_abandon+0x5e>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801a6d8:	68eb      	ldr	r3, [r5, #12]
 801a6da:	6013      	str	r3, [r2, #0]
 801a6dc:	2300      	movs	r3, #0
    u16_t local_port = 0;
 801a6de:	4698      	mov	r8, r3
    int send_rst = 0;
 801a6e0:	461e      	mov	r6, r3
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801a6e2:	60eb      	str	r3, [r5, #12]
 801a6e4:	e7d1      	b.n	801a68a <tcp_abandon+0x5e>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801a6e6:	8b28      	ldrh	r0, [r5, #24]
 801a6e8:	1d2b      	adds	r3, r5, #4
 801a6ea:	465a      	mov	r2, fp
 801a6ec:	4651      	mov	r1, sl
 801a6ee:	9002      	str	r0, [sp, #8]
 801a6f0:	4628      	mov	r0, r5
 801a6f2:	9300      	str	r3, [sp, #0]
 801a6f4:	462b      	mov	r3, r5
 801a6f6:	f8cd 8004 	str.w	r8, [sp, #4]
 801a6fa:	f003 f87b 	bl	801d7f4 <tcp_rst>
    tcp_free(pcb);
 801a6fe:	4628      	mov	r0, r5
 801a700:	f7ff fa34 	bl	8019b6c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801a704:	2f00      	cmp	r7, #0
 801a706:	d1dd      	bne.n	801a6c4 <tcp_abandon+0x98>
}
 801a708:	b005      	add	sp, #20
 801a70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801a70e:	4b12      	ldr	r3, [pc, #72]	; (801a758 <tcp_abandon+0x12c>)
 801a710:	f44f 7210 	mov.w	r2, #576	; 0x240
 801a714:	4911      	ldr	r1, [pc, #68]	; (801a75c <tcp_abandon+0x130>)
 801a716:	4812      	ldr	r0, [pc, #72]	; (801a760 <tcp_abandon+0x134>)
 801a718:	f008 fe7c 	bl	8023414 <iprintf>
 801a71c:	7d2b      	ldrb	r3, [r5, #20]
  if (pcb->state == TIME_WAIT) {
 801a71e:	2b0a      	cmp	r3, #10
 801a720:	d191      	bne.n	801a646 <tcp_abandon+0x1a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801a722:	4629      	mov	r1, r5
 801a724:	480f      	ldr	r0, [pc, #60]	; (801a764 <tcp_abandon+0x138>)
 801a726:	f7ff ff11 	bl	801a54c <tcp_pcb_remove>
    tcp_free(pcb);
 801a72a:	4628      	mov	r0, r5
}
 801a72c:	b005      	add	sp, #20
 801a72e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tcp_free(pcb);
 801a732:	f7ff ba1b 	b.w	8019b6c <tcp_free>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801a736:	4b08      	ldr	r3, [pc, #32]	; (801a758 <tcp_abandon+0x12c>)
 801a738:	f240 223d 	movw	r2, #573	; 0x23d
 801a73c:	490a      	ldr	r1, [pc, #40]	; (801a768 <tcp_abandon+0x13c>)
 801a73e:	4808      	ldr	r0, [pc, #32]	; (801a760 <tcp_abandon+0x134>)
 801a740:	f008 be68 	b.w	8023414 <iprintf>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801a744:	68ea      	ldr	r2, [r5, #12]
 801a746:	60da      	str	r2, [r3, #12]
 801a748:	e7c8      	b.n	801a6dc <tcp_abandon+0xb0>
 801a74a:	bf00      	nop
 801a74c:	2002e4ac 	.word	0x2002e4ac
 801a750:	2002e4a0 	.word	0x2002e4a0
 801a754:	2002e49c 	.word	0x2002e49c
 801a758:	08040f98 	.word	0x08040f98
 801a75c:	08041484 	.word	0x08041484
 801a760:	08029f34 	.word	0x08029f34
 801a764:	2002e4b0 	.word	0x2002e4b0
 801a768:	08041468 	.word	0x08041468

0801a76c <tcp_abort>:
  tcp_abandon(pcb, 1);
 801a76c:	2101      	movs	r1, #1
 801a76e:	f7ff bf5d 	b.w	801a62c <tcp_abandon>
 801a772:	bf00      	nop

0801a774 <tcp_accept_null>:
{
 801a774:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801a776:	460c      	mov	r4, r1
 801a778:	b131      	cbz	r1, 801a788 <tcp_accept_null+0x14>
  tcp_abandon(pcb, 1);
 801a77a:	4620      	mov	r0, r4
 801a77c:	2101      	movs	r1, #1
 801a77e:	f7ff ff55 	bl	801a62c <tcp_abandon>
}
 801a782:	f06f 000c 	mvn.w	r0, #12
 801a786:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801a788:	4b06      	ldr	r3, [pc, #24]	; (801a7a4 <tcp_accept_null+0x30>)
 801a78a:	f240 320f 	movw	r2, #783	; 0x30f
 801a78e:	4906      	ldr	r1, [pc, #24]	; (801a7a8 <tcp_accept_null+0x34>)
 801a790:	4806      	ldr	r0, [pc, #24]	; (801a7ac <tcp_accept_null+0x38>)
 801a792:	f008 fe3f 	bl	8023414 <iprintf>
  tcp_abandon(pcb, 1);
 801a796:	4620      	mov	r0, r4
 801a798:	2101      	movs	r1, #1
 801a79a:	f7ff ff47 	bl	801a62c <tcp_abandon>
}
 801a79e:	f06f 000c 	mvn.w	r0, #12
 801a7a2:	bd10      	pop	{r4, pc}
 801a7a4:	08040f98 	.word	0x08040f98
 801a7a8:	080414b8 	.word	0x080414b8
 801a7ac:	08029f34 	.word	0x08029f34

0801a7b0 <tcp_netif_ip_addr_changed_pcblist>:
{
 801a7b0:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801a7b2:	4605      	mov	r5, r0
{
 801a7b4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801a7b6:	b178      	cbz	r0, 801a7d8 <tcp_netif_ip_addr_changed_pcblist+0x28>
  while (pcb != NULL) {
 801a7b8:	b134      	cbz	r4, 801a7c8 <tcp_netif_ip_addr_changed_pcblist+0x18>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801a7ba:	6822      	ldr	r2, [r4, #0]
 801a7bc:	682b      	ldr	r3, [r5, #0]
 801a7be:	429a      	cmp	r2, r3
 801a7c0:	d003      	beq.n	801a7ca <tcp_netif_ip_addr_changed_pcblist+0x1a>
      pcb = pcb->next;
 801a7c2:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 801a7c4:	2c00      	cmp	r4, #0
 801a7c6:	d1f8      	bne.n	801a7ba <tcp_netif_ip_addr_changed_pcblist+0xa>
}
 801a7c8:	bd38      	pop	{r3, r4, r5, pc}
      struct tcp_pcb *next = pcb->next;
 801a7ca:	68e3      	ldr	r3, [r4, #12]
  tcp_abandon(pcb, 1);
 801a7cc:	4620      	mov	r0, r4
 801a7ce:	2101      	movs	r1, #1
      pcb = next;
 801a7d0:	461c      	mov	r4, r3
  tcp_abandon(pcb, 1);
 801a7d2:	f7ff ff2b 	bl	801a62c <tcp_abandon>
      pcb = next;
 801a7d6:	e7ef      	b.n	801a7b8 <tcp_netif_ip_addr_changed_pcblist+0x8>
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801a7d8:	4b03      	ldr	r3, [pc, #12]	; (801a7e8 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 801a7da:	f44f 6210 	mov.w	r2, #2304	; 0x900
 801a7de:	4903      	ldr	r1, [pc, #12]	; (801a7ec <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 801a7e0:	4803      	ldr	r0, [pc, #12]	; (801a7f0 <tcp_netif_ip_addr_changed_pcblist+0x40>)
 801a7e2:	f008 fe17 	bl	8023414 <iprintf>
 801a7e6:	e7e7      	b.n	801a7b8 <tcp_netif_ip_addr_changed_pcblist+0x8>
 801a7e8:	08040f98 	.word	0x08040f98
 801a7ec:	080414d8 	.word	0x080414d8
 801a7f0:	08029f34 	.word	0x08029f34

0801a7f4 <tcp_kill_state>:
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a7f4:	4b0f      	ldr	r3, [pc, #60]	; (801a834 <tcp_kill_state+0x40>)
 801a7f6:	6819      	ldr	r1, [r3, #0]
 801a7f8:	b1d1      	cbz	r1, 801a830 <tcp_kill_state+0x3c>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a7fa:	4b0f      	ldr	r3, [pc, #60]	; (801a838 <tcp_kill_state+0x44>)
  inactivity = 0;
 801a7fc:	2200      	movs	r2, #0
{
 801a7fe:	b430      	push	{r4, r5}
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a800:	681d      	ldr	r5, [r3, #0]
  inactive = NULL;
 801a802:	4614      	mov	r4, r2
 801a804:	e001      	b.n	801a80a <tcp_kill_state+0x16>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a806:	68c9      	ldr	r1, [r1, #12]
 801a808:	b159      	cbz	r1, 801a822 <tcp_kill_state+0x2e>
    if (pcb->state == state) {
 801a80a:	7d0b      	ldrb	r3, [r1, #20]
 801a80c:	4283      	cmp	r3, r0
 801a80e:	d1fa      	bne.n	801a806 <tcp_kill_state+0x12>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a810:	6a0b      	ldr	r3, [r1, #32]
 801a812:	1aeb      	subs	r3, r5, r3
 801a814:	4293      	cmp	r3, r2
 801a816:	d3f6      	bcc.n	801a806 <tcp_kill_state+0x12>
 801a818:	460c      	mov	r4, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a81a:	68c9      	ldr	r1, [r1, #12]
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a81c:	461a      	mov	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a81e:	2900      	cmp	r1, #0
 801a820:	d1f3      	bne.n	801a80a <tcp_kill_state+0x16>
  if (inactive != NULL) {
 801a822:	b11c      	cbz	r4, 801a82c <tcp_kill_state+0x38>
    tcp_abandon(inactive, 0);
 801a824:	4620      	mov	r0, r4
}
 801a826:	bc30      	pop	{r4, r5}
    tcp_abandon(inactive, 0);
 801a828:	f7ff bf00 	b.w	801a62c <tcp_abandon>
}
 801a82c:	bc30      	pop	{r4, r5}
 801a82e:	4770      	bx	lr
 801a830:	4770      	bx	lr
 801a832:	bf00      	nop
 801a834:	2002e4a0 	.word	0x2002e4a0
 801a838:	2002e4a4 	.word	0x2002e4a4

0801a83c <tcp_alloc>:
{
 801a83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801a83e:	f44f 62e6 	mov.w	r2, #1840	; 0x730
{
 801a842:	4605      	mov	r5, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801a844:	495c      	ldr	r1, [pc, #368]	; (801a9b8 <tcp_alloc+0x17c>)
 801a846:	2002      	movs	r0, #2
 801a848:	f7fe f9d8 	bl	8018bfc <memp_malloc_fn>
  if (pcb == NULL) {
 801a84c:	b328      	cbz	r0, 801a89a <tcp_alloc+0x5e>
 801a84e:	4603      	mov	r3, r0
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801a850:	229c      	movs	r2, #156	; 0x9c
 801a852:	2100      	movs	r1, #0
 801a854:	4618      	mov	r0, r3
    pcb->snd_buf = TCP_SND_BUF;
 801a856:	f44f 6486 	mov.w	r4, #1072	; 0x430
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801a85a:	f007 fe69 	bl	8022530 <memset>
    pcb->tmr = tcp_ticks;
 801a85e:	4957      	ldr	r1, [pc, #348]	; (801a9bc <tcp_alloc+0x180>)
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801a860:	4603      	mov	r3, r0
    pcb->last_timer = tcp_timer_ctr;
 801a862:	4a57      	ldr	r2, [pc, #348]	; (801a9c0 <tcp_alloc+0x184>)
    pcb->tmr = tcp_ticks;
 801a864:	6808      	ldr	r0, [r1, #0]
    pcb->ttl = TCP_TTL;
 801a866:	21ff      	movs	r1, #255	; 0xff
    pcb->last_timer = tcp_timer_ctr;
 801a868:	7816      	ldrb	r6, [r2, #0]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801a86a:	2206      	movs	r2, #6
    pcb->tmr = tcp_ticks;
 801a86c:	6218      	str	r0, [r3, #32]
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801a86e:	4855      	ldr	r0, [pc, #340]	; (801a9c4 <tcp_alloc+0x188>)
    pcb->prio = prio;
 801a870:	755d      	strb	r5, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801a872:	f8a3 4064 	strh.w	r4, [r3, #100]	; 0x64
    pcb->rtime = -1;
 801a876:	4d54      	ldr	r5, [pc, #336]	; (801a9c8 <tcp_alloc+0x18c>)
    pcb->cwnd = 1;
 801a878:	4c54      	ldr	r4, [pc, #336]	; (801a9cc <tcp_alloc+0x190>)
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801a87a:	6298      	str	r0, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801a87c:	72d9      	strb	r1, [r3, #11]
    pcb->recv = tcp_recv_null;
 801a87e:	4854      	ldr	r0, [pc, #336]	; (801a9d0 <tcp_alloc+0x194>)
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801a880:	4954      	ldr	r1, [pc, #336]	; (801a9d4 <tcp_alloc+0x198>)
    pcb->last_timer = tcp_timer_ctr;
 801a882:	779e      	strb	r6, [r3, #30]
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801a884:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801a888:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801a88a:	631d      	str	r5, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801a88c:	649c      	str	r4, [r3, #72]	; 0x48
    pcb->recv = tcp_recv_null;
 801a88e:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801a892:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
}
 801a896:	4618      	mov	r0, r3
 801a898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801a89a:	4e4f      	ldr	r6, [pc, #316]	; (801a9d8 <tcp_alloc+0x19c>)
 801a89c:	6834      	ldr	r4, [r6, #0]
  while (pcb != NULL) {
 801a89e:	b15c      	cbz	r4, 801a8b8 <tcp_alloc+0x7c>
    struct tcp_pcb *next = pcb->next;
 801a8a0:	4620      	mov	r0, r4
 801a8a2:	68e4      	ldr	r4, [r4, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 801a8a4:	8b43      	ldrh	r3, [r0, #26]
 801a8a6:	0719      	lsls	r1, r3, #28
 801a8a8:	d5f9      	bpl.n	801a89e <tcp_alloc+0x62>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801a8aa:	f023 0308 	bic.w	r3, r3, #8
 801a8ae:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 801a8b0:	f7ff f91c 	bl	8019aec <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 801a8b4:	2c00      	cmp	r4, #0
 801a8b6:	d1f3      	bne.n	801a8a0 <tcp_alloc+0x64>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8b8:	4b48      	ldr	r3, [pc, #288]	; (801a9dc <tcp_alloc+0x1a0>)
 801a8ba:	681b      	ldr	r3, [r3, #0]
 801a8bc:	b193      	cbz	r3, 801a8e4 <tcp_alloc+0xa8>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a8be:	4a3f      	ldr	r2, [pc, #252]	; (801a9bc <tcp_alloc+0x180>)
 801a8c0:	4618      	mov	r0, r3
 801a8c2:	6a19      	ldr	r1, [r3, #32]
 801a8c4:	6814      	ldr	r4, [r2, #0]
 801a8c6:	1a61      	subs	r1, r4, r1
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8c8:	68db      	ldr	r3, [r3, #12]
 801a8ca:	b143      	cbz	r3, 801a8de <tcp_alloc+0xa2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a8cc:	6a1a      	ldr	r2, [r3, #32]
 801a8ce:	1aa2      	subs	r2, r4, r2
 801a8d0:	428a      	cmp	r2, r1
 801a8d2:	d3f9      	bcc.n	801a8c8 <tcp_alloc+0x8c>
 801a8d4:	4618      	mov	r0, r3
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8d6:	68db      	ldr	r3, [r3, #12]
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801a8d8:	4611      	mov	r1, r2
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801a8da:	2b00      	cmp	r3, #0
 801a8dc:	d1f6      	bne.n	801a8cc <tcp_alloc+0x90>
  tcp_abandon(pcb, 1);
 801a8de:	2101      	movs	r1, #1
 801a8e0:	f7ff fea4 	bl	801a62c <tcp_abandon>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801a8e4:	f240 7239 	movw	r2, #1849	; 0x739
 801a8e8:	4933      	ldr	r1, [pc, #204]	; (801a9b8 <tcp_alloc+0x17c>)
 801a8ea:	2002      	movs	r0, #2
 801a8ec:	f7fe f986 	bl	8018bfc <memp_malloc_fn>
    if (pcb == NULL) {
 801a8f0:	4603      	mov	r3, r0
 801a8f2:	b130      	cbz	r0, 801a902 <tcp_alloc+0xc6>
 801a8f4:	4a3a      	ldr	r2, [pc, #232]	; (801a9e0 <tcp_alloc+0x1a4>)
 801a8f6:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 801a8fa:	880a      	ldrh	r2, [r1, #0]
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 801a8fc:	3a01      	subs	r2, #1
 801a8fe:	800a      	strh	r2, [r1, #0]
 801a900:	e7a6      	b.n	801a850 <tcp_alloc+0x14>
      tcp_kill_state(LAST_ACK);
 801a902:	2009      	movs	r0, #9
 801a904:	f7ff ff76 	bl	801a7f4 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801a908:	f240 723f 	movw	r2, #1855	; 0x73f
 801a90c:	492a      	ldr	r1, [pc, #168]	; (801a9b8 <tcp_alloc+0x17c>)
 801a90e:	2002      	movs	r0, #2
 801a910:	f7fe f974 	bl	8018bfc <memp_malloc_fn>
      if (pcb == NULL) {
 801a914:	4603      	mov	r3, r0
 801a916:	b138      	cbz	r0, 801a928 <tcp_alloc+0xec>
 801a918:	4a31      	ldr	r2, [pc, #196]	; (801a9e0 <tcp_alloc+0x1a4>)
 801a91a:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 801a91e:	880a      	ldrh	r2, [r1, #0]
        MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 801a920:	3a01      	subs	r2, #1
 801a922:	b292      	uxth	r2, r2
 801a924:	800a      	strh	r2, [r1, #0]
 801a926:	e7e9      	b.n	801a8fc <tcp_alloc+0xc0>
        tcp_kill_state(CLOSING);
 801a928:	2008      	movs	r0, #8
 801a92a:	f7ff ff63 	bl	801a7f4 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801a92e:	f240 7245 	movw	r2, #1861	; 0x745
 801a932:	4921      	ldr	r1, [pc, #132]	; (801a9b8 <tcp_alloc+0x17c>)
 801a934:	2002      	movs	r0, #2
 801a936:	f7fe f961 	bl	8018bfc <memp_malloc_fn>
        if (pcb == NULL) {
 801a93a:	4603      	mov	r3, r0
 801a93c:	b138      	cbz	r0, 801a94e <tcp_alloc+0x112>
 801a93e:	4a28      	ldr	r2, [pc, #160]	; (801a9e0 <tcp_alloc+0x1a4>)
          MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 801a940:	f8d2 10bc 	ldr.w	r1, [r2, #188]	; 0xbc
 801a944:	880a      	ldrh	r2, [r1, #0]
 801a946:	3a01      	subs	r2, #1
 801a948:	b292      	uxth	r2, r2
 801a94a:	800a      	strh	r2, [r1, #0]
 801a94c:	e7e8      	b.n	801a920 <tcp_alloc+0xe4>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801a94e:	062a      	lsls	r2, r5, #24
 801a950:	d42f      	bmi.n	801a9b2 <tcp_alloc+0x176>
  if (mprio == 0) {
 801a952:	b1ed      	cbz	r5, 801a990 <tcp_alloc+0x154>
 801a954:	462a      	mov	r2, r5
  mprio--;
 801a956:	1e51      	subs	r1, r2, #1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a958:	6832      	ldr	r2, [r6, #0]
  mprio--;
 801a95a:	b2c9      	uxtb	r1, r1
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a95c:	b1c2      	cbz	r2, 801a990 <tcp_alloc+0x154>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801a95e:	4817      	ldr	r0, [pc, #92]	; (801a9bc <tcp_alloc+0x180>)
  inactivity = 0;
 801a960:	2700      	movs	r7, #0
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801a962:	6806      	ldr	r6, [r0, #0]
 801a964:	e005      	b.n	801a972 <tcp_alloc+0x136>
 801a966:	6a14      	ldr	r4, [r2, #32]
      inactivity = tcp_ticks - pcb->tmr;
 801a968:	1b37      	subs	r7, r6, r4
    if ((pcb->prio < mprio) ||
 801a96a:	4601      	mov	r1, r0
      inactivity = tcp_ticks - pcb->tmr;
 801a96c:	4613      	mov	r3, r2
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801a96e:	68d2      	ldr	r2, [r2, #12]
 801a970:	b14a      	cbz	r2, 801a986 <tcp_alloc+0x14a>
    if ((pcb->prio < mprio) ||
 801a972:	7d50      	ldrb	r0, [r2, #21]
 801a974:	4281      	cmp	r1, r0
 801a976:	d8f6      	bhi.n	801a966 <tcp_alloc+0x12a>
 801a978:	d1f9      	bne.n	801a96e <tcp_alloc+0x132>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801a97a:	6a14      	ldr	r4, [r2, #32]
 801a97c:	eba6 0c04 	sub.w	ip, r6, r4
 801a980:	4567      	cmp	r7, ip
 801a982:	d8f4      	bhi.n	801a96e <tcp_alloc+0x132>
 801a984:	e7f0      	b.n	801a968 <tcp_alloc+0x12c>
  if (inactive != NULL) {
 801a986:	b11b      	cbz	r3, 801a990 <tcp_alloc+0x154>
  tcp_abandon(pcb, 1);
 801a988:	4618      	mov	r0, r3
 801a98a:	2101      	movs	r1, #1
 801a98c:	f7ff fe4e 	bl	801a62c <tcp_abandon>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801a990:	f240 724b 	movw	r2, #1867	; 0x74b
 801a994:	4908      	ldr	r1, [pc, #32]	; (801a9b8 <tcp_alloc+0x17c>)
 801a996:	2002      	movs	r0, #2
 801a998:	f7fe f930 	bl	8018bfc <memp_malloc_fn>
          if (pcb != NULL) {
 801a99c:	4603      	mov	r3, r0
 801a99e:	2800      	cmp	r0, #0
 801a9a0:	f43f af79 	beq.w	801a896 <tcp_alloc+0x5a>
            MEMP_STATS_DEC(err, MEMP_TCP_PCB);
 801a9a4:	4a0e      	ldr	r2, [pc, #56]	; (801a9e0 <tcp_alloc+0x1a4>)
 801a9a6:	f8d2 00bc 	ldr.w	r0, [r2, #188]	; 0xbc
 801a9aa:	8801      	ldrh	r1, [r0, #0]
 801a9ac:	3901      	subs	r1, #1
 801a9ae:	8001      	strh	r1, [r0, #0]
 801a9b0:	e7c6      	b.n	801a940 <tcp_alloc+0x104>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801a9b2:	227f      	movs	r2, #127	; 0x7f
 801a9b4:	e7cf      	b.n	801a956 <tcp_alloc+0x11a>
 801a9b6:	bf00      	nop
 801a9b8:	08040f98 	.word	0x08040f98
 801a9bc:	2002e4a4 	.word	0x2002e4a4
 801a9c0:	2001aa31 	.word	0x2001aa31
 801a9c4:	08600860 	.word	0x08600860
 801a9c8:	0218ffff 	.word	0x0218ffff
 801a9cc:	04300001 	.word	0x04300001
 801a9d0:	0801abb5 	.word	0x0801abb5
 801a9d4:	006ddd00 	.word	0x006ddd00
 801a9d8:	2002e4a0 	.word	0x2002e4a0
 801a9dc:	2002e4b0 	.word	0x2002e4b0
 801a9e0:	2002e394 	.word	0x2002e394

0801a9e4 <tcp_new>:
  return tcp_alloc(TCP_PRIO_NORMAL);
 801a9e4:	2040      	movs	r0, #64	; 0x40
 801a9e6:	f7ff bf29 	b.w	801a83c <tcp_alloc>
 801a9ea:	bf00      	nop

0801a9ec <tcp_new_ip_type>:
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801a9ec:	2040      	movs	r0, #64	; 0x40
 801a9ee:	f7ff bf25 	b.w	801a83c <tcp_alloc>
 801a9f2:	bf00      	nop

0801a9f4 <tcp_close_shutdown>:
{
 801a9f4:	b530      	push	{r4, r5, lr}
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801a9f6:	4604      	mov	r4, r0
{
 801a9f8:	b085      	sub	sp, #20
 801a9fa:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801a9fc:	2800      	cmp	r0, #0
 801a9fe:	d062      	beq.n	801aac6 <tcp_close_shutdown+0xd2>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801aa00:	7d23      	ldrb	r3, [r4, #20]
 801aa02:	b11d      	cbz	r5, 801aa0c <tcp_close_shutdown+0x18>
 801aa04:	2b04      	cmp	r3, #4
 801aa06:	d00c      	beq.n	801aa22 <tcp_close_shutdown+0x2e>
 801aa08:	2b07      	cmp	r3, #7
 801aa0a:	d00a      	beq.n	801aa22 <tcp_close_shutdown+0x2e>
  switch (pcb->state) {
 801aa0c:	2b01      	cmp	r3, #1
 801aa0e:	d062      	beq.n	801aad6 <tcp_close_shutdown+0xe2>
 801aa10:	2b02      	cmp	r3, #2
 801aa12:	d02d      	beq.n	801aa70 <tcp_close_shutdown+0x7c>
 801aa14:	b323      	cbz	r3, 801aa60 <tcp_close_shutdown+0x6c>
      return tcp_close_shutdown_fin(pcb);
 801aa16:	4620      	mov	r0, r4
}
 801aa18:	b005      	add	sp, #20
 801aa1a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      return tcp_close_shutdown_fin(pcb);
 801aa1e:	f7ff b865 	b.w	8019aec <tcp_close_shutdown_fin>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801aa22:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 801aa24:	2a00      	cmp	r2, #0
 801aa26:	d030      	beq.n	801aa8a <tcp_close_shutdown+0x96>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801aa28:	8b63      	ldrh	r3, [r4, #26]
 801aa2a:	06db      	lsls	r3, r3, #27
 801aa2c:	d57c      	bpl.n	801ab28 <tcp_close_shutdown+0x134>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801aa2e:	8b20      	ldrh	r0, [r4, #24]
 801aa30:	1d22      	adds	r2, r4, #4
 801aa32:	8ae1      	ldrh	r1, [r4, #22]
 801aa34:	4623      	mov	r3, r4
 801aa36:	9002      	str	r0, [sp, #8]
 801aa38:	4620      	mov	r0, r4
 801aa3a:	e9cd 2100 	strd	r2, r1, [sp]
 801aa3e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801aa40:	6d21      	ldr	r1, [r4, #80]	; 0x50
 801aa42:	f002 fed7 	bl	801d7f4 <tcp_rst>
      tcp_pcb_purge(pcb);
 801aa46:	4620      	mov	r0, r4
 801aa48:	f7ff fac8 	bl	8019fdc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801aa4c:	4a3f      	ldr	r2, [pc, #252]	; (801ab4c <tcp_close_shutdown+0x158>)
 801aa4e:	6813      	ldr	r3, [r2, #0]
 801aa50:	42a3      	cmp	r3, r4
 801aa52:	d02a      	beq.n	801aaaa <tcp_close_shutdown+0xb6>
 801aa54:	b35b      	cbz	r3, 801aaae <tcp_close_shutdown+0xba>
 801aa56:	68da      	ldr	r2, [r3, #12]
 801aa58:	42a2      	cmp	r2, r4
 801aa5a:	d062      	beq.n	801ab22 <tcp_close_shutdown+0x12e>
 801aa5c:	4613      	mov	r3, r2
 801aa5e:	e7f9      	b.n	801aa54 <tcp_close_shutdown+0x60>
      if (pcb->local_port != 0) {
 801aa60:	8ae3      	ldrh	r3, [r4, #22]
 801aa62:	b9bb      	cbnz	r3, 801aa94 <tcp_close_shutdown+0xa0>
        tcp_free(pcb);
 801aa64:	4620      	mov	r0, r4
 801aa66:	f7ff f881 	bl	8019b6c <tcp_free>
}
 801aa6a:	2000      	movs	r0, #0
 801aa6c:	b005      	add	sp, #20
 801aa6e:	bd30      	pop	{r4, r5, pc}
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801aa70:	4621      	mov	r1, r4
 801aa72:	4836      	ldr	r0, [pc, #216]	; (801ab4c <tcp_close_shutdown+0x158>)
 801aa74:	f7ff fd6a 	bl	801a54c <tcp_pcb_remove>
 801aa78:	4b35      	ldr	r3, [pc, #212]	; (801ab50 <tcp_close_shutdown+0x15c>)
 801aa7a:	2201      	movs	r2, #1
      tcp_free(pcb);
 801aa7c:	4620      	mov	r0, r4
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801aa7e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801aa80:	f7ff f874 	bl	8019b6c <tcp_free>
}
 801aa84:	2000      	movs	r0, #0
 801aa86:	b005      	add	sp, #20
 801aa88:	bd30      	pop	{r4, r5, pc}
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801aa8a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801aa8c:	f5b2 6f06 	cmp.w	r2, #2144	; 0x860
 801aa90:	d0bc      	beq.n	801aa0c <tcp_close_shutdown+0x18>
 801aa92:	e7c9      	b.n	801aa28 <tcp_close_shutdown+0x34>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801aa94:	4a2f      	ldr	r2, [pc, #188]	; (801ab54 <tcp_close_shutdown+0x160>)
 801aa96:	6813      	ldr	r3, [r2, #0]
 801aa98:	42a3      	cmp	r3, r4
 801aa9a:	d03d      	beq.n	801ab18 <tcp_close_shutdown+0x124>
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	d03d      	beq.n	801ab1c <tcp_close_shutdown+0x128>
 801aaa0:	68da      	ldr	r2, [r3, #12]
 801aaa2:	42a2      	cmp	r2, r4
 801aaa4:	d04f      	beq.n	801ab46 <tcp_close_shutdown+0x152>
 801aaa6:	4613      	mov	r3, r2
 801aaa8:	e7f8      	b.n	801aa9c <tcp_close_shutdown+0xa8>
      TCP_RMV_ACTIVE(pcb);
 801aaaa:	68e3      	ldr	r3, [r4, #12]
 801aaac:	6013      	str	r3, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801aaae:	4b2a      	ldr	r3, [pc, #168]	; (801ab58 <tcp_close_shutdown+0x164>)
      TCP_RMV_ACTIVE(pcb);
 801aab0:	2000      	movs	r0, #0
 801aab2:	4a27      	ldr	r2, [pc, #156]	; (801ab50 <tcp_close_shutdown+0x15c>)
 801aab4:	2101      	movs	r1, #1
      if (tcp_input_pcb == pcb) {
 801aab6:	681b      	ldr	r3, [r3, #0]
      TCP_RMV_ACTIVE(pcb);
 801aab8:	60e0      	str	r0, [r4, #12]
      if (tcp_input_pcb == pcb) {
 801aaba:	42a3      	cmp	r3, r4
      TCP_RMV_ACTIVE(pcb);
 801aabc:	7011      	strb	r1, [r2, #0]
      if (tcp_input_pcb == pcb) {
 801aabe:	d1d1      	bne.n	801aa64 <tcp_close_shutdown+0x70>
        tcp_trigger_input_pcb_close();
 801aac0:	f001 fed2 	bl	801c868 <tcp_trigger_input_pcb_close>
 801aac4:	e7d1      	b.n	801aa6a <tcp_close_shutdown+0x76>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801aac6:	4b25      	ldr	r3, [pc, #148]	; (801ab5c <tcp_close_shutdown+0x168>)
 801aac8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801aacc:	4924      	ldr	r1, [pc, #144]	; (801ab60 <tcp_close_shutdown+0x16c>)
 801aace:	4825      	ldr	r0, [pc, #148]	; (801ab64 <tcp_close_shutdown+0x170>)
 801aad0:	f008 fca0 	bl	8023414 <iprintf>
 801aad4:	e794      	b.n	801aa00 <tcp_close_shutdown+0xc>
 801aad6:	4924      	ldr	r1, [pc, #144]	; (801ab68 <tcp_close_shutdown+0x174>)
      pcb->listener = NULL;
 801aad8:	2000      	movs	r0, #0
  switch (pcb->state) {
 801aada:	4b1e      	ldr	r3, [pc, #120]	; (801ab54 <tcp_close_shutdown+0x160>)
 801aadc:	f101 0508 	add.w	r5, r1, #8
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 801aae0:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801aae2:	b133      	cbz	r3, 801aaf2 <tcp_close_shutdown+0xfe>
    if (pcb->listener == lpcb) {
 801aae4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 801aae6:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 801aae8:	bf08      	it	eq
 801aaea:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801aaec:	68db      	ldr	r3, [r3, #12]
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	d1f8      	bne.n	801aae4 <tcp_close_shutdown+0xf0>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801aaf2:	428d      	cmp	r5, r1
 801aaf4:	d002      	beq.n	801aafc <tcp_close_shutdown+0x108>
 801aaf6:	f851 3b04 	ldr.w	r3, [r1], #4
 801aafa:	e7f1      	b.n	801aae0 <tcp_close_shutdown+0xec>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801aafc:	4621      	mov	r1, r4
 801aafe:	481b      	ldr	r0, [pc, #108]	; (801ab6c <tcp_close_shutdown+0x178>)
 801ab00:	f7ff fd24 	bl	801a54c <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801ab04:	7d23      	ldrb	r3, [r4, #20]
 801ab06:	2b01      	cmp	r3, #1
 801ab08:	d016      	beq.n	801ab38 <tcp_close_shutdown+0x144>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801ab0a:	4621      	mov	r1, r4
 801ab0c:	2003      	movs	r0, #3
 801ab0e:	f7fe f899 	bl	8018c44 <memp_free>
}
 801ab12:	2000      	movs	r0, #0
 801ab14:	b005      	add	sp, #20
 801ab16:	bd30      	pop	{r4, r5, pc}
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801ab18:	68e3      	ldr	r3, [r4, #12]
 801ab1a:	6013      	str	r3, [r2, #0]
 801ab1c:	2300      	movs	r3, #0
 801ab1e:	60e3      	str	r3, [r4, #12]
 801ab20:	e7a0      	b.n	801aa64 <tcp_close_shutdown+0x70>
      TCP_RMV_ACTIVE(pcb);
 801ab22:	68e2      	ldr	r2, [r4, #12]
 801ab24:	60da      	str	r2, [r3, #12]
 801ab26:	e7c2      	b.n	801aaae <tcp_close_shutdown+0xba>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801ab28:	4b0c      	ldr	r3, [pc, #48]	; (801ab5c <tcp_close_shutdown+0x168>)
 801ab2a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801ab2e:	4910      	ldr	r1, [pc, #64]	; (801ab70 <tcp_close_shutdown+0x17c>)
 801ab30:	480c      	ldr	r0, [pc, #48]	; (801ab64 <tcp_close_shutdown+0x170>)
 801ab32:	f008 fc6f 	bl	8023414 <iprintf>
 801ab36:	e77a      	b.n	801aa2e <tcp_close_shutdown+0x3a>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801ab38:	4b08      	ldr	r3, [pc, #32]	; (801ab5c <tcp_close_shutdown+0x168>)
 801ab3a:	22df      	movs	r2, #223	; 0xdf
 801ab3c:	490d      	ldr	r1, [pc, #52]	; (801ab74 <tcp_close_shutdown+0x180>)
 801ab3e:	4809      	ldr	r0, [pc, #36]	; (801ab64 <tcp_close_shutdown+0x170>)
 801ab40:	f008 fc68 	bl	8023414 <iprintf>
 801ab44:	e7e1      	b.n	801ab0a <tcp_close_shutdown+0x116>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801ab46:	68e2      	ldr	r2, [r4, #12]
 801ab48:	60da      	str	r2, [r3, #12]
 801ab4a:	e7e7      	b.n	801ab1c <tcp_close_shutdown+0x128>
 801ab4c:	2002e4a0 	.word	0x2002e4a0
 801ab50:	2002e49c 	.word	0x2002e49c
 801ab54:	2002e4ac 	.word	0x2002e4ac
 801ab58:	2002e4b4 	.word	0x2002e4b4
 801ab5c:	08040f98 	.word	0x08040f98
 801ab60:	0804150c 	.word	0x0804150c
 801ab64:	08029f34 	.word	0x08029f34
 801ab68:	08041684 	.word	0x08041684
 801ab6c:	2002e4a8 	.word	0x2002e4a8
 801ab70:	0804152c 	.word	0x0804152c
 801ab74:	08041548 	.word	0x08041548

0801ab78 <tcp_close>:
{
 801ab78:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801ab7a:	b158      	cbz	r0, 801ab94 <tcp_close+0x1c>
  if (pcb->state != LISTEN) {
 801ab7c:	7d03      	ldrb	r3, [r0, #20]
 801ab7e:	2b01      	cmp	r3, #1
 801ab80:	d003      	beq.n	801ab8a <tcp_close+0x12>
    tcp_set_flags(pcb, TF_RXCLOSED);
 801ab82:	8b43      	ldrh	r3, [r0, #26]
 801ab84:	f043 0310 	orr.w	r3, r3, #16
 801ab88:	8343      	strh	r3, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 801ab8a:	2101      	movs	r1, #1
}
 801ab8c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return tcp_close_shutdown(pcb, 1);
 801ab90:	f7ff bf30 	b.w	801a9f4 <tcp_close_shutdown>
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801ab94:	4b04      	ldr	r3, [pc, #16]	; (801aba8 <tcp_close+0x30>)
 801ab96:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 801ab9a:	4904      	ldr	r1, [pc, #16]	; (801abac <tcp_close+0x34>)
 801ab9c:	4804      	ldr	r0, [pc, #16]	; (801abb0 <tcp_close+0x38>)
 801ab9e:	f008 fc39 	bl	8023414 <iprintf>
}
 801aba2:	f06f 000f 	mvn.w	r0, #15
 801aba6:	bd08      	pop	{r3, pc}
 801aba8:	08040f98 	.word	0x08040f98
 801abac:	08041564 	.word	0x08041564
 801abb0:	08029f34 	.word	0x08029f34

0801abb4 <tcp_recv_null>:
{
 801abb4:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801abb6:	b189      	cbz	r1, 801abdc <tcp_recv_null+0x28>
  if (p != NULL) {
 801abb8:	4614      	mov	r4, r2
 801abba:	4608      	mov	r0, r1
 801abbc:	b13a      	cbz	r2, 801abce <tcp_recv_null+0x1a>
    tcp_recved(pcb, p->tot_len);
 801abbe:	8911      	ldrh	r1, [r2, #8]
 801abc0:	f7ff f8fe 	bl	8019dc0 <tcp_recved>
    pbuf_free(p);
 801abc4:	4620      	mov	r0, r4
 801abc6:	f7fe fb0d 	bl	80191e4 <pbuf_free>
  return ERR_OK;
 801abca:	2000      	movs	r0, #0
}
 801abcc:	bd10      	pop	{r4, pc}
  } else if (err == ERR_OK) {
 801abce:	b10b      	cbz	r3, 801abd4 <tcp_recv_null+0x20>
  return ERR_OK;
 801abd0:	4610      	mov	r0, r2
}
 801abd2:	bd10      	pop	{r4, pc}
 801abd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    return tcp_close(pcb);
 801abd8:	f7ff bfce 	b.w	801ab78 <tcp_close>
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801abdc:	4b04      	ldr	r3, [pc, #16]	; (801abf0 <tcp_recv_null+0x3c>)
 801abde:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801abe2:	4904      	ldr	r1, [pc, #16]	; (801abf4 <tcp_recv_null+0x40>)
 801abe4:	4804      	ldr	r0, [pc, #16]	; (801abf8 <tcp_recv_null+0x44>)
 801abe6:	f008 fc15 	bl	8023414 <iprintf>
 801abea:	f06f 000f 	mvn.w	r0, #15
}
 801abee:	bd10      	pop	{r4, pc}
 801abf0:	08040f98 	.word	0x08040f98
 801abf4:	0804157c 	.word	0x0804157c
 801abf8:	08029f34 	.word	0x08029f34

0801abfc <tcp_process_refused_data>:
{
 801abfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801abfe:	2800      	cmp	r0, #0
 801ac00:	d035      	beq.n	801ac6e <tcp_process_refused_data+0x72>
    u8_t refused_flags = pcb->refused_data->flags;
 801ac02:	6f86      	ldr	r6, [r0, #120]	; 0x78
    pcb->refused_data = NULL;
 801ac04:	2300      	movs	r3, #0
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801ac06:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 801ac0a:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 801ac0c:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 801ac0e:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801ac10:	b31d      	cbz	r5, 801ac5a <tcp_process_refused_data+0x5e>
 801ac12:	4601      	mov	r1, r0
 801ac14:	4632      	mov	r2, r6
 801ac16:	6900      	ldr	r0, [r0, #16]
 801ac18:	47a8      	blx	r5
 801ac1a:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 801ac1c:	b135      	cbz	r5, 801ac2c <tcp_process_refused_data+0x30>
    } else if (err == ERR_ABRT) {
 801ac1e:	350d      	adds	r5, #13
 801ac20:	d017      	beq.n	801ac52 <tcp_process_refused_data+0x56>
      return ERR_INPROGRESS;
 801ac22:	f06f 0504 	mvn.w	r5, #4
      pcb->refused_data = refused_data;
 801ac26:	67a6      	str	r6, [r4, #120]	; 0x78
}
 801ac28:	4628      	mov	r0, r5
 801ac2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 801ac2c:	06bb      	lsls	r3, r7, #26
 801ac2e:	d5fb      	bpl.n	801ac28 <tcp_process_refused_data+0x2c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801ac30:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801ac32:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801ac36:	d001      	beq.n	801ac3c <tcp_process_refused_data+0x40>
          pcb->rcv_wnd++;
 801ac38:	3301      	adds	r3, #1
 801ac3a:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 801ac3c:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 801ac40:	2e00      	cmp	r6, #0
 801ac42:	d0f1      	beq.n	801ac28 <tcp_process_refused_data+0x2c>
 801ac44:	2300      	movs	r3, #0
 801ac46:	4621      	mov	r1, r4
 801ac48:	6920      	ldr	r0, [r4, #16]
 801ac4a:	461a      	mov	r2, r3
 801ac4c:	47b0      	blx	r6
        if (err == ERR_ABRT) {
 801ac4e:	300d      	adds	r0, #13
 801ac50:	d1ea      	bne.n	801ac28 <tcp_process_refused_data+0x2c>
          return ERR_ABRT;
 801ac52:	f06f 050c 	mvn.w	r5, #12
}
 801ac56:	4628      	mov	r0, r5
 801ac58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801ac5a:	462b      	mov	r3, r5
 801ac5c:	4628      	mov	r0, r5
 801ac5e:	4632      	mov	r2, r6
 801ac60:	4621      	mov	r1, r4
 801ac62:	f7ff ffa7 	bl	801abb4 <tcp_recv_null>
 801ac66:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 801ac68:	2d00      	cmp	r5, #0
 801ac6a:	d1d8      	bne.n	801ac1e <tcp_process_refused_data+0x22>
 801ac6c:	e7de      	b.n	801ac2c <tcp_process_refused_data+0x30>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 801ac6e:	4b05      	ldr	r3, [pc, #20]	; (801ac84 <tcp_process_refused_data+0x88>)
 801ac70:	f240 6209 	movw	r2, #1545	; 0x609
 801ac74:	4904      	ldr	r1, [pc, #16]	; (801ac88 <tcp_process_refused_data+0x8c>)
 801ac76:	f06f 050f 	mvn.w	r5, #15
 801ac7a:	4804      	ldr	r0, [pc, #16]	; (801ac8c <tcp_process_refused_data+0x90>)
 801ac7c:	f008 fbca 	bl	8023414 <iprintf>
 801ac80:	e7d2      	b.n	801ac28 <tcp_process_refused_data+0x2c>
 801ac82:	bf00      	nop
 801ac84:	08040f98 	.word	0x08040f98
 801ac88:	08041598 	.word	0x08041598
 801ac8c:	08029f34 	.word	0x08029f34

0801ac90 <tcp_fasttmr>:
{
 801ac90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 801ac94:	4d1c      	ldr	r5, [pc, #112]	; (801ad08 <tcp_fasttmr+0x78>)
        tcp_active_pcbs_changed = 0;
 801ac96:	2700      	movs	r7, #0
 801ac98:	f8df 8074 	ldr.w	r8, [pc, #116]	; 801ad10 <tcp_fasttmr+0x80>
  ++tcp_timer_ctr;
 801ac9c:	782b      	ldrb	r3, [r5, #0]
        tcp_active_pcbs_changed = 0;
 801ac9e:	4e1b      	ldr	r6, [pc, #108]	; (801ad0c <tcp_fasttmr+0x7c>)
  ++tcp_timer_ctr;
 801aca0:	3301      	adds	r3, #1
 801aca2:	702b      	strb	r3, [r5, #0]
  pcb = tcp_active_pcbs;
 801aca4:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 801aca8:	b1bc      	cbz	r4, 801acda <tcp_fasttmr+0x4a>
    if (pcb->last_timer != tcp_timer_ctr) {
 801acaa:	782a      	ldrb	r2, [r5, #0]
 801acac:	7fa3      	ldrb	r3, [r4, #30]
 801acae:	4293      	cmp	r3, r2
 801acb0:	d015      	beq.n	801acde <tcp_fasttmr+0x4e>
      if (pcb->flags & TF_ACK_DELAY) {
 801acb2:	8b63      	ldrh	r3, [r4, #26]
      pcb->last_timer = tcp_timer_ctr;
 801acb4:	77a2      	strb	r2, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 801acb6:	07d9      	lsls	r1, r3, #31
 801acb8:	d41a      	bmi.n	801acf0 <tcp_fasttmr+0x60>
      if (pcb->flags & TF_CLOSEPEND) {
 801acba:	071a      	lsls	r2, r3, #28
 801acbc:	d411      	bmi.n	801ace2 <tcp_fasttmr+0x52>
      if (pcb->refused_data != NULL) {
 801acbe:	6fa3      	ldr	r3, [r4, #120]	; 0x78
      next = pcb->next;
 801acc0:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 801acc4:	b133      	cbz	r3, 801acd4 <tcp_fasttmr+0x44>
        tcp_process_refused_data(pcb);
 801acc6:	4620      	mov	r0, r4
        tcp_active_pcbs_changed = 0;
 801acc8:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 801acca:	f7ff ff97 	bl	801abfc <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801acce:	7833      	ldrb	r3, [r6, #0]
 801acd0:	2b00      	cmp	r3, #0
 801acd2:	d1e7      	bne.n	801aca4 <tcp_fasttmr+0x14>
      pcb = next;
 801acd4:	464c      	mov	r4, r9
  while (pcb != NULL) {
 801acd6:	2c00      	cmp	r4, #0
 801acd8:	d1e7      	bne.n	801acaa <tcp_fasttmr+0x1a>
}
 801acda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      pcb = pcb->next;
 801acde:	68e4      	ldr	r4, [r4, #12]
 801ace0:	e7e2      	b.n	801aca8 <tcp_fasttmr+0x18>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801ace2:	f023 0308 	bic.w	r3, r3, #8
        tcp_close_shutdown_fin(pcb);
 801ace6:	4620      	mov	r0, r4
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801ace8:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 801acea:	f7fe feff 	bl	8019aec <tcp_close_shutdown_fin>
 801acee:	e7e6      	b.n	801acbe <tcp_fasttmr+0x2e>
        tcp_ack_now(pcb);
 801acf0:	f043 0302 	orr.w	r3, r3, #2
        tcp_output(pcb);
 801acf4:	4620      	mov	r0, r4
        tcp_ack_now(pcb);
 801acf6:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 801acf8:	f002 fdfc 	bl	801d8f4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801acfc:	8b63      	ldrh	r3, [r4, #26]
 801acfe:	f023 0303 	bic.w	r3, r3, #3
 801ad02:	b29b      	uxth	r3, r3
 801ad04:	8363      	strh	r3, [r4, #26]
 801ad06:	e7d8      	b.n	801acba <tcp_fasttmr+0x2a>
 801ad08:	2001aa31 	.word	0x2001aa31
 801ad0c:	2002e49c 	.word	0x2002e49c
 801ad10:	2002e4a0 	.word	0x2002e4a0

0801ad14 <tcp_tmr>:
{
 801ad14:	b508      	push	{r3, lr}
  tcp_fasttmr();
 801ad16:	f7ff ffbb 	bl	801ac90 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 801ad1a:	4a06      	ldr	r2, [pc, #24]	; (801ad34 <tcp_tmr+0x20>)
 801ad1c:	7813      	ldrb	r3, [r2, #0]
 801ad1e:	3301      	adds	r3, #1
 801ad20:	b2db      	uxtb	r3, r3
 801ad22:	7013      	strb	r3, [r2, #0]
 801ad24:	07db      	lsls	r3, r3, #31
 801ad26:	d400      	bmi.n	801ad2a <tcp_tmr+0x16>
}
 801ad28:	bd08      	pop	{r3, pc}
 801ad2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    tcp_slowtmr();
 801ad2e:	f7ff b995 	b.w	801a05c <tcp_slowtmr>
 801ad32:	bf00      	nop
 801ad34:	2001aa30 	.word	0x2001aa30

0801ad38 <tcp_next_iss>:
{
 801ad38:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801ad3a:	b130      	cbz	r0, 801ad4a <tcp_next_iss+0x12>
  iss += tcp_ticks;       /* XXX */
 801ad3c:	4b07      	ldr	r3, [pc, #28]	; (801ad5c <tcp_next_iss+0x24>)
 801ad3e:	4a08      	ldr	r2, [pc, #32]	; (801ad60 <tcp_next_iss+0x28>)
 801ad40:	6818      	ldr	r0, [r3, #0]
 801ad42:	6812      	ldr	r2, [r2, #0]
 801ad44:	4410      	add	r0, r2
 801ad46:	6018      	str	r0, [r3, #0]
}
 801ad48:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 801ad4a:	4b06      	ldr	r3, [pc, #24]	; (801ad64 <tcp_next_iss+0x2c>)
 801ad4c:	f640 02af 	movw	r2, #2223	; 0x8af
 801ad50:	4905      	ldr	r1, [pc, #20]	; (801ad68 <tcp_next_iss+0x30>)
 801ad52:	4806      	ldr	r0, [pc, #24]	; (801ad6c <tcp_next_iss+0x34>)
 801ad54:	f008 fb5e 	bl	8023414 <iprintf>
 801ad58:	e7f0      	b.n	801ad3c <tcp_next_iss+0x4>
 801ad5a:	bf00      	nop
 801ad5c:	2000040c 	.word	0x2000040c
 801ad60:	2002e4a4 	.word	0x2002e4a4
 801ad64:	08040f98 	.word	0x08040f98
 801ad68:	080415c0 	.word	0x080415c0
 801ad6c:	08029f34 	.word	0x08029f34

0801ad70 <tcp_eff_send_mss_netif>:
{
 801ad70:	b538      	push	{r3, r4, r5, lr}
 801ad72:	4605      	mov	r5, r0
 801ad74:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801ad76:	b172      	cbz	r2, 801ad96 <tcp_eff_send_mss_netif+0x26>
    if (outif == NULL) {
 801ad78:	b144      	cbz	r4, 801ad8c <tcp_eff_send_mss_netif+0x1c>
    mtu = outif->mtu;
 801ad7a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
  if (mtu != 0) {
 801ad7c:	b133      	cbz	r3, 801ad8c <tcp_eff_send_mss_netif+0x1c>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 801ad7e:	2b28      	cmp	r3, #40	; 0x28
 801ad80:	d906      	bls.n	801ad90 <tcp_eff_send_mss_netif+0x20>
 801ad82:	3b28      	subs	r3, #40	; 0x28
 801ad84:	b29b      	uxth	r3, r3
 801ad86:	429d      	cmp	r5, r3
 801ad88:	bf28      	it	cs
 801ad8a:	461d      	movcs	r5, r3
}
 801ad8c:	4628      	mov	r0, r5
 801ad8e:	bd38      	pop	{r3, r4, r5, pc}
 801ad90:	2500      	movs	r5, #0
 801ad92:	4628      	mov	r0, r5
 801ad94:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801ad96:	4b04      	ldr	r3, [pc, #16]	; (801ada8 <tcp_eff_send_mss_netif+0x38>)
 801ad98:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801ad9c:	4903      	ldr	r1, [pc, #12]	; (801adac <tcp_eff_send_mss_netif+0x3c>)
 801ad9e:	4804      	ldr	r0, [pc, #16]	; (801adb0 <tcp_eff_send_mss_netif+0x40>)
 801ada0:	f008 fb38 	bl	8023414 <iprintf>
 801ada4:	e7e8      	b.n	801ad78 <tcp_eff_send_mss_netif+0x8>
 801ada6:	bf00      	nop
 801ada8:	08040f98 	.word	0x08040f98
 801adac:	080415dc 	.word	0x080415dc
 801adb0:	08029f34 	.word	0x08029f34

0801adb4 <tcp_connect>:
{
 801adb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801adb6:	2800      	cmp	r0, #0
 801adb8:	f000 8082 	beq.w	801aec0 <tcp_connect+0x10c>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801adbc:	2900      	cmp	r1, #0
 801adbe:	d075      	beq.n	801aeac <tcp_connect+0xf8>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801adc0:	461e      	mov	r6, r3
 801adc2:	7d03      	ldrb	r3, [r0, #20]
 801adc4:	4604      	mov	r4, r0
 801adc6:	2b00      	cmp	r3, #0
 801adc8:	d160      	bne.n	801ae8c <tcp_connect+0xd8>
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801adca:	680b      	ldr	r3, [r1, #0]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801adcc:	7a00      	ldrb	r0, [r0, #8]
  ip_addr_set(&pcb->remote_ip, ipaddr);
 801adce:	6063      	str	r3, [r4, #4]
  pcb->remote_port = port;
 801add0:	8322      	strh	r2, [r4, #24]
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801add2:	2800      	cmp	r0, #0
 801add4:	d042      	beq.n	801ae5c <tcp_connect+0xa8>
    netif = netif_get_by_index(pcb->netif_idx);
 801add6:	f7fe f927 	bl	8019028 <netif_get_by_index>
 801adda:	4605      	mov	r5, r0
  if (netif == NULL) {
 801addc:	2d00      	cmp	r5, #0
 801adde:	d062      	beq.n	801aea6 <tcp_connect+0xf2>
  if (ip_addr_isany(&pcb->local_ip)) {
 801ade0:	6823      	ldr	r3, [r4, #0]
 801ade2:	b90b      	cbnz	r3, 801ade8 <tcp_connect+0x34>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801ade4:	686b      	ldr	r3, [r5, #4]
 801ade6:	6023      	str	r3, [r4, #0]
  old_local_port = pcb->local_port;
 801ade8:	8ae7      	ldrh	r7, [r4, #22]
  if (pcb->local_port == 0) {
 801adea:	b927      	cbnz	r7, 801adf6 <tcp_connect+0x42>
    pcb->local_port = tcp_new_port();
 801adec:	f7fe fe4a 	bl	8019a84 <tcp_new_port>
 801adf0:	82e0      	strh	r0, [r4, #22]
    if (pcb->local_port == 0) {
 801adf2:	2800      	cmp	r0, #0
 801adf4:	d054      	beq.n	801aea0 <tcp_connect+0xec>
  iss = tcp_next_iss(pcb);
 801adf6:	4620      	mov	r0, r4
 801adf8:	f7ff ff9e 	bl	801ad38 <tcp_next_iss>
  pcb->rcv_nxt = 0;
 801adfc:	2300      	movs	r3, #0
  pcb->lastack = iss - 1;
 801adfe:	1e42      	subs	r2, r0, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801ae00:	4629      	mov	r1, r5
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801ae02:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 801aef4 <tcp_connect+0x140>
  pcb->snd_wnd = TCP_WND;
 801ae06:	f44f 6506 	mov.w	r5, #2144	; 0x860
  pcb->snd_nxt = iss;
 801ae0a:	6520      	str	r0, [r4, #80]	; 0x50
  pcb->mss = INITIAL_MSS;
 801ae0c:	f44f 7006 	mov.w	r0, #536	; 0x218
  pcb->rcv_nxt = 0;
 801ae10:	6263      	str	r3, [r4, #36]	; 0x24
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801ae12:	62e3      	str	r3, [r4, #44]	; 0x2c
  pcb->lastack = iss - 1;
 801ae14:	6462      	str	r2, [r4, #68]	; 0x44
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801ae16:	f8c4 c028 	str.w	ip, [r4, #40]	; 0x28
  pcb->snd_wnd = TCP_WND;
 801ae1a:	f8a4 5060 	strh.w	r5, [r4, #96]	; 0x60
  pcb->mss = INITIAL_MSS;
 801ae1e:	8660      	strh	r0, [r4, #50]	; 0x32
  pcb->snd_lbb = iss - 1;
 801ae20:	e9c4 2216 	strd	r2, r2, [r4, #88]	; 0x58
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801ae24:	1d22      	adds	r2, r4, #4
 801ae26:	f7ff ffa3 	bl	801ad70 <tcp_eff_send_mss_netif>
  pcb->cwnd = 1;
 801ae2a:	2301      	movs	r3, #1
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 801ae2c:	8660      	strh	r0, [r4, #50]	; 0x32
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801ae2e:	2102      	movs	r1, #2
 801ae30:	4620      	mov	r0, r4
  pcb->connected = connected;
 801ae32:	f8c4 6088 	str.w	r6, [r4, #136]	; 0x88
  pcb->cwnd = 1;
 801ae36:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 801ae3a:	f002 fb35 	bl	801d4a8 <tcp_enqueue_flags>
  if (ret == ERR_OK) {
 801ae3e:	4605      	mov	r5, r0
 801ae40:	b9f8      	cbnz	r0, 801ae82 <tcp_connect+0xce>
    pcb->state = SYN_SENT;
 801ae42:	2302      	movs	r3, #2
 801ae44:	7523      	strb	r3, [r4, #20]
    if (old_local_port != 0) {
 801ae46:	b187      	cbz	r7, 801ae6a <tcp_connect+0xb6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801ae48:	4a22      	ldr	r2, [pc, #136]	; (801aed4 <tcp_connect+0x120>)
 801ae4a:	6813      	ldr	r3, [r2, #0]
 801ae4c:	42a3      	cmp	r3, r4
 801ae4e:	d00a      	beq.n	801ae66 <tcp_connect+0xb2>
 801ae50:	b15b      	cbz	r3, 801ae6a <tcp_connect+0xb6>
 801ae52:	68da      	ldr	r2, [r3, #12]
 801ae54:	42a2      	cmp	r2, r4
 801ae56:	d016      	beq.n	801ae86 <tcp_connect+0xd2>
 801ae58:	4613      	mov	r3, r2
 801ae5a:	e7f9      	b.n	801ae50 <tcp_connect+0x9c>
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 801ae5c:	1d20      	adds	r0, r4, #4
 801ae5e:	f005 fe87 	bl	8020b70 <ip4_route>
 801ae62:	4605      	mov	r5, r0
 801ae64:	e7ba      	b.n	801addc <tcp_connect+0x28>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801ae66:	68e3      	ldr	r3, [r4, #12]
 801ae68:	6013      	str	r3, [r2, #0]
    TCP_REG_ACTIVE(pcb);
 801ae6a:	4b1b      	ldr	r3, [pc, #108]	; (801aed8 <tcp_connect+0x124>)
 801ae6c:	681a      	ldr	r2, [r3, #0]
 801ae6e:	601c      	str	r4, [r3, #0]
 801ae70:	60e2      	str	r2, [r4, #12]
 801ae72:	f003 f873 	bl	801df5c <tcp_timer_needed>
 801ae76:	4b19      	ldr	r3, [pc, #100]	; (801aedc <tcp_connect+0x128>)
 801ae78:	2201      	movs	r2, #1
    tcp_output(pcb);
 801ae7a:	4620      	mov	r0, r4
    TCP_REG_ACTIVE(pcb);
 801ae7c:	701a      	strb	r2, [r3, #0]
    tcp_output(pcb);
 801ae7e:	f002 fd39 	bl	801d8f4 <tcp_output>
}
 801ae82:	4628      	mov	r0, r5
 801ae84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801ae86:	68e2      	ldr	r2, [r4, #12]
 801ae88:	60da      	str	r2, [r3, #12]
 801ae8a:	e7ee      	b.n	801ae6a <tcp_connect+0xb6>
  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 801ae8c:	4b14      	ldr	r3, [pc, #80]	; (801aee0 <tcp_connect+0x12c>)
 801ae8e:	f44f 6287 	mov.w	r2, #1080	; 0x438
 801ae92:	4914      	ldr	r1, [pc, #80]	; (801aee4 <tcp_connect+0x130>)
 801ae94:	f06f 0509 	mvn.w	r5, #9
 801ae98:	4813      	ldr	r0, [pc, #76]	; (801aee8 <tcp_connect+0x134>)
 801ae9a:	f008 fabb 	bl	8023414 <iprintf>
 801ae9e:	e7f0      	b.n	801ae82 <tcp_connect+0xce>
      return ERR_BUF;
 801aea0:	f06f 0501 	mvn.w	r5, #1
 801aea4:	e7ed      	b.n	801ae82 <tcp_connect+0xce>
    return ERR_RTE;
 801aea6:	f06f 0503 	mvn.w	r5, #3
 801aeaa:	e7ea      	b.n	801ae82 <tcp_connect+0xce>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801aeac:	4b0c      	ldr	r3, [pc, #48]	; (801aee0 <tcp_connect+0x12c>)
 801aeae:	f240 4236 	movw	r2, #1078	; 0x436
 801aeb2:	490e      	ldr	r1, [pc, #56]	; (801aeec <tcp_connect+0x138>)
 801aeb4:	f06f 050f 	mvn.w	r5, #15
 801aeb8:	480b      	ldr	r0, [pc, #44]	; (801aee8 <tcp_connect+0x134>)
 801aeba:	f008 faab 	bl	8023414 <iprintf>
 801aebe:	e7e0      	b.n	801ae82 <tcp_connect+0xce>
  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801aec0:	4b07      	ldr	r3, [pc, #28]	; (801aee0 <tcp_connect+0x12c>)
 801aec2:	f240 4235 	movw	r2, #1077	; 0x435
 801aec6:	490a      	ldr	r1, [pc, #40]	; (801aef0 <tcp_connect+0x13c>)
 801aec8:	f06f 050f 	mvn.w	r5, #15
 801aecc:	4806      	ldr	r0, [pc, #24]	; (801aee8 <tcp_connect+0x134>)
 801aece:	f008 faa1 	bl	8023414 <iprintf>
 801aed2:	e7d6      	b.n	801ae82 <tcp_connect+0xce>
 801aed4:	2002e4ac 	.word	0x2002e4ac
 801aed8:	2002e4a0 	.word	0x2002e4a0
 801aedc:	2002e49c 	.word	0x2002e49c
 801aee0:	08040f98 	.word	0x08040f98
 801aee4:	0804163c 	.word	0x0804163c
 801aee8:	08029f34 	.word	0x08029f34
 801aeec:	08041620 	.word	0x08041620
 801aef0:	08041604 	.word	0x08041604
 801aef4:	08600860 	.word	0x08600860

0801aef8 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 801aef8:	b308      	cbz	r0, 801af3e <tcp_netif_ip_addr_changed+0x46>
{
 801aefa:	b538      	push	{r3, r4, r5, lr}
  if (!ip_addr_isany(old_addr)) {
 801aefc:	6803      	ldr	r3, [r0, #0]
 801aefe:	4604      	mov	r4, r0
 801af00:	b903      	cbnz	r3, 801af04 <tcp_netif_ip_addr_changed+0xc>
}
 801af02:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801af04:	4b0e      	ldr	r3, [pc, #56]	; (801af40 <tcp_netif_ip_addr_changed+0x48>)
 801af06:	460d      	mov	r5, r1
 801af08:	6819      	ldr	r1, [r3, #0]
 801af0a:	f7ff fc51 	bl	801a7b0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801af0e:	4b0d      	ldr	r3, [pc, #52]	; (801af44 <tcp_netif_ip_addr_changed+0x4c>)
 801af10:	4620      	mov	r0, r4
 801af12:	6819      	ldr	r1, [r3, #0]
 801af14:	f7ff fc4c 	bl	801a7b0 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 801af18:	2d00      	cmp	r5, #0
 801af1a:	d0f2      	beq.n	801af02 <tcp_netif_ip_addr_changed+0xa>
 801af1c:	682b      	ldr	r3, [r5, #0]
 801af1e:	2b00      	cmp	r3, #0
 801af20:	d0ef      	beq.n	801af02 <tcp_netif_ip_addr_changed+0xa>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801af22:	4b09      	ldr	r3, [pc, #36]	; (801af48 <tcp_netif_ip_addr_changed+0x50>)
 801af24:	681b      	ldr	r3, [r3, #0]
 801af26:	2b00      	cmp	r3, #0
 801af28:	d0eb      	beq.n	801af02 <tcp_netif_ip_addr_changed+0xa>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801af2a:	6819      	ldr	r1, [r3, #0]
 801af2c:	6822      	ldr	r2, [r4, #0]
 801af2e:	4291      	cmp	r1, r2
 801af30:	d101      	bne.n	801af36 <tcp_netif_ip_addr_changed+0x3e>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801af32:	682a      	ldr	r2, [r5, #0]
 801af34:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801af36:	68db      	ldr	r3, [r3, #12]
 801af38:	2b00      	cmp	r3, #0
 801af3a:	d1f6      	bne.n	801af2a <tcp_netif_ip_addr_changed+0x32>
}
 801af3c:	bd38      	pop	{r3, r4, r5, pc}
 801af3e:	4770      	bx	lr
 801af40:	2002e4a0 	.word	0x2002e4a0
 801af44:	2002e4ac 	.word	0x2002e4ac
 801af48:	2002e4a8 	.word	0x2002e4a8

0801af4c <tcp_free_ooseq>:
{
 801af4c:	b538      	push	{r3, r4, r5, lr}
  if (pcb->ooseq) {
 801af4e:	6f44      	ldr	r4, [r0, #116]	; 0x74
 801af50:	b13c      	cbz	r4, 801af62 <tcp_free_ooseq+0x16>
 801af52:	4605      	mov	r5, r0
    struct tcp_seg *next = seg->next;
 801af54:	4620      	mov	r0, r4
 801af56:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 801af58:	f7fe ff6c 	bl	8019e34 <tcp_seg_free>
  while (seg != NULL) {
 801af5c:	2c00      	cmp	r4, #0
 801af5e:	d1f9      	bne.n	801af54 <tcp_free_ooseq+0x8>
    pcb->ooseq = NULL;
 801af60:	676c      	str	r4, [r5, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 801af62:	bd38      	pop	{r3, r4, r5, pc}

0801af64 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801af64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801af68:	4606      	mov	r6, r0
 801af6a:	2800      	cmp	r0, #0
 801af6c:	f000 8082 	beq.w	801b074 <tcp_parseopt+0x110>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801af70:	4b4b      	ldr	r3, [pc, #300]	; (801b0a0 <tcp_parseopt+0x13c>)
 801af72:	8818      	ldrh	r0, [r3, #0]
 801af74:	2800      	cmp	r0, #0
 801af76:	d039      	beq.n	801afec <tcp_parseopt+0x88>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801af78:	4a4a      	ldr	r2, [pc, #296]	; (801b0a4 <tcp_parseopt+0x140>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801af7a:	2300      	movs	r3, #0
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801af7c:	4d4a      	ldr	r5, [pc, #296]	; (801b0a8 <tcp_parseopt+0x144>)
 801af7e:	8817      	ldrh	r7, [r2, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801af80:	4619      	mov	r1, r3
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801af82:	4c4a      	ldr	r4, [pc, #296]	; (801b0ac <tcp_parseopt+0x148>)
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801af84:	461a      	mov	r2, r3
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801af86:	fa5f f887 	uxtb.w	r8, r7
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801af8a:	f8df 9130 	ldr.w	r9, [pc, #304]	; 801b0bc <tcp_parseopt+0x158>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801af8e:	682d      	ldr	r5, [r5, #0]
    return tcphdr_opt2[idx];
 801af90:	ea6f 0e08 	mvn.w	lr, r8
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801af94:	f8d4 c000 	ldr.w	ip, [r4]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801af98:	f8a9 3000 	strh.w	r3, [r9]
 801af9c:	f102 0414 	add.w	r4, r2, #20
 801afa0:	4464      	add	r4, ip
 801afa2:	4290      	cmp	r0, r2
  u16_t optidx = tcp_optidx++;
 801afa4:	f102 0301 	add.w	r3, r2, #1
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801afa8:	d91d      	bls.n	801afe6 <tcp_parseopt+0x82>
  u16_t optidx = tcp_optidx++;
 801afaa:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801afac:	b1ad      	cbz	r5, 801afda <tcp_parseopt+0x76>
    return tcphdr_opt2[idx];
 801afae:	eb0e 0103 	add.w	r1, lr, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801afb2:	4297      	cmp	r7, r2
    return tcphdr_opt2[idx];
 801afb4:	b2c9      	uxtb	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801afb6:	d810      	bhi.n	801afda <tcp_parseopt+0x76>
    return tcphdr_opt2[idx];
 801afb8:	5c69      	ldrb	r1, [r5, r1]
      u8_t opt = tcp_get_next_optbyte();
      switch (opt) {
 801afba:	2901      	cmp	r1, #1
 801afbc:	d010      	beq.n	801afe0 <tcp_parseopt+0x7c>
 801afbe:	2902      	cmp	r1, #2
 801afc0:	d01a      	beq.n	801aff8 <tcp_parseopt+0x94>
 801afc2:	b1a9      	cbz	r1, 801aff0 <tcp_parseopt+0x8c>
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801afc4:	b10d      	cbz	r5, 801afca <tcp_parseopt+0x66>
 801afc6:	42bb      	cmp	r3, r7
 801afc8:	d244      	bcs.n	801b054 <tcp_parseopt+0xf0>
    return opts[optidx];
 801afca:	4463      	add	r3, ip
 801afcc:	7d1b      	ldrb	r3, [r3, #20]
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
          if (data < 2) {
 801afce:	2b01      	cmp	r3, #1
 801afd0:	d961      	bls.n	801b096 <tcp_parseopt+0x132>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801afd2:	441a      	add	r2, r3
 801afd4:	b292      	uxth	r2, r2
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801afd6:	2101      	movs	r1, #1
 801afd8:	e7e0      	b.n	801af9c <tcp_parseopt+0x38>
    return opts[optidx];
 801afda:	7821      	ldrb	r1, [r4, #0]
      switch (opt) {
 801afdc:	2901      	cmp	r1, #1
 801afde:	d1ee      	bne.n	801afbe <tcp_parseopt+0x5a>
 801afe0:	3401      	adds	r4, #1
  u16_t optidx = tcp_optidx++;
 801afe2:	461a      	mov	r2, r3
 801afe4:	e7dd      	b.n	801afa2 <tcp_parseopt+0x3e>
 801afe6:	b109      	cbz	r1, 801afec <tcp_parseopt+0x88>
 801afe8:	f8a9 2000 	strh.w	r2, [r9]
      }
    }
  }
}
 801afec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aff0:	f8a9 3000 	strh.w	r3, [r9]
 801aff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  u16_t optidx = tcp_optidx++;
 801aff8:	1c91      	adds	r1, r2, #2
 801affa:	b289      	uxth	r1, r1
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801affc:	b10d      	cbz	r5, 801b002 <tcp_parseopt+0x9e>
 801affe:	42bb      	cmp	r3, r7
 801b000:	d223      	bcs.n	801b04a <tcp_parseopt+0xe6>
    return opts[optidx];
 801b002:	4463      	add	r3, ip
 801b004:	7d1b      	ldrb	r3, [r3, #20]
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801b006:	2b04      	cmp	r3, #4
 801b008:	d142      	bne.n	801b090 <tcp_parseopt+0x12c>
 801b00a:	1c4b      	adds	r3, r1, #1
 801b00c:	4283      	cmp	r3, r0
 801b00e:	da3f      	bge.n	801b090 <tcp_parseopt+0x12c>
  u16_t optidx = tcp_optidx++;
 801b010:	1cd3      	adds	r3, r2, #3
 801b012:	b29b      	uxth	r3, r3
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b014:	2d00      	cmp	r5, #0
 801b016:	d035      	beq.n	801b084 <tcp_parseopt+0x120>
 801b018:	428f      	cmp	r7, r1
 801b01a:	d820      	bhi.n	801b05e <tcp_parseopt+0xfa>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801b01c:	eba1 0108 	sub.w	r1, r1, r8
  u16_t optidx = tcp_optidx++;
 801b020:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b022:	429f      	cmp	r7, r3
    return tcphdr_opt2[idx];
 801b024:	b2c9      	uxtb	r1, r1
  u16_t optidx = tcp_optidx++;
 801b026:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b028:	5c6c      	ldrb	r4, [r5, r1]
 801b02a:	ea4f 2404 	mov.w	r4, r4, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b02e:	d81e      	bhi.n	801b06e <tcp_parseopt+0x10a>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801b030:	eba3 0108 	sub.w	r1, r3, r8
    return tcphdr_opt2[idx];
 801b034:	b2c9      	uxtb	r1, r1
 801b036:	5c6b      	ldrb	r3, [r5, r1]
          mss |= tcp_get_next_optbyte();
 801b038:	4323      	orrs	r3, r4
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801b03a:	1e59      	subs	r1, r3, #1
 801b03c:	f5b1 7f06 	cmp.w	r1, #536	; 0x218
 801b040:	bf28      	it	cs
 801b042:	f44f 7306 	movcs.w	r3, #536	; 0x218
 801b046:	8673      	strh	r3, [r6, #50]	; 0x32
          break;
 801b048:	e7c5      	b.n	801afd6 <tcp_parseopt+0x72>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801b04a:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801b04e:	b2db      	uxtb	r3, r3
 801b050:	5ceb      	ldrb	r3, [r5, r3]
 801b052:	e7d8      	b.n	801b006 <tcp_parseopt+0xa2>
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801b054:	eba3 0308 	sub.w	r3, r3, r8
    return tcphdr_opt2[idx];
 801b058:	b2db      	uxtb	r3, r3
 801b05a:	5ceb      	ldrb	r3, [r5, r3]
 801b05c:	e7b7      	b.n	801afce <tcp_parseopt+0x6a>
    return opts[optidx];
 801b05e:	4461      	add	r1, ip
  u16_t optidx = tcp_optidx++;
 801b060:	3204      	adds	r2, #4
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b062:	429f      	cmp	r7, r3
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b064:	7d0c      	ldrb	r4, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801b066:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b068:	ea4f 2404 	mov.w	r4, r4, lsl #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b06c:	d9e0      	bls.n	801b030 <tcp_parseopt+0xcc>
    return opts[optidx];
 801b06e:	4463      	add	r3, ip
 801b070:	7d1b      	ldrb	r3, [r3, #20]
 801b072:	e7e1      	b.n	801b038 <tcp_parseopt+0xd4>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801b074:	4b0e      	ldr	r3, [pc, #56]	; (801b0b0 <tcp_parseopt+0x14c>)
 801b076:	f240 727d 	movw	r2, #1917	; 0x77d
 801b07a:	490e      	ldr	r1, [pc, #56]	; (801b0b4 <tcp_parseopt+0x150>)
 801b07c:	480e      	ldr	r0, [pc, #56]	; (801b0b8 <tcp_parseopt+0x154>)
 801b07e:	f008 f9c9 	bl	8023414 <iprintf>
 801b082:	e775      	b.n	801af70 <tcp_parseopt+0xc>
    return opts[optidx];
 801b084:	4461      	add	r1, ip
  u16_t optidx = tcp_optidx++;
 801b086:	3204      	adds	r2, #4
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b088:	7d0c      	ldrb	r4, [r1, #20]
  u16_t optidx = tcp_optidx++;
 801b08a:	b292      	uxth	r2, r2
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801b08c:	0224      	lsls	r4, r4, #8
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801b08e:	e7ee      	b.n	801b06e <tcp_parseopt+0x10a>
 801b090:	f8a9 1000 	strh.w	r1, [r9]
 801b094:	e7aa      	b.n	801afec <tcp_parseopt+0x88>
  u16_t optidx = tcp_optidx++;
 801b096:	3202      	adds	r2, #2
 801b098:	f8a9 2000 	strh.w	r2, [r9]
 801b09c:	e7a6      	b.n	801afec <tcp_parseopt+0x88>
 801b09e:	bf00      	nop
 801b0a0:	2001aa6c 	.word	0x2001aa6c
 801b0a4:	2001aa64 	.word	0x2001aa64
 801b0a8:	2001aa68 	.word	0x2001aa68
 801b0ac:	2001aa60 	.word	0x2001aa60
 801b0b0:	08041694 	.word	0x08041694
 801b0b4:	080416c8 	.word	0x080416c8
 801b0b8:	08029f34 	.word	0x08029f34
 801b0bc:	2001aa5c 	.word	0x2001aa5c

0801b0c0 <tcp_oos_insert_segment>:
{
 801b0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801b0c2:	4605      	mov	r5, r0
{
 801b0c4:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801b0c6:	2800      	cmp	r0, #0
 801b0c8:	d03e      	beq.n	801b148 <tcp_oos_insert_segment+0x88>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801b0ca:	68eb      	ldr	r3, [r5, #12]
 801b0cc:	8998      	ldrh	r0, [r3, #12]
 801b0ce:	f7fc fa35 	bl	801753c <lwip_htons>
 801b0d2:	07c2      	lsls	r2, r0, #31
 801b0d4:	d432      	bmi.n	801b13c <tcp_oos_insert_segment+0x7c>
 801b0d6:	4e20      	ldr	r6, [pc, #128]	; (801b158 <tcp_oos_insert_segment+0x98>)
 801b0d8:	e005      	b.n	801b0e6 <tcp_oos_insert_segment+0x26>
      next = next->next;
 801b0da:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 801b0dc:	4620      	mov	r0, r4
 801b0de:	f7fe fea9 	bl	8019e34 <tcp_seg_free>
    while (next &&
 801b0e2:	463c      	mov	r4, r7
 801b0e4:	b1ef      	cbz	r7, 801b122 <tcp_oos_insert_segment+0x62>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801b0e6:	68e1      	ldr	r1, [r4, #12]
 801b0e8:	8923      	ldrh	r3, [r4, #8]
 801b0ea:	6848      	ldr	r0, [r1, #4]
 801b0ec:	6837      	ldr	r7, [r6, #0]
 801b0ee:	892a      	ldrh	r2, [r5, #8]
 801b0f0:	4403      	add	r3, r0
 801b0f2:	443a      	add	r2, r7
 801b0f4:	1ad3      	subs	r3, r2, r3
    while (next &&
 801b0f6:	2b00      	cmp	r3, #0
 801b0f8:	db15      	blt.n	801b126 <tcp_oos_insert_segment+0x66>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801b0fa:	8988      	ldrh	r0, [r1, #12]
 801b0fc:	f7fc fa1e 	bl	801753c <lwip_htons>
 801b100:	07c3      	lsls	r3, r0, #31
 801b102:	d5ea      	bpl.n	801b0da <tcp_oos_insert_segment+0x1a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801b104:	68eb      	ldr	r3, [r5, #12]
 801b106:	2001      	movs	r0, #1
 801b108:	899f      	ldrh	r7, [r3, #12]
 801b10a:	f7fc fa17 	bl	801753c <lwip_htons>
 801b10e:	68eb      	ldr	r3, [r5, #12]
 801b110:	4338      	orrs	r0, r7
      next = next->next;
 801b112:	6827      	ldr	r7, [r4, #0]
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801b114:	8198      	strh	r0, [r3, #12]
      tcp_seg_free(old_seg);
 801b116:	4620      	mov	r0, r4
 801b118:	f7fe fe8c 	bl	8019e34 <tcp_seg_free>
    while (next &&
 801b11c:	463c      	mov	r4, r7
 801b11e:	2f00      	cmp	r7, #0
 801b120:	d1e1      	bne.n	801b0e6 <tcp_oos_insert_segment+0x26>
  cseg->next = next;
 801b122:	602c      	str	r4, [r5, #0]
}
 801b124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801b126:	1a12      	subs	r2, r2, r0
    if (next &&
 801b128:	2a00      	cmp	r2, #0
 801b12a:	ddfa      	ble.n	801b122 <tcp_oos_insert_segment+0x62>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801b12c:	1bc1      	subs	r1, r0, r7
      pbuf_realloc(cseg->p, cseg->len);
 801b12e:	6868      	ldr	r0, [r5, #4]
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801b130:	b289      	uxth	r1, r1
 801b132:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801b134:	f7fe f962 	bl	80193fc <pbuf_realloc>
  cseg->next = next;
 801b138:	602c      	str	r4, [r5, #0]
}
 801b13a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tcp_segs_free(next);
 801b13c:	4620      	mov	r0, r4
    next = NULL;
 801b13e:	2400      	movs	r4, #0
    tcp_segs_free(next);
 801b140:	f7fe fe86 	bl	8019e50 <tcp_segs_free>
  cseg->next = next;
 801b144:	602c      	str	r4, [r5, #0]
}
 801b146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801b148:	4b04      	ldr	r3, [pc, #16]	; (801b15c <tcp_oos_insert_segment+0x9c>)
 801b14a:	f240 421f 	movw	r2, #1055	; 0x41f
 801b14e:	4904      	ldr	r1, [pc, #16]	; (801b160 <tcp_oos_insert_segment+0xa0>)
 801b150:	4804      	ldr	r0, [pc, #16]	; (801b164 <tcp_oos_insert_segment+0xa4>)
 801b152:	f008 f95f 	bl	8023414 <iprintf>
 801b156:	e7b8      	b.n	801b0ca <tcp_oos_insert_segment+0xa>
 801b158:	2001aa58 	.word	0x2001aa58
 801b15c:	08041694 	.word	0x08041694
 801b160:	080416e4 	.word	0x080416e4
 801b164:	08029f34 	.word	0x08029f34

0801b168 <tcp_input_delayed_close>:
{
 801b168:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801b16a:	4604      	mov	r4, r0
 801b16c:	b1c8      	cbz	r0, 801b1a2 <tcp_input_delayed_close+0x3a>
  if (recv_flags & TF_CLOSED) {
 801b16e:	4b11      	ldr	r3, [pc, #68]	; (801b1b4 <tcp_input_delayed_close+0x4c>)
 801b170:	781b      	ldrb	r3, [r3, #0]
 801b172:	f013 0310 	ands.w	r3, r3, #16
 801b176:	d101      	bne.n	801b17c <tcp_input_delayed_close+0x14>
  return 0;
 801b178:	4618      	mov	r0, r3
}
 801b17a:	bd10      	pop	{r4, pc}
    if (!(pcb->flags & TF_RXCLOSED)) {
 801b17c:	8b63      	ldrh	r3, [r4, #26]
 801b17e:	06db      	lsls	r3, r3, #27
 801b180:	d406      	bmi.n	801b190 <tcp_input_delayed_close+0x28>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801b182:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 801b186:	b11b      	cbz	r3, 801b190 <tcp_input_delayed_close+0x28>
 801b188:	f06f 010e 	mvn.w	r1, #14
 801b18c:	6920      	ldr	r0, [r4, #16]
 801b18e:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801b190:	4621      	mov	r1, r4
 801b192:	4809      	ldr	r0, [pc, #36]	; (801b1b8 <tcp_input_delayed_close+0x50>)
 801b194:	f7ff f9da 	bl	801a54c <tcp_pcb_remove>
    tcp_free(pcb);
 801b198:	4620      	mov	r0, r4
 801b19a:	f7fe fce7 	bl	8019b6c <tcp_free>
 801b19e:	2001      	movs	r0, #1
}
 801b1a0:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801b1a2:	4b06      	ldr	r3, [pc, #24]	; (801b1bc <tcp_input_delayed_close+0x54>)
 801b1a4:	f240 225a 	movw	r2, #602	; 0x25a
 801b1a8:	4905      	ldr	r1, [pc, #20]	; (801b1c0 <tcp_input_delayed_close+0x58>)
 801b1aa:	4806      	ldr	r0, [pc, #24]	; (801b1c4 <tcp_input_delayed_close+0x5c>)
 801b1ac:	f008 f932 	bl	8023414 <iprintf>
 801b1b0:	e7dd      	b.n	801b16e <tcp_input_delayed_close+0x6>
 801b1b2:	bf00      	nop
 801b1b4:	2001aa54 	.word	0x2001aa54
 801b1b8:	2002e4a0 	.word	0x2002e4a0
 801b1bc:	08041694 	.word	0x08041694
 801b1c0:	0804170c 	.word	0x0804170c
 801b1c4:	08029f34 	.word	0x08029f34

0801b1c8 <tcp_free_acked_segments.isra.0>:
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
 801b1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b1cc:	b083      	sub	sp, #12
 801b1ce:	9201      	str	r2, [sp, #4]
  while (seg_list != NULL &&
 801b1d0:	2900      	cmp	r1, #0
 801b1d2:	d03a      	beq.n	801b24a <tcp_free_acked_segments.isra.0+0x82>
 801b1d4:	4607      	mov	r7, r0
 801b1d6:	460c      	mov	r4, r1
 801b1d8:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 801b298 <tcp_free_acked_segments.isra.0+0xd0>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801b1dc:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 801b28c <tcp_free_acked_segments.isra.0+0xc4>
 801b1e0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 801b29c <tcp_free_acked_segments.isra.0+0xd4>
 801b1e4:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 801b294 <tcp_free_acked_segments.isra.0+0xcc>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801b1e8:	68e3      	ldr	r3, [r4, #12]
 801b1ea:	6858      	ldr	r0, [r3, #4]
 801b1ec:	f7fc f9aa 	bl	8017544 <lwip_htonl>
 801b1f0:	68e3      	ldr	r3, [r4, #12]
 801b1f2:	4605      	mov	r5, r0
 801b1f4:	8926      	ldrh	r6, [r4, #8]
 801b1f6:	8998      	ldrh	r0, [r3, #12]
 801b1f8:	f7fc f9a0 	bl	801753c <lwip_htons>
 801b1fc:	f8d8 3000 	ldr.w	r3, [r8]
 801b200:	f010 0003 	ands.w	r0, r0, #3
 801b204:	eba5 0503 	sub.w	r5, r5, r3
 801b208:	bf18      	it	ne
 801b20a:	2001      	movne	r0, #1
 801b20c:	4435      	add	r5, r6
 801b20e:	4428      	add	r0, r5
  while (seg_list != NULL &&
 801b210:	2800      	cmp	r0, #0
 801b212:	dc33      	bgt.n	801b27c <tcp_free_acked_segments.isra.0+0xb4>
    seg_list = seg_list->next;
 801b214:	e9d4 6000 	ldrd	r6, r0, [r4]
    clen = pbuf_clen(next->p);
 801b218:	f7fe f948 	bl	80194ac <pbuf_clen>
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801b21c:	883b      	ldrh	r3, [r7, #0]
    clen = pbuf_clen(next->p);
 801b21e:	4605      	mov	r5, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801b220:	4298      	cmp	r0, r3
 801b222:	d822      	bhi.n	801b26a <tcp_free_acked_segments.isra.0+0xa2>
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801b224:	4a18      	ldr	r2, [pc, #96]	; (801b288 <tcp_free_acked_segments.isra.0+0xc0>)
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801b226:	1b5d      	subs	r5, r3, r5
    tcp_seg_free(next);
 801b228:	4620      	mov	r0, r4
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801b22a:	8811      	ldrh	r1, [r2, #0]
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801b22c:	803d      	strh	r5, [r7, #0]
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801b22e:	8923      	ldrh	r3, [r4, #8]
 801b230:	4634      	mov	r4, r6
 801b232:	440b      	add	r3, r1
 801b234:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 801b236:	f7fe fdfd 	bl	8019e34 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 801b23a:	883b      	ldrh	r3, [r7, #0]
 801b23c:	b11b      	cbz	r3, 801b246 <tcp_free_acked_segments.isra.0+0x7e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801b23e:	9b01      	ldr	r3, [sp, #4]
 801b240:	ea56 0503 	orrs.w	r5, r6, r3
 801b244:	d006      	beq.n	801b254 <tcp_free_acked_segments.isra.0+0x8c>
  while (seg_list != NULL &&
 801b246:	2e00      	cmp	r6, #0
 801b248:	d1ce      	bne.n	801b1e8 <tcp_free_acked_segments.isra.0+0x20>
 801b24a:	2500      	movs	r5, #0
}
 801b24c:	4628      	mov	r0, r5
 801b24e:	b003      	add	sp, #12
 801b250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_receive: valid queue length",
 801b254:	4b0d      	ldr	r3, [pc, #52]	; (801b28c <tcp_free_acked_segments.isra.0+0xc4>)
 801b256:	f240 4261 	movw	r2, #1121	; 0x461
 801b25a:	490d      	ldr	r1, [pc, #52]	; (801b290 <tcp_free_acked_segments.isra.0+0xc8>)
 801b25c:	480d      	ldr	r0, [pc, #52]	; (801b294 <tcp_free_acked_segments.isra.0+0xcc>)
 801b25e:	f008 f8d9 	bl	8023414 <iprintf>
}
 801b262:	4628      	mov	r0, r5
 801b264:	b003      	add	sp, #12
 801b266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801b26a:	465b      	mov	r3, fp
 801b26c:	f240 4257 	movw	r2, #1111	; 0x457
 801b270:	4651      	mov	r1, sl
 801b272:	4648      	mov	r0, r9
 801b274:	f008 f8ce 	bl	8023414 <iprintf>
 801b278:	883b      	ldrh	r3, [r7, #0]
 801b27a:	e7d3      	b.n	801b224 <tcp_free_acked_segments.isra.0+0x5c>
 801b27c:	4625      	mov	r5, r4
}
 801b27e:	4628      	mov	r0, r5
 801b280:	b003      	add	sp, #12
 801b282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b286:	bf00      	nop
 801b288:	2001aa4c 	.word	0x2001aa4c
 801b28c:	08041694 	.word	0x08041694
 801b290:	0804175c 	.word	0x0804175c
 801b294:	08029f34 	.word	0x08029f34
 801b298:	2001aa34 	.word	0x2001aa34
 801b29c:	08041734 	.word	0x08041734

0801b2a0 <tcp_receive>:
{
 801b2a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801b2a4:	4604      	mov	r4, r0
 801b2a6:	2800      	cmp	r0, #0
 801b2a8:	f000 8205 	beq.w	801b6b6 <tcp_receive+0x416>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801b2ac:	7d23      	ldrb	r3, [r4, #20]
 801b2ae:	2b03      	cmp	r3, #3
 801b2b0:	f240 8124 	bls.w	801b4fc <tcp_receive+0x25c>
  if (flags & TCP_ACK) {
 801b2b4:	4bc2      	ldr	r3, [pc, #776]	; (801b5c0 <tcp_receive+0x320>)
 801b2b6:	781b      	ldrb	r3, [r3, #0]
 801b2b8:	06dd      	lsls	r5, r3, #27
 801b2ba:	f100 809b 	bmi.w	801b3f4 <tcp_receive+0x154>
 801b2be:	4fc1      	ldr	r7, [pc, #772]	; (801b5c4 <tcp_receive+0x324>)
 801b2c0:	4ec1      	ldr	r6, [pc, #772]	; (801b5c8 <tcp_receive+0x328>)
 801b2c2:	8839      	ldrh	r1, [r7, #0]
 801b2c4:	6833      	ldr	r3, [r6, #0]
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801b2c6:	2900      	cmp	r1, #0
 801b2c8:	f000 8083 	beq.w	801b3d2 <tcp_receive+0x132>
 801b2cc:	7d22      	ldrb	r2, [r4, #20]
 801b2ce:	2a06      	cmp	r2, #6
 801b2d0:	d87f      	bhi.n	801b3d2 <tcp_receive+0x132>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801b2d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801b2d4:	eba0 0803 	sub.w	r8, r0, r3
 801b2d8:	f1b8 0f01 	cmp.w	r8, #1
 801b2dc:	d405      	bmi.n	801b2ea <tcp_receive+0x4a>
 801b2de:	1c42      	adds	r2, r0, #1
 801b2e0:	1ad2      	subs	r2, r2, r3
 801b2e2:	1a51      	subs	r1, r2, r1
 801b2e4:	2900      	cmp	r1, #0
 801b2e6:	f340 81f7 	ble.w	801b6d8 <tcp_receive+0x438>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801b2ea:	1a1a      	subs	r2, r3, r0
 801b2ec:	2a00      	cmp	r2, #0
 801b2ee:	f2c0 81ee 	blt.w	801b6ce <tcp_receive+0x42e>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b2f2:	f103 0c01 	add.w	ip, r3, #1
 801b2f6:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801b2f8:	ebac 0200 	sub.w	r2, ip, r0
 801b2fc:	1a52      	subs	r2, r2, r1
 801b2fe:	2a00      	cmp	r2, #0
 801b300:	dc3c      	bgt.n	801b37c <tcp_receive+0xdc>
      if (pcb->rcv_nxt == seqno) {
 801b302:	4298      	cmp	r0, r3
 801b304:	f000 8476 	beq.w	801bbf4 <tcp_receive+0x954>
        if (pcb->ooseq == NULL) {
 801b308:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801b30a:	2d00      	cmp	r5, #0
 801b30c:	f000 837b 	beq.w	801ba06 <tcp_receive+0x766>
            if (seqno == next->tcphdr->seqno) {
 801b310:	68e8      	ldr	r0, [r5, #12]
          struct tcp_seg *next, *prev = NULL;
 801b312:	f04f 0800 	mov.w	r8, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801b316:	f103 3eff 	add.w	lr, r3, #4294967295
            if (seqno == next->tcphdr->seqno) {
 801b31a:	6842      	ldr	r2, [r0, #4]
 801b31c:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801b31e:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 801b322:	d01a      	beq.n	801b35a <tcp_receive+0xba>
              if (prev == NULL) {
 801b324:	f1b8 0f00 	cmp.w	r8, #0
 801b328:	f000 8160 	beq.w	801b5ec <tcp_receive+0x34c>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801b32c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 801b330:	6849      	ldr	r1, [r1, #4]
 801b332:	ebae 0101 	sub.w	r1, lr, r1
 801b336:	2900      	cmp	r1, #0
 801b338:	db03      	blt.n	801b342 <tcp_receive+0xa2>
 801b33a:	f1b9 0f00 	cmp.w	r9, #0
 801b33e:	f340 836b 	ble.w	801ba18 <tcp_receive+0x778>
              if (next->next == NULL &&
 801b342:	6829      	ldr	r1, [r5, #0]
 801b344:	46a8      	mov	r8, r5
 801b346:	2900      	cmp	r1, #0
 801b348:	f000 815c 	beq.w	801b604 <tcp_receive+0x364>
 801b34c:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 801b34e:	68e8      	ldr	r0, [r5, #12]
 801b350:	6842      	ldr	r2, [r0, #4]
 801b352:	429a      	cmp	r2, r3
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801b354:	ebac 0902 	sub.w	r9, ip, r2
            if (seqno == next->tcphdr->seqno) {
 801b358:	d1e4      	bne.n	801b324 <tcp_receive+0x84>
              if (inseg.len > next->len) {
 801b35a:	489c      	ldr	r0, [pc, #624]	; (801b5cc <tcp_receive+0x32c>)
 801b35c:	892b      	ldrh	r3, [r5, #8]
 801b35e:	8902      	ldrh	r2, [r0, #8]
 801b360:	429a      	cmp	r2, r3
 801b362:	d90b      	bls.n	801b37c <tcp_receive+0xdc>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801b364:	f7fe fd90 	bl	8019e88 <tcp_seg_copy>
                if (cseg != NULL) {
 801b368:	b140      	cbz	r0, 801b37c <tcp_receive+0xdc>
                  if (prev != NULL) {
 801b36a:	f1b8 0f00 	cmp.w	r8, #0
 801b36e:	f000 8415 	beq.w	801bb9c <tcp_receive+0x8fc>
                    prev->next = cseg;
 801b372:	f8c8 0000 	str.w	r0, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801b376:	4629      	mov	r1, r5
 801b378:	f7ff fea2 	bl	801b0c0 <tcp_oos_insert_segment>
        tcp_send_empty_ack(pcb);
 801b37c:	4620      	mov	r0, r4
}
 801b37e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        tcp_send_empty_ack(pcb);
 801b382:	f002 ba83 	b.w	801d88c <tcp_send_empty_ack>
      if (tcplen == 0) {
 801b386:	4f8f      	ldr	r7, [pc, #572]	; (801b5c4 <tcp_receive+0x324>)
 801b388:	8839      	ldrh	r1, [r7, #0]
 801b38a:	2900      	cmp	r1, #0
 801b38c:	f040 8104 	bne.w	801b598 <tcp_receive+0x2f8>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801b390:	f8b4 9060 	ldrh.w	r9, [r4, #96]	; 0x60
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801b394:	44f4      	add	ip, lr
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801b396:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b398:	4448      	add	r0, r9
 801b39a:	4560      	cmp	r0, ip
 801b39c:	f040 80fc 	bne.w	801b598 <tcp_receive+0x2f8>
          if (pcb->rtime >= 0) {
 801b3a0:	8e20      	ldrh	r0, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 801b3a2:	0400      	lsls	r0, r0, #16
 801b3a4:	f100 80f8 	bmi.w	801b598 <tcp_receive+0x2f8>
 801b3a8:	4590      	cmp	r8, r2
 801b3aa:	f040 80f5 	bne.w	801b598 <tcp_receive+0x2f8>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801b3ae:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 801b3b2:	28ff      	cmp	r0, #255	; 0xff
 801b3b4:	f000 8393 	beq.w	801bade <tcp_receive+0x83e>
                ++pcb->dupacks;
 801b3b8:	3001      	adds	r0, #1
 801b3ba:	b2c0      	uxtb	r0, r0
              if (pcb->dupacks > 3) {
 801b3bc:	2803      	cmp	r0, #3
                ++pcb->dupacks;
 801b3be:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 801b3c2:	f200 838c 	bhi.w	801bade <tcp_receive+0x83e>
              if (pcb->dupacks >= 3) {
 801b3c6:	f000 8396 	beq.w	801baf6 <tcp_receive+0x856>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801b3ca:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801b3cc:	2800      	cmp	r0, #0
 801b3ce:	f040 80b8 	bne.w	801b542 <tcp_receive+0x2a2>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801b3d2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801b3d4:	1a99      	subs	r1, r3, r2
 801b3d6:	2900      	cmp	r1, #0
 801b3d8:	db06      	blt.n	801b3e8 <tcp_receive+0x148>
 801b3da:	f1c2 0201 	rsb	r2, r2, #1
 801b3de:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801b3e0:	1a52      	subs	r2, r2, r1
 801b3e2:	4413      	add	r3, r2
 801b3e4:	2b00      	cmp	r3, #0
 801b3e6:	dd03      	ble.n	801b3f0 <tcp_receive+0x150>
      tcp_ack_now(pcb);
 801b3e8:	8b63      	ldrh	r3, [r4, #26]
 801b3ea:	f043 0302 	orr.w	r3, r3, #2
 801b3ee:	8363      	strh	r3, [r4, #26]
}
 801b3f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b3f4:	4e74      	ldr	r6, [pc, #464]	; (801b5c8 <tcp_receive+0x328>)
 801b3f6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 801b3f8:	6833      	ldr	r3, [r6, #0]
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801b3fa:	f8b4 e060 	ldrh.w	lr, [r4, #96]	; 0x60
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b3fe:	1ad1      	subs	r1, r2, r3
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801b400:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b404:	2900      	cmp	r1, #0
 801b406:	f2c0 8081 	blt.w	801b50c <tcp_receive+0x26c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b40a:	4d71      	ldr	r5, [pc, #452]	; (801b5d0 <tcp_receive+0x330>)
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b40c:	429a      	cmp	r2, r3
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b40e:	682a      	ldr	r2, [r5, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801b410:	f000 80c6 	beq.w	801b5a0 <tcp_receive+0x300>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b414:	4594      	cmp	ip, r2
 801b416:	f000 80cc 	beq.w	801b5b2 <tcp_receive+0x312>
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801b41a:	f8d4 8044 	ldr.w	r8, [r4, #68]	; 0x44
 801b41e:	eba2 0108 	sub.w	r1, r2, r8
 801b422:	2900      	cmp	r1, #0
 801b424:	ddaf      	ble.n	801b386 <tcp_receive+0xe6>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801b426:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801b428:	1ad3      	subs	r3, r2, r3
 801b42a:	2b00      	cmp	r3, #0
 801b42c:	dc7e      	bgt.n	801b52c <tcp_receive+0x28c>
      if (pcb->flags & TF_INFR) {
 801b42e:	8b63      	ldrh	r3, [r4, #26]
 801b430:	0758      	lsls	r0, r3, #29
 801b432:	d509      	bpl.n	801b448 <tcp_receive+0x1a8>
        tcp_clear_flags(pcb, TF_INFR);
 801b434:	f023 0304 	bic.w	r3, r3, #4
        pcb->cwnd = pcb->ssthresh;
 801b438:	f8b4 704a 	ldrh.w	r7, [r4, #74]	; 0x4a
        pcb->bytes_acked = 0;
 801b43c:	2000      	movs	r0, #0
        tcp_clear_flags(pcb, TF_INFR);
 801b43e:	8363      	strh	r3, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 801b440:	f8a4 7048 	strh.w	r7, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 801b444:	f8a4 006a 	strh.w	r0, [r4, #106]	; 0x6a
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b448:	f9b4 703c 	ldrsh.w	r7, [r4, #60]	; 0x3c
      pcb->nrtx = 0;
 801b44c:	2000      	movs	r0, #0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b44e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      pcb->lastack = ackno;
 801b450:	6462      	str	r2, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 801b452:	7d22      	ldrb	r2, [r4, #20]
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b454:	eb03 03e7 	add.w	r3, r3, r7, asr #3
      pcb->nrtx = 0;
 801b458:	f8a4 0042 	strh.w	r0, [r4, #66]	; 0x42
      if (pcb->state >= ESTABLISHED) {
 801b45c:	2a03      	cmp	r2, #3
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b45e:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      if (pcb->state >= ESTABLISHED) {
 801b462:	d913      	bls.n	801b48c <tcp_receive+0x1ec>
        if (pcb->cwnd < pcb->ssthresh) {
 801b464:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801b468:	b289      	uxth	r1, r1
        if (pcb->cwnd < pcb->ssthresh) {
 801b46a:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
 801b46e:	4293      	cmp	r3, r2
 801b470:	f200 81ca 	bhi.w	801b808 <tcp_receive+0x568>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801b474:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 801b478:	4419      	add	r1, r3
 801b47a:	b289      	uxth	r1, r1
 801b47c:	428b      	cmp	r3, r1
 801b47e:	f200 82ac 	bhi.w	801b9da <tcp_receive+0x73a>
          if (pcb->bytes_acked >= pcb->cwnd) {
 801b482:	428a      	cmp	r2, r1
 801b484:	f240 82ab 	bls.w	801b9de <tcp_receive+0x73e>
 801b488:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801b48c:	f104 0766 	add.w	r7, r4, #102	; 0x66
 801b490:	e9d4 211b 	ldrd	r2, r1, [r4, #108]	; 0x6c
 801b494:	4638      	mov	r0, r7
 801b496:	f7ff fe97 	bl	801b1c8 <tcp_free_acked_segments.isra.0>
 801b49a:	4602      	mov	r2, r0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801b49c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801b49e:	4638      	mov	r0, r7
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801b4a0:	6722      	str	r2, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801b4a2:	f7ff fe91 	bl	801b1c8 <tcp_free_acked_segments.isra.0>
      if (pcb->unacked == NULL) {
 801b4a6:	6f22      	ldr	r2, [r4, #112]	; 0x70
      pcb->polltmr = 0;
 801b4a8:	2100      	movs	r1, #0
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801b4aa:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 801b4ac:	fab2 f382 	clz	r3, r2
      pcb->polltmr = 0;
 801b4b0:	7721      	strb	r1, [r4, #28]
      if (pcb->unacked == NULL) {
 801b4b2:	095b      	lsrs	r3, r3, #5
 801b4b4:	425b      	negs	r3, r3
 801b4b6:	8623      	strh	r3, [r4, #48]	; 0x30
      if (pcb->unsent == NULL) {
 801b4b8:	2800      	cmp	r0, #0
 801b4ba:	f000 81a2 	beq.w	801b802 <tcp_receive+0x562>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801b4be:	4945      	ldr	r1, [pc, #276]	; (801b5d4 <tcp_receive+0x334>)
 801b4c0:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 801b4c4:	880f      	ldrh	r7, [r1, #0]
      if (pcb->flags & TF_RTO) {
 801b4c6:	8b61      	ldrh	r1, [r4, #26]
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801b4c8:	443b      	add	r3, r7
 801b4ca:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 801b4ce:	050b      	lsls	r3, r1, #20
 801b4d0:	f140 80f9 	bpl.w	801b6c6 <tcp_receive+0x426>
        if (pcb->unacked == NULL) {
 801b4d4:	2a00      	cmp	r2, #0
 801b4d6:	f000 81ac 	beq.w	801b832 <tcp_receive+0x592>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801b4da:	68d3      	ldr	r3, [r2, #12]
 801b4dc:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801b4de:	6858      	ldr	r0, [r3, #4]
 801b4e0:	f7fc f830 	bl	8017544 <lwip_htonl>
 801b4e4:	1a38      	subs	r0, r7, r0
 801b4e6:	2800      	cmp	r0, #0
 801b4e8:	f300 80ed 	bgt.w	801b6c6 <tcp_receive+0x426>
          tcp_clear_flags(pcb, TF_RTO);
 801b4ec:	8b62      	ldrh	r2, [r4, #26]
 801b4ee:	4f35      	ldr	r7, [pc, #212]	; (801b5c4 <tcp_receive+0x324>)
 801b4f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801b4f4:	6833      	ldr	r3, [r6, #0]
 801b4f6:	8839      	ldrh	r1, [r7, #0]
 801b4f8:	8362      	strh	r2, [r4, #26]
 801b4fa:	e01d      	b.n	801b538 <tcp_receive+0x298>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801b4fc:	4b36      	ldr	r3, [pc, #216]	; (801b5d8 <tcp_receive+0x338>)
 801b4fe:	f240 427c 	movw	r2, #1148	; 0x47c
 801b502:	4936      	ldr	r1, [pc, #216]	; (801b5dc <tcp_receive+0x33c>)
 801b504:	4836      	ldr	r0, [pc, #216]	; (801b5e0 <tcp_receive+0x340>)
 801b506:	f007 ff85 	bl	8023414 <iprintf>
 801b50a:	e6d3      	b.n	801b2b4 <tcp_receive+0x14>
 801b50c:	4a35      	ldr	r2, [pc, #212]	; (801b5e4 <tcp_receive+0x344>)
 801b50e:	4d30      	ldr	r5, [pc, #192]	; (801b5d0 <tcp_receive+0x330>)
 801b510:	6811      	ldr	r1, [r2, #0]
 801b512:	682a      	ldr	r2, [r5, #0]
 801b514:	89c9      	ldrh	r1, [r1, #14]
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801b516:	f8b4 0062 	ldrh.w	r0, [r4, #98]	; 0x62
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801b51a:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801b51e:	4288      	cmp	r0, r1
      pcb->snd_wl2 = ackno;
 801b520:	e9c4 3215 	strd	r3, r2, [r4, #84]	; 0x54
        pcb->snd_wnd_max = pcb->snd_wnd;
 801b524:	bf38      	it	cc
 801b526:	f8a4 1062 	strhcc.w	r1, [r4, #98]	; 0x62
      pcb->snd_wl1 = seqno;
 801b52a:	e776      	b.n	801b41a <tcp_receive+0x17a>
      tcp_send_empty_ack(pcb);
 801b52c:	4f25      	ldr	r7, [pc, #148]	; (801b5c4 <tcp_receive+0x324>)
 801b52e:	4620      	mov	r0, r4
 801b530:	f002 f9ac 	bl	801d88c <tcp_send_empty_ack>
 801b534:	6833      	ldr	r3, [r6, #0]
 801b536:	8839      	ldrh	r1, [r7, #0]
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801b538:	6b60      	ldr	r0, [r4, #52]	; 0x34
 801b53a:	2800      	cmp	r0, #0
 801b53c:	f43f aec3 	beq.w	801b2c6 <tcp_receive+0x26>
 801b540:	682a      	ldr	r2, [r5, #0]
 801b542:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 801b544:	1aaa      	subs	r2, r5, r2
 801b546:	2a00      	cmp	r2, #0
 801b548:	f6bf aebd 	bge.w	801b2c6 <tcp_receive+0x26>
      m = (s16_t)(m - (pcb->sa >> 3));
 801b54c:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801b550:	b280      	uxth	r0, r0
 801b552:	4a25      	ldr	r2, [pc, #148]	; (801b5e8 <tcp_receive+0x348>)
      m = (s16_t)(m - (pcb->sa >> 3));
 801b554:	f3c5 0ccf 	ubfx	ip, r5, #3, #16
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801b558:	f8b2 e000 	ldrh.w	lr, [r2]
      m = (s16_t)(m - (pcb->sa >> 3));
 801b55c:	ebae 020c 	sub.w	r2, lr, ip
 801b560:	1a12      	subs	r2, r2, r0
 801b562:	b292      	uxth	r2, r2
      pcb->sa = (s16_t)(pcb->sa + m);
 801b564:	4415      	add	r5, r2
      if (m < 0) {
 801b566:	f412 4f00 	tst.w	r2, #32768	; 0x8000
      pcb->sa = (s16_t)(pcb->sa + m);
 801b56a:	b22d      	sxth	r5, r5
 801b56c:	87a5      	strh	r5, [r4, #60]	; 0x3c
      if (m < 0) {
 801b56e:	d003      	beq.n	801b578 <tcp_receive+0x2d8>
        m = (s16_t) - m;
 801b570:	ebac 0c0e 	sub.w	ip, ip, lr
 801b574:	4460      	add	r0, ip
 801b576:	b282      	uxth	r2, r0
      m = (s16_t)(m - (pcb->sv >> 2));
 801b578:	f9b4 003e 	ldrsh.w	r0, [r4, #62]	; 0x3e
      pcb->rttest = 0;
 801b57c:	f04f 0c00 	mov.w	ip, #0
      pcb->sv = (s16_t)(pcb->sv + m);
 801b580:	eba0 00a0 	sub.w	r0, r0, r0, asr #2
      pcb->rttest = 0;
 801b584:	f8c4 c034 	str.w	ip, [r4, #52]	; 0x34
      pcb->sv = (s16_t)(pcb->sv + m);
 801b588:	4410      	add	r0, r2
 801b58a:	b280      	uxth	r0, r0
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b58c:	eb00 02e5 	add.w	r2, r0, r5, asr #3
      pcb->sv = (s16_t)(pcb->sv + m);
 801b590:	87e0      	strh	r0, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801b592:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      pcb->rttest = 0;
 801b596:	e696      	b.n	801b2c6 <tcp_receive+0x26>
        pcb->dupacks = 0;
 801b598:	2200      	movs	r2, #0
 801b59a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801b59e:	e7cb      	b.n	801b538 <tcp_receive+0x298>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801b5a0:	ebac 0102 	sub.w	r1, ip, r2
 801b5a4:	2900      	cmp	r1, #0
 801b5a6:	f6bf af35 	bge.w	801b414 <tcp_receive+0x174>
 801b5aa:	490e      	ldr	r1, [pc, #56]	; (801b5e4 <tcp_receive+0x344>)
 801b5ac:	6809      	ldr	r1, [r1, #0]
 801b5ae:	89c9      	ldrh	r1, [r1, #14]
 801b5b0:	e7b1      	b.n	801b516 <tcp_receive+0x276>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801b5b2:	490c      	ldr	r1, [pc, #48]	; (801b5e4 <tcp_receive+0x344>)
 801b5b4:	6809      	ldr	r1, [r1, #0]
 801b5b6:	89c9      	ldrh	r1, [r1, #14]
 801b5b8:	458e      	cmp	lr, r1
 801b5ba:	f4bf af2e 	bcs.w	801b41a <tcp_receive+0x17a>
 801b5be:	e7aa      	b.n	801b516 <tcp_receive+0x276>
 801b5c0:	2001aa38 	.word	0x2001aa38
 801b5c4:	2001aa6e 	.word	0x2001aa6e
 801b5c8:	2001aa58 	.word	0x2001aa58
 801b5cc:	2001aa3c 	.word	0x2001aa3c
 801b5d0:	2001aa34 	.word	0x2001aa34
 801b5d4:	2001aa4c 	.word	0x2001aa4c
 801b5d8:	08041694 	.word	0x08041694
 801b5dc:	08041798 	.word	0x08041798
 801b5e0:	08029f34 	.word	0x08029f34
 801b5e4:	2001aa60 	.word	0x2001aa60
 801b5e8:	2002e4a4 	.word	0x2002e4a4
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801b5ec:	1a99      	subs	r1, r3, r2
 801b5ee:	2900      	cmp	r1, #0
 801b5f0:	f6bf aea7 	bge.w	801b342 <tcp_receive+0xa2>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801b5f4:	48a1      	ldr	r0, [pc, #644]	; (801b87c <tcp_receive+0x5dc>)
 801b5f6:	f7fe fc47 	bl	8019e88 <tcp_seg_copy>
                  if (cseg != NULL) {
 801b5fa:	2800      	cmp	r0, #0
 801b5fc:	f43f aebe 	beq.w	801b37c <tcp_receive+0xdc>
                    pcb->ooseq = cseg;
 801b600:	6760      	str	r0, [r4, #116]	; 0x74
 801b602:	e6b8      	b.n	801b376 <tcp_receive+0xd6>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801b604:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 801b606:	2b00      	cmp	r3, #0
 801b608:	f77f aeb8 	ble.w	801b37c <tcp_receive+0xdc>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801b60c:	8980      	ldrh	r0, [r0, #12]
 801b60e:	f7fb ff95 	bl	801753c <lwip_htons>
 801b612:	07c2      	lsls	r2, r0, #31
 801b614:	f53f aeb2 	bmi.w	801b37c <tcp_receive+0xdc>
                next->next = tcp_seg_copy(&inseg);
 801b618:	4898      	ldr	r0, [pc, #608]	; (801b87c <tcp_receive+0x5dc>)
 801b61a:	f7fe fc35 	bl	8019e88 <tcp_seg_copy>
 801b61e:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 801b620:	2800      	cmp	r0, #0
 801b622:	f43f aeab 	beq.w	801b37c <tcp_receive+0xdc>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801b626:	68eb      	ldr	r3, [r5, #12]
 801b628:	892a      	ldrh	r2, [r5, #8]
 801b62a:	6859      	ldr	r1, [r3, #4]
 801b62c:	6833      	ldr	r3, [r6, #0]
 801b62e:	440a      	add	r2, r1
 801b630:	1ad2      	subs	r2, r2, r3
 801b632:	2a00      	cmp	r2, #0
 801b634:	dd05      	ble.n	801b642 <tcp_receive+0x3a2>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801b636:	1a5b      	subs	r3, r3, r1
                    pbuf_realloc(next->p, next->len);
 801b638:	6868      	ldr	r0, [r5, #4]
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801b63a:	b299      	uxth	r1, r3
 801b63c:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 801b63e:	f7fd fedd 	bl	80193fc <pbuf_realloc>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801b642:	6832      	ldr	r2, [r6, #0]
 801b644:	883b      	ldrh	r3, [r7, #0]
 801b646:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801b648:	4413      	add	r3, r2
 801b64a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801b64c:	1a5b      	subs	r3, r3, r1
 801b64e:	1a9b      	subs	r3, r3, r2
 801b650:	2b00      	cmp	r3, #0
 801b652:	f77f ae93 	ble.w	801b37c <tcp_receive+0xdc>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801b656:	682b      	ldr	r3, [r5, #0]
 801b658:	68db      	ldr	r3, [r3, #12]
 801b65a:	8998      	ldrh	r0, [r3, #12]
 801b65c:	f7fb ff6e 	bl	801753c <lwip_htons>
 801b660:	07c3      	lsls	r3, r0, #31
 801b662:	f100 82b3 	bmi.w	801bbcc <tcp_receive+0x92c>
 801b666:	682a      	ldr	r2, [r5, #0]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801b668:	6830      	ldr	r0, [r6, #0]
 801b66a:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 801b66c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b66e:	1a09      	subs	r1, r1, r0
                    pbuf_realloc(next->next->p, next->next->len);
 801b670:	6850      	ldr	r0, [r2, #4]
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801b672:	4419      	add	r1, r3
 801b674:	b289      	uxth	r1, r1
 801b676:	8111      	strh	r1, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801b678:	f7fd fec0 	bl	80193fc <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801b67c:	682b      	ldr	r3, [r5, #0]
 801b67e:	68da      	ldr	r2, [r3, #12]
 801b680:	891d      	ldrh	r5, [r3, #8]
 801b682:	8990      	ldrh	r0, [r2, #12]
 801b684:	f7fb ff5a 	bl	801753c <lwip_htons>
 801b688:	f010 0303 	ands.w	r3, r0, #3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b68c:	6831      	ldr	r1, [r6, #0]
                    tcplen = TCP_TCPLEN(next->next);
 801b68e:	bf18      	it	ne
 801b690:	2301      	movne	r3, #1
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b692:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 801b694:	6a60      	ldr	r0, [r4, #36]	; 0x24
                    tcplen = TCP_TCPLEN(next->next);
 801b696:	442b      	add	r3, r5
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b698:	4402      	add	r2, r0
                    tcplen = TCP_TCPLEN(next->next);
 801b69a:	b29b      	uxth	r3, r3
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b69c:	4419      	add	r1, r3
                    tcplen = TCP_TCPLEN(next->next);
 801b69e:	803b      	strh	r3, [r7, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801b6a0:	4291      	cmp	r1, r2
 801b6a2:	f43f ae6b 	beq.w	801b37c <tcp_receive+0xdc>
 801b6a6:	4b76      	ldr	r3, [pc, #472]	; (801b880 <tcp_receive+0x5e0>)
 801b6a8:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 801b6ac:	4975      	ldr	r1, [pc, #468]	; (801b884 <tcp_receive+0x5e4>)
 801b6ae:	4876      	ldr	r0, [pc, #472]	; (801b888 <tcp_receive+0x5e8>)
 801b6b0:	f007 feb0 	bl	8023414 <iprintf>
 801b6b4:	e662      	b.n	801b37c <tcp_receive+0xdc>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801b6b6:	4b72      	ldr	r3, [pc, #456]	; (801b880 <tcp_receive+0x5e0>)
 801b6b8:	f240 427b 	movw	r2, #1147	; 0x47b
 801b6bc:	4973      	ldr	r1, [pc, #460]	; (801b88c <tcp_receive+0x5ec>)
 801b6be:	4872      	ldr	r0, [pc, #456]	; (801b888 <tcp_receive+0x5e8>)
 801b6c0:	f007 fea8 	bl	8023414 <iprintf>
 801b6c4:	e5f2      	b.n	801b2ac <tcp_receive+0xc>
 801b6c6:	4f72      	ldr	r7, [pc, #456]	; (801b890 <tcp_receive+0x5f0>)
 801b6c8:	6833      	ldr	r3, [r6, #0]
 801b6ca:	8839      	ldrh	r1, [r7, #0]
 801b6cc:	e734      	b.n	801b538 <tcp_receive+0x298>
        tcp_ack_now(pcb);
 801b6ce:	8b63      	ldrh	r3, [r4, #26]
 801b6d0:	f043 0302 	orr.w	r3, r3, #2
 801b6d4:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b6d6:	e651      	b.n	801b37c <tcp_receive+0xdc>
      struct pbuf *p = inseg.p;
 801b6d8:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 801b87c <tcp_receive+0x5dc>
 801b6dc:	f8d9 5004 	ldr.w	r5, [r9, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801b6e0:	2d00      	cmp	r5, #0
 801b6e2:	f000 816b 	beq.w	801b9bc <tcp_receive+0x71c>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801b6e6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801b6ea:	4598      	cmp	r8, r3
 801b6ec:	f200 80be 	bhi.w	801b86c <tcp_receive+0x5cc>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801b6f0:	f8d9 3004 	ldr.w	r3, [r9, #4]
      off = (u16_t)off32;
 801b6f4:	fa1f f888 	uxth.w	r8, r8
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801b6f8:	891b      	ldrh	r3, [r3, #8]
 801b6fa:	4543      	cmp	r3, r8
 801b6fc:	f0c0 80ab 	bcc.w	801b856 <tcp_receive+0x5b6>
      inseg.len -= off;
 801b700:	f8b9 2008 	ldrh.w	r2, [r9, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801b704:	eba3 0308 	sub.w	r3, r3, r8
      while (p->len < off) {
 801b708:	8969      	ldrh	r1, [r5, #10]
      inseg.len -= off;
 801b70a:	eba2 0208 	sub.w	r2, r2, r8
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801b70e:	b29b      	uxth	r3, r3
      while (p->len < off) {
 801b710:	4541      	cmp	r1, r8
      inseg.len -= off;
 801b712:	f8a9 2008 	strh.w	r2, [r9, #8]
      while (p->len < off) {
 801b716:	d20a      	bcs.n	801b72e <tcp_receive+0x48e>
        p->len = 0;
 801b718:	2200      	movs	r2, #0
        off -= p->len;
 801b71a:	eba8 0101 	sub.w	r1, r8, r1
        p->len = 0;
 801b71e:	816a      	strh	r2, [r5, #10]
        p->tot_len = new_tot_len;
 801b720:	812b      	strh	r3, [r5, #8]
        p = p->next;
 801b722:	682d      	ldr	r5, [r5, #0]
        off -= p->len;
 801b724:	fa1f f881 	uxth.w	r8, r1
      while (p->len < off) {
 801b728:	8969      	ldrh	r1, [r5, #10]
 801b72a:	4541      	cmp	r1, r8
 801b72c:	d3f5      	bcc.n	801b71a <tcp_receive+0x47a>
      pbuf_remove_header(p, off);
 801b72e:	4641      	mov	r1, r8
 801b730:	4628      	mov	r0, r5
 801b732:	f7fd fd1b 	bl	801916c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801b736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b738:	f8d9 100c 	ldr.w	r1, [r9, #12]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b73c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801b73e:	6033      	str	r3, [r6, #0]
 801b740:	604b      	str	r3, [r1, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801b742:	2a00      	cmp	r2, #0
 801b744:	f43f ae1a 	beq.w	801b37c <tcp_receive+0xdc>
        tcplen = TCP_TCPLEN(&inseg);
 801b748:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801b74c:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801b750:	8998      	ldrh	r0, [r3, #12]
 801b752:	f7fb fef3 	bl	801753c <lwip_htons>
 801b756:	f010 0303 	ands.w	r3, r0, #3
        if (tcplen > pcb->rcv_wnd) {
 801b75a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        tcplen = TCP_TCPLEN(&inseg);
 801b75c:	bf18      	it	ne
 801b75e:	2301      	movne	r3, #1
 801b760:	442b      	add	r3, r5
 801b762:	b29b      	uxth	r3, r3
        if (tcplen > pcb->rcv_wnd) {
 801b764:	429a      	cmp	r2, r3
        tcplen = TCP_TCPLEN(&inseg);
 801b766:	803b      	strh	r3, [r7, #0]
        if (tcplen > pcb->rcv_wnd) {
 801b768:	f0c0 8180 	bcc.w	801ba6c <tcp_receive+0x7cc>
        if (pcb->ooseq != NULL) {
 801b76c:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801b76e:	2b00      	cmp	r3, #0
 801b770:	f000 809b 	beq.w	801b8aa <tcp_receive+0x60a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801b774:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801b778:	8998      	ldrh	r0, [r3, #12]
 801b77a:	f7fb fedf 	bl	801753c <lwip_htons>
 801b77e:	07c0      	lsls	r0, r0, #31
 801b780:	f100 8090 	bmi.w	801b8a4 <tcp_receive+0x604>
            struct tcp_seg *next = pcb->ooseq;
 801b784:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 801b786:	b955      	cbnz	r5, 801b79e <tcp_receive+0x4fe>
 801b788:	e1f3      	b.n	801bb72 <tcp_receive+0x8d2>
              next = next->next;
 801b78a:	f8d5 8000 	ldr.w	r8, [r5]
              tcp_seg_free(tmp);
 801b78e:	4628      	mov	r0, r5
 801b790:	f7fe fb50 	bl	8019e34 <tcp_seg_free>
            while (next &&
 801b794:	4645      	mov	r5, r8
 801b796:	f1b8 0f00 	cmp.w	r8, #0
 801b79a:	f000 81ea 	beq.w	801bb72 <tcp_receive+0x8d2>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801b79e:	68e8      	ldr	r0, [r5, #12]
 801b7a0:	892b      	ldrh	r3, [r5, #8]
 801b7a2:	f8d0 c004 	ldr.w	ip, [r0, #4]
 801b7a6:	883a      	ldrh	r2, [r7, #0]
 801b7a8:	f8d6 e000 	ldr.w	lr, [r6]
 801b7ac:	4463      	add	r3, ip
 801b7ae:	eb02 010e 	add.w	r1, r2, lr
 801b7b2:	1acb      	subs	r3, r1, r3
            while (next &&
 801b7b4:	2b00      	cmp	r3, #0
 801b7b6:	f2c0 81a4 	blt.w	801bb02 <tcp_receive+0x862>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801b7ba:	8980      	ldrh	r0, [r0, #12]
 801b7bc:	f7fb febe 	bl	801753c <lwip_htons>
 801b7c0:	07c1      	lsls	r1, r0, #31
 801b7c2:	d5e2      	bpl.n	801b78a <tcp_receive+0x4ea>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801b7c4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801b7c8:	8998      	ldrh	r0, [r3, #12]
 801b7ca:	f7fb feb7 	bl	801753c <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801b7ce:	0782      	lsls	r2, r0, #30
 801b7d0:	d4db      	bmi.n	801b78a <tcp_receive+0x4ea>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801b7d2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801b7d6:	2001      	movs	r0, #1
 801b7d8:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801b7dc:	f7fb feae 	bl	801753c <lwip_htons>
 801b7e0:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801b7e4:	ea48 0000 	orr.w	r0, r8, r0
                tcplen = TCP_TCPLEN(&inseg);
 801b7e8:	f8b9 8008 	ldrh.w	r8, [r9, #8]
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801b7ec:	8198      	strh	r0, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801b7ee:	b280      	uxth	r0, r0
 801b7f0:	f7fb fea4 	bl	801753c <lwip_htons>
 801b7f4:	f010 0003 	ands.w	r0, r0, #3
 801b7f8:	bf18      	it	ne
 801b7fa:	2001      	movne	r0, #1
 801b7fc:	4440      	add	r0, r8
 801b7fe:	8038      	strh	r0, [r7, #0]
 801b800:	e7c3      	b.n	801b78a <tcp_receive+0x4ea>
        pcb->unsent_oversize = 0;
 801b802:	f8a4 0068 	strh.w	r0, [r4, #104]	; 0x68
 801b806:	e65a      	b.n	801b4be <tcp_receive+0x21e>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801b808:	8b60      	ldrh	r0, [r4, #26]
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801b80a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801b80c:	f410 6f00 	tst.w	r0, #2048	; 0x800
 801b810:	bf14      	ite	ne
 801b812:	2001      	movne	r0, #1
 801b814:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801b816:	fb13 f300 	smulbb	r3, r3, r0
 801b81a:	b29b      	uxth	r3, r3
          TCP_WND_INC(pcb->cwnd, increase);
 801b81c:	428b      	cmp	r3, r1
 801b81e:	bf94      	ite	ls
 801b820:	18d1      	addls	r1, r2, r3
 801b822:	1851      	addhi	r1, r2, r1
 801b824:	b289      	uxth	r1, r1
 801b826:	428a      	cmp	r2, r1
 801b828:	f200 80d0 	bhi.w	801b9cc <tcp_receive+0x72c>
 801b82c:	f8a4 1048 	strh.w	r1, [r4, #72]	; 0x48
 801b830:	e62c      	b.n	801b48c <tcp_receive+0x1ec>
          if ((pcb->unsent == NULL) ||
 801b832:	b148      	cbz	r0, 801b848 <tcp_receive+0x5a8>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801b834:	68c3      	ldr	r3, [r0, #12]
 801b836:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 801b838:	6858      	ldr	r0, [r3, #4]
 801b83a:	f7fb fe83 	bl	8017544 <lwip_htonl>
 801b83e:	1a38      	subs	r0, r7, r0
          if ((pcb->unsent == NULL) ||
 801b840:	2800      	cmp	r0, #0
 801b842:	f73f af40 	bgt.w	801b6c6 <tcp_receive+0x426>
 801b846:	8b61      	ldrh	r1, [r4, #26]
            tcp_clear_flags(pcb, TF_RTO);
 801b848:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 801b84c:	4f10      	ldr	r7, [pc, #64]	; (801b890 <tcp_receive+0x5f0>)
 801b84e:	6833      	ldr	r3, [r6, #0]
 801b850:	8361      	strh	r1, [r4, #26]
 801b852:	8839      	ldrh	r1, [r7, #0]
 801b854:	e670      	b.n	801b538 <tcp_receive+0x298>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801b856:	4b0a      	ldr	r3, [pc, #40]	; (801b880 <tcp_receive+0x5e0>)
 801b858:	f240 5297 	movw	r2, #1431	; 0x597
 801b85c:	490d      	ldr	r1, [pc, #52]	; (801b894 <tcp_receive+0x5f4>)
 801b85e:	480a      	ldr	r0, [pc, #40]	; (801b888 <tcp_receive+0x5e8>)
 801b860:	f007 fdd8 	bl	8023414 <iprintf>
 801b864:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801b868:	891b      	ldrh	r3, [r3, #8]
 801b86a:	e749      	b.n	801b700 <tcp_receive+0x460>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801b86c:	4b04      	ldr	r3, [pc, #16]	; (801b880 <tcp_receive+0x5e0>)
 801b86e:	f240 5295 	movw	r2, #1429	; 0x595
 801b872:	4909      	ldr	r1, [pc, #36]	; (801b898 <tcp_receive+0x5f8>)
 801b874:	4804      	ldr	r0, [pc, #16]	; (801b888 <tcp_receive+0x5e8>)
 801b876:	f007 fdcd 	bl	8023414 <iprintf>
 801b87a:	e739      	b.n	801b6f0 <tcp_receive+0x450>
 801b87c:	2001aa3c 	.word	0x2001aa3c
 801b880:	08041694 	.word	0x08041694
 801b884:	080417e4 	.word	0x080417e4
 801b888:	08029f34 	.word	0x08029f34
 801b88c:	0804177c 	.word	0x0804177c
 801b890:	2001aa6e 	.word	0x2001aa6e
 801b894:	080417d4 	.word	0x080417d4
 801b898:	080417c4 	.word	0x080417c4
              pcb->ooseq = pcb->ooseq->next;
 801b89c:	6803      	ldr	r3, [r0, #0]
 801b89e:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801b8a0:	f7fe fac8 	bl	8019e34 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801b8a4:	6f60      	ldr	r0, [r4, #116]	; 0x74
 801b8a6:	2800      	cmp	r0, #0
 801b8a8:	d1f8      	bne.n	801b89c <tcp_receive+0x5fc>
 801b8aa:	883a      	ldrh	r2, [r7, #0]
 801b8ac:	6831      	ldr	r1, [r6, #0]
 801b8ae:	4411      	add	r1, r2
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801b8b0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        pcb->rcv_nxt = seqno + tcplen;
 801b8b2:	6261      	str	r1, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801b8b4:	4293      	cmp	r3, r2
 801b8b6:	f0c0 80cf 	bcc.w	801ba58 <tcp_receive+0x7b8>
        pcb->rcv_wnd -= tcplen;
 801b8ba:	1a9b      	subs	r3, r3, r2
        tcp_update_rcv_ann_wnd(pcb);
 801b8bc:	4620      	mov	r0, r4
        pcb->rcv_wnd -= tcplen;
 801b8be:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 801b8c0:	f7fe fa46 	bl	8019d50 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 801b8c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801b8c8:	891a      	ldrh	r2, [r3, #8]
 801b8ca:	b122      	cbz	r2, 801b8d6 <tcp_receive+0x636>
          recv_data = inseg.p;
 801b8cc:	49b5      	ldr	r1, [pc, #724]	; (801bba4 <tcp_receive+0x904>)
          inseg.p = NULL;
 801b8ce:	2200      	movs	r2, #0
          recv_data = inseg.p;
 801b8d0:	600b      	str	r3, [r1, #0]
          inseg.p = NULL;
 801b8d2:	f8c9 2004 	str.w	r2, [r9, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801b8d6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801b8da:	8998      	ldrh	r0, [r3, #12]
 801b8dc:	f7fb fe2e 	bl	801753c <lwip_htons>
 801b8e0:	07c5      	lsls	r5, r0, #31
 801b8e2:	d504      	bpl.n	801b8ee <tcp_receive+0x64e>
          recv_flags |= TF_GOT_FIN;
 801b8e4:	4ab0      	ldr	r2, [pc, #704]	; (801bba8 <tcp_receive+0x908>)
 801b8e6:	7813      	ldrb	r3, [r2, #0]
 801b8e8:	f043 0320 	orr.w	r3, r3, #32
 801b8ec:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 801b8ee:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801b8f0:	2d00      	cmp	r5, #0
 801b8f2:	d07f      	beq.n	801b9f4 <tcp_receive+0x754>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801b8f4:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 801bbb0 <tcp_receive+0x910>
 801b8f8:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 801bbc8 <tcp_receive+0x928>
 801b8fc:	4fab      	ldr	r7, [pc, #684]	; (801bbac <tcp_receive+0x90c>)
 801b8fe:	e033      	b.n	801b968 <tcp_receive+0x6c8>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801b900:	68eb      	ldr	r3, [r5, #12]
 801b902:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801b906:	8998      	ldrh	r0, [r3, #12]
 801b908:	f7fb fe18 	bl	801753c <lwip_htons>
 801b90c:	f010 0303 	ands.w	r3, r0, #3
 801b910:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801b912:	4620      	mov	r0, r4
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801b914:	bf18      	it	ne
 801b916:	2301      	movne	r3, #1
 801b918:	4453      	add	r3, sl
 801b91a:	1ad3      	subs	r3, r2, r3
 801b91c:	8523      	strh	r3, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 801b91e:	f7fe fa17 	bl	8019d50 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 801b922:	6869      	ldr	r1, [r5, #4]
 801b924:	890b      	ldrh	r3, [r1, #8]
 801b926:	b13b      	cbz	r3, 801b938 <tcp_receive+0x698>
            if (recv_data) {
 801b928:	4b9e      	ldr	r3, [pc, #632]	; (801bba4 <tcp_receive+0x904>)
 801b92a:	6818      	ldr	r0, [r3, #0]
 801b92c:	2800      	cmp	r0, #0
 801b92e:	d052      	beq.n	801b9d6 <tcp_receive+0x736>
              pbuf_cat(recv_data, cseg->p);
 801b930:	f7fd fdda 	bl	80194e8 <pbuf_cat>
            cseg->p = NULL;
 801b934:	2300      	movs	r3, #0
 801b936:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801b938:	68eb      	ldr	r3, [r5, #12]
 801b93a:	8998      	ldrh	r0, [r3, #12]
 801b93c:	f7fb fdfe 	bl	801753c <lwip_htons>
 801b940:	07c0      	lsls	r0, r0, #31
 801b942:	d509      	bpl.n	801b958 <tcp_receive+0x6b8>
            recv_flags |= TF_GOT_FIN;
 801b944:	4a98      	ldr	r2, [pc, #608]	; (801bba8 <tcp_receive+0x908>)
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801b946:	7d21      	ldrb	r1, [r4, #20]
            recv_flags |= TF_GOT_FIN;
 801b948:	7813      	ldrb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801b94a:	2904      	cmp	r1, #4
            recv_flags |= TF_GOT_FIN;
 801b94c:	f043 0320 	orr.w	r3, r3, #32
 801b950:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801b952:	d101      	bne.n	801b958 <tcp_receive+0x6b8>
              pcb->state = CLOSE_WAIT;
 801b954:	2307      	movs	r3, #7
 801b956:	7523      	strb	r3, [r4, #20]
          pcb->ooseq = cseg->next;
 801b958:	682b      	ldr	r3, [r5, #0]
          tcp_seg_free(cseg);
 801b95a:	4628      	mov	r0, r5
          pcb->ooseq = cseg->next;
 801b95c:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 801b95e:	f7fe fa69 	bl	8019e34 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801b962:	6f65      	ldr	r5, [r4, #116]	; 0x74
 801b964:	2d00      	cmp	r5, #0
 801b966:	d045      	beq.n	801b9f4 <tcp_receive+0x754>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801b968:	68ea      	ldr	r2, [r5, #12]
        while (pcb->ooseq != NULL &&
 801b96a:	6a61      	ldr	r1, [r4, #36]	; 0x24
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801b96c:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 801b96e:	428b      	cmp	r3, r1
 801b970:	d140      	bne.n	801b9f4 <tcp_receive+0x754>
          seqno = pcb->ooseq->tcphdr->seqno;
 801b972:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801b974:	8990      	ldrh	r0, [r2, #12]
 801b976:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 801b97a:	f7fb fddf 	bl	801753c <lwip_htons>
 801b97e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b980:	f010 0003 	ands.w	r0, r0, #3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801b984:	68ea      	ldr	r2, [r5, #12]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801b986:	4453      	add	r3, sl
 801b988:	bf18      	it	ne
 801b98a:	2001      	movne	r0, #1
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801b98c:	f8b5 b008 	ldrh.w	fp, [r5, #8]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801b990:	4418      	add	r0, r3
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801b992:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801b996:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801b998:	8990      	ldrh	r0, [r2, #12]
 801b99a:	f7fb fdcf 	bl	801753c <lwip_htons>
 801b99e:	f010 0003 	ands.w	r0, r0, #3
 801b9a2:	bf18      	it	ne
 801b9a4:	2001      	movne	r0, #1
 801b9a6:	4458      	add	r0, fp
 801b9a8:	4582      	cmp	sl, r0
 801b9aa:	d2a9      	bcs.n	801b900 <tcp_receive+0x660>
 801b9ac:	464b      	mov	r3, r9
 801b9ae:	f240 622b 	movw	r2, #1579	; 0x62b
 801b9b2:	4641      	mov	r1, r8
 801b9b4:	4638      	mov	r0, r7
 801b9b6:	f007 fd2d 	bl	8023414 <iprintf>
 801b9ba:	e7a1      	b.n	801b900 <tcp_receive+0x660>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801b9bc:	4b7c      	ldr	r3, [pc, #496]	; (801bbb0 <tcp_receive+0x910>)
 801b9be:	f240 5294 	movw	r2, #1428	; 0x594
 801b9c2:	497c      	ldr	r1, [pc, #496]	; (801bbb4 <tcp_receive+0x914>)
 801b9c4:	4879      	ldr	r0, [pc, #484]	; (801bbac <tcp_receive+0x90c>)
 801b9c6:	f007 fd25 	bl	8023414 <iprintf>
 801b9ca:	e68c      	b.n	801b6e6 <tcp_receive+0x446>
          TCP_WND_INC(pcb->cwnd, increase);
 801b9cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b9d0:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801b9d4:	e55a      	b.n	801b48c <tcp_receive+0x1ec>
              recv_data = cseg->p;
 801b9d6:	6019      	str	r1, [r3, #0]
 801b9d8:	e7ac      	b.n	801b934 <tcp_receive+0x694>
          TCP_WND_INC(pcb->bytes_acked, acked);
 801b9da:	f64f 71ff 	movw	r1, #65535	; 0xffff
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801b9de:	8e63      	ldrh	r3, [r4, #50]	; 0x32
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801b9e0:	1a89      	subs	r1, r1, r2
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801b9e2:	4413      	add	r3, r2
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801b9e4:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801b9e8:	b29b      	uxth	r3, r3
 801b9ea:	429a      	cmp	r2, r3
 801b9ec:	d8ee      	bhi.n	801b9cc <tcp_receive+0x72c>
 801b9ee:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 801b9f2:	e54b      	b.n	801b48c <tcp_receive+0x1ec>
        tcp_ack(pcb);
 801b9f4:	8b63      	ldrh	r3, [r4, #26]
 801b9f6:	07d9      	lsls	r1, r3, #31
 801b9f8:	d50a      	bpl.n	801ba10 <tcp_receive+0x770>
 801b9fa:	f023 0301 	bic.w	r3, r3, #1
 801b9fe:	f043 0302 	orr.w	r3, r3, #2
 801ba02:	8363      	strh	r3, [r4, #26]
 801ba04:	e4f4      	b.n	801b3f0 <tcp_receive+0x150>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801ba06:	486c      	ldr	r0, [pc, #432]	; (801bbb8 <tcp_receive+0x918>)
 801ba08:	f7fe fa3e 	bl	8019e88 <tcp_seg_copy>
 801ba0c:	6760      	str	r0, [r4, #116]	; 0x74
 801ba0e:	e4b5      	b.n	801b37c <tcp_receive+0xdc>
        tcp_ack(pcb);
 801ba10:	f043 0301 	orr.w	r3, r3, #1
 801ba14:	8363      	strh	r3, [r4, #26]
 801ba16:	e4eb      	b.n	801b3f0 <tcp_receive+0x150>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801ba18:	4867      	ldr	r0, [pc, #412]	; (801bbb8 <tcp_receive+0x918>)
 801ba1a:	f7fe fa35 	bl	8019e88 <tcp_seg_copy>
                  if (cseg != NULL) {
 801ba1e:	4607      	mov	r7, r0
 801ba20:	2800      	cmp	r0, #0
 801ba22:	f43f acab 	beq.w	801b37c <tcp_receive+0xdc>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801ba26:	f8d8 200c 	ldr.w	r2, [r8, #12]
 801ba2a:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 801ba2e:	6851      	ldr	r1, [r2, #4]
 801ba30:	6832      	ldr	r2, [r6, #0]
 801ba32:	440b      	add	r3, r1
 801ba34:	1a9b      	subs	r3, r3, r2
 801ba36:	2b00      	cmp	r3, #0
 801ba38:	dd07      	ble.n	801ba4a <tcp_receive+0x7aa>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801ba3a:	1a52      	subs	r2, r2, r1
                      pbuf_realloc(prev->p, prev->len);
 801ba3c:	f8d8 0004 	ldr.w	r0, [r8, #4]
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801ba40:	b291      	uxth	r1, r2
 801ba42:	f8a8 1008 	strh.w	r1, [r8, #8]
                      pbuf_realloc(prev->p, prev->len);
 801ba46:	f7fd fcd9 	bl	80193fc <pbuf_realloc>
                    tcp_oos_insert_segment(cseg, next);
 801ba4a:	4629      	mov	r1, r5
 801ba4c:	4638      	mov	r0, r7
                    prev->next = cseg;
 801ba4e:	f8c8 7000 	str.w	r7, [r8]
                    tcp_oos_insert_segment(cseg, next);
 801ba52:	f7ff fb35 	bl	801b0c0 <tcp_oos_insert_segment>
 801ba56:	e491      	b.n	801b37c <tcp_receive+0xdc>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801ba58:	4b55      	ldr	r3, [pc, #340]	; (801bbb0 <tcp_receive+0x910>)
 801ba5a:	f240 6207 	movw	r2, #1543	; 0x607
 801ba5e:	4957      	ldr	r1, [pc, #348]	; (801bbbc <tcp_receive+0x91c>)
 801ba60:	4852      	ldr	r0, [pc, #328]	; (801bbac <tcp_receive+0x90c>)
 801ba62:	f007 fcd7 	bl	8023414 <iprintf>
 801ba66:	883a      	ldrh	r2, [r7, #0]
 801ba68:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801ba6a:	e726      	b.n	801b8ba <tcp_receive+0x61a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801ba6c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801ba70:	8998      	ldrh	r0, [r3, #12]
 801ba72:	f7fb fd63 	bl	801753c <lwip_htons>
 801ba76:	07c2      	lsls	r2, r0, #31
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801ba78:	f8d9 300c 	ldr.w	r3, [r9, #12]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801ba7c:	d47d      	bmi.n	801bb7a <tcp_receive+0x8da>
 801ba7e:	8998      	ldrh	r0, [r3, #12]
          inseg.len = (u16_t)pcb->rcv_wnd;
 801ba80:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 801ba82:	f8a9 3008 	strh.w	r3, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ba86:	f7fb fd59 	bl	801753c <lwip_htons>
 801ba8a:	0785      	lsls	r5, r0, #30
            inseg.len -= 1;
 801ba8c:	f8b9 1008 	ldrh.w	r1, [r9, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801ba90:	d503      	bpl.n	801ba9a <tcp_receive+0x7fa>
            inseg.len -= 1;
 801ba92:	3901      	subs	r1, #1
 801ba94:	b289      	uxth	r1, r1
 801ba96:	f8a9 1008 	strh.w	r1, [r9, #8]
          pbuf_realloc(inseg.p, inseg.len);
 801ba9a:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801ba9e:	f7fd fcad 	bl	80193fc <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801baa2:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801baa6:	f8b9 5008 	ldrh.w	r5, [r9, #8]
 801baaa:	8998      	ldrh	r0, [r3, #12]
 801baac:	f7fb fd46 	bl	801753c <lwip_htons>
 801bab0:	f010 0303 	ands.w	r3, r0, #3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801bab4:	6832      	ldr	r2, [r6, #0]
          tcplen = TCP_TCPLEN(&inseg);
 801bab6:	bf18      	it	ne
 801bab8:	2301      	movne	r3, #1
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801baba:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 801babc:	6a61      	ldr	r1, [r4, #36]	; 0x24
          tcplen = TCP_TCPLEN(&inseg);
 801babe:	442b      	add	r3, r5
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801bac0:	4401      	add	r1, r0
          tcplen = TCP_TCPLEN(&inseg);
 801bac2:	b29b      	uxth	r3, r3
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801bac4:	441a      	add	r2, r3
          tcplen = TCP_TCPLEN(&inseg);
 801bac6:	803b      	strh	r3, [r7, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801bac8:	428a      	cmp	r2, r1
 801baca:	f43f ae4f 	beq.w	801b76c <tcp_receive+0x4cc>
 801bace:	4b38      	ldr	r3, [pc, #224]	; (801bbb0 <tcp_receive+0x910>)
 801bad0:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801bad4:	493a      	ldr	r1, [pc, #232]	; (801bbc0 <tcp_receive+0x920>)
 801bad6:	4835      	ldr	r0, [pc, #212]	; (801bbac <tcp_receive+0x90c>)
 801bad8:	f007 fc9c 	bl	8023414 <iprintf>
 801badc:	e646      	b.n	801b76c <tcp_receive+0x4cc>
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801bade:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 801bae2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801bae6:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 801bae8:	4413      	add	r3, r2
 801baea:	b29b      	uxth	r3, r3
 801baec:	429a      	cmp	r2, r3
 801baee:	bf88      	it	hi
 801baf0:	460b      	movhi	r3, r1
 801baf2:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 801baf6:	4620      	mov	r0, r4
 801baf8:	f001 fe42 	bl	801d780 <tcp_rexmit_fast>
      if (!found_dupack) {
 801bafc:	8839      	ldrh	r1, [r7, #0]
 801bafe:	6833      	ldr	r3, [r6, #0]
 801bb00:	e51a      	b.n	801b538 <tcp_receive+0x298>
                TCP_SEQ_GT(seqno + tcplen,
 801bb02:	eba1 030c 	sub.w	r3, r1, ip
            if (next &&
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	dc01      	bgt.n	801bb0e <tcp_receive+0x86e>
            pcb->ooseq = next;
 801bb0a:	6765      	str	r5, [r4, #116]	; 0x74
 801bb0c:	e6d0      	b.n	801b8b0 <tcp_receive+0x610>
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801bb0e:	f8d9 300c 	ldr.w	r3, [r9, #12]
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801bb12:	ebac 0c0e 	sub.w	ip, ip, lr
 801bb16:	f8a9 c008 	strh.w	ip, [r9, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801bb1a:	8998      	ldrh	r0, [r3, #12]
 801bb1c:	f7fb fd0e 	bl	801753c <lwip_htons>
 801bb20:	0783      	lsls	r3, r0, #30
 801bb22:	d504      	bpl.n	801bb2e <tcp_receive+0x88e>
                inseg.len -= 1;
 801bb24:	f8b9 3008 	ldrh.w	r3, [r9, #8]
 801bb28:	3b01      	subs	r3, #1
 801bb2a:	f8a9 3008 	strh.w	r3, [r9, #8]
              pbuf_realloc(inseg.p, inseg.len);
 801bb2e:	f8b9 1008 	ldrh.w	r1, [r9, #8]
 801bb32:	f8d9 0004 	ldr.w	r0, [r9, #4]
 801bb36:	f7fd fc61 	bl	80193fc <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801bb3a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 801bb3e:	f8b9 8008 	ldrh.w	r8, [r9, #8]
 801bb42:	8998      	ldrh	r0, [r3, #12]
 801bb44:	f7fb fcfa 	bl	801753c <lwip_htons>
 801bb48:	f010 0003 	ands.w	r0, r0, #3
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801bb4c:	6831      	ldr	r1, [r6, #0]
              tcplen = TCP_TCPLEN(&inseg);
 801bb4e:	bf18      	it	ne
 801bb50:	2001      	movne	r0, #1
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801bb52:	68eb      	ldr	r3, [r5, #12]
              tcplen = TCP_TCPLEN(&inseg);
 801bb54:	eb08 0200 	add.w	r2, r8, r0
 801bb58:	b292      	uxth	r2, r2
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801bb5a:	1850      	adds	r0, r2, r1
              tcplen = TCP_TCPLEN(&inseg);
 801bb5c:	803a      	strh	r2, [r7, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801bb5e:	6859      	ldr	r1, [r3, #4]
 801bb60:	4288      	cmp	r0, r1
 801bb62:	d0d2      	beq.n	801bb0a <tcp_receive+0x86a>
 801bb64:	4b12      	ldr	r3, [pc, #72]	; (801bbb0 <tcp_receive+0x910>)
 801bb66:	f240 52fc 	movw	r2, #1532	; 0x5fc
 801bb6a:	4916      	ldr	r1, [pc, #88]	; (801bbc4 <tcp_receive+0x924>)
 801bb6c:	480f      	ldr	r0, [pc, #60]	; (801bbac <tcp_receive+0x90c>)
 801bb6e:	f007 fc51 	bl	8023414 <iprintf>
 801bb72:	883a      	ldrh	r2, [r7, #0]
 801bb74:	6831      	ldr	r1, [r6, #0]
 801bb76:	4411      	add	r1, r2
 801bb78:	e7c7      	b.n	801bb0a <tcp_receive+0x86a>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801bb7a:	899d      	ldrh	r5, [r3, #12]
 801bb7c:	4628      	mov	r0, r5
 801bb7e:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 801bb82:	f7fb fcdb 	bl	801753c <lwip_htons>
 801bb86:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801bb8a:	f7fb fcd7 	bl	801753c <lwip_htons>
 801bb8e:	f8d9 200c 	ldr.w	r2, [r9, #12]
 801bb92:	ea45 0300 	orr.w	r3, r5, r0
 801bb96:	b298      	uxth	r0, r3
 801bb98:	8193      	strh	r3, [r2, #12]
 801bb9a:	e771      	b.n	801ba80 <tcp_receive+0x7e0>
                    pcb->ooseq = cseg;
 801bb9c:	6760      	str	r0, [r4, #116]	; 0x74
                  tcp_oos_insert_segment(cseg, next);
 801bb9e:	f7ff bbea 	b.w	801b376 <tcp_receive+0xd6>
 801bba2:	bf00      	nop
 801bba4:	2001aa50 	.word	0x2001aa50
 801bba8:	2001aa54 	.word	0x2001aa54
 801bbac:	08029f34 	.word	0x08029f34
 801bbb0:	08041694 	.word	0x08041694
 801bbb4:	080417b4 	.word	0x080417b4
 801bbb8:	2001aa3c 	.word	0x2001aa3c
 801bbbc:	08041858 	.word	0x08041858
 801bbc0:	080417e4 	.word	0x080417e4
 801bbc4:	0804181c 	.word	0x0804181c
 801bbc8:	08041878 	.word	0x08041878
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801bbcc:	682b      	ldr	r3, [r5, #0]
 801bbce:	68db      	ldr	r3, [r3, #12]
 801bbd0:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 801bbd4:	4640      	mov	r0, r8
 801bbd6:	f428 587c 	bic.w	r8, r8, #16128	; 0x3f00
 801bbda:	f7fb fcaf 	bl	801753c <lwip_htons>
 801bbde:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 801bbe2:	f7fb fcab 	bl	801753c <lwip_htons>
 801bbe6:	682a      	ldr	r2, [r5, #0]
 801bbe8:	ea48 0800 	orr.w	r8, r8, r0
 801bbec:	68d3      	ldr	r3, [r2, #12]
 801bbee:	f8a3 800c 	strh.w	r8, [r3, #12]
 801bbf2:	e539      	b.n	801b668 <tcp_receive+0x3c8>
 801bbf4:	f8df 9004 	ldr.w	r9, [pc, #4]	; 801bbfc <tcp_receive+0x95c>
 801bbf8:	e5a6      	b.n	801b748 <tcp_receive+0x4a8>
 801bbfa:	bf00      	nop
 801bbfc:	2001aa3c 	.word	0x2001aa3c

0801bc00 <tcp_input>:
{
 801bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801bc04:	4604      	mov	r4, r0
{
 801bc06:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801bc08:	2800      	cmp	r0, #0
 801bc0a:	f000 80fd 	beq.w	801be08 <tcp_input+0x208>
  TCP_STATS_INC(tcp.recv);
 801bc0e:	4d82      	ldr	r5, [pc, #520]	; (801be18 <tcp_input+0x218>)
  if (p->len < TCP_HLEN) {
 801bc10:	8962      	ldrh	r2, [r4, #10]
  TCP_STATS_INC(tcp.recv);
 801bc12:	f8b5 3092 	ldrh.w	r3, [r5, #146]	; 0x92
  tcphdr = (struct tcp_hdr *)p->payload;
 801bc16:	6861      	ldr	r1, [r4, #4]
  if (p->len < TCP_HLEN) {
 801bc18:	2a13      	cmp	r2, #19
  tcphdr = (struct tcp_hdr *)p->payload;
 801bc1a:	4f80      	ldr	r7, [pc, #512]	; (801be1c <tcp_input+0x21c>)
  TCP_STATS_INC(tcp.recv);
 801bc1c:	f103 0301 	add.w	r3, r3, #1
  tcphdr = (struct tcp_hdr *)p->payload;
 801bc20:	6039      	str	r1, [r7, #0]
  TCP_STATS_INC(tcp.recv);
 801bc22:	f8a5 3092 	strh.w	r3, [r5, #146]	; 0x92
  if (p->len < TCP_HLEN) {
 801bc26:	d80f      	bhi.n	801bc48 <tcp_input+0x48>
      TCP_STATS_INC(tcp.lenerr);
 801bc28:	f8b5 309a 	ldrh.w	r3, [r5, #154]	; 0x9a
 801bc2c:	3301      	adds	r3, #1
 801bc2e:	f8a5 309a 	strh.w	r3, [r5, #154]	; 0x9a
  TCP_STATS_INC(tcp.drop);
 801bc32:	f8b5 3096 	ldrh.w	r3, [r5, #150]	; 0x96
  pbuf_free(p);
 801bc36:	4620      	mov	r0, r4
  TCP_STATS_INC(tcp.drop);
 801bc38:	3301      	adds	r3, #1
 801bc3a:	f8a5 3096 	strh.w	r3, [r5, #150]	; 0x96
}
 801bc3e:	b007      	add	sp, #28
 801bc40:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 801bc44:	f7fd bace 	b.w	80191e4 <pbuf_free>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801bc48:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 801be48 <tcp_input+0x248>
 801bc4c:	f8d8 1000 	ldr.w	r1, [r8]
 801bc50:	f8d8 0014 	ldr.w	r0, [r8, #20]
 801bc54:	f005 f9b8 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 801bc58:	b9b8      	cbnz	r0, 801bc8a <tcp_input+0x8a>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801bc5a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801bc5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801bc62:	2be0      	cmp	r3, #224	; 0xe0
 801bc64:	d011      	beq.n	801bc8a <tcp_input+0x8a>
    u16_t chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801bc66:	f108 0014 	add.w	r0, r8, #20
 801bc6a:	8922      	ldrh	r2, [r4, #8]
 801bc6c:	2106      	movs	r1, #6
 801bc6e:	f108 0310 	add.w	r3, r8, #16
 801bc72:	9000      	str	r0, [sp, #0]
 801bc74:	4620      	mov	r0, r4
 801bc76:	f7fc fa13 	bl	80180a0 <ip_chksum_pseudo>
    if (chksum != 0) {
 801bc7a:	4606      	mov	r6, r0
 801bc7c:	b158      	cbz	r0, 801bc96 <tcp_input+0x96>
      TCP_STATS_INC(tcp.chkerr);
 801bc7e:	f8b5 3098 	ldrh.w	r3, [r5, #152]	; 0x98
 801bc82:	3301      	adds	r3, #1
 801bc84:	f8a5 3098 	strh.w	r3, [r5, #152]	; 0x98
      goto dropped;
 801bc88:	e7d3      	b.n	801bc32 <tcp_input+0x32>
    TCP_STATS_INC(tcp.proterr);
 801bc8a:	f8b5 30a0 	ldrh.w	r3, [r5, #160]	; 0xa0
 801bc8e:	3301      	adds	r3, #1
 801bc90:	f8a5 30a0 	strh.w	r3, [r5, #160]	; 0xa0
    goto dropped;
 801bc94:	e7cd      	b.n	801bc32 <tcp_input+0x32>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 801bc96:	683b      	ldr	r3, [r7, #0]
 801bc98:	8998      	ldrh	r0, [r3, #12]
 801bc9a:	f7fb fc4f 	bl	801753c <lwip_htons>
 801bc9e:	0a80      	lsrs	r0, r0, #10
 801bca0:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801bca4:	2913      	cmp	r1, #19
 801bca6:	d9bf      	bls.n	801bc28 <tcp_input+0x28>
 801bca8:	8923      	ldrh	r3, [r4, #8]
 801bcaa:	b28a      	uxth	r2, r1
 801bcac:	428b      	cmp	r3, r1
 801bcae:	d3bb      	bcc.n	801bc28 <tcp_input+0x28>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801bcb0:	f1a2 0314 	sub.w	r3, r2, #20
  if (p->len >= hdrlen_bytes) {
 801bcb4:	8960      	ldrh	r0, [r4, #10]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801bcb6:	f8df 9194 	ldr.w	r9, [pc, #404]	; 801be4c <tcp_input+0x24c>
  tcphdr_opt2 = NULL;
 801bcba:	f8df a194 	ldr.w	sl, [pc, #404]	; 801be50 <tcp_input+0x250>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801bcbe:	b29b      	uxth	r3, r3
  if (p->len >= hdrlen_bytes) {
 801bcc0:	4290      	cmp	r0, r2
  tcphdr_opt2 = NULL;
 801bcc2:	f8ca 6000 	str.w	r6, [sl]
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801bcc6:	f8a9 3000 	strh.w	r3, [r9]
  if (p->len >= hdrlen_bytes) {
 801bcca:	f080 81b6 	bcs.w	801c03a <tcp_input+0x43a>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801bcce:	6823      	ldr	r3, [r4, #0]
 801bcd0:	2b00      	cmp	r3, #0
 801bcd2:	f000 838f 	beq.w	801c3f4 <tcp_input+0x7f4>
    pbuf_remove_header(p, TCP_HLEN);
 801bcd6:	2114      	movs	r1, #20
 801bcd8:	4620      	mov	r0, r4
 801bcda:	f7fd fa47 	bl	801916c <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 801bcde:	8966      	ldrh	r6, [r4, #10]
 801bce0:	4b4f      	ldr	r3, [pc, #316]	; (801be20 <tcp_input+0x220>)
    pbuf_remove_header(p, tcphdr_opt1len);
 801bce2:	4620      	mov	r0, r4
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801bce4:	f8b9 9000 	ldrh.w	r9, [r9]
    pbuf_remove_header(p, tcphdr_opt1len);
 801bce8:	4631      	mov	r1, r6
    tcphdr_opt1len = p->len;
 801bcea:	801e      	strh	r6, [r3, #0]
    pbuf_remove_header(p, tcphdr_opt1len);
 801bcec:	f7fd fa3e 	bl	801916c <pbuf_remove_header>
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801bcf0:	eba9 0b06 	sub.w	fp, r9, r6
    if (opt2len > p->next->len) {
 801bcf4:	6820      	ldr	r0, [r4, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801bcf6:	fa1f fb8b 	uxth.w	fp, fp
    if (opt2len > p->next->len) {
 801bcfa:	8943      	ldrh	r3, [r0, #10]
 801bcfc:	455b      	cmp	r3, fp
 801bcfe:	d393      	bcc.n	801bc28 <tcp_input+0x28>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801bd00:	6843      	ldr	r3, [r0, #4]
    pbuf_remove_header(p->next, opt2len);
 801bd02:	4659      	mov	r1, fp
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801bd04:	f8ca 3000 	str.w	r3, [sl]
    pbuf_remove_header(p->next, opt2len);
 801bd08:	f7fd fa30 	bl	801916c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801bd0c:	8923      	ldrh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801bd0e:	8962      	ldrh	r2, [r4, #10]
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801bd10:	4433      	add	r3, r6
 801bd12:	eba3 0309 	sub.w	r3, r3, r9
 801bd16:	b29b      	uxth	r3, r3
 801bd18:	8123      	strh	r3, [r4, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801bd1a:	2a00      	cmp	r2, #0
 801bd1c:	f040 8371 	bne.w	801c402 <tcp_input+0x802>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801bd20:	6822      	ldr	r2, [r4, #0]
 801bd22:	8912      	ldrh	r2, [r2, #8]
 801bd24:	429a      	cmp	r2, r3
 801bd26:	d005      	beq.n	801bd34 <tcp_input+0x134>
 801bd28:	4b3e      	ldr	r3, [pc, #248]	; (801be24 <tcp_input+0x224>)
 801bd2a:	22e0      	movs	r2, #224	; 0xe0
 801bd2c:	493e      	ldr	r1, [pc, #248]	; (801be28 <tcp_input+0x228>)
 801bd2e:	483f      	ldr	r0, [pc, #252]	; (801be2c <tcp_input+0x22c>)
 801bd30:	f007 fb70 	bl	8023414 <iprintf>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801bd34:	683e      	ldr	r6, [r7, #0]
 801bd36:	8830      	ldrh	r0, [r6, #0]
 801bd38:	f7fb fc00 	bl	801753c <lwip_htons>
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801bd3c:	f8d7 9000 	ldr.w	r9, [r7]
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801bd40:	8030      	strh	r0, [r6, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801bd42:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 801bd46:	f7fb fbf9 	bl	801753c <lwip_htons>
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801bd4a:	683e      	ldr	r6, [r7, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801bd4c:	f8a9 0002 	strh.w	r0, [r9, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801bd50:	6870      	ldr	r0, [r6, #4]
 801bd52:	f7fb fbf7 	bl	8017544 <lwip_htonl>
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801bd56:	f8d7 9000 	ldr.w	r9, [r7]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801bd5a:	4b35      	ldr	r3, [pc, #212]	; (801be30 <tcp_input+0x230>)
 801bd5c:	6070      	str	r0, [r6, #4]
 801bd5e:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801bd60:	f8d9 0008 	ldr.w	r0, [r9, #8]
 801bd64:	f7fb fbee 	bl	8017544 <lwip_htonl>
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801bd68:	683e      	ldr	r6, [r7, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801bd6a:	4b32      	ldr	r3, [pc, #200]	; (801be34 <tcp_input+0x234>)
 801bd6c:	f8c9 0008 	str.w	r0, [r9, #8]
 801bd70:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801bd72:	89f0      	ldrh	r0, [r6, #14]
 801bd74:	f7fb fbe2 	bl	801753c <lwip_htons>
  flags = TCPH_FLAGS(tcphdr);
 801bd78:	683b      	ldr	r3, [r7, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801bd7a:	81f0      	strh	r0, [r6, #14]
  flags = TCPH_FLAGS(tcphdr);
 801bd7c:	8998      	ldrh	r0, [r3, #12]
 801bd7e:	f7fb fbdd 	bl	801753c <lwip_htons>
 801bd82:	492d      	ldr	r1, [pc, #180]	; (801be38 <tcp_input+0x238>)
 801bd84:	f000 023f 	and.w	r2, r0, #63	; 0x3f
  if (flags & (TCP_FIN | TCP_SYN)) {
 801bd88:	0786      	lsls	r6, r0, #30
  tcplen = p->tot_len;
 801bd8a:	8923      	ldrh	r3, [r4, #8]
  flags = TCPH_FLAGS(tcphdr);
 801bd8c:	700a      	strb	r2, [r1, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801bd8e:	f000 8150 	beq.w	801c032 <tcp_input+0x432>
    tcplen++;
 801bd92:	1c5a      	adds	r2, r3, #1
 801bd94:	4929      	ldr	r1, [pc, #164]	; (801be3c <tcp_input+0x23c>)
 801bd96:	b292      	uxth	r2, r2
 801bd98:	9105      	str	r1, [sp, #20]
    if (tcplen < p->tot_len) {
 801bd9a:	4293      	cmp	r3, r2
    tcplen++;
 801bd9c:	800a      	strh	r2, [r1, #0]
    if (tcplen < p->tot_len) {
 801bd9e:	f63f af43 	bhi.w	801bc28 <tcp_input+0x28>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801bda2:	4b27      	ldr	r3, [pc, #156]	; (801be40 <tcp_input+0x240>)
 801bda4:	681e      	ldr	r6, [r3, #0]
 801bda6:	2e00      	cmp	r6, #0
 801bda8:	f000 80f6 	beq.w	801bf98 <tcp_input+0x398>
  prev = NULL;
 801bdac:	f04f 0900 	mov.w	r9, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801bdb0:	4b1c      	ldr	r3, [pc, #112]	; (801be24 <tcp_input+0x224>)
 801bdb2:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 801be54 <tcp_input+0x254>
 801bdb6:	f8df a074 	ldr.w	sl, [pc, #116]	; 801be2c <tcp_input+0x22c>
 801bdba:	e01a      	b.n	801bdf2 <tcp_input+0x1f2>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801bdbc:	2a0a      	cmp	r2, #10
 801bdbe:	f000 80e3 	beq.w	801bf88 <tcp_input+0x388>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801bdc2:	2a01      	cmp	r2, #1
 801bdc4:	f000 80d9 	beq.w	801bf7a <tcp_input+0x37a>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bdc8:	7a31      	ldrb	r1, [r6, #8]
 801bdca:	b139      	cbz	r1, 801bddc <tcp_input+0x1dc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801bdcc:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801bdd0:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801bdd4:	3201      	adds	r2, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bdd6:	b2d2      	uxtb	r2, r2
 801bdd8:	4291      	cmp	r1, r2
 801bdda:	d104      	bne.n	801bde6 <tcp_input+0x1e6>
    if (pcb->remote_port == tcphdr->src &&
 801bddc:	683a      	ldr	r2, [r7, #0]
 801bdde:	8b30      	ldrh	r0, [r6, #24]
 801bde0:	8811      	ldrh	r1, [r2, #0]
 801bde2:	4288      	cmp	r0, r1
 801bde4:	d038      	beq.n	801be58 <tcp_input+0x258>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801bde6:	68f2      	ldr	r2, [r6, #12]
 801bde8:	46b1      	mov	r9, r6
 801bdea:	2a00      	cmp	r2, #0
 801bdec:	f000 80d4 	beq.w	801bf98 <tcp_input+0x398>
 801bdf0:	4616      	mov	r6, r2
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801bdf2:	7d32      	ldrb	r2, [r6, #20]
 801bdf4:	2a00      	cmp	r2, #0
 801bdf6:	d1e1      	bne.n	801bdbc <tcp_input+0x1bc>
 801bdf8:	22fb      	movs	r2, #251	; 0xfb
 801bdfa:	4659      	mov	r1, fp
 801bdfc:	4650      	mov	r0, sl
 801bdfe:	f007 fb09 	bl	8023414 <iprintf>
 801be02:	7d32      	ldrb	r2, [r6, #20]
 801be04:	4b07      	ldr	r3, [pc, #28]	; (801be24 <tcp_input+0x224>)
 801be06:	e7d9      	b.n	801bdbc <tcp_input+0x1bc>
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801be08:	4b06      	ldr	r3, [pc, #24]	; (801be24 <tcp_input+0x224>)
 801be0a:	2283      	movs	r2, #131	; 0x83
 801be0c:	490d      	ldr	r1, [pc, #52]	; (801be44 <tcp_input+0x244>)
 801be0e:	4807      	ldr	r0, [pc, #28]	; (801be2c <tcp_input+0x22c>)
 801be10:	f007 fb00 	bl	8023414 <iprintf>
 801be14:	e6fb      	b.n	801bc0e <tcp_input+0xe>
 801be16:	bf00      	nop
 801be18:	2002e394 	.word	0x2002e394
 801be1c:	2001aa60 	.word	0x2001aa60
 801be20:	2001aa64 	.word	0x2001aa64
 801be24:	08041694 	.word	0x08041694
 801be28:	080418d4 	.word	0x080418d4
 801be2c:	08029f34 	.word	0x08029f34
 801be30:	2001aa58 	.word	0x2001aa58
 801be34:	2001aa34 	.word	0x2001aa34
 801be38:	2001aa38 	.word	0x2001aa38
 801be3c:	2001aa6e 	.word	0x2001aa6e
 801be40:	2002e4a0 	.word	0x2002e4a0
 801be44:	080418a0 	.word	0x080418a0
 801be48:	2001f46c 	.word	0x2001f46c
 801be4c:	2001aa6c 	.word	0x2001aa6c
 801be50:	2001aa68 	.word	0x2001aa68
 801be54:	080418f4 	.word	0x080418f4
    if (pcb->remote_port == tcphdr->src &&
 801be58:	8852      	ldrh	r2, [r2, #2]
 801be5a:	8af1      	ldrh	r1, [r6, #22]
 801be5c:	4291      	cmp	r1, r2
 801be5e:	d1c2      	bne.n	801bde6 <tcp_input+0x1e6>
        pcb->local_port == tcphdr->dest &&
 801be60:	6871      	ldr	r1, [r6, #4]
 801be62:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801be66:	4291      	cmp	r1, r2
 801be68:	d1bd      	bne.n	801bde6 <tcp_input+0x1e6>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801be6a:	6831      	ldr	r1, [r6, #0]
 801be6c:	f8d8 2014 	ldr.w	r2, [r8, #20]
 801be70:	4291      	cmp	r1, r2
 801be72:	d1b8      	bne.n	801bde6 <tcp_input+0x1e6>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801be74:	68f3      	ldr	r3, [r6, #12]
 801be76:	42b3      	cmp	r3, r6
 801be78:	d076      	beq.n	801bf68 <tcp_input+0x368>
      if (prev != NULL) {
 801be7a:	f1b9 0f00 	cmp.w	r9, #0
 801be7e:	f000 8442 	beq.w	801c706 <tcp_input+0xb06>
        pcb->next = tcp_active_pcbs;
 801be82:	4979      	ldr	r1, [pc, #484]	; (801c068 <tcp_input+0x468>)
        prev->next = pcb->next;
 801be84:	f8c9 300c 	str.w	r3, [r9, #12]
        pcb->next = tcp_active_pcbs;
 801be88:	680a      	ldr	r2, [r1, #0]
        tcp_active_pcbs = pcb;
 801be8a:	600e      	str	r6, [r1, #0]
 801be8c:	4613      	mov	r3, r2
        pcb->next = tcp_active_pcbs;
 801be8e:	60f2      	str	r2, [r6, #12]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801be90:	42b3      	cmp	r3, r6
 801be92:	f000 843f 	beq.w	801c714 <tcp_input+0xb14>
    inseg.next = NULL;
 801be96:	f8df 8200 	ldr.w	r8, [pc, #512]	; 801c098 <tcp_input+0x498>
 801be9a:	2300      	movs	r3, #0
    inseg.tcphdr = tcphdr;
 801be9c:	683a      	ldr	r2, [r7, #0]
    inseg.len = p->tot_len;
 801be9e:	8921      	ldrh	r1, [r4, #8]
    inseg.tcphdr = tcphdr;
 801bea0:	f8c8 200c 	str.w	r2, [r8, #12]
    if (flags & TCP_PSH) {
 801bea4:	4a71      	ldr	r2, [pc, #452]	; (801c06c <tcp_input+0x46c>)
    recv_data = NULL;
 801bea6:	f8df 91f4 	ldr.w	r9, [pc, #500]	; 801c09c <tcp_input+0x49c>
    recv_flags = 0;
 801beaa:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 801c0a0 <tcp_input+0x4a0>
    recv_acked = 0;
 801beae:	f8df b1f4 	ldr.w	fp, [pc, #500]	; 801c0a4 <tcp_input+0x4a4>
    if (flags & TCP_PSH) {
 801beb2:	7812      	ldrb	r2, [r2, #0]
    inseg.next = NULL;
 801beb4:	f8c8 3000 	str.w	r3, [r8]
    recv_data = NULL;
 801beb8:	f8c9 3000 	str.w	r3, [r9]
    recv_flags = 0;
 801bebc:	f88a 3000 	strb.w	r3, [sl]
    recv_acked = 0;
 801bec0:	f8ab 3000 	strh.w	r3, [fp]
    if (flags & TCP_PSH) {
 801bec4:	0713      	lsls	r3, r2, #28
    inseg.p = p;
 801bec6:	f8c8 4004 	str.w	r4, [r8, #4]
    inseg.len = p->tot_len;
 801beca:	f8a8 1008 	strh.w	r1, [r8, #8]
    if (flags & TCP_PSH) {
 801bece:	d503      	bpl.n	801bed8 <tcp_input+0x2d8>
      p->flags |= PBUF_FLAG_PUSH;
 801bed0:	7b63      	ldrb	r3, [r4, #13]
 801bed2:	f043 0301 	orr.w	r3, r3, #1
 801bed6:	7363      	strb	r3, [r4, #13]
    if (pcb->refused_data != NULL) {
 801bed8:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801beda:	b173      	cbz	r3, 801befa <tcp_input+0x2fa>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801bedc:	4630      	mov	r0, r6
 801bede:	f7fe fe8d 	bl	801abfc <tcp_process_refused_data>
 801bee2:	300d      	adds	r0, #13
 801bee4:	f000 8295 	beq.w	801c412 <tcp_input+0x812>
 801bee8:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801beea:	b123      	cbz	r3, 801bef6 <tcp_input+0x2f6>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801beec:	9b05      	ldr	r3, [sp, #20]
 801beee:	881b      	ldrh	r3, [r3, #0]
 801bef0:	2b00      	cmp	r3, #0
 801bef2:	f040 828e 	bne.w	801c412 <tcp_input+0x812>
 801bef6:	4b5d      	ldr	r3, [pc, #372]	; (801c06c <tcp_input+0x46c>)
 801bef8:	781a      	ldrb	r2, [r3, #0]
    tcp_input_pcb = pcb;
 801befa:	4c5d      	ldr	r4, [pc, #372]	; (801c070 <tcp_input+0x470>)
  if (flags & TCP_RST) {
 801befc:	0753      	lsls	r3, r2, #29
    tcp_input_pcb = pcb;
 801befe:	6026      	str	r6, [r4, #0]
  if (flags & TCP_RST) {
 801bf00:	f140 8166 	bpl.w	801c1d0 <tcp_input+0x5d0>
    if (pcb->state == SYN_SENT) {
 801bf04:	7d31      	ldrb	r1, [r6, #20]
 801bf06:	2902      	cmp	r1, #2
 801bf08:	f000 8362 	beq.w	801c5d0 <tcp_input+0x9d0>
      if (seqno == pcb->rcv_nxt) {
 801bf0c:	4b59      	ldr	r3, [pc, #356]	; (801c074 <tcp_input+0x474>)
 801bf0e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801bf10:	681b      	ldr	r3, [r3, #0]
 801bf12:	429a      	cmp	r2, r3
 801bf14:	f000 845f 	beq.w	801c7d6 <tcp_input+0xbd6>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801bf18:	1a9b      	subs	r3, r3, r2
 801bf1a:	d404      	bmi.n	801bf26 <tcp_input+0x326>
 801bf1c:	8d32      	ldrh	r2, [r6, #40]	; 0x28
 801bf1e:	1a9b      	subs	r3, r3, r2
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	f340 8350 	ble.w	801c5c6 <tcp_input+0x9c6>
      if (recv_flags & TF_RESET) {
 801bf26:	f89a 3000 	ldrb.w	r3, [sl]
 801bf2a:	0719      	lsls	r1, r3, #28
 801bf2c:	f140 827c 	bpl.w	801c428 <tcp_input+0x828>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801bf30:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 801bf34:	b11b      	cbz	r3, 801bf3e <tcp_input+0x33e>
 801bf36:	f06f 010d 	mvn.w	r1, #13
 801bf3a:	6930      	ldr	r0, [r6, #16]
 801bf3c:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801bf3e:	484a      	ldr	r0, [pc, #296]	; (801c068 <tcp_input+0x468>)
 801bf40:	4631      	mov	r1, r6
 801bf42:	f7fe fb03 	bl	801a54c <tcp_pcb_remove>
        tcp_free(pcb);
 801bf46:	4630      	mov	r0, r6
 801bf48:	f7fd fe10 	bl	8019b6c <tcp_free>
    tcp_input_pcb = NULL;
 801bf4c:	2500      	movs	r5, #0
    if (inseg.p != NULL) {
 801bf4e:	f8d8 0004 	ldr.w	r0, [r8, #4]
    tcp_input_pcb = NULL;
 801bf52:	6025      	str	r5, [r4, #0]
    recv_data = NULL;
 801bf54:	f8c9 5000 	str.w	r5, [r9]
    if (inseg.p != NULL) {
 801bf58:	b118      	cbz	r0, 801bf62 <tcp_input+0x362>
      pbuf_free(inseg.p);
 801bf5a:	f7fd f943 	bl	80191e4 <pbuf_free>
      inseg.p = NULL;
 801bf5e:	f8c8 5004 	str.w	r5, [r8, #4]
}
 801bf62:	b007      	add	sp, #28
 801bf64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801bf68:	4b43      	ldr	r3, [pc, #268]	; (801c078 <tcp_input+0x478>)
 801bf6a:	f240 120d 	movw	r2, #269	; 0x10d
 801bf6e:	4943      	ldr	r1, [pc, #268]	; (801c07c <tcp_input+0x47c>)
 801bf70:	4843      	ldr	r0, [pc, #268]	; (801c080 <tcp_input+0x480>)
 801bf72:	f007 fa4f 	bl	8023414 <iprintf>
 801bf76:	68f3      	ldr	r3, [r6, #12]
 801bf78:	e77f      	b.n	801be7a <tcp_input+0x27a>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801bf7a:	22fd      	movs	r2, #253	; 0xfd
 801bf7c:	4941      	ldr	r1, [pc, #260]	; (801c084 <tcp_input+0x484>)
 801bf7e:	4650      	mov	r0, sl
 801bf80:	f007 fa48 	bl	8023414 <iprintf>
 801bf84:	4b3c      	ldr	r3, [pc, #240]	; (801c078 <tcp_input+0x478>)
 801bf86:	e71f      	b.n	801bdc8 <tcp_input+0x1c8>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801bf88:	22fc      	movs	r2, #252	; 0xfc
 801bf8a:	493f      	ldr	r1, [pc, #252]	; (801c088 <tcp_input+0x488>)
 801bf8c:	4650      	mov	r0, sl
 801bf8e:	f007 fa41 	bl	8023414 <iprintf>
 801bf92:	7d32      	ldrb	r2, [r6, #20]
 801bf94:	4b38      	ldr	r3, [pc, #224]	; (801c078 <tcp_input+0x478>)
 801bf96:	e714      	b.n	801bdc2 <tcp_input+0x1c2>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801bf98:	4b3c      	ldr	r3, [pc, #240]	; (801c08c <tcp_input+0x48c>)
 801bf9a:	681e      	ldr	r6, [r3, #0]
 801bf9c:	2e00      	cmp	r6, #0
 801bf9e:	d052      	beq.n	801c046 <tcp_input+0x446>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801bfa0:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 801c078 <tcp_input+0x478>
 801bfa4:	f8df a100 	ldr.w	sl, [pc, #256]	; 801c0a8 <tcp_input+0x4a8>
 801bfa8:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 801c080 <tcp_input+0x480>
 801bfac:	e002      	b.n	801bfb4 <tcp_input+0x3b4>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801bfae:	68f6      	ldr	r6, [r6, #12]
 801bfb0:	2e00      	cmp	r6, #0
 801bfb2:	d048      	beq.n	801c046 <tcp_input+0x446>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801bfb4:	7d30      	ldrb	r0, [r6, #20]
 801bfb6:	465b      	mov	r3, fp
 801bfb8:	f240 121f 	movw	r2, #287	; 0x11f
 801bfbc:	4651      	mov	r1, sl
 801bfbe:	280a      	cmp	r0, #10
 801bfc0:	4648      	mov	r0, r9
 801bfc2:	d001      	beq.n	801bfc8 <tcp_input+0x3c8>
 801bfc4:	f007 fa26 	bl	8023414 <iprintf>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bfc8:	7a32      	ldrb	r2, [r6, #8]
 801bfca:	b13a      	cbz	r2, 801bfdc <tcp_input+0x3dc>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801bfcc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801bfd0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bfd4:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bfd6:	b2db      	uxtb	r3, r3
 801bfd8:	429a      	cmp	r2, r3
 801bfda:	d1e8      	bne.n	801bfae <tcp_input+0x3ae>
      if (pcb->remote_port == tcphdr->src &&
 801bfdc:	683b      	ldr	r3, [r7, #0]
 801bfde:	8b31      	ldrh	r1, [r6, #24]
 801bfe0:	881a      	ldrh	r2, [r3, #0]
 801bfe2:	4291      	cmp	r1, r2
 801bfe4:	d1e3      	bne.n	801bfae <tcp_input+0x3ae>
          pcb->local_port == tcphdr->dest &&
 801bfe6:	885a      	ldrh	r2, [r3, #2]
      if (pcb->remote_port == tcphdr->src &&
 801bfe8:	8af3      	ldrh	r3, [r6, #22]
 801bfea:	4293      	cmp	r3, r2
 801bfec:	d1df      	bne.n	801bfae <tcp_input+0x3ae>
          pcb->local_port == tcphdr->dest &&
 801bfee:	6870      	ldr	r0, [r6, #4]
 801bff0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801bff4:	4290      	cmp	r0, r2
 801bff6:	d1da      	bne.n	801bfae <tcp_input+0x3ae>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801bff8:	6830      	ldr	r0, [r6, #0]
 801bffa:	f8d8 2014 	ldr.w	r2, [r8, #20]
 801bffe:	4290      	cmp	r0, r2
 801c000:	d1d5      	bne.n	801bfae <tcp_input+0x3ae>
  if (flags & TCP_RST) {
 801c002:	4a1a      	ldr	r2, [pc, #104]	; (801c06c <tcp_input+0x46c>)
 801c004:	7812      	ldrb	r2, [r2, #0]
 801c006:	0750      	lsls	r0, r2, #29
 801c008:	d411      	bmi.n	801c02e <tcp_input+0x42e>
  if (flags & TCP_SYN) {
 801c00a:	0797      	lsls	r7, r2, #30
 801c00c:	f140 838e 	bpl.w	801c72c <tcp_input+0xb2c>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801c010:	4a18      	ldr	r2, [pc, #96]	; (801c074 <tcp_input+0x474>)
 801c012:	6a70      	ldr	r0, [r6, #36]	; 0x24
 801c014:	6812      	ldr	r2, [r2, #0]
 801c016:	1a10      	subs	r0, r2, r0
 801c018:	d404      	bmi.n	801c024 <tcp_input+0x424>
 801c01a:	8d35      	ldrh	r5, [r6, #40]	; 0x28
 801c01c:	1b40      	subs	r0, r0, r5
 801c01e:	2800      	cmp	r0, #0
 801c020:	f340 83e4 	ble.w	801c7ec <tcp_input+0xbec>
  if ((tcplen > 0)) {
 801c024:	9b05      	ldr	r3, [sp, #20]
 801c026:	881b      	ldrh	r3, [r3, #0]
 801c028:	2b00      	cmp	r3, #0
 801c02a:	f040 83e6 	bne.w	801c7fa <tcp_input+0xbfa>
        pbuf_free(p);
 801c02e:	4620      	mov	r0, r4
 801c030:	e605      	b.n	801bc3e <tcp_input+0x3e>
  tcplen = p->tot_len;
 801c032:	4a17      	ldr	r2, [pc, #92]	; (801c090 <tcp_input+0x490>)
 801c034:	9205      	str	r2, [sp, #20]
 801c036:	8013      	strh	r3, [r2, #0]
 801c038:	e6b3      	b.n	801bda2 <tcp_input+0x1a2>
    tcphdr_opt1len = tcphdr_optlen;
 801c03a:	4a16      	ldr	r2, [pc, #88]	; (801c094 <tcp_input+0x494>)
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801c03c:	4620      	mov	r0, r4
    tcphdr_opt1len = tcphdr_optlen;
 801c03e:	8013      	strh	r3, [r2, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801c040:	f7fd f894 	bl	801916c <pbuf_remove_header>
 801c044:	e676      	b.n	801bd34 <tcp_input+0x134>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801c046:	f8df a064 	ldr.w	sl, [pc, #100]	; 801c0ac <tcp_input+0x4ac>
 801c04a:	f8da e000 	ldr.w	lr, [sl]
 801c04e:	f1be 0f00 	cmp.w	lr, #0
 801c052:	f000 8239 	beq.w	801c4c8 <tcp_input+0x8c8>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801c056:	f8d8 0004 	ldr.w	r0, [r8, #4]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801c05a:	4676      	mov	r6, lr
      if (lpcb->local_port == tcphdr->dest) {
 801c05c:	6839      	ldr	r1, [r7, #0]
    prev = NULL;
 801c05e:	2200      	movs	r2, #0
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801c060:	f8d8 c014 	ldr.w	ip, [r8, #20]
 801c064:	4681      	mov	r9, r0
 801c066:	e029      	b.n	801c0bc <tcp_input+0x4bc>
 801c068:	2002e4a0 	.word	0x2002e4a0
 801c06c:	2001aa38 	.word	0x2001aa38
 801c070:	2002e4b4 	.word	0x2002e4b4
 801c074:	2001aa58 	.word	0x2001aa58
 801c078:	08041694 	.word	0x08041694
 801c07c:	08041970 	.word	0x08041970
 801c080:	08029f34 	.word	0x08029f34
 801c084:	08041948 	.word	0x08041948
 801c088:	0804191c 	.word	0x0804191c
 801c08c:	2002e4b0 	.word	0x2002e4b0
 801c090:	2001aa6e 	.word	0x2001aa6e
 801c094:	2001aa64 	.word	0x2001aa64
 801c098:	2001aa3c 	.word	0x2001aa3c
 801c09c:	2001aa50 	.word	0x2001aa50
 801c0a0:	2001aa54 	.word	0x2001aa54
 801c0a4:	2001aa4c 	.word	0x2001aa4c
 801c0a8:	080419c8 	.word	0x080419c8
 801c0ac:	2002e4a8 	.word	0x2002e4a8
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801c0b0:	68f3      	ldr	r3, [r6, #12]
 801c0b2:	4632      	mov	r2, r6
 801c0b4:	461e      	mov	r6, r3
 801c0b6:	2b00      	cmp	r3, #0
 801c0b8:	f000 8207 	beq.w	801c4ca <tcp_input+0x8ca>
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801c0bc:	7a30      	ldrb	r0, [r6, #8]
 801c0be:	b128      	cbz	r0, 801c0cc <tcp_input+0x4cc>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801c0c0:	f899 3038 	ldrb.w	r3, [r9, #56]	; 0x38
 801c0c4:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801c0c6:	b2db      	uxtb	r3, r3
 801c0c8:	4298      	cmp	r0, r3
 801c0ca:	d1f1      	bne.n	801c0b0 <tcp_input+0x4b0>
      if (lpcb->local_port == tcphdr->dest) {
 801c0cc:	884b      	ldrh	r3, [r1, #2]
 801c0ce:	8af0      	ldrh	r0, [r6, #22]
 801c0d0:	4298      	cmp	r0, r3
 801c0d2:	d1ed      	bne.n	801c0b0 <tcp_input+0x4b0>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801c0d4:	6830      	ldr	r0, [r6, #0]
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801c0d6:	b108      	cbz	r0, 801c0dc <tcp_input+0x4dc>
 801c0d8:	4560      	cmp	r0, ip
 801c0da:	d1e9      	bne.n	801c0b0 <tcp_input+0x4b0>
      if (prev != NULL) {
 801c0dc:	2a00      	cmp	r2, #0
 801c0de:	f000 828c 	beq.w	801c5fa <tcp_input+0x9fa>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801c0e2:	68f0      	ldr	r0, [r6, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801c0e4:	f8ca 6000 	str.w	r6, [sl]
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801c0e8:	60d0      	str	r0, [r2, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801c0ea:	f8c6 e00c 	str.w	lr, [r6, #12]
  if (flags & TCP_RST) {
 801c0ee:	4aab      	ldr	r2, [pc, #684]	; (801c39c <tcp_input+0x79c>)
 801c0f0:	7812      	ldrb	r2, [r2, #0]
 801c0f2:	0750      	lsls	r0, r2, #29
 801c0f4:	d49b      	bmi.n	801c02e <tcp_input+0x42e>
  if (flags & TCP_ACK) {
 801c0f6:	f012 0910 	ands.w	r9, r2, #16
 801c0fa:	f040 8284 	bne.w	801c606 <tcp_input+0xa06>
  } else if (flags & TCP_SYN) {
 801c0fe:	0792      	lsls	r2, r2, #30
 801c100:	d595      	bpl.n	801c02e <tcp_input+0x42e>
    npcb = tcp_alloc(pcb->prio);
 801c102:	7d70      	ldrb	r0, [r6, #21]
 801c104:	f7fe fb9a 	bl	801a83c <tcp_alloc>
    if (npcb == NULL) {
 801c108:	4682      	mov	sl, r0
 801c10a:	2800      	cmp	r0, #0
 801c10c:	f000 82ea 	beq.w	801c6e4 <tcp_input+0xae4>
    npcb->remote_port = tcphdr->src;
 801c110:	683d      	ldr	r5, [r7, #0]
    npcb->state = SYN_RCVD;
 801c112:	f04f 0c03 	mov.w	ip, #3
    npcb->rcv_nxt = seqno + 1;
 801c116:	4ba2      	ldr	r3, [pc, #648]	; (801c3a0 <tcp_input+0x7a0>)
    npcb->remote_port = tcphdr->src;
 801c118:	782a      	ldrb	r2, [r5, #0]
 801c11a:	786d      	ldrb	r5, [r5, #1]
    npcb->rcv_nxt = seqno + 1;
 801c11c:	681b      	ldr	r3, [r3, #0]
    npcb->remote_port = tcphdr->src;
 801c11e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    npcb->local_port = pcb->local_port;
 801c122:	8af5      	ldrh	r5, [r6, #22]
    npcb->rcv_nxt = seqno + 1;
 801c124:	3301      	adds	r3, #1
    npcb->remote_port = tcphdr->src;
 801c126:	8302      	strh	r2, [r0, #24]
    npcb->rcv_nxt = seqno + 1;
 801c128:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801c12a:	62c3      	str	r3, [r0, #44]	; 0x2c
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801c12c:	e9d8 1204 	ldrd	r1, r2, [r8, #16]
    npcb->state = SYN_RCVD;
 801c130:	f880 c014 	strb.w	ip, [r0, #20]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801c134:	6041      	str	r1, [r0, #4]
    npcb->local_port = pcb->local_port;
 801c136:	82c5      	strh	r5, [r0, #22]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801c138:	1d05      	adds	r5, r0, #4
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801c13a:	6002      	str	r2, [r0, #0]
    iss = tcp_next_iss(npcb);
 801c13c:	f7fe fdfc 	bl	801ad38 <tcp_next_iss>
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801c140:	4b97      	ldr	r3, [pc, #604]	; (801c3a0 <tcp_input+0x7a0>)
    TCP_REG_ACTIVE(npcb);
 801c142:	4998      	ldr	r1, [pc, #608]	; (801c3a4 <tcp_input+0x7a4>)
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801c144:	681a      	ldr	r2, [r3, #0]
    npcb->callback_arg = pcb->callback_arg;
 801c146:	6933      	ldr	r3, [r6, #16]
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801c148:	3a01      	subs	r2, #1
    npcb->listener = pcb;
 801c14a:	f8ca 607c 	str.w	r6, [sl, #124]	; 0x7c
    npcb->snd_wl2 = iss;
 801c14e:	f8ca 0058 	str.w	r0, [sl, #88]	; 0x58
    npcb->snd_nxt = iss;
 801c152:	f8ca 0050 	str.w	r0, [sl, #80]	; 0x50
    npcb->lastack = iss;
 801c156:	f8ca 0044 	str.w	r0, [sl, #68]	; 0x44
    npcb->snd_lbb = iss;
 801c15a:	f8ca 005c 	str.w	r0, [sl, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801c15e:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801c162:	f8ca 3010 	str.w	r3, [sl, #16]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801c166:	7a73      	ldrb	r3, [r6, #9]
    TCP_REG_ACTIVE(npcb);
 801c168:	680a      	ldr	r2, [r1, #0]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801c16a:	f003 030c 	and.w	r3, r3, #12
    TCP_REG_ACTIVE(npcb);
 801c16e:	f8c1 a000 	str.w	sl, [r1]
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801c172:	f88a 3009 	strb.w	r3, [sl, #9]
    npcb->netif_idx = pcb->netif_idx;
 801c176:	7a33      	ldrb	r3, [r6, #8]
    TCP_REG_ACTIVE(npcb);
 801c178:	f8ca 200c 	str.w	r2, [sl, #12]
    npcb->netif_idx = pcb->netif_idx;
 801c17c:	f88a 3008 	strb.w	r3, [sl, #8]
    TCP_REG_ACTIVE(npcb);
 801c180:	f001 feec 	bl	801df5c <tcp_timer_needed>
 801c184:	2201      	movs	r2, #1
 801c186:	4b88      	ldr	r3, [pc, #544]	; (801c3a8 <tcp_input+0x7a8>)
    tcp_parseopt(npcb);
 801c188:	4650      	mov	r0, sl
    TCP_REG_ACTIVE(npcb);
 801c18a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801c18c:	f7fe feea 	bl	801af64 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801c190:	683b      	ldr	r3, [r7, #0]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801c192:	4628      	mov	r0, r5
 801c194:	9505      	str	r5, [sp, #20]
    npcb->snd_wnd = tcphdr->wnd;
 801c196:	89db      	ldrh	r3, [r3, #14]
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801c198:	f8ba 6032 	ldrh.w	r6, [sl, #50]	; 0x32
    npcb->snd_wnd = tcphdr->wnd;
 801c19c:	f8aa 3060 	strh.w	r3, [sl, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801c1a0:	f8aa 3062 	strh.w	r3, [sl, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801c1a4:	f004 fce4 	bl	8020b70 <ip4_route>
 801c1a8:	9a05      	ldr	r2, [sp, #20]
 801c1aa:	4601      	mov	r1, r0
 801c1ac:	4630      	mov	r0, r6
 801c1ae:	f7fe fddf 	bl	801ad70 <tcp_eff_send_mss_netif>
 801c1b2:	4603      	mov	r3, r0
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801c1b4:	2112      	movs	r1, #18
 801c1b6:	4650      	mov	r0, sl
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801c1b8:	f8aa 3032 	strh.w	r3, [sl, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801c1bc:	f001 f974 	bl	801d4a8 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 801c1c0:	2800      	cmp	r0, #0
 801c1c2:	f040 82ba 	bne.w	801c73a <tcp_input+0xb3a>
    tcp_output(npcb);
 801c1c6:	4650      	mov	r0, sl
 801c1c8:	f001 fb94 	bl	801d8f4 <tcp_output>
        pbuf_free(p);
 801c1cc:	4620      	mov	r0, r4
 801c1ce:	e536      	b.n	801bc3e <tcp_input+0x3e>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801c1d0:	0795      	lsls	r5, r2, #30
 801c1d2:	d504      	bpl.n	801c1de <tcp_input+0x5de>
 801c1d4:	7d33      	ldrb	r3, [r6, #20]
 801c1d6:	3b02      	subs	r3, #2
 801c1d8:	2b01      	cmp	r3, #1
 801c1da:	f200 81f4 	bhi.w	801c5c6 <tcp_input+0x9c6>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801c1de:	8b73      	ldrh	r3, [r6, #26]
 801c1e0:	06d8      	lsls	r0, r3, #27
 801c1e2:	d402      	bmi.n	801c1ea <tcp_input+0x5ea>
    pcb->tmr = tcp_ticks;
 801c1e4:	4b71      	ldr	r3, [pc, #452]	; (801c3ac <tcp_input+0x7ac>)
 801c1e6:	681b      	ldr	r3, [r3, #0]
 801c1e8:	6233      	str	r3, [r6, #32]
  pcb->persist_probe = 0;
 801c1ea:	2300      	movs	r3, #0
  tcp_parseopt(pcb);
 801c1ec:	4630      	mov	r0, r6
  pcb->persist_probe = 0;
 801c1ee:	f8a6 309a 	strh.w	r3, [r6, #154]	; 0x9a
  tcp_parseopt(pcb);
 801c1f2:	f7fe feb7 	bl	801af64 <tcp_parseopt>
  switch (pcb->state) {
 801c1f6:	7d33      	ldrb	r3, [r6, #20]
 801c1f8:	3b02      	subs	r3, #2
 801c1fa:	2b07      	cmp	r3, #7
 801c1fc:	f63f ae93 	bhi.w	801bf26 <tcp_input+0x326>
 801c200:	e8df f003 	tbb	[pc, r3]
 801c204:	8b0413a4 	.word	0x8b0413a4
 801c208:	344d0470 	.word	0x344d0470
      tcp_receive(pcb);
 801c20c:	4630      	mov	r0, r6
 801c20e:	f7ff f847 	bl	801b2a0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801c212:	f89a 3000 	ldrb.w	r3, [sl]
 801c216:	0699      	lsls	r1, r3, #26
 801c218:	f57f ae85 	bpl.w	801bf26 <tcp_input+0x326>
        tcp_ack_now(pcb);
 801c21c:	8b73      	ldrh	r3, [r6, #26]
        pcb->state = CLOSE_WAIT;
 801c21e:	2207      	movs	r2, #7
        tcp_ack_now(pcb);
 801c220:	f043 0302 	orr.w	r3, r3, #2
        pcb->state = CLOSE_WAIT;
 801c224:	7532      	strb	r2, [r6, #20]
        tcp_ack_now(pcb);
 801c226:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801c228:	e67d      	b.n	801bf26 <tcp_input+0x326>
      if (flags & TCP_ACK) {
 801c22a:	4b5c      	ldr	r3, [pc, #368]	; (801c39c <tcp_input+0x79c>)
 801c22c:	781b      	ldrb	r3, [r3, #0]
 801c22e:	06da      	lsls	r2, r3, #27
 801c230:	f140 8228 	bpl.w	801c684 <tcp_input+0xa84>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801c234:	6c73      	ldr	r3, [r6, #68]	; 0x44
 801c236:	4a5e      	ldr	r2, [pc, #376]	; (801c3b0 <tcp_input+0x7b0>)
 801c238:	43db      	mvns	r3, r3
 801c23a:	6811      	ldr	r1, [r2, #0]
 801c23c:	42cb      	cmn	r3, r1
 801c23e:	d404      	bmi.n	801c24a <tcp_input+0x64a>
 801c240:	6d33      	ldr	r3, [r6, #80]	; 0x50
 801c242:	1acb      	subs	r3, r1, r3
 801c244:	2b00      	cmp	r3, #0
 801c246:	f340 8287 	ble.w	801c758 <tcp_input+0xb58>
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c24a:	9a05      	ldr	r2, [sp, #20]
 801c24c:	4630      	mov	r0, r6
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801c24e:	683b      	ldr	r3, [r7, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c250:	8815      	ldrh	r5, [r2, #0]
 801c252:	4a53      	ldr	r2, [pc, #332]	; (801c3a0 <tcp_input+0x7a0>)
 801c254:	881f      	ldrh	r7, [r3, #0]
 801c256:	6812      	ldr	r2, [r2, #0]
 801c258:	9702      	str	r7, [sp, #8]
 801c25a:	442a      	add	r2, r5
 801c25c:	885b      	ldrh	r3, [r3, #2]
 801c25e:	4d55      	ldr	r5, [pc, #340]	; (801c3b4 <tcp_input+0x7b4>)
 801c260:	e9cd 5300 	strd	r5, r3, [sp]
 801c264:	1d2b      	adds	r3, r5, #4
 801c266:	f001 fac5 	bl	801d7f4 <tcp_rst>
    if (err != ERR_ABRT) {
 801c26a:	e65c      	b.n	801bf26 <tcp_input+0x326>
      tcp_receive(pcb);
 801c26c:	4630      	mov	r0, r6
 801c26e:	f7ff f817 	bl	801b2a0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801c272:	4b4a      	ldr	r3, [pc, #296]	; (801c39c <tcp_input+0x79c>)
 801c274:	781b      	ldrb	r3, [r3, #0]
 801c276:	06d8      	lsls	r0, r3, #27
 801c278:	f57f ae55 	bpl.w	801bf26 <tcp_input+0x326>
 801c27c:	4b4c      	ldr	r3, [pc, #304]	; (801c3b0 <tcp_input+0x7b0>)
 801c27e:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801c280:	681b      	ldr	r3, [r3, #0]
 801c282:	429a      	cmp	r2, r3
 801c284:	f47f ae4f 	bne.w	801bf26 <tcp_input+0x326>
 801c288:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801c28a:	2b00      	cmp	r3, #0
 801c28c:	f47f ae4b 	bne.w	801bf26 <tcp_input+0x326>
        recv_flags |= TF_CLOSED;
 801c290:	f89a 3000 	ldrb.w	r3, [sl]
 801c294:	f043 0310 	orr.w	r3, r3, #16
 801c298:	f88a 3000 	strb.w	r3, [sl]
    if (err != ERR_ABRT) {
 801c29c:	e643      	b.n	801bf26 <tcp_input+0x326>
      tcp_receive(pcb);
 801c29e:	4630      	mov	r0, r6
 801c2a0:	f7fe fffe 	bl	801b2a0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801c2a4:	4b3d      	ldr	r3, [pc, #244]	; (801c39c <tcp_input+0x79c>)
 801c2a6:	781b      	ldrb	r3, [r3, #0]
 801c2a8:	06dd      	lsls	r5, r3, #27
 801c2aa:	f57f ae3c 	bpl.w	801bf26 <tcp_input+0x326>
 801c2ae:	4b40      	ldr	r3, [pc, #256]	; (801c3b0 <tcp_input+0x7b0>)
 801c2b0:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801c2b2:	681b      	ldr	r3, [r3, #0]
 801c2b4:	429a      	cmp	r2, r3
 801c2b6:	f47f ae36 	bne.w	801bf26 <tcp_input+0x326>
 801c2ba:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801c2bc:	2b00      	cmp	r3, #0
 801c2be:	f47f ae32 	bne.w	801bf26 <tcp_input+0x326>
        tcp_pcb_purge(pcb);
 801c2c2:	4630      	mov	r0, r6
 801c2c4:	f7fd fe8a 	bl	8019fdc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801c2c8:	4b36      	ldr	r3, [pc, #216]	; (801c3a4 <tcp_input+0x7a4>)
 801c2ca:	681b      	ldr	r3, [r3, #0]
 801c2cc:	42b3      	cmp	r3, r6
 801c2ce:	f000 8082 	beq.w	801c3d6 <tcp_input+0x7d6>
 801c2d2:	2b00      	cmp	r3, #0
 801c2d4:	f000 8082 	beq.w	801c3dc <tcp_input+0x7dc>
 801c2d8:	68da      	ldr	r2, [r3, #12]
 801c2da:	42b2      	cmp	r2, r6
 801c2dc:	f000 8223 	beq.w	801c726 <tcp_input+0xb26>
 801c2e0:	4613      	mov	r3, r2
 801c2e2:	e7f6      	b.n	801c2d2 <tcp_input+0x6d2>
      tcp_receive(pcb);
 801c2e4:	4630      	mov	r0, r6
 801c2e6:	f7fe ffdb 	bl	801b2a0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801c2ea:	f89a 3000 	ldrb.w	r3, [sl]
 801c2ee:	069f      	lsls	r7, r3, #26
 801c2f0:	f57f ae19 	bpl.w	801bf26 <tcp_input+0x326>
        tcp_ack_now(pcb);
 801c2f4:	8b73      	ldrh	r3, [r6, #26]
        tcp_pcb_purge(pcb);
 801c2f6:	4630      	mov	r0, r6
        tcp_ack_now(pcb);
 801c2f8:	f043 0302 	orr.w	r3, r3, #2
 801c2fc:	8373      	strh	r3, [r6, #26]
        tcp_pcb_purge(pcb);
 801c2fe:	f7fd fe6d 	bl	8019fdc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801c302:	4b28      	ldr	r3, [pc, #160]	; (801c3a4 <tcp_input+0x7a4>)
 801c304:	681b      	ldr	r3, [r3, #0]
 801c306:	42b3      	cmp	r3, r6
 801c308:	d065      	beq.n	801c3d6 <tcp_input+0x7d6>
 801c30a:	2b00      	cmp	r3, #0
 801c30c:	d066      	beq.n	801c3dc <tcp_input+0x7dc>
 801c30e:	68da      	ldr	r2, [r3, #12]
 801c310:	42b2      	cmp	r2, r6
 801c312:	f000 8208 	beq.w	801c726 <tcp_input+0xb26>
 801c316:	4613      	mov	r3, r2
 801c318:	e7f7      	b.n	801c30a <tcp_input+0x70a>
      tcp_receive(pcb);
 801c31a:	4630      	mov	r0, r6
 801c31c:	f7fe ffc0 	bl	801b2a0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801c320:	f89a 3000 	ldrb.w	r3, [sl]
 801c324:	f013 0f20 	tst.w	r3, #32
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801c328:	4b1c      	ldr	r3, [pc, #112]	; (801c39c <tcp_input+0x79c>)
 801c32a:	781b      	ldrb	r3, [r3, #0]
      if (recv_flags & TF_GOT_FIN) {
 801c32c:	f000 819a 	beq.w	801c664 <tcp_input+0xa64>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801c330:	06da      	lsls	r2, r3, #27
 801c332:	d504      	bpl.n	801c33e <tcp_input+0x73e>
 801c334:	4b1e      	ldr	r3, [pc, #120]	; (801c3b0 <tcp_input+0x7b0>)
 801c336:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801c338:	681b      	ldr	r3, [r3, #0]
 801c33a:	429a      	cmp	r2, r3
 801c33c:	d03c      	beq.n	801c3b8 <tcp_input+0x7b8>
          tcp_ack_now(pcb);
 801c33e:	8b73      	ldrh	r3, [r6, #26]
          pcb->state = CLOSING;
 801c340:	2208      	movs	r2, #8
          tcp_ack_now(pcb);
 801c342:	f043 0302 	orr.w	r3, r3, #2
          pcb->state = CLOSING;
 801c346:	7532      	strb	r2, [r6, #20]
          tcp_ack_now(pcb);
 801c348:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801c34a:	e5ec      	b.n	801bf26 <tcp_input+0x326>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801c34c:	4b13      	ldr	r3, [pc, #76]	; (801c39c <tcp_input+0x79c>)
 801c34e:	781b      	ldrb	r3, [r3, #0]
 801c350:	f003 0212 	and.w	r2, r3, #18
 801c354:	2a12      	cmp	r2, #18
 801c356:	f000 80dd 	beq.w	801c514 <tcp_input+0x914>
      else if (flags & TCP_ACK) {
 801c35a:	06d9      	lsls	r1, r3, #27
 801c35c:	f57f ade3 	bpl.w	801bf26 <tcp_input+0x326>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c360:	9a05      	ldr	r2, [sp, #20]
 801c362:	4630      	mov	r0, r6
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801c364:	683b      	ldr	r3, [r7, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c366:	8811      	ldrh	r1, [r2, #0]
 801c368:	4a0d      	ldr	r2, [pc, #52]	; (801c3a0 <tcp_input+0x7a0>)
 801c36a:	881d      	ldrh	r5, [r3, #0]
 801c36c:	6812      	ldr	r2, [r2, #0]
 801c36e:	9502      	str	r5, [sp, #8]
 801c370:	440a      	add	r2, r1
 801c372:	885b      	ldrh	r3, [r3, #2]
 801c374:	490e      	ldr	r1, [pc, #56]	; (801c3b0 <tcp_input+0x7b0>)
 801c376:	6809      	ldr	r1, [r1, #0]
 801c378:	9301      	str	r3, [sp, #4]
 801c37a:	4b0e      	ldr	r3, [pc, #56]	; (801c3b4 <tcp_input+0x7b4>)
 801c37c:	9300      	str	r3, [sp, #0]
 801c37e:	3304      	adds	r3, #4
 801c380:	f001 fa38 	bl	801d7f4 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801c384:	f896 3042 	ldrb.w	r3, [r6, #66]	; 0x42
 801c388:	2b05      	cmp	r3, #5
 801c38a:	f63f adcc 	bhi.w	801bf26 <tcp_input+0x326>
          pcb->rtime = 0;
 801c38e:	2300      	movs	r3, #0
          tcp_rexmit_rto(pcb);
 801c390:	4630      	mov	r0, r6
          pcb->rtime = 0;
 801c392:	8633      	strh	r3, [r6, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 801c394:	f001 fcca 	bl	801dd2c <tcp_rexmit_rto>
    if (err != ERR_ABRT) {
 801c398:	e5c5      	b.n	801bf26 <tcp_input+0x326>
 801c39a:	bf00      	nop
 801c39c:	2001aa38 	.word	0x2001aa38
 801c3a0:	2001aa58 	.word	0x2001aa58
 801c3a4:	2002e4a0 	.word	0x2002e4a0
 801c3a8:	2002e49c 	.word	0x2002e49c
 801c3ac:	2002e4a4 	.word	0x2002e4a4
 801c3b0:	2001aa34 	.word	0x2001aa34
 801c3b4:	2001f47c 	.word	0x2001f47c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801c3b8:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d1bf      	bne.n	801c33e <tcp_input+0x73e>
          tcp_ack_now(pcb);
 801c3be:	8b73      	ldrh	r3, [r6, #26]
          tcp_pcb_purge(pcb);
 801c3c0:	4630      	mov	r0, r6
          tcp_ack_now(pcb);
 801c3c2:	f043 0302 	orr.w	r3, r3, #2
 801c3c6:	8373      	strh	r3, [r6, #26]
          tcp_pcb_purge(pcb);
 801c3c8:	f7fd fe08 	bl	8019fdc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 801c3cc:	4bb4      	ldr	r3, [pc, #720]	; (801c6a0 <tcp_input+0xaa0>)
 801c3ce:	681b      	ldr	r3, [r3, #0]
 801c3d0:	42b3      	cmp	r3, r6
 801c3d2:	f040 81b9 	bne.w	801c748 <tcp_input+0xb48>
        TCP_RMV_ACTIVE(pcb);
 801c3d6:	68f3      	ldr	r3, [r6, #12]
 801c3d8:	4ab1      	ldr	r2, [pc, #708]	; (801c6a0 <tcp_input+0xaa0>)
 801c3da:	6013      	str	r3, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801c3dc:	4bb1      	ldr	r3, [pc, #708]	; (801c6a4 <tcp_input+0xaa4>)
        pcb->state = TIME_WAIT;
 801c3de:	200a      	movs	r0, #10
        TCP_RMV_ACTIVE(pcb);
 801c3e0:	2101      	movs	r1, #1
        TCP_REG(&tcp_tw_pcbs, pcb);
 801c3e2:	681a      	ldr	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801c3e4:	7530      	strb	r0, [r6, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801c3e6:	60f2      	str	r2, [r6, #12]
        TCP_RMV_ACTIVE(pcb);
 801c3e8:	4aaf      	ldr	r2, [pc, #700]	; (801c6a8 <tcp_input+0xaa8>)
        TCP_REG(&tcp_tw_pcbs, pcb);
 801c3ea:	601e      	str	r6, [r3, #0]
        TCP_RMV_ACTIVE(pcb);
 801c3ec:	7011      	strb	r1, [r2, #0]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801c3ee:	f001 fdb5 	bl	801df5c <tcp_timer_needed>
    if (err != ERR_ABRT) {
 801c3f2:	e598      	b.n	801bf26 <tcp_input+0x326>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801c3f4:	4bad      	ldr	r3, [pc, #692]	; (801c6ac <tcp_input+0xaac>)
 801c3f6:	22c2      	movs	r2, #194	; 0xc2
 801c3f8:	49ad      	ldr	r1, [pc, #692]	; (801c6b0 <tcp_input+0xab0>)
 801c3fa:	48ae      	ldr	r0, [pc, #696]	; (801c6b4 <tcp_input+0xab4>)
 801c3fc:	f007 f80a 	bl	8023414 <iprintf>
 801c400:	e469      	b.n	801bcd6 <tcp_input+0xd6>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 801c402:	4baa      	ldr	r3, [pc, #680]	; (801c6ac <tcp_input+0xaac>)
 801c404:	22df      	movs	r2, #223	; 0xdf
 801c406:	49ac      	ldr	r1, [pc, #688]	; (801c6b8 <tcp_input+0xab8>)
 801c408:	48aa      	ldr	r0, [pc, #680]	; (801c6b4 <tcp_input+0xab4>)
 801c40a:	f007 f803 	bl	8023414 <iprintf>
 801c40e:	8923      	ldrh	r3, [r4, #8]
 801c410:	e486      	b.n	801bd20 <tcp_input+0x120>
        if (pcb->rcv_ann_wnd == 0) {
 801c412:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
 801c414:	2b00      	cmp	r3, #0
 801c416:	f000 80ec 	beq.w	801c5f2 <tcp_input+0x9f2>
        TCP_STATS_INC(tcp.drop);
 801c41a:	f8b5 3096 	ldrh.w	r3, [r5, #150]	; 0x96
 801c41e:	4ca7      	ldr	r4, [pc, #668]	; (801c6bc <tcp_input+0xabc>)
 801c420:	3301      	adds	r3, #1
 801c422:	f8a5 3096 	strh.w	r3, [r5, #150]	; 0x96
        goto aborted;
 801c426:	e591      	b.n	801bf4c <tcp_input+0x34c>
        if (recv_acked > 0) {
 801c428:	f8bb 2000 	ldrh.w	r2, [fp]
 801c42c:	b15a      	cbz	r2, 801c446 <tcp_input+0x846>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801c42e:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 801c432:	b12b      	cbz	r3, 801c440 <tcp_input+0x840>
 801c434:	4631      	mov	r1, r6
 801c436:	6930      	ldr	r0, [r6, #16]
 801c438:	4798      	blx	r3
            if (err == ERR_ABRT) {
 801c43a:	300d      	adds	r0, #13
 801c43c:	f43f ad86 	beq.w	801bf4c <tcp_input+0x34c>
          recv_acked = 0;
 801c440:	2300      	movs	r3, #0
 801c442:	f8ab 3000 	strh.w	r3, [fp]
        if (tcp_input_delayed_close(pcb)) {
 801c446:	4630      	mov	r0, r6
 801c448:	f7fe fe8e 	bl	801b168 <tcp_input_delayed_close>
 801c44c:	2800      	cmp	r0, #0
 801c44e:	f47f ad7d 	bne.w	801bf4c <tcp_input+0x34c>
        if (recv_data != NULL) {
 801c452:	f8d9 3000 	ldr.w	r3, [r9]
 801c456:	b1fb      	cbz	r3, 801c498 <tcp_input+0x898>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801c458:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801c45a:	b133      	cbz	r3, 801c46a <tcp_input+0x86a>
 801c45c:	4b93      	ldr	r3, [pc, #588]	; (801c6ac <tcp_input+0xaac>)
 801c45e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801c462:	4997      	ldr	r1, [pc, #604]	; (801c6c0 <tcp_input+0xac0>)
 801c464:	4893      	ldr	r0, [pc, #588]	; (801c6b4 <tcp_input+0xab4>)
 801c466:	f006 ffd5 	bl	8023414 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801c46a:	8b73      	ldrh	r3, [r6, #26]
 801c46c:	f013 0310 	ands.w	r3, r3, #16
 801c470:	f040 80f0 	bne.w	801c654 <tcp_input+0xa54>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801c474:	f8d6 5084 	ldr.w	r5, [r6, #132]	; 0x84
 801c478:	2d00      	cmp	r5, #0
 801c47a:	f000 812b 	beq.w	801c6d4 <tcp_input+0xad4>
 801c47e:	f8d9 2000 	ldr.w	r2, [r9]
 801c482:	4631      	mov	r1, r6
 801c484:	6930      	ldr	r0, [r6, #16]
 801c486:	47a8      	blx	r5
          if (err == ERR_ABRT) {
 801c488:	f110 0f0d 	cmn.w	r0, #13
 801c48c:	f43f ad5e 	beq.w	801bf4c <tcp_input+0x34c>
          if (err != ERR_OK) {
 801c490:	b110      	cbz	r0, 801c498 <tcp_input+0x898>
            pcb->refused_data = recv_data;
 801c492:	f8d9 3000 	ldr.w	r3, [r9]
 801c496:	67b3      	str	r3, [r6, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 801c498:	f89a 3000 	ldrb.w	r3, [sl]
 801c49c:	069a      	lsls	r2, r3, #26
 801c49e:	d507      	bpl.n	801c4b0 <tcp_input+0x8b0>
          if (pcb->refused_data != NULL) {
 801c4a0:	6fb3      	ldr	r3, [r6, #120]	; 0x78
 801c4a2:	2b00      	cmp	r3, #0
 801c4a4:	f000 80c2 	beq.w	801c62c <tcp_input+0xa2c>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801c4a8:	7b5a      	ldrb	r2, [r3, #13]
 801c4aa:	f042 0220 	orr.w	r2, r2, #32
 801c4ae:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 801c4b0:	2300      	movs	r3, #0
        if (tcp_input_delayed_close(pcb)) {
 801c4b2:	4630      	mov	r0, r6
        tcp_input_pcb = NULL;
 801c4b4:	6023      	str	r3, [r4, #0]
        if (tcp_input_delayed_close(pcb)) {
 801c4b6:	f7fe fe57 	bl	801b168 <tcp_input_delayed_close>
 801c4ba:	2800      	cmp	r0, #0
 801c4bc:	f47f ad46 	bne.w	801bf4c <tcp_input+0x34c>
        tcp_output(pcb);
 801c4c0:	4630      	mov	r0, r6
 801c4c2:	f001 fa17 	bl	801d8f4 <tcp_output>
 801c4c6:	e541      	b.n	801bf4c <tcp_input+0x34c>
 801c4c8:	6839      	ldr	r1, [r7, #0]
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801c4ca:	8988      	ldrh	r0, [r1, #12]
 801c4cc:	f7fb f836 	bl	801753c <lwip_htons>
 801c4d0:	f010 0004 	ands.w	r0, r0, #4
 801c4d4:	f47f adab 	bne.w	801c02e <tcp_input+0x42e>
      TCP_STATS_INC(tcp.proterr);
 801c4d8:	f8b5 10a0 	ldrh.w	r1, [r5, #160]	; 0xa0
      TCP_STATS_INC(tcp.drop);
 801c4dc:	f8b5 3096 	ldrh.w	r3, [r5, #150]	; 0x96
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801c4e0:	683e      	ldr	r6, [r7, #0]
      TCP_STATS_INC(tcp.proterr);
 801c4e2:	3101      	adds	r1, #1
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c4e4:	9a05      	ldr	r2, [sp, #20]
      TCP_STATS_INC(tcp.drop);
 801c4e6:	3301      	adds	r3, #1
      TCP_STATS_INC(tcp.proterr);
 801c4e8:	f8a5 10a0 	strh.w	r1, [r5, #160]	; 0xa0
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c4ec:	8817      	ldrh	r7, [r2, #0]
      TCP_STATS_INC(tcp.drop);
 801c4ee:	f8a5 3096 	strh.w	r3, [r5, #150]	; 0x96
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c4f2:	4a74      	ldr	r2, [pc, #464]	; (801c6c4 <tcp_input+0xac4>)
 801c4f4:	8833      	ldrh	r3, [r6, #0]
 801c4f6:	4974      	ldr	r1, [pc, #464]	; (801c6c8 <tcp_input+0xac8>)
 801c4f8:	6812      	ldr	r2, [r2, #0]
 801c4fa:	6809      	ldr	r1, [r1, #0]
 801c4fc:	9302      	str	r3, [sp, #8]
 801c4fe:	443a      	add	r2, r7
 801c500:	8875      	ldrh	r5, [r6, #2]
 801c502:	4b72      	ldr	r3, [pc, #456]	; (801c6cc <tcp_input+0xacc>)
 801c504:	9501      	str	r5, [sp, #4]
 801c506:	1f1d      	subs	r5, r3, #4
 801c508:	9500      	str	r5, [sp, #0]
 801c50a:	f001 f973 	bl	801d7f4 <tcp_rst>
        pbuf_free(p);
 801c50e:	4620      	mov	r0, r4
 801c510:	f7ff bb95 	b.w	801bc3e <tcp_input+0x3e>
          && (ackno == pcb->lastack + 1)) {
 801c514:	6c71      	ldr	r1, [r6, #68]	; 0x44
 801c516:	4a6c      	ldr	r2, [pc, #432]	; (801c6c8 <tcp_input+0xac8>)
 801c518:	3101      	adds	r1, #1
 801c51a:	6812      	ldr	r2, [r2, #0]
 801c51c:	4291      	cmp	r1, r2
 801c51e:	f47f af1c 	bne.w	801c35a <tcp_input+0x75a>
        pcb->rcv_nxt = seqno + 1;
 801c522:	4b68      	ldr	r3, [pc, #416]	; (801c6c4 <tcp_input+0xac4>)
        pcb->state = ESTABLISHED;
 801c524:	2504      	movs	r5, #4
        pcb->snd_wnd = tcphdr->wnd;
 801c526:	f8d7 c000 	ldr.w	ip, [r7]
        pcb->rcv_nxt = seqno + 1;
 801c52a:	681b      	ldr	r3, [r3, #0]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801c52c:	1972      	adds	r2, r6, r5
        pcb->lastack = ackno;
 801c52e:	6471      	str	r1, [r6, #68]	; 0x44
        pcb->rcv_nxt = seqno + 1;
 801c530:	1c5f      	adds	r7, r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801c532:	9205      	str	r2, [sp, #20]
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801c534:	3b01      	subs	r3, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801c536:	4610      	mov	r0, r2
        pcb->rcv_nxt = seqno + 1;
 801c538:	6277      	str	r7, [r6, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801c53a:	62f7      	str	r7, [r6, #44]	; 0x2c
        pcb->snd_wnd = tcphdr->wnd;
 801c53c:	f8bc 100e 	ldrh.w	r1, [ip, #14]
        pcb->state = ESTABLISHED;
 801c540:	7535      	strb	r5, [r6, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801c542:	8e75      	ldrh	r5, [r6, #50]	; 0x32
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801c544:	6573      	str	r3, [r6, #84]	; 0x54
        pcb->snd_wnd = tcphdr->wnd;
 801c546:	f8a6 1060 	strh.w	r1, [r6, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801c54a:	f8a6 1062 	strh.w	r1, [r6, #98]	; 0x62
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801c54e:	f004 fb0f 	bl	8020b70 <ip4_route>
 801c552:	9a05      	ldr	r2, [sp, #20]
 801c554:	4601      	mov	r1, r0
 801c556:	4628      	mov	r0, r5
 801c558:	f7fe fc0a 	bl	801ad70 <tcp_eff_send_mss_netif>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c55c:	f241 131c 	movw	r3, #4380	; 0x111c
 801c560:	0042      	lsls	r2, r0, #1
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801c562:	8670      	strh	r0, [r6, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c564:	0081      	lsls	r1, r0, #2
 801c566:	429a      	cmp	r2, r3
 801c568:	4615      	mov	r5, r2
 801c56a:	bf38      	it	cc
 801c56c:	461d      	movcc	r5, r3
 801c56e:	ebb5 0f80 	cmp.w	r5, r0, lsl #2
 801c572:	f240 815d 	bls.w	801c830 <tcp_input+0xc30>
 801c576:	b28b      	uxth	r3, r1
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801c578:	f8b6 2066 	ldrh.w	r2, [r6, #102]	; 0x66
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c57c:	f8a6 3048 	strh.w	r3, [r6, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801c580:	2a00      	cmp	r2, #0
 801c582:	f000 814d 	beq.w	801c820 <tcp_input+0xc20>
        --pcb->snd_queuelen;
 801c586:	f8b6 3066 	ldrh.w	r3, [r6, #102]	; 0x66
        rseg = pcb->unacked;
 801c58a:	6f35      	ldr	r5, [r6, #112]	; 0x70
        --pcb->snd_queuelen;
 801c58c:	3b01      	subs	r3, #1
 801c58e:	f8a6 3066 	strh.w	r3, [r6, #102]	; 0x66
        if (rseg == NULL) {
 801c592:	2d00      	cmp	r5, #0
 801c594:	f000 813f 	beq.w	801c816 <tcp_input+0xc16>
          pcb->unacked = rseg->next;
 801c598:	682b      	ldr	r3, [r5, #0]
 801c59a:	6733      	str	r3, [r6, #112]	; 0x70
        tcp_seg_free(rseg);
 801c59c:	4628      	mov	r0, r5
 801c59e:	f7fd fc49 	bl	8019e34 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 801c5a2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 801c5a4:	2b00      	cmp	r3, #0
 801c5a6:	f000 8132 	beq.w	801c80e <tcp_input+0xc0e>
          pcb->rtime = 0;
 801c5aa:	2300      	movs	r3, #0
 801c5ac:	8633      	strh	r3, [r6, #48]	; 0x30
          pcb->nrtx = 0;
 801c5ae:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801c5b2:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 801c5b6:	b133      	cbz	r3, 801c5c6 <tcp_input+0x9c6>
 801c5b8:	2200      	movs	r2, #0
 801c5ba:	4631      	mov	r1, r6
 801c5bc:	6930      	ldr	r0, [r6, #16]
 801c5be:	4798      	blx	r3
        if (err == ERR_ABRT) {
 801c5c0:	300d      	adds	r0, #13
 801c5c2:	f43f acc3 	beq.w	801bf4c <tcp_input+0x34c>
        tcp_ack_now(pcb);
 801c5c6:	8b73      	ldrh	r3, [r6, #26]
 801c5c8:	f043 0302 	orr.w	r3, r3, #2
 801c5cc:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801c5ce:	e4aa      	b.n	801bf26 <tcp_input+0x326>
      if (ackno == pcb->snd_nxt) {
 801c5d0:	4b3d      	ldr	r3, [pc, #244]	; (801c6c8 <tcp_input+0xac8>)
 801c5d2:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801c5d4:	681b      	ldr	r3, [r3, #0]
 801c5d6:	429a      	cmp	r2, r3
 801c5d8:	f47f aca5 	bne.w	801bf26 <tcp_input+0x326>
      recv_flags |= TF_RESET;
 801c5dc:	f89a 2000 	ldrb.w	r2, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801c5e0:	8b73      	ldrh	r3, [r6, #26]
      recv_flags |= TF_RESET;
 801c5e2:	f042 0208 	orr.w	r2, r2, #8
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801c5e6:	f023 0301 	bic.w	r3, r3, #1
      recv_flags |= TF_RESET;
 801c5ea:	f88a 2000 	strb.w	r2, [sl]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801c5ee:	8373      	strh	r3, [r6, #26]
    if (err != ERR_ABRT) {
 801c5f0:	e499      	b.n	801bf26 <tcp_input+0x326>
          tcp_send_empty_ack(pcb);
 801c5f2:	4630      	mov	r0, r6
 801c5f4:	f001 f94a 	bl	801d88c <tcp_send_empty_ack>
 801c5f8:	e70f      	b.n	801c41a <tcp_input+0x81a>
        TCP_STATS_INC(tcp.cachehit);
 801c5fa:	f8b5 20a6 	ldrh.w	r2, [r5, #166]	; 0xa6
 801c5fe:	3201      	adds	r2, #1
 801c600:	f8a5 20a6 	strh.w	r2, [r5, #166]	; 0xa6
 801c604:	e573      	b.n	801c0ee <tcp_input+0x4ee>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c606:	9a05      	ldr	r2, [sp, #20]
 801c608:	4630      	mov	r0, r6
 801c60a:	8809      	ldrh	r1, [r1, #0]
 801c60c:	8815      	ldrh	r5, [r2, #0]
 801c60e:	4a2d      	ldr	r2, [pc, #180]	; (801c6c4 <tcp_input+0xac4>)
 801c610:	6812      	ldr	r2, [r2, #0]
 801c612:	442a      	add	r2, r5
 801c614:	e9cd 3101 	strd	r3, r1, [sp, #4]
 801c618:	4b2d      	ldr	r3, [pc, #180]	; (801c6d0 <tcp_input+0xad0>)
 801c61a:	9300      	str	r3, [sp, #0]
 801c61c:	4b2a      	ldr	r3, [pc, #168]	; (801c6c8 <tcp_input+0xac8>)
 801c61e:	6819      	ldr	r1, [r3, #0]
 801c620:	4b2a      	ldr	r3, [pc, #168]	; (801c6cc <tcp_input+0xacc>)
 801c622:	f001 f8e7 	bl	801d7f4 <tcp_rst>
        pbuf_free(p);
 801c626:	4620      	mov	r0, r4
 801c628:	f7ff bb09 	b.w	801bc3e <tcp_input+0x3e>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801c62c:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 801c62e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801c632:	d001      	beq.n	801c638 <tcp_input+0xa38>
              pcb->rcv_wnd++;
 801c634:	3301      	adds	r3, #1
 801c636:	8533      	strh	r3, [r6, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 801c638:	f8d6 5084 	ldr.w	r5, [r6, #132]	; 0x84
 801c63c:	2d00      	cmp	r5, #0
 801c63e:	f43f af37 	beq.w	801c4b0 <tcp_input+0x8b0>
 801c642:	2300      	movs	r3, #0
 801c644:	4631      	mov	r1, r6
 801c646:	6930      	ldr	r0, [r6, #16]
 801c648:	461a      	mov	r2, r3
 801c64a:	47a8      	blx	r5
            if (err == ERR_ABRT) {
 801c64c:	300d      	adds	r0, #13
 801c64e:	f47f af2f 	bne.w	801c4b0 <tcp_input+0x8b0>
 801c652:	e47b      	b.n	801bf4c <tcp_input+0x34c>
            pbuf_free(recv_data);
 801c654:	f8d9 0000 	ldr.w	r0, [r9]
 801c658:	f7fc fdc4 	bl	80191e4 <pbuf_free>
            tcp_abort(pcb);
 801c65c:	4630      	mov	r0, r6
 801c65e:	f7fe f885 	bl	801a76c <tcp_abort>
            goto aborted;
 801c662:	e473      	b.n	801bf4c <tcp_input+0x34c>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801c664:	06db      	lsls	r3, r3, #27
 801c666:	f57f ac5e 	bpl.w	801bf26 <tcp_input+0x326>
 801c66a:	4b17      	ldr	r3, [pc, #92]	; (801c6c8 <tcp_input+0xac8>)
 801c66c:	6d32      	ldr	r2, [r6, #80]	; 0x50
 801c66e:	681b      	ldr	r3, [r3, #0]
 801c670:	429a      	cmp	r2, r3
 801c672:	f47f ac58 	bne.w	801bf26 <tcp_input+0x326>
 801c676:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 801c678:	2b00      	cmp	r3, #0
 801c67a:	f47f ac54 	bne.w	801bf26 <tcp_input+0x326>
        pcb->state = FIN_WAIT_2;
 801c67e:	2306      	movs	r3, #6
 801c680:	7533      	strb	r3, [r6, #20]
    if (err != ERR_ABRT) {
 801c682:	e450      	b.n	801bf26 <tcp_input+0x326>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801c684:	0798      	lsls	r0, r3, #30
 801c686:	f57f ac4e 	bpl.w	801bf26 <tcp_input+0x326>
 801c68a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801c68c:	4a0d      	ldr	r2, [pc, #52]	; (801c6c4 <tcp_input+0xac4>)
 801c68e:	3b01      	subs	r3, #1
 801c690:	6812      	ldr	r2, [r2, #0]
 801c692:	4293      	cmp	r3, r2
 801c694:	f47f ac47 	bne.w	801bf26 <tcp_input+0x326>
        tcp_rexmit(pcb);
 801c698:	4630      	mov	r0, r6
 801c69a:	f001 f82d 	bl	801d6f8 <tcp_rexmit>
    if (err != ERR_ABRT) {
 801c69e:	e442      	b.n	801bf26 <tcp_input+0x326>
 801c6a0:	2002e4a0 	.word	0x2002e4a0
 801c6a4:	2002e4b0 	.word	0x2002e4b0
 801c6a8:	2002e49c 	.word	0x2002e49c
 801c6ac:	08041694 	.word	0x08041694
 801c6b0:	080418b8 	.word	0x080418b8
 801c6b4:	08029f34 	.word	0x08029f34
 801c6b8:	080418c8 	.word	0x080418c8
 801c6bc:	2002e4b4 	.word	0x2002e4b4
 801c6c0:	08041a64 	.word	0x08041a64
 801c6c4:	2001aa58 	.word	0x2001aa58
 801c6c8:	2001aa34 	.word	0x2001aa34
 801c6cc:	2001f480 	.word	0x2001f480
 801c6d0:	2001f47c 	.word	0x2001f47c
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801c6d4:	462b      	mov	r3, r5
 801c6d6:	4628      	mov	r0, r5
 801c6d8:	f8d9 2000 	ldr.w	r2, [r9]
 801c6dc:	4631      	mov	r1, r6
 801c6de:	f7fe fa69 	bl	801abb4 <tcp_recv_null>
 801c6e2:	e6d1      	b.n	801c488 <tcp_input+0x888>
      TCP_STATS_INC(tcp.memerr);
 801c6e4:	f8b5 309c 	ldrh.w	r3, [r5, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801c6e8:	69b7      	ldr	r7, [r6, #24]
      TCP_STATS_INC(tcp.memerr);
 801c6ea:	3301      	adds	r3, #1
 801c6ec:	f8a5 309c 	strh.w	r3, [r5, #156]	; 0x9c
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801c6f0:	2f00      	cmp	r7, #0
 801c6f2:	f43f ac9c 	beq.w	801c02e <tcp_input+0x42e>
 801c6f6:	4601      	mov	r1, r0
 801c6f8:	f04f 32ff 	mov.w	r2, #4294967295
 801c6fc:	6930      	ldr	r0, [r6, #16]
 801c6fe:	47b8      	blx	r7
        pbuf_free(p);
 801c700:	4620      	mov	r0, r4
 801c702:	f7ff ba9c 	b.w	801bc3e <tcp_input+0x3e>
        TCP_STATS_INC(tcp.cachehit);
 801c706:	f8b5 20a6 	ldrh.w	r2, [r5, #166]	; 0xa6
 801c70a:	3201      	adds	r2, #1
 801c70c:	f8a5 20a6 	strh.w	r2, [r5, #166]	; 0xa6
 801c710:	f7ff bbbe 	b.w	801be90 <tcp_input+0x290>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801c714:	4b4c      	ldr	r3, [pc, #304]	; (801c848 <tcp_input+0xc48>)
 801c716:	f240 1215 	movw	r2, #277	; 0x115
 801c71a:	494c      	ldr	r1, [pc, #304]	; (801c84c <tcp_input+0xc4c>)
 801c71c:	484c      	ldr	r0, [pc, #304]	; (801c850 <tcp_input+0xc50>)
 801c71e:	f006 fe79 	bl	8023414 <iprintf>
 801c722:	f7ff bbb8 	b.w	801be96 <tcp_input+0x296>
        TCP_RMV_ACTIVE(pcb);
 801c726:	68f2      	ldr	r2, [r6, #12]
 801c728:	60da      	str	r2, [r3, #12]
 801c72a:	e657      	b.n	801c3dc <tcp_input+0x7dc>
  } else if (flags & TCP_FIN) {
 801c72c:	07d5      	lsls	r5, r2, #31
 801c72e:	f57f ac79 	bpl.w	801c024 <tcp_input+0x424>
    pcb->tmr = tcp_ticks;
 801c732:	4b48      	ldr	r3, [pc, #288]	; (801c854 <tcp_input+0xc54>)
 801c734:	681b      	ldr	r3, [r3, #0]
 801c736:	6233      	str	r3, [r6, #32]
 801c738:	e474      	b.n	801c024 <tcp_input+0x424>
      tcp_abandon(npcb, 0);
 801c73a:	4650      	mov	r0, sl
 801c73c:	4649      	mov	r1, r9
 801c73e:	f7fd ff75 	bl	801a62c <tcp_abandon>
        pbuf_free(p);
 801c742:	4620      	mov	r0, r4
 801c744:	f7ff ba7b 	b.w	801bc3e <tcp_input+0x3e>
          TCP_RMV_ACTIVE(pcb);
 801c748:	2b00      	cmp	r3, #0
 801c74a:	f43f ae47 	beq.w	801c3dc <tcp_input+0x7dc>
 801c74e:	68da      	ldr	r2, [r3, #12]
 801c750:	42b2      	cmp	r2, r6
 801c752:	d0e8      	beq.n	801c726 <tcp_input+0xb26>
 801c754:	4613      	mov	r3, r2
 801c756:	e7f7      	b.n	801c748 <tcp_input+0xb48>
          pcb->state = ESTABLISHED;
 801c758:	2204      	movs	r2, #4
          if (pcb->listener == NULL) {
 801c75a:	6ff3      	ldr	r3, [r6, #124]	; 0x7c
          pcb->state = ESTABLISHED;
 801c75c:	7532      	strb	r2, [r6, #20]
          if (pcb->listener == NULL) {
 801c75e:	2b00      	cmp	r3, #0
 801c760:	f43f af7c 	beq.w	801c65c <tcp_input+0xa5c>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801c764:	699b      	ldr	r3, [r3, #24]
 801c766:	b353      	cbz	r3, 801c7be <tcp_input+0xbbe>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801c768:	2200      	movs	r2, #0
 801c76a:	4631      	mov	r1, r6
 801c76c:	6930      	ldr	r0, [r6, #16]
 801c76e:	4798      	blx	r3
          if (err != ERR_OK) {
 801c770:	b9e8      	cbnz	r0, 801c7ae <tcp_input+0xbae>
          tcp_receive(pcb);
 801c772:	4630      	mov	r0, r6
 801c774:	f7fe fd94 	bl	801b2a0 <tcp_receive>
          if (recv_acked != 0) {
 801c778:	f8bb 3000 	ldrh.w	r3, [fp]
 801c77c:	b113      	cbz	r3, 801c784 <tcp_input+0xb84>
            recv_acked--;
 801c77e:	3b01      	subs	r3, #1
 801c780:	f8ab 3000 	strh.w	r3, [fp]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c784:	8e71      	ldrh	r1, [r6, #50]	; 0x32
 801c786:	f241 131c 	movw	r3, #4380	; 0x111c
 801c78a:	004a      	lsls	r2, r1, #1
 801c78c:	0088      	lsls	r0, r1, #2
 801c78e:	429a      	cmp	r2, r3
 801c790:	4615      	mov	r5, r2
 801c792:	bf38      	it	cc
 801c794:	461d      	movcc	r5, r3
 801c796:	ebb5 0f81 	cmp.w	r5, r1, lsl #2
 801c79a:	d90c      	bls.n	801c7b6 <tcp_input+0xbb6>
 801c79c:	b283      	uxth	r3, r0
          if (recv_flags & TF_GOT_FIN) {
 801c79e:	f89a 2000 	ldrb.w	r2, [sl]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c7a2:	f8a6 3048 	strh.w	r3, [r6, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 801c7a6:	0695      	lsls	r5, r2, #26
 801c7a8:	f57f abbd 	bpl.w	801bf26 <tcp_input+0x326>
 801c7ac:	e536      	b.n	801c21c <tcp_input+0x61c>
            if (err != ERR_ABRT) {
 801c7ae:	300d      	adds	r0, #13
 801c7b0:	f43f abcc 	beq.w	801bf4c <tcp_input+0x34c>
 801c7b4:	e752      	b.n	801c65c <tcp_input+0xa5c>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c7b6:	429a      	cmp	r2, r3
 801c7b8:	bf88      	it	hi
 801c7ba:	b293      	uxthhi	r3, r2
 801c7bc:	e7ef      	b.n	801c79e <tcp_input+0xb9e>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801c7be:	4b22      	ldr	r3, [pc, #136]	; (801c848 <tcp_input+0xc48>)
 801c7c0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801c7c4:	4924      	ldr	r1, [pc, #144]	; (801c858 <tcp_input+0xc58>)
 801c7c6:	4822      	ldr	r0, [pc, #136]	; (801c850 <tcp_input+0xc50>)
 801c7c8:	f006 fe24 	bl	8023414 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801c7cc:	6ff3      	ldr	r3, [r6, #124]	; 0x7c
 801c7ce:	699b      	ldr	r3, [r3, #24]
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	d1c9      	bne.n	801c768 <tcp_input+0xb68>
 801c7d4:	e742      	b.n	801c65c <tcp_input+0xa5c>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801c7d6:	2900      	cmp	r1, #0
 801c7d8:	f47f af00 	bne.w	801c5dc <tcp_input+0x9dc>
 801c7dc:	4b1a      	ldr	r3, [pc, #104]	; (801c848 <tcp_input+0xc48>)
 801c7de:	f44f 724e 	mov.w	r2, #824	; 0x338
 801c7e2:	491e      	ldr	r1, [pc, #120]	; (801c85c <tcp_input+0xc5c>)
 801c7e4:	481a      	ldr	r0, [pc, #104]	; (801c850 <tcp_input+0xc50>)
 801c7e6:	f006 fe15 	bl	8023414 <iprintf>
 801c7ea:	e6f7      	b.n	801c5dc <tcp_input+0x9dc>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801c7ec:	9805      	ldr	r0, [sp, #20]
 801c7ee:	8805      	ldrh	r5, [r0, #0]
 801c7f0:	4630      	mov	r0, r6
 801c7f2:	9102      	str	r1, [sp, #8]
 801c7f4:	442a      	add	r2, r5
 801c7f6:	9301      	str	r3, [sp, #4]
 801c7f8:	e70e      	b.n	801c618 <tcp_input+0xa18>
    tcp_ack_now(pcb);
 801c7fa:	8b73      	ldrh	r3, [r6, #26]
    tcp_output(pcb);
 801c7fc:	4630      	mov	r0, r6
    tcp_ack_now(pcb);
 801c7fe:	f043 0302 	orr.w	r3, r3, #2
 801c802:	8373      	strh	r3, [r6, #26]
    tcp_output(pcb);
 801c804:	f001 f876 	bl	801d8f4 <tcp_output>
        pbuf_free(p);
 801c808:	4620      	mov	r0, r4
 801c80a:	f7ff ba18 	b.w	801bc3e <tcp_input+0x3e>
          pcb->rtime = -1;
 801c80e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c812:	8633      	strh	r3, [r6, #48]	; 0x30
 801c814:	e6cd      	b.n	801c5b2 <tcp_input+0x9b2>
          rseg = pcb->unsent;
 801c816:	6ef5      	ldr	r5, [r6, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801c818:	b175      	cbz	r5, 801c838 <tcp_input+0xc38>
          pcb->unsent = rseg->next;
 801c81a:	682b      	ldr	r3, [r5, #0]
 801c81c:	66f3      	str	r3, [r6, #108]	; 0x6c
 801c81e:	e6bd      	b.n	801c59c <tcp_input+0x99c>
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801c820:	4b09      	ldr	r3, [pc, #36]	; (801c848 <tcp_input+0xc48>)
 801c822:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801c826:	490e      	ldr	r1, [pc, #56]	; (801c860 <tcp_input+0xc60>)
 801c828:	4809      	ldr	r0, [pc, #36]	; (801c850 <tcp_input+0xc50>)
 801c82a:	f006 fdf3 	bl	8023414 <iprintf>
 801c82e:	e6aa      	b.n	801c586 <tcp_input+0x986>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801c830:	429a      	cmp	r2, r3
 801c832:	bf88      	it	hi
 801c834:	b293      	uxthhi	r3, r2
 801c836:	e69f      	b.n	801c578 <tcp_input+0x978>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801c838:	4b03      	ldr	r3, [pc, #12]	; (801c848 <tcp_input+0xc48>)
 801c83a:	f44f 725d 	mov.w	r2, #884	; 0x374
 801c83e:	4909      	ldr	r1, [pc, #36]	; (801c864 <tcp_input+0xc64>)
 801c840:	4803      	ldr	r0, [pc, #12]	; (801c850 <tcp_input+0xc50>)
 801c842:	f006 fde7 	bl	8023414 <iprintf>
 801c846:	e7e8      	b.n	801c81a <tcp_input+0xc1a>
 801c848:	08041694 	.word	0x08041694
 801c84c:	0804199c 	.word	0x0804199c
 801c850:	08029f34 	.word	0x08029f34
 801c854:	2002e4a4 	.word	0x2002e4a4
 801c858:	08041a44 	.word	0x08041a44
 801c85c:	080419f8 	.word	0x080419f8
 801c860:	08041a18 	.word	0x08041a18
 801c864:	08041a30 	.word	0x08041a30

0801c868 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 801c868:	4a02      	ldr	r2, [pc, #8]	; (801c874 <tcp_trigger_input_pcb_close+0xc>)
 801c86a:	7813      	ldrb	r3, [r2, #0]
 801c86c:	f043 0310 	orr.w	r3, r3, #16
 801c870:	7013      	strb	r3, [r2, #0]
}
 801c872:	4770      	bx	lr
 801c874:	2001aa54 	.word	0x2001aa54

0801c878 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801c878:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801c87a:	4604      	mov	r4, r0
 801c87c:	b128      	cbz	r0, 801c88a <tcp_output_segment_busy+0x12>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801c87e:	6863      	ldr	r3, [r4, #4]
 801c880:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 801c882:	3801      	subs	r0, #1
 801c884:	bf18      	it	ne
 801c886:	2001      	movne	r0, #1
 801c888:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801c88a:	4b04      	ldr	r3, [pc, #16]	; (801c89c <tcp_output_segment_busy+0x24>)
 801c88c:	f240 529a 	movw	r2, #1434	; 0x59a
 801c890:	4903      	ldr	r1, [pc, #12]	; (801c8a0 <tcp_output_segment_busy+0x28>)
 801c892:	4804      	ldr	r0, [pc, #16]	; (801c8a4 <tcp_output_segment_busy+0x2c>)
 801c894:	f006 fdbe 	bl	8023414 <iprintf>
 801c898:	e7f1      	b.n	801c87e <tcp_output_segment_busy+0x6>
 801c89a:	bf00      	nop
 801c89c:	08041a80 	.word	0x08041a80
 801c8a0:	08041ab4 	.word	0x08041ab4
 801c8a4:	08029f34 	.word	0x08029f34

0801c8a8 <tcp_pbuf_prealloc>:
{
 801c8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c8ac:	9f08      	ldr	r7, [sp, #32]
 801c8ae:	4680      	mov	r8, r0
 801c8b0:	460d      	mov	r5, r1
 801c8b2:	4614      	mov	r4, r2
 801c8b4:	461e      	mov	r6, r3
 801c8b6:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801c8ba:	f89d a028 	ldrb.w	sl, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801c8be:	2f00      	cmp	r7, #0
 801c8c0:	d033      	beq.n	801c92a <tcp_pbuf_prealloc+0x82>
  if (length < max_length) {
 801c8c2:	42a5      	cmp	r5, r4
 801c8c4:	d20e      	bcs.n	801c8e4 <tcp_pbuf_prealloc+0x3c>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801c8c6:	f019 0f02 	tst.w	r9, #2
 801c8ca:	d008      	beq.n	801c8de <tcp_pbuf_prealloc+0x36>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801c8cc:	f205 211b 	addw	r1, r5, #539	; 0x21b
 801c8d0:	f021 0103 	bic.w	r1, r1, #3
 801c8d4:	428c      	cmp	r4, r1
 801c8d6:	bf28      	it	cs
 801c8d8:	460c      	movcs	r4, r1
 801c8da:	b2a1      	uxth	r1, r4
 801c8dc:	e003      	b.n	801c8e6 <tcp_pbuf_prealloc+0x3e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801c8de:	8b7b      	ldrh	r3, [r7, #26]
 801c8e0:	065b      	lsls	r3, r3, #25
 801c8e2:	d518      	bpl.n	801c916 <tcp_pbuf_prealloc+0x6e>
 801c8e4:	4629      	mov	r1, r5
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801c8e6:	4640      	mov	r0, r8
 801c8e8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c8ec:	f7fc fce8 	bl	80192c0 <pbuf_alloc>
  if (p == NULL) {
 801c8f0:	4604      	mov	r4, r0
 801c8f2:	b168      	cbz	r0, 801c910 <tcp_pbuf_prealloc+0x68>
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801c8f4:	6803      	ldr	r3, [r0, #0]
 801c8f6:	b133      	cbz	r3, 801c906 <tcp_pbuf_prealloc+0x5e>
 801c8f8:	4b0f      	ldr	r3, [pc, #60]	; (801c938 <tcp_pbuf_prealloc+0x90>)
 801c8fa:	f240 120b 	movw	r2, #267	; 0x10b
 801c8fe:	490f      	ldr	r1, [pc, #60]	; (801c93c <tcp_pbuf_prealloc+0x94>)
 801c900:	480f      	ldr	r0, [pc, #60]	; (801c940 <tcp_pbuf_prealloc+0x98>)
 801c902:	f006 fd87 	bl	8023414 <iprintf>
  *oversize = p->len - length;
 801c906:	8963      	ldrh	r3, [r4, #10]
 801c908:	1b5b      	subs	r3, r3, r5
 801c90a:	8033      	strh	r3, [r6, #0]
  p->len = p->tot_len = length;
 801c90c:	8125      	strh	r5, [r4, #8]
 801c90e:	8165      	strh	r5, [r4, #10]
}
 801c910:	4620      	mov	r0, r4
 801c912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        (!(pcb->flags & TF_NODELAY) &&
 801c916:	f1ba 0f00 	cmp.w	sl, #0
 801c91a:	d0d7      	beq.n	801c8cc <tcp_pbuf_prealloc+0x24>
         (!first_seg ||
 801c91c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801c91e:	2b00      	cmp	r3, #0
 801c920:	d1d4      	bne.n	801c8cc <tcp_pbuf_prealloc+0x24>
          pcb->unsent != NULL ||
 801c922:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801c924:	2b00      	cmp	r3, #0
 801c926:	d1d1      	bne.n	801c8cc <tcp_pbuf_prealloc+0x24>
 801c928:	e7dc      	b.n	801c8e4 <tcp_pbuf_prealloc+0x3c>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801c92a:	4b03      	ldr	r3, [pc, #12]	; (801c938 <tcp_pbuf_prealloc+0x90>)
 801c92c:	22e9      	movs	r2, #233	; 0xe9
 801c92e:	4905      	ldr	r1, [pc, #20]	; (801c944 <tcp_pbuf_prealloc+0x9c>)
 801c930:	4803      	ldr	r0, [pc, #12]	; (801c940 <tcp_pbuf_prealloc+0x98>)
 801c932:	f006 fd6f 	bl	8023414 <iprintf>
 801c936:	e7c4      	b.n	801c8c2 <tcp_pbuf_prealloc+0x1a>
 801c938:	08041a80 	.word	0x08041a80
 801c93c:	08041afc 	.word	0x08041afc
 801c940:	08029f34 	.word	0x08029f34
 801c944:	08041adc 	.word	0x08041adc

0801c948 <tcp_create_segment>:
{
 801c948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c94c:	460e      	mov	r6, r1
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801c94e:	4607      	mov	r7, r0
{
 801c950:	4690      	mov	r8, r2
 801c952:	4699      	mov	r9, r3
 801c954:	f89d a020 	ldrb.w	sl, [sp, #32]
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801c958:	2800      	cmp	r0, #0
 801c95a:	d04e      	beq.n	801c9fa <tcp_create_segment+0xb2>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801c95c:	2e00      	cmp	r6, #0
 801c95e:	d054      	beq.n	801ca0a <tcp_create_segment+0xc2>
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801c960:	2004      	movs	r0, #4
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c962:	ea4f 058a 	mov.w	r5, sl, lsl #2
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801c966:	22a8      	movs	r2, #168	; 0xa8
 801c968:	4934      	ldr	r1, [pc, #208]	; (801ca3c <tcp_create_segment+0xf4>)
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c96a:	4005      	ands	r5, r0
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801c96c:	f7fc f946 	bl	8018bfc <memp_malloc_fn>
 801c970:	4604      	mov	r4, r0
 801c972:	2800      	cmp	r0, #0
 801c974:	d05d      	beq.n	801ca32 <tcp_create_segment+0xea>
  seg->flags = optflags;
 801c976:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 801c97a:	2300      	movs	r3, #0
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801c97c:	8932      	ldrh	r2, [r6, #8]
 801c97e:	fa1f fa85 	uxth.w	sl, r5
 801c982:	42aa      	cmp	r2, r5
  seg->next = NULL;
 801c984:	e9c0 3600 	strd	r3, r6, [r0]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801c988:	d32f      	bcc.n	801c9ea <tcp_create_segment+0xa2>
  seg->len = p->tot_len - optlen;
 801c98a:	eba2 020a 	sub.w	r2, r2, sl
  if (pbuf_add_header(p, TCP_HLEN)) {
 801c98e:	4630      	mov	r0, r6
 801c990:	2114      	movs	r1, #20
  seg->len = p->tot_len - optlen;
 801c992:	8122      	strh	r2, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 801c994:	f7fc fbe6 	bl	8019164 <pbuf_add_header>
 801c998:	4606      	mov	r6, r0
 801c99a:	2800      	cmp	r0, #0
 801c99c:	d13c      	bne.n	801ca18 <tcp_create_segment+0xd0>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801c99e:	6863      	ldr	r3, [r4, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801c9a0:	08ad      	lsrs	r5, r5, #2
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801c9a2:	8af8      	ldrh	r0, [r7, #22]
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801c9a4:	f8d3 a004 	ldr.w	sl, [r3, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801c9a8:	3505      	adds	r5, #5
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801c9aa:	f8c4 a00c 	str.w	sl, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801c9ae:	f7fa fdc5 	bl	801753c <lwip_htons>
 801c9b2:	4603      	mov	r3, r0
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801c9b4:	8b38      	ldrh	r0, [r7, #24]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801c9b6:	f8aa 3000 	strh.w	r3, [sl]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801c9ba:	68e7      	ldr	r7, [r4, #12]
 801c9bc:	f7fa fdbe 	bl	801753c <lwip_htons>
 801c9c0:	4603      	mov	r3, r0
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801c9c2:	4648      	mov	r0, r9
 801c9c4:	f8d4 900c 	ldr.w	r9, [r4, #12]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801c9c8:	807b      	strh	r3, [r7, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801c9ca:	f7fa fdbb 	bl	8017544 <lwip_htonl>
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801c9ce:	68e7      	ldr	r7, [r4, #12]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801c9d0:	f8c9 0004 	str.w	r0, [r9, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801c9d4:	ea48 3005 	orr.w	r0, r8, r5, lsl #12
 801c9d8:	f7fa fdb0 	bl	801753c <lwip_htons>
  seg->tcphdr->urgp = 0;
 801c9dc:	68e3      	ldr	r3, [r4, #12]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801c9de:	81b8      	strh	r0, [r7, #12]
  seg->tcphdr->urgp = 0;
 801c9e0:	749e      	strb	r6, [r3, #18]
 801c9e2:	74de      	strb	r6, [r3, #19]
}
 801c9e4:	4620      	mov	r0, r4
 801c9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801c9ea:	22b0      	movs	r2, #176	; 0xb0
 801c9ec:	4b13      	ldr	r3, [pc, #76]	; (801ca3c <tcp_create_segment+0xf4>)
 801c9ee:	4914      	ldr	r1, [pc, #80]	; (801ca40 <tcp_create_segment+0xf8>)
 801c9f0:	4814      	ldr	r0, [pc, #80]	; (801ca44 <tcp_create_segment+0xfc>)
 801c9f2:	f006 fd0f 	bl	8023414 <iprintf>
 801c9f6:	8932      	ldrh	r2, [r6, #8]
 801c9f8:	e7c7      	b.n	801c98a <tcp_create_segment+0x42>
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801c9fa:	4b10      	ldr	r3, [pc, #64]	; (801ca3c <tcp_create_segment+0xf4>)
 801c9fc:	22a3      	movs	r2, #163	; 0xa3
 801c9fe:	4912      	ldr	r1, [pc, #72]	; (801ca48 <tcp_create_segment+0x100>)
 801ca00:	4810      	ldr	r0, [pc, #64]	; (801ca44 <tcp_create_segment+0xfc>)
 801ca02:	f006 fd07 	bl	8023414 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801ca06:	2e00      	cmp	r6, #0
 801ca08:	d1aa      	bne.n	801c960 <tcp_create_segment+0x18>
 801ca0a:	4b0c      	ldr	r3, [pc, #48]	; (801ca3c <tcp_create_segment+0xf4>)
 801ca0c:	22a4      	movs	r2, #164	; 0xa4
 801ca0e:	490f      	ldr	r1, [pc, #60]	; (801ca4c <tcp_create_segment+0x104>)
 801ca10:	480c      	ldr	r0, [pc, #48]	; (801ca44 <tcp_create_segment+0xfc>)
 801ca12:	f006 fcff 	bl	8023414 <iprintf>
 801ca16:	e7a3      	b.n	801c960 <tcp_create_segment+0x18>
    TCP_STATS_INC(tcp.err);
 801ca18:	4a0d      	ldr	r2, [pc, #52]	; (801ca50 <tcp_create_segment+0x108>)
    tcp_seg_free(seg);
 801ca1a:	4620      	mov	r0, r4
    return NULL;
 801ca1c:	2400      	movs	r4, #0
    TCP_STATS_INC(tcp.err);
 801ca1e:	f8b2 30a4 	ldrh.w	r3, [r2, #164]	; 0xa4
 801ca22:	3301      	adds	r3, #1
 801ca24:	f8a2 30a4 	strh.w	r3, [r2, #164]	; 0xa4
    tcp_seg_free(seg);
 801ca28:	f7fd fa04 	bl	8019e34 <tcp_seg_free>
}
 801ca2c:	4620      	mov	r0, r4
 801ca2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    pbuf_free(p);
 801ca32:	4630      	mov	r0, r6
 801ca34:	f7fc fbd6 	bl	80191e4 <pbuf_free>
    return NULL;
 801ca38:	e7d4      	b.n	801c9e4 <tcp_create_segment+0x9c>
 801ca3a:	bf00      	nop
 801ca3c:	08041a80 	.word	0x08041a80
 801ca40:	08041b54 	.word	0x08041b54
 801ca44:	08029f34 	.word	0x08029f34
 801ca48:	08041b10 	.word	0x08041b10
 801ca4c:	08041b30 	.word	0x08041b30
 801ca50:	2002e394 	.word	0x2002e394

0801ca54 <tcp_output_alloc_header_common.constprop.0>:
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801ca54:	3114      	adds	r1, #20
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801ca56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801ca5a:	b289      	uxth	r1, r1
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801ca5c:	4606      	mov	r6, r0
 801ca5e:	4617      	mov	r7, r2
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801ca60:	2022      	movs	r0, #34	; 0x22
 801ca62:	f44f 7220 	mov.w	r2, #640	; 0x280
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
 801ca66:	461c      	mov	r4, r3
 801ca68:	f8bd a020 	ldrh.w	sl, [sp, #32]
 801ca6c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 801ca70:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801ca74:	f7fc fc24 	bl	80192c0 <pbuf_alloc>
  if (p != NULL) {
 801ca78:	4605      	mov	r5, r0
 801ca7a:	b310      	cbz	r0, 801cac2 <tcp_output_alloc_header_common.constprop.0+0x6e>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801ca7c:	8943      	ldrh	r3, [r0, #10]
 801ca7e:	2b13      	cmp	r3, #19
 801ca80:	d922      	bls.n	801cac8 <tcp_output_alloc_header_common.constprop.0+0x74>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
    tcphdr->src = lwip_htons(src_port);
 801ca82:	4620      	mov	r0, r4
    tcphdr = (struct tcp_hdr *)p->payload;
 801ca84:	686c      	ldr	r4, [r5, #4]
    tcphdr->src = lwip_htons(src_port);
 801ca86:	f7fa fd59 	bl	801753c <lwip_htons>
 801ca8a:	4603      	mov	r3, r0
    tcphdr->dest = lwip_htons(dst_port);
 801ca8c:	4650      	mov	r0, sl
    tcphdr->src = lwip_htons(src_port);
 801ca8e:	8023      	strh	r3, [r4, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801ca90:	f7fa fd54 	bl	801753c <lwip_htons>
 801ca94:	4603      	mov	r3, r0
    tcphdr->seqno = seqno_be;
 801ca96:	6067      	str	r7, [r4, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801ca98:	4630      	mov	r0, r6
    tcphdr->dest = lwip_htons(dst_port);
 801ca9a:	8063      	strh	r3, [r4, #2]
    tcphdr->ackno = lwip_htonl(ackno);
 801ca9c:	f7fa fd52 	bl	8017544 <lwip_htonl>
 801caa0:	4603      	mov	r3, r0
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801caa2:	f449 40a0 	orr.w	r0, r9, #20480	; 0x5000
    tcphdr->ackno = lwip_htonl(ackno);
 801caa6:	60a3      	str	r3, [r4, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801caa8:	f7fa fd48 	bl	801753c <lwip_htons>
 801caac:	4603      	mov	r3, r0
    tcphdr->wnd = lwip_htons(wnd);
 801caae:	4640      	mov	r0, r8
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801cab0:	81a3      	strh	r3, [r4, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801cab2:	f7fa fd43 	bl	801753c <lwip_htons>
    tcphdr->chksum = 0;
 801cab6:	2300      	movs	r3, #0
    tcphdr->wnd = lwip_htons(wnd);
 801cab8:	81e0      	strh	r0, [r4, #14]
    tcphdr->chksum = 0;
 801caba:	7423      	strb	r3, [r4, #16]
 801cabc:	7463      	strb	r3, [r4, #17]
    tcphdr->urgp = 0;
 801cabe:	74a3      	strb	r3, [r4, #18]
 801cac0:	74e3      	strb	r3, [r4, #19]
  }
  return p;
}
 801cac2:	4628      	mov	r0, r5
 801cac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801cac8:	4b03      	ldr	r3, [pc, #12]	; (801cad8 <tcp_output_alloc_header_common.constprop.0+0x84>)
 801caca:	f240 7223 	movw	r2, #1827	; 0x723
 801cace:	4903      	ldr	r1, [pc, #12]	; (801cadc <tcp_output_alloc_header_common.constprop.0+0x88>)
 801cad0:	4803      	ldr	r0, [pc, #12]	; (801cae0 <tcp_output_alloc_header_common.constprop.0+0x8c>)
 801cad2:	f006 fc9f 	bl	8023414 <iprintf>
 801cad6:	e7d4      	b.n	801ca82 <tcp_output_alloc_header_common.constprop.0+0x2e>
 801cad8:	08041a80 	.word	0x08041a80
 801cadc:	08041b6c 	.word	0x08041b6c
 801cae0:	08029f34 	.word	0x08029f34

0801cae4 <tcp_output_alloc_header.constprop.0>:
 * @param datalen length of tcp data to reserve in pbuf
 * @param seqno_be seqno in network byte order (big-endian)
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801cae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cae6:	460d      	mov	r5, r1
 801cae8:	b085      	sub	sp, #20
                        u32_t seqno_be /* already in network byte order */)
{
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801caea:	4604      	mov	r4, r0
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
 801caec:	4616      	mov	r6, r2
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801caee:	b190      	cbz	r0, 801cb16 <tcp_output_alloc_header.constprop.0+0x32>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801caf0:	8b23      	ldrh	r3, [r4, #24]
 801caf2:	2010      	movs	r0, #16
 801caf4:	8d67      	ldrh	r7, [r4, #42]	; 0x2a
 801caf6:	4632      	mov	r2, r6
 801caf8:	9300      	str	r3, [sp, #0]
 801cafa:	4629      	mov	r1, r5
 801cafc:	e9cd 0701 	strd	r0, r7, [sp, #4]
 801cb00:	8ae3      	ldrh	r3, [r4, #22]
 801cb02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801cb04:	f7ff ffa6 	bl	801ca54 <tcp_output_alloc_header_common.constprop.0>
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801cb08:	b118      	cbz	r0, 801cb12 <tcp_output_alloc_header.constprop.0+0x2e>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801cb0a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801cb0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801cb0e:	4413      	add	r3, r2
 801cb10:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  return p;
}
 801cb12:	b005      	add	sp, #20
 801cb14:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801cb16:	4b04      	ldr	r3, [pc, #16]	; (801cb28 <tcp_output_alloc_header.constprop.0+0x44>)
 801cb18:	f240 7242 	movw	r2, #1858	; 0x742
 801cb1c:	4903      	ldr	r1, [pc, #12]	; (801cb2c <tcp_output_alloc_header.constprop.0+0x48>)
 801cb1e:	4804      	ldr	r0, [pc, #16]	; (801cb30 <tcp_output_alloc_header.constprop.0+0x4c>)
 801cb20:	f006 fc78 	bl	8023414 <iprintf>
 801cb24:	e7e4      	b.n	801caf0 <tcp_output_alloc_header.constprop.0+0xc>
 801cb26:	bf00      	nop
 801cb28:	08041a80 	.word	0x08041a80
 801cb2c:	08041b9c 	.word	0x08041b9c
 801cb30:	08029f34 	.word	0x08029f34

0801cb34 <tcp_output_fill_options.isra.0.constprop.0>:
{
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801cb34:	b100      	cbz	r0, 801cb38 <tcp_output_fill_options.isra.0.constprop.0+0x4>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801cb36:	4770      	bx	lr
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801cb38:	4b03      	ldr	r3, [pc, #12]	; (801cb48 <tcp_output_fill_options.isra.0.constprop.0+0x14>)
 801cb3a:	f240 7256 	movw	r2, #1878	; 0x756
 801cb3e:	4903      	ldr	r1, [pc, #12]	; (801cb4c <tcp_output_fill_options.isra.0.constprop.0+0x18>)
 801cb40:	4803      	ldr	r0, [pc, #12]	; (801cb50 <tcp_output_fill_options.isra.0.constprop.0+0x1c>)
 801cb42:	f006 bc67 	b.w	8023414 <iprintf>
 801cb46:	bf00      	nop
 801cb48:	08041a80 	.word	0x08041a80
 801cb4c:	08041bc4 	.word	0x08041bc4
 801cb50:	08029f34 	.word	0x08029f34

0801cb54 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801cb54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801cb58:	4605      	mov	r5, r0
 801cb5a:	b085      	sub	sp, #20
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801cb5c:	460c      	mov	r4, r1
{
 801cb5e:	4690      	mov	r8, r2
 801cb60:	461e      	mov	r6, r3
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801cb62:	2900      	cmp	r1, #0
 801cb64:	d03b      	beq.n	801cbde <tcp_output_control_segment+0x8a>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801cb66:	2d00      	cmp	r5, #0
 801cb68:	d041      	beq.n	801cbee <tcp_output_control_segment+0x9a>
 801cb6a:	7a28      	ldrb	r0, [r5, #8]
 801cb6c:	bb48      	cbnz	r0, 801cbc2 <tcp_output_control_segment+0x6e>
    return ip_route(src, dst);
 801cb6e:	4630      	mov	r0, r6
 801cb70:	f003 fffe 	bl	8020b70 <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 801cb74:	4607      	mov	r7, r0
 801cb76:	b348      	cbz	r0, 801cbcc <tcp_output_control_segment+0x78>
  } else {
    u8_t ttl, tos;
#if CHECKSUM_GEN_TCP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_TCP) {
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801cb78:	9600      	str	r6, [sp, #0]
 801cb7a:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801cb7c:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801cb80:	2106      	movs	r1, #6
 801cb82:	8922      	ldrh	r2, [r4, #8]
 801cb84:	4620      	mov	r0, r4
 801cb86:	f7fb fa8b 	bl	80180a0 <ip_chksum_pseudo>
 801cb8a:	f8a9 0010 	strh.w	r0, [r9, #16]
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801cb8e:	7aeb      	ldrb	r3, [r5, #11]
      tos = pcb->tos;
 801cb90:	7aa9      	ldrb	r1, [r5, #10]
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
 801cb92:	f8df c090 	ldr.w	ip, [pc, #144]	; 801cc24 <tcp_output_control_segment+0xd0>
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801cb96:	2006      	movs	r0, #6
 801cb98:	4632      	mov	r2, r6
 801cb9a:	9100      	str	r1, [sp, #0]
    TCP_STATS_INC(tcp.xmit);
 801cb9c:	f8bc 5090 	ldrh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801cba0:	4641      	mov	r1, r8
 801cba2:	9001      	str	r0, [sp, #4]
 801cba4:	4620      	mov	r0, r4
    TCP_STATS_INC(tcp.xmit);
 801cba6:	3501      	adds	r5, #1
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801cba8:	9702      	str	r7, [sp, #8]
    TCP_STATS_INC(tcp.xmit);
 801cbaa:	f8ac 5090 	strh.w	r5, [ip, #144]	; 0x90
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801cbae:	f004 f9f9 	bl	8020fa4 <ip4_output_if>
 801cbb2:	4605      	mov	r5, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801cbb4:	4620      	mov	r0, r4
 801cbb6:	f7fc fb15 	bl	80191e4 <pbuf_free>
  return err;
}
 801cbba:	4628      	mov	r0, r5
 801cbbc:	b005      	add	sp, #20
 801cbbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return netif_get_by_index(pcb->netif_idx);
 801cbc2:	f7fc fa31 	bl	8019028 <netif_get_by_index>
  if (netif == NULL) {
 801cbc6:	4607      	mov	r7, r0
 801cbc8:	2800      	cmp	r0, #0
 801cbca:	d1d5      	bne.n	801cb78 <tcp_output_control_segment+0x24>
    err = ERR_RTE;
 801cbcc:	f06f 0503 	mvn.w	r5, #3
  pbuf_free(p);
 801cbd0:	4620      	mov	r0, r4
 801cbd2:	f7fc fb07 	bl	80191e4 <pbuf_free>
}
 801cbd6:	4628      	mov	r0, r5
 801cbd8:	b005      	add	sp, #20
 801cbda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801cbde:	4b0e      	ldr	r3, [pc, #56]	; (801cc18 <tcp_output_control_segment+0xc4>)
 801cbe0:	f240 7287 	movw	r2, #1927	; 0x787
 801cbe4:	490d      	ldr	r1, [pc, #52]	; (801cc1c <tcp_output_control_segment+0xc8>)
 801cbe6:	480e      	ldr	r0, [pc, #56]	; (801cc20 <tcp_output_control_segment+0xcc>)
 801cbe8:	f006 fc14 	bl	8023414 <iprintf>
 801cbec:	e7bb      	b.n	801cb66 <tcp_output_control_segment+0x12>
    return ip_route(src, dst);
 801cbee:	4630      	mov	r0, r6
 801cbf0:	f003 ffbe 	bl	8020b70 <ip4_route>
  if (netif == NULL) {
 801cbf4:	4607      	mov	r7, r0
 801cbf6:	2800      	cmp	r0, #0
 801cbf8:	d0e8      	beq.n	801cbcc <tcp_output_control_segment+0x78>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801cbfa:	9600      	str	r6, [sp, #0]
 801cbfc:	4643      	mov	r3, r8
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
 801cbfe:	f8d4 9004 	ldr.w	r9, [r4, #4]
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801cc02:	2106      	movs	r1, #6
 801cc04:	8922      	ldrh	r2, [r4, #8]
 801cc06:	4620      	mov	r0, r4
 801cc08:	f7fb fa4a 	bl	80180a0 <ip_chksum_pseudo>
      tos = 0;
 801cc0c:	4629      	mov	r1, r5
      ttl = TCP_TTL;
 801cc0e:	23ff      	movs	r3, #255	; 0xff
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
 801cc10:	f8a9 0010 	strh.w	r0, [r9, #16]
    if (pcb != NULL) {
 801cc14:	e7bd      	b.n	801cb92 <tcp_output_control_segment+0x3e>
 801cc16:	bf00      	nop
 801cc18:	08041a80 	.word	0x08041a80
 801cc1c:	08041bec 	.word	0x08041bec
 801cc20:	08029f34 	.word	0x08029f34
 801cc24:	2002e394 	.word	0x2002e394

0801cc28 <tcp_write>:
{
 801cc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t oversize = 0;
 801cc2c:	2400      	movs	r4, #0
{
 801cc2e:	b091      	sub	sp, #68	; 0x44
 801cc30:	9107      	str	r1, [sp, #28]
 801cc32:	9309      	str	r3, [sp, #36]	; 0x24
  u16_t oversize = 0;
 801cc34:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801cc38:	2800      	cmp	r0, #0
 801cc3a:	f000 8321 	beq.w	801d280 <tcp_write+0x658>
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801cc3e:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 801cc42:	4692      	mov	sl, r2
 801cc44:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 801cc46:	4681      	mov	r9, r0
 801cc48:	085b      	lsrs	r3, r3, #1
 801cc4a:	4293      	cmp	r3, r2
 801cc4c:	bf28      	it	cs
 801cc4e:	4613      	movcs	r3, r2
 801cc50:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 801cc52:	2b00      	cmp	r3, #0
 801cc54:	bf08      	it	eq
 801cc56:	4693      	moveq	fp, r2
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801cc58:	9b07      	ldr	r3, [sp, #28]
 801cc5a:	2b00      	cmp	r3, #0
 801cc5c:	f000 8306 	beq.w	801d26c <tcp_write+0x644>
  if ((pcb->state != ESTABLISHED) &&
 801cc60:	7d03      	ldrb	r3, [r0, #20]
      (pcb->state != CLOSE_WAIT) &&
 801cc62:	1e9a      	subs	r2, r3, #2
      (pcb->state != SYN_SENT) &&
 801cc64:	2a02      	cmp	r2, #2
 801cc66:	d902      	bls.n	801cc6e <tcp_write+0x46>
 801cc68:	2b07      	cmp	r3, #7
 801cc6a:	f040 82ae 	bne.w	801d1ca <tcp_write+0x5a2>
  } else if (len == 0) {
 801cc6e:	f1ba 0f00 	cmp.w	sl, #0
 801cc72:	f000 80f0 	beq.w	801ce56 <tcp_write+0x22e>
  if (len > pcb->snd_buf) {
 801cc76:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 801cc7a:	4553      	cmp	r3, sl
 801cc7c:	f0c0 82ce 	bcc.w	801d21c <tcp_write+0x5f4>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801cc80:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801cc84:	2e08      	cmp	r6, #8
 801cc86:	f200 82d2 	bhi.w	801d22e <tcp_write+0x606>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801cc8a:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
  if (pcb->snd_queuelen != 0) {
 801cc8e:	2e00      	cmp	r6, #0
 801cc90:	f000 80d4 	beq.w	801ce3c <tcp_write+0x214>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801cc94:	2b00      	cmp	r3, #0
 801cc96:	f040 80e0 	bne.w	801ce5a <tcp_write+0x232>
 801cc9a:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801cc9e:	f1b8 0f00 	cmp.w	r8, #0
 801cca2:	f000 8274 	beq.w	801d18e <tcp_write+0x566>
 801cca6:	4643      	mov	r3, r8
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801cca8:	461a      	mov	r2, r3
 801ccaa:	681b      	ldr	r3, [r3, #0]
 801ccac:	2b00      	cmp	r3, #0
 801ccae:	d1fb      	bne.n	801cca8 <tcp_write+0x80>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801ccb0:	7a94      	ldrb	r4, [r2, #10]
 801ccb2:	4698      	mov	r8, r3
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801ccb4:	8913      	ldrh	r3, [r2, #8]
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801ccb6:	00a4      	lsls	r4, r4, #2
 801ccb8:	920b      	str	r2, [sp, #44]	; 0x2c
 801ccba:	f004 0404 	and.w	r4, r4, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801ccbe:	191a      	adds	r2, r3, r4
 801ccc0:	4593      	cmp	fp, r2
 801ccc2:	f2c0 81af 	blt.w	801d024 <tcp_write+0x3fc>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ccc6:	ebab 0404 	sub.w	r4, fp, r4
    oversize = pcb->unsent_oversize;
 801ccca:	f8b9 2068 	ldrh.w	r2, [r9, #104]	; 0x68
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ccce:	1ae4      	subs	r4, r4, r3
    oversize = pcb->unsent_oversize;
 801ccd0:	920a      	str	r2, [sp, #40]	; 0x28
 801ccd2:	f8ad 203e 	strh.w	r2, [sp, #62]	; 0x3e
    space = mss_local - (last_unsent->len + unsent_optlen);
 801ccd6:	b2a4      	uxth	r4, r4
    if (oversize > 0) {
 801ccd8:	2a00      	cmp	r2, #0
 801ccda:	f000 80d3 	beq.w	801ce84 <tcp_write+0x25c>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801ccde:	42a2      	cmp	r2, r4
 801cce0:	f200 8172 	bhi.w	801cfc8 <tcp_write+0x3a0>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801cce4:	45a2      	cmp	sl, r4
 801cce6:	4650      	mov	r0, sl
 801cce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ccea:	bf28      	it	cs
 801ccec:	4620      	movcs	r0, r4
 801ccee:	4298      	cmp	r0, r3
 801ccf0:	bf28      	it	cs
 801ccf2:	4618      	movcs	r0, r3
      oversize -= oversize_used;
 801ccf4:	1a1b      	subs	r3, r3, r0
      space -= oversize_used;
 801ccf6:	1a24      	subs	r4, r4, r0
      oversize -= oversize_used;
 801ccf8:	b29b      	uxth	r3, r3
      space -= oversize_used;
 801ccfa:	b2a4      	uxth	r4, r4
      oversize -= oversize_used;
 801ccfc:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	f000 818c 	beq.w	801d01e <tcp_write+0x3f6>
 801cd06:	4582      	cmp	sl, r0
 801cd08:	f000 8189 	beq.w	801d01e <tcp_write+0x3f6>
 801cd0c:	4bb4      	ldr	r3, [pc, #720]	; (801cfe0 <tcp_write+0x3b8>)
 801cd0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 801cd12:	900a      	str	r0, [sp, #40]	; 0x28
 801cd14:	49b3      	ldr	r1, [pc, #716]	; (801cfe4 <tcp_write+0x3bc>)
 801cd16:	48b4      	ldr	r0, [pc, #720]	; (801cfe8 <tcp_write+0x3c0>)
 801cd18:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801cd1a:	f006 fb7b 	bl	8023414 <iprintf>
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801cd1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cd20:	459a      	cmp	sl, r3
 801cd22:	f200 80b4 	bhi.w	801ce8e <tcp_write+0x266>
  struct pbuf *concat_p = NULL;
 801cd26:	2300      	movs	r3, #0
 801cd28:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801cd2a:	930c      	str	r3, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 801cd2c:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 801cd2e:	45a2      	cmp	sl, r4
 801cd30:	f240 80f2 	bls.w	801cf18 <tcp_write+0x2f0>
 801cd34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd36:	f04f 0800 	mov.w	r8, #0
 801cd3a:	f003 0301 	and.w	r3, r3, #1
 801cd3e:	f8cd 8014 	str.w	r8, [sp, #20]
 801cd42:	9308      	str	r3, [sp, #32]
 801cd44:	4643      	mov	r3, r8
 801cd46:	46d8      	mov	r8, fp
 801cd48:	469b      	mov	fp, r3
 801cd4a:	e043      	b.n	801cdd4 <tcp_write+0x1ac>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801cd4c:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801cd50:	2b00      	cmp	r3, #0
 801cd52:	f040 80f4 	bne.w	801cf3e <tcp_write+0x316>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801cd56:	2201      	movs	r2, #1
 801cd58:	4629      	mov	r1, r5
 801cd5a:	2036      	movs	r0, #54	; 0x36
 801cd5c:	f7fc fab0 	bl	80192c0 <pbuf_alloc>
 801cd60:	4603      	mov	r3, r0
 801cd62:	2800      	cmp	r0, #0
 801cd64:	f000 8103 	beq.w	801cf6e <tcp_write+0x346>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801cd68:	9a07      	ldr	r2, [sp, #28]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801cd6a:	2100      	movs	r1, #0
 801cd6c:	2036      	movs	r0, #54	; 0x36
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801cd6e:	9306      	str	r3, [sp, #24]
 801cd70:	1917      	adds	r7, r2, r4
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801cd72:	f44f 7220 	mov.w	r2, #640	; 0x280
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801cd76:	605f      	str	r7, [r3, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801cd78:	f7fc faa2 	bl	80192c0 <pbuf_alloc>
 801cd7c:	9b06      	ldr	r3, [sp, #24]
 801cd7e:	4607      	mov	r7, r0
 801cd80:	2800      	cmp	r0, #0
 801cd82:	f000 819d 	beq.w	801d0c0 <tcp_write+0x498>
      pbuf_cat(p/*header*/, p2/*data*/);
 801cd86:	4619      	mov	r1, r3
 801cd88:	f7fc fbae 	bl	80194e8 <pbuf_cat>
    queuelen += pbuf_clen(p);
 801cd8c:	4638      	mov	r0, r7
 801cd8e:	f7fc fb8d 	bl	80194ac <pbuf_clen>
 801cd92:	4430      	add	r0, r6
 801cd94:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801cd96:	2e09      	cmp	r6, #9
 801cd98:	d84a      	bhi.n	801ce30 <tcp_write+0x208>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801cd9a:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 801cd9e:	2200      	movs	r2, #0
 801cda0:	4639      	mov	r1, r7
 801cda2:	4648      	mov	r0, r9
 801cda4:	4423      	add	r3, r4
 801cda6:	9200      	str	r2, [sp, #0]
 801cda8:	f7ff fdce 	bl	801c948 <tcp_create_segment>
 801cdac:	4607      	mov	r7, r0
 801cdae:	2800      	cmp	r0, #0
 801cdb0:	f000 80dd 	beq.w	801cf6e <tcp_write+0x346>
    if (queue == NULL) {
 801cdb4:	9b05      	ldr	r3, [sp, #20]
 801cdb6:	2b00      	cmp	r3, #0
 801cdb8:	f000 80a6 	beq.w	801cf08 <tcp_write+0x2e0>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801cdbc:	f1bb 0f00 	cmp.w	fp, #0
 801cdc0:	f000 80c5 	beq.w	801cf4e <tcp_write+0x326>
    pos += seglen;
 801cdc4:	442c      	add	r4, r5
      prev_seg->next = seg;
 801cdc6:	f8cb 7000 	str.w	r7, [fp]
    pos += seglen;
 801cdca:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801cdcc:	45a2      	cmp	sl, r4
 801cdce:	f240 80a1 	bls.w	801cf14 <tcp_write+0x2ec>
 801cdd2:	46bb      	mov	fp, r7
    u16_t left = len - pos;
 801cdd4:	ebaa 0504 	sub.w	r5, sl, r4
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801cdd8:	9b08      	ldr	r3, [sp, #32]
    u16_t seglen = LWIP_MIN(left, max_len);
 801cdda:	b2ad      	uxth	r5, r5
 801cddc:	4545      	cmp	r5, r8
 801cdde:	bf28      	it	cs
 801cde0:	4645      	movcs	r5, r8
 801cde2:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801cde4:	2b00      	cmp	r3, #0
 801cde6:	d0b1      	beq.n	801cd4c <tcp_write+0x124>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801cde8:	9b05      	ldr	r3, [sp, #20]
 801cdea:	4642      	mov	r2, r8
 801cdec:	4629      	mov	r1, r5
 801cdee:	2036      	movs	r0, #54	; 0x36
 801cdf0:	fab3 f783 	clz	r7, r3
 801cdf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cdf6:	097f      	lsrs	r7, r7, #5
 801cdf8:	e9cd 9300 	strd	r9, r3, [sp]
 801cdfc:	9702      	str	r7, [sp, #8]
 801cdfe:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801ce02:	f7ff fd51 	bl	801c8a8 <tcp_pbuf_prealloc>
 801ce06:	4607      	mov	r7, r0
 801ce08:	2800      	cmp	r0, #0
 801ce0a:	f000 80b0 	beq.w	801cf6e <tcp_write+0x346>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801ce0e:	8943      	ldrh	r3, [r0, #10]
 801ce10:	42ab      	cmp	r3, r5
 801ce12:	f0c0 80a4 	bcc.w	801cf5e <tcp_write+0x336>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801ce16:	9b07      	ldr	r3, [sp, #28]
 801ce18:	462a      	mov	r2, r5
 801ce1a:	6878      	ldr	r0, [r7, #4]
 801ce1c:	1919      	adds	r1, r3, r4
 801ce1e:	f005 fb5f 	bl	80224e0 <memcpy>
    queuelen += pbuf_clen(p);
 801ce22:	4638      	mov	r0, r7
 801ce24:	f7fc fb42 	bl	80194ac <pbuf_clen>
 801ce28:	4430      	add	r0, r6
 801ce2a:	b286      	uxth	r6, r0
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801ce2c:	2e09      	cmp	r6, #9
 801ce2e:	d9b4      	bls.n	801cd9a <tcp_write+0x172>
      pbuf_free(p);
 801ce30:	4638      	mov	r0, r7
 801ce32:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801ce36:	f7fc f9d5 	bl	80191e4 <pbuf_free>
      goto memerr;
 801ce3a:	e09a      	b.n	801cf72 <tcp_write+0x34a>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801ce3c:	b923      	cbnz	r3, 801ce48 <tcp_write+0x220>
 801ce3e:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801ce42:	2b00      	cmp	r3, #0
 801ce44:	f000 80de 	beq.w	801d004 <tcp_write+0x3dc>
 801ce48:	4b65      	ldr	r3, [pc, #404]	; (801cfe0 <tcp_write+0x3b8>)
 801ce4a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801ce4e:	4967      	ldr	r1, [pc, #412]	; (801cfec <tcp_write+0x3c4>)
 801ce50:	4865      	ldr	r0, [pc, #404]	; (801cfe8 <tcp_write+0x3c0>)
 801ce52:	f006 fadf 	bl	8023414 <iprintf>
  if (err != ERR_OK) {
 801ce56:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 801ce5a:	f8d9 806c 	ldr.w	r8, [r9, #108]	; 0x6c
 801ce5e:	f1b8 0f00 	cmp.w	r8, #0
 801ce62:	f47f af20 	bne.w	801cca6 <tcp_write+0x7e>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801ce66:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801ce6a:	2b00      	cmp	r3, #0
 801ce6c:	f040 80cf 	bne.w	801d00e <tcp_write+0x3e6>
  while (pos < len) {
 801ce70:	f1ba 0f00 	cmp.w	sl, #0
 801ce74:	f000 81ea 	beq.w	801d24c <tcp_write+0x624>
          extendlen = seglen;
 801ce78:	2400      	movs	r4, #0
 801ce7a:	940d      	str	r4, [sp, #52]	; 0x34
 801ce7c:	940c      	str	r4, [sp, #48]	; 0x30
 801ce7e:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 801ce82:	e757      	b.n	801cd34 <tcp_write+0x10c>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801ce84:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801ce86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ce88:	459a      	cmp	sl, r3
 801ce8a:	f67f af4c 	bls.w	801cd26 <tcp_write+0xfe>
 801ce8e:	2c00      	cmp	r4, #0
 801ce90:	f43f af49 	beq.w	801cd26 <tcp_write+0xfe>
 801ce94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801ce96:	8912      	ldrh	r2, [r2, #8]
 801ce98:	920d      	str	r2, [sp, #52]	; 0x34
 801ce9a:	2a00      	cmp	r2, #0
 801ce9c:	f000 8090 	beq.w	801cfc0 <tcp_write+0x398>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801cea0:	ebaa 0503 	sub.w	r5, sl, r3
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801cea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
      u16_t seglen = LWIP_MIN(space, len - pos);
 801cea6:	42a5      	cmp	r5, r4
 801cea8:	bfa8      	it	ge
 801ceaa:	4625      	movge	r5, r4
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801ceac:	07db      	lsls	r3, r3, #31
      u16_t seglen = LWIP_MIN(space, len - pos);
 801ceae:	b2af      	uxth	r7, r5
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801ceb0:	f100 8195 	bmi.w	801d1de <tcp_write+0x5b6>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801ceb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ceb6:	685a      	ldr	r2, [r3, #4]
 801ceb8:	4613      	mov	r3, r2
 801ceba:	6812      	ldr	r2, [r2, #0]
 801cebc:	2a00      	cmp	r2, #0
 801cebe:	d1fb      	bne.n	801ceb8 <tcp_write+0x290>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801cec0:	920c      	str	r2, [sp, #48]	; 0x30
 801cec2:	7b1a      	ldrb	r2, [r3, #12]
 801cec4:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 801cec8:	d106      	bne.n	801ced8 <tcp_write+0x2b0>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801ceca:	895a      	ldrh	r2, [r3, #10]
 801cecc:	685b      	ldr	r3, [r3, #4]
 801cece:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801ced0:	9a07      	ldr	r2, [sp, #28]
 801ced2:	429a      	cmp	r2, r3
 801ced4:	f000 8174 	beq.w	801d1c0 <tcp_write+0x598>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801ced8:	2201      	movs	r2, #1
 801ceda:	4639      	mov	r1, r7
 801cedc:	2000      	movs	r0, #0
 801cede:	f7fc f9ef 	bl	80192c0 <pbuf_alloc>
 801cee2:	900c      	str	r0, [sp, #48]	; 0x30
 801cee4:	2800      	cmp	r0, #0
 801cee6:	f000 8145 	beq.w	801d174 <tcp_write+0x54c>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801ceea:	990a      	ldr	r1, [sp, #40]	; 0x28
 801ceec:	9b07      	ldr	r3, [sp, #28]
 801ceee:	440b      	add	r3, r1
  u16_t extendlen = 0;
 801cef0:	2100      	movs	r1, #0
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801cef2:	6043      	str	r3, [r0, #4]
  u16_t extendlen = 0;
 801cef4:	910d      	str	r1, [sp, #52]	; 0x34
          queuelen += pbuf_clen(concat_p);
 801cef6:	f7fc fad9 	bl	80194ac <pbuf_clen>
 801cefa:	4406      	add	r6, r0
 801cefc:	b2b6      	uxth	r6, r6
      pos += seglen;
 801cefe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cf00:	18fc      	adds	r4, r7, r3
 801cf02:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801cf04:	b2a4      	uxth	r4, r4
 801cf06:	e712      	b.n	801cd2e <tcp_write+0x106>
    pos += seglen;
 801cf08:	442c      	add	r4, r5
 801cf0a:	9005      	str	r0, [sp, #20]
 801cf0c:	b2a4      	uxth	r4, r4
  while (pos < len) {
 801cf0e:	45a2      	cmp	sl, r4
 801cf10:	f63f af5f 	bhi.w	801cdd2 <tcp_write+0x1aa>
 801cf14:	f8dd 8014 	ldr.w	r8, [sp, #20]
  if (oversize_used > 0) {
 801cf18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	f000 80e0 	beq.w	801d0e0 <tcp_write+0x4b8>
    for (p = last_unsent->p; p; p = p->next) {
 801cf20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801cf22:	6854      	ldr	r4, [r2, #4]
 801cf24:	2c00      	cmp	r4, #0
 801cf26:	f000 8095 	beq.w	801d054 <tcp_write+0x42c>
 801cf2a:	469b      	mov	fp, r3
 801cf2c:	9d07      	ldr	r5, [sp, #28]
      p->tot_len += oversize_used;
 801cf2e:	8923      	ldrh	r3, [r4, #8]
      if (p->next == NULL) {
 801cf30:	6822      	ldr	r2, [r4, #0]
      p->tot_len += oversize_used;
 801cf32:	445b      	add	r3, fp
 801cf34:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 801cf36:	2a00      	cmp	r2, #0
 801cf38:	d07e      	beq.n	801d038 <tcp_write+0x410>
  u16_t extendlen = 0;
 801cf3a:	4614      	mov	r4, r2
 801cf3c:	e7f7      	b.n	801cf2e <tcp_write+0x306>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801cf3e:	4b28      	ldr	r3, [pc, #160]	; (801cfe0 <tcp_write+0x3b8>)
 801cf40:	f240 2271 	movw	r2, #625	; 0x271
 801cf44:	492a      	ldr	r1, [pc, #168]	; (801cff0 <tcp_write+0x3c8>)
 801cf46:	4828      	ldr	r0, [pc, #160]	; (801cfe8 <tcp_write+0x3c0>)
 801cf48:	f006 fa64 	bl	8023414 <iprintf>
 801cf4c:	e703      	b.n	801cd56 <tcp_write+0x12e>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801cf4e:	4b24      	ldr	r3, [pc, #144]	; (801cfe0 <tcp_write+0x3b8>)
 801cf50:	f240 22ab 	movw	r2, #683	; 0x2ab
 801cf54:	4927      	ldr	r1, [pc, #156]	; (801cff4 <tcp_write+0x3cc>)
 801cf56:	4824      	ldr	r0, [pc, #144]	; (801cfe8 <tcp_write+0x3c0>)
 801cf58:	f006 fa5c 	bl	8023414 <iprintf>
 801cf5c:	e732      	b.n	801cdc4 <tcp_write+0x19c>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801cf5e:	4b20      	ldr	r3, [pc, #128]	; (801cfe0 <tcp_write+0x3b8>)
 801cf60:	f240 2266 	movw	r2, #614	; 0x266
 801cf64:	4924      	ldr	r1, [pc, #144]	; (801cff8 <tcp_write+0x3d0>)
 801cf66:	4820      	ldr	r0, [pc, #128]	; (801cfe8 <tcp_write+0x3c0>)
 801cf68:	f006 fa54 	bl	8023414 <iprintf>
 801cf6c:	e753      	b.n	801ce16 <tcp_write+0x1ee>
 801cf6e:	f8dd 8014 	ldr.w	r8, [sp, #20]
  TCP_STATS_INC(tcp.memerr);
 801cf72:	4922      	ldr	r1, [pc, #136]	; (801cffc <tcp_write+0x3d4>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801cf74:	f8b9 201a 	ldrh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801cf78:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801cf7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801cf80:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801cf82:	f8a9 201a 	strh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801cf86:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801cf8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801cf8c:	b113      	cbz	r3, 801cf94 <tcp_write+0x36c>
    pbuf_free(concat_p);
 801cf8e:	4618      	mov	r0, r3
 801cf90:	f7fc f928 	bl	80191e4 <pbuf_free>
  if (queue != NULL) {
 801cf94:	f1b8 0f00 	cmp.w	r8, #0
 801cf98:	d002      	beq.n	801cfa0 <tcp_write+0x378>
    tcp_segs_free(queue);
 801cf9a:	4640      	mov	r0, r8
 801cf9c:	f7fc ff58 	bl	8019e50 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 801cfa0:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 801cfa4:	b13b      	cbz	r3, 801cfb6 <tcp_write+0x38e>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801cfa6:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801cfaa:	b923      	cbnz	r3, 801cfb6 <tcp_write+0x38e>
 801cfac:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801cfb0:	2b00      	cmp	r3, #0
 801cfb2:	f000 808b 	beq.w	801d0cc <tcp_write+0x4a4>
  return ERR_MEM;
 801cfb6:	f04f 30ff 	mov.w	r0, #4294967295
}
 801cfba:	b011      	add	sp, #68	; 0x44
 801cfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  struct pbuf *concat_p = NULL;
 801cfc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801cfc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801cfc4:	930c      	str	r3, [sp, #48]	; 0x30
 801cfc6:	e6b5      	b.n	801cd34 <tcp_write+0x10c>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801cfc8:	4b05      	ldr	r3, [pc, #20]	; (801cfe0 <tcp_write+0x3b8>)
 801cfca:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801cfce:	490c      	ldr	r1, [pc, #48]	; (801d000 <tcp_write+0x3d8>)
 801cfd0:	4805      	ldr	r0, [pc, #20]	; (801cfe8 <tcp_write+0x3c0>)
 801cfd2:	f006 fa1f 	bl	8023414 <iprintf>
 801cfd6:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801cfda:	930a      	str	r3, [sp, #40]	; 0x28
 801cfdc:	e682      	b.n	801cce4 <tcp_write+0xbc>
 801cfde:	bf00      	nop
 801cfe0:	08041a80 	.word	0x08041a80
 801cfe4:	08041d0c 	.word	0x08041d0c
 801cfe8:	08029f34 	.word	0x08029f34
 801cfec:	08041ca0 	.word	0x08041ca0
 801cff0:	08041dc8 	.word	0x08041dc8
 801cff4:	08041dd8 	.word	0x08041dd8
 801cff8:	08041d88 	.word	0x08041d88
 801cffc:	2002e394 	.word	0x2002e394
 801d000:	08041cec 	.word	0x08041cec
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801d004:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 801d008:	2b00      	cmp	r3, #0
 801d00a:	f43f af35 	beq.w	801ce78 <tcp_write+0x250>
 801d00e:	4ba2      	ldr	r3, [pc, #648]	; (801d298 <tcp_write+0x670>)
 801d010:	f240 224a 	movw	r2, #586	; 0x24a
 801d014:	49a1      	ldr	r1, [pc, #644]	; (801d29c <tcp_write+0x674>)
 801d016:	48a2      	ldr	r0, [pc, #648]	; (801d2a0 <tcp_write+0x678>)
 801d018:	f006 f9fc 	bl	8023414 <iprintf>
 801d01c:	e728      	b.n	801ce70 <tcp_write+0x248>
 801d01e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801d020:	900a      	str	r0, [sp, #40]	; 0x28
 801d022:	e730      	b.n	801ce86 <tcp_write+0x25e>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801d024:	4b9c      	ldr	r3, [pc, #624]	; (801d298 <tcp_write+0x670>)
 801d026:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801d02a:	499e      	ldr	r1, [pc, #632]	; (801d2a4 <tcp_write+0x67c>)
 801d02c:	489c      	ldr	r0, [pc, #624]	; (801d2a0 <tcp_write+0x678>)
 801d02e:	f006 f9f1 	bl	8023414 <iprintf>
 801d032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d034:	891b      	ldrh	r3, [r3, #8]
 801d036:	e646      	b.n	801ccc6 <tcp_write+0x9e>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801d038:	6863      	ldr	r3, [r4, #4]
 801d03a:	465a      	mov	r2, fp
 801d03c:	8960      	ldrh	r0, [r4, #10]
 801d03e:	4629      	mov	r1, r5
 801d040:	4418      	add	r0, r3
 801d042:	f005 fa4d 	bl	80224e0 <memcpy>
        p->len += oversize_used;
 801d046:	8963      	ldrh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801d048:	6822      	ldr	r2, [r4, #0]
        p->len += oversize_used;
 801d04a:	445b      	add	r3, fp
 801d04c:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801d04e:	2a00      	cmp	r2, #0
 801d050:	f47f af73 	bne.w	801cf3a <tcp_write+0x312>
    last_unsent->len += oversize_used;
 801d054:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801d056:	980a      	ldr	r0, [sp, #40]	; 0x28
 801d058:	890b      	ldrh	r3, [r1, #8]
  pcb->unsent_oversize = oversize;
 801d05a:	f8bd 203e 	ldrh.w	r2, [sp, #62]	; 0x3e
    last_unsent->len += oversize_used;
 801d05e:	4418      	add	r0, r3
  if (concat_p != NULL) {
 801d060:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    last_unsent->len += oversize_used;
 801d062:	8108      	strh	r0, [r1, #8]
  pcb->unsent_oversize = oversize;
 801d064:	f8a9 2068 	strh.w	r2, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801d068:	2b00      	cmp	r3, #0
 801d06a:	d061      	beq.n	801d130 <tcp_write+0x508>
    pbuf_cat(last_unsent->p, concat_p);
 801d06c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801d06e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801d070:	6860      	ldr	r0, [r4, #4]
 801d072:	4629      	mov	r1, r5
 801d074:	f7fc fa38 	bl	80194e8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801d078:	892a      	ldrh	r2, [r5, #8]
 801d07a:	8923      	ldrh	r3, [r4, #8]
 801d07c:	4413      	add	r3, r2
 801d07e:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 801d080:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d082:	f8c3 8000 	str.w	r8, [r3]
  pcb->snd_lbb += len;
 801d086:	f8d9 205c 	ldr.w	r2, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 801d08a:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
  pcb->snd_lbb += len;
 801d08e:	4452      	add	r2, sl
  pcb->snd_queuelen = queuelen;
 801d090:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  pcb->snd_buf -= len;
 801d094:	eba3 0a0a 	sub.w	sl, r3, sl
  pcb->snd_lbb += len;
 801d098:	f8c9 205c 	str.w	r2, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 801d09c:	f8a9 a064 	strh.w	sl, [r9, #100]	; 0x64
  if (pcb->snd_queuelen != 0) {
 801d0a0:	b11e      	cbz	r6, 801d0aa <tcp_write+0x482>
    LWIP_ASSERT("tcp_write: valid queue length",
 801d0a2:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 801d0a6:	2b00      	cmp	r3, #0
 801d0a8:	d036      	beq.n	801d118 <tcp_write+0x4f0>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801d0aa:	b12f      	cbz	r7, 801d0b8 <tcp_write+0x490>
 801d0ac:	68fb      	ldr	r3, [r7, #12]
 801d0ae:	b11b      	cbz	r3, 801d0b8 <tcp_write+0x490>
 801d0b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d0b2:	f012 0502 	ands.w	r5, r2, #2
 801d0b6:	d025      	beq.n	801d104 <tcp_write+0x4dc>
  return ERR_OK;
 801d0b8:	2000      	movs	r0, #0
}
 801d0ba:	b011      	add	sp, #68	; 0x44
 801d0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        pbuf_free(p2);
 801d0c0:	4618      	mov	r0, r3
 801d0c2:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801d0c6:	f7fc f88d 	bl	80191e4 <pbuf_free>
        goto memerr;
 801d0ca:	e752      	b.n	801cf72 <tcp_write+0x34a>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801d0cc:	4b72      	ldr	r3, [pc, #456]	; (801d298 <tcp_write+0x670>)
 801d0ce:	f240 3227 	movw	r2, #807	; 0x327
 801d0d2:	4975      	ldr	r1, [pc, #468]	; (801d2a8 <tcp_write+0x680>)
 801d0d4:	4872      	ldr	r0, [pc, #456]	; (801d2a0 <tcp_write+0x678>)
 801d0d6:	f006 f99d 	bl	8023414 <iprintf>
  return ERR_MEM;
 801d0da:	f04f 30ff 	mov.w	r0, #4294967295
 801d0de:	e76c      	b.n	801cfba <tcp_write+0x392>
  pcb->unsent_oversize = oversize;
 801d0e0:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801d0e4:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801d0e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d0ea:	2b00      	cmp	r3, #0
 801d0ec:	d059      	beq.n	801d1a2 <tcp_write+0x57a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801d0ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d0f0:	2b00      	cmp	r3, #0
 801d0f2:	d1bb      	bne.n	801d06c <tcp_write+0x444>
 801d0f4:	4b68      	ldr	r3, [pc, #416]	; (801d298 <tcp_write+0x670>)
 801d0f6:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801d0fa:	496c      	ldr	r1, [pc, #432]	; (801d2ac <tcp_write+0x684>)
 801d0fc:	4868      	ldr	r0, [pc, #416]	; (801d2a0 <tcp_write+0x678>)
 801d0fe:	f006 f989 	bl	8023414 <iprintf>
 801d102:	e7b3      	b.n	801d06c <tcp_write+0x444>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801d104:	2008      	movs	r0, #8
 801d106:	899c      	ldrh	r4, [r3, #12]
 801d108:	f7fa fa18 	bl	801753c <lwip_htons>
 801d10c:	4602      	mov	r2, r0
 801d10e:	68fb      	ldr	r3, [r7, #12]
  return ERR_OK;
 801d110:	4628      	mov	r0, r5
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801d112:	4314      	orrs	r4, r2
 801d114:	819c      	strh	r4, [r3, #12]
 801d116:	e750      	b.n	801cfba <tcp_write+0x392>
    LWIP_ASSERT("tcp_write: valid queue length",
 801d118:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 801d11c:	2b00      	cmp	r3, #0
 801d11e:	d1c4      	bne.n	801d0aa <tcp_write+0x482>
 801d120:	4b5d      	ldr	r3, [pc, #372]	; (801d298 <tcp_write+0x670>)
 801d122:	f240 3212 	movw	r2, #786	; 0x312
 801d126:	4960      	ldr	r1, [pc, #384]	; (801d2a8 <tcp_write+0x680>)
 801d128:	485d      	ldr	r0, [pc, #372]	; (801d2a0 <tcp_write+0x678>)
 801d12a:	f006 f973 	bl	8023414 <iprintf>
 801d12e:	e7bc      	b.n	801d0aa <tcp_write+0x482>
  } else if (extendlen > 0) {
 801d130:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d132:	2b00      	cmp	r3, #0
 801d134:	d0a4      	beq.n	801d080 <tcp_write+0x458>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801d136:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d138:	6859      	ldr	r1, [r3, #4]
 801d13a:	2900      	cmp	r1, #0
 801d13c:	d036      	beq.n	801d1ac <tcp_write+0x584>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801d13e:	680a      	ldr	r2, [r1, #0]
 801d140:	2a00      	cmp	r2, #0
 801d142:	f000 80a7 	beq.w	801d294 <tcp_write+0x66c>
 801d146:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 801d148:	e000      	b.n	801d14c <tcp_write+0x524>
 801d14a:	4602      	mov	r2, r0
      p->tot_len += extendlen;
 801d14c:	890b      	ldrh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801d14e:	6810      	ldr	r0, [r2, #0]
      p->tot_len += extendlen;
 801d150:	4423      	add	r3, r4
 801d152:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801d154:	4611      	mov	r1, r2
 801d156:	2800      	cmp	r0, #0
 801d158:	d1f7      	bne.n	801d14a <tcp_write+0x522>
    p->tot_len += extendlen;
 801d15a:	8910      	ldrh	r0, [r2, #8]
    p->len += extendlen;
 801d15c:	8951      	ldrh	r1, [r2, #10]
    p->tot_len += extendlen;
 801d15e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    last_unsent->len += extendlen;
 801d160:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    p->tot_len += extendlen;
 801d162:	4420      	add	r0, r4
    p->len += extendlen;
 801d164:	4421      	add	r1, r4
    last_unsent->len += extendlen;
 801d166:	891b      	ldrh	r3, [r3, #8]
    p->tot_len += extendlen;
 801d168:	8110      	strh	r0, [r2, #8]
    last_unsent->len += extendlen;
 801d16a:	4423      	add	r3, r4
    p->len += extendlen;
 801d16c:	8151      	strh	r1, [r2, #10]
    last_unsent->len += extendlen;
 801d16e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801d170:	8113      	strh	r3, [r2, #8]
 801d172:	e785      	b.n	801d080 <tcp_write+0x458>
  TCP_STATS_INC(tcp.memerr);
 801d174:	494e      	ldr	r1, [pc, #312]	; (801d2b0 <tcp_write+0x688>)
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d176:	f8b9 201a 	ldrh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801d17a:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d17e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  TCP_STATS_INC(tcp.memerr);
 801d182:	3301      	adds	r3, #1
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d184:	f8a9 201a 	strh.w	r2, [r9, #26]
  TCP_STATS_INC(tcp.memerr);
 801d188:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
  if (concat_p != NULL) {
 801d18c:	e708      	b.n	801cfa0 <tcp_write+0x378>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801d18e:	4b42      	ldr	r3, [pc, #264]	; (801d298 <tcp_write+0x670>)
 801d190:	f240 1255 	movw	r2, #341	; 0x155
 801d194:	4947      	ldr	r1, [pc, #284]	; (801d2b4 <tcp_write+0x68c>)
 801d196:	4842      	ldr	r0, [pc, #264]	; (801d2a0 <tcp_write+0x678>)
 801d198:	f006 f93c 	bl	8023414 <iprintf>
  if (err != ERR_OK) {
 801d19c:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
 801d1a0:	e65b      	b.n	801ce5a <tcp_write+0x232>
  } else if (extendlen > 0) {
 801d1a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d1a4:	b1a3      	cbz	r3, 801d1d0 <tcp_write+0x5a8>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801d1a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d1a8:	2b00      	cmp	r3, #0
 801d1aa:	d1c4      	bne.n	801d136 <tcp_write+0x50e>
 801d1ac:	4b3a      	ldr	r3, [pc, #232]	; (801d298 <tcp_write+0x670>)
 801d1ae:	f240 22e6 	movw	r2, #742	; 0x2e6
 801d1b2:	4941      	ldr	r1, [pc, #260]	; (801d2b8 <tcp_write+0x690>)
 801d1b4:	483a      	ldr	r0, [pc, #232]	; (801d2a0 <tcp_write+0x678>)
 801d1b6:	f006 f92d 	bl	8023414 <iprintf>
 801d1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d1bc:	6859      	ldr	r1, [r3, #4]
 801d1be:	e7be      	b.n	801d13e <tcp_write+0x516>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801d1c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d1c2:	2b00      	cmp	r3, #0
 801d1c4:	d149      	bne.n	801d25a <tcp_write+0x632>
          extendlen = seglen;
 801d1c6:	970d      	str	r7, [sp, #52]	; 0x34
 801d1c8:	e699      	b.n	801cefe <tcp_write+0x2d6>
    return ERR_CONN;
 801d1ca:	f06f 000a 	mvn.w	r0, #10
 801d1ce:	e6f4      	b.n	801cfba <tcp_write+0x392>
  if (last_unsent == NULL) {
 801d1d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d1d2:	2b00      	cmp	r3, #0
 801d1d4:	f47f af54 	bne.w	801d080 <tcp_write+0x458>
    pcb->unsent = queue;
 801d1d8:	f8c9 806c 	str.w	r8, [r9, #108]	; 0x6c
 801d1dc:	e753      	b.n	801d086 <tcp_write+0x45e>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801d1de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d1e0:	2301      	movs	r3, #1
 801d1e2:	4639      	mov	r1, r7
 801d1e4:	2000      	movs	r0, #0
 801d1e6:	9302      	str	r3, [sp, #8]
 801d1e8:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 801d1ec:	e9cd 9200 	strd	r9, r2, [sp]
 801d1f0:	4622      	mov	r2, r4
 801d1f2:	f7ff fb59 	bl	801c8a8 <tcp_pbuf_prealloc>
 801d1f6:	4604      	mov	r4, r0
 801d1f8:	900c      	str	r0, [sp, #48]	; 0x30
 801d1fa:	2800      	cmp	r0, #0
 801d1fc:	d0ba      	beq.n	801d174 <tcp_write+0x54c>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801d1fe:	9b07      	ldr	r3, [sp, #28]
 801d200:	463a      	mov	r2, r7
 801d202:	990a      	ldr	r1, [sp, #40]	; 0x28
 801d204:	6840      	ldr	r0, [r0, #4]
 801d206:	1859      	adds	r1, r3, r1
  u16_t extendlen = 0;
 801d208:	2300      	movs	r3, #0
 801d20a:	930d      	str	r3, [sp, #52]	; 0x34
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801d20c:	f005 f968 	bl	80224e0 <memcpy>
        queuelen += pbuf_clen(concat_p);
 801d210:	4620      	mov	r0, r4
 801d212:	f7fc f94b 	bl	80194ac <pbuf_clen>
 801d216:	4406      	add	r6, r0
 801d218:	b2b6      	uxth	r6, r6
 801d21a:	e670      	b.n	801cefe <tcp_write+0x2d6>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d21c:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    return ERR_MEM;
 801d220:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801d228:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 801d22c:	e6c5      	b.n	801cfba <tcp_write+0x392>
    TCP_STATS_INC(tcp.memerr);
 801d22e:	4920      	ldr	r1, [pc, #128]	; (801d2b0 <tcp_write+0x688>)
    return ERR_MEM;
 801d230:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d234:	f8b9 301a 	ldrh.w	r3, [r9, #26]
    TCP_STATS_INC(tcp.memerr);
 801d238:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d23c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801d240:	3201      	adds	r2, #1
 801d242:	f8a1 209c 	strh.w	r2, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d246:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (err != ERR_OK) {
 801d24a:	e6b6      	b.n	801cfba <tcp_write+0x392>
  pcb->unsent_oversize = oversize;
 801d24c:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 801d250:	46d0      	mov	r8, sl
 801d252:	4657      	mov	r7, sl
 801d254:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 801d258:	e7be      	b.n	801d1d8 <tcp_write+0x5b0>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801d25a:	4b0f      	ldr	r3, [pc, #60]	; (801d298 <tcp_write+0x670>)
 801d25c:	f240 2231 	movw	r2, #561	; 0x231
 801d260:	4916      	ldr	r1, [pc, #88]	; (801d2bc <tcp_write+0x694>)
 801d262:	480f      	ldr	r0, [pc, #60]	; (801d2a0 <tcp_write+0x678>)
          extendlen = seglen;
 801d264:	970d      	str	r7, [sp, #52]	; 0x34
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801d266:	f006 f8d5 	bl	8023414 <iprintf>
 801d26a:	e648      	b.n	801cefe <tcp_write+0x2d6>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801d26c:	4b0a      	ldr	r3, [pc, #40]	; (801d298 <tcp_write+0x670>)
 801d26e:	f240 12ad 	movw	r2, #429	; 0x1ad
 801d272:	4913      	ldr	r1, [pc, #76]	; (801d2c0 <tcp_write+0x698>)
 801d274:	480a      	ldr	r0, [pc, #40]	; (801d2a0 <tcp_write+0x678>)
 801d276:	f006 f8cd 	bl	8023414 <iprintf>
 801d27a:	f06f 000f 	mvn.w	r0, #15
 801d27e:	e69c      	b.n	801cfba <tcp_write+0x392>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801d280:	4b05      	ldr	r3, [pc, #20]	; (801d298 <tcp_write+0x670>)
 801d282:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801d286:	490f      	ldr	r1, [pc, #60]	; (801d2c4 <tcp_write+0x69c>)
 801d288:	4805      	ldr	r0, [pc, #20]	; (801d2a0 <tcp_write+0x678>)
 801d28a:	f006 f8c3 	bl	8023414 <iprintf>
 801d28e:	f06f 000f 	mvn.w	r0, #15
 801d292:	e692      	b.n	801cfba <tcp_write+0x392>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801d294:	460a      	mov	r2, r1
 801d296:	e760      	b.n	801d15a <tcp_write+0x532>
 801d298:	08041a80 	.word	0x08041a80
 801d29c:	08041d58 	.word	0x08041d58
 801d2a0:	08029f34 	.word	0x08029f34
 801d2a4:	08041cd4 	.word	0x08041cd4
 801d2a8:	08041e5c 	.word	0x08041e5c
 801d2ac:	08041dec 	.word	0x08041dec
 801d2b0:	2002e394 	.word	0x2002e394
 801d2b4:	08041c64 	.word	0x08041c64
 801d2b8:	08041e24 	.word	0x08041e24
 801d2bc:	08041d2c 	.word	0x08041d2c
 801d2c0:	08041c30 	.word	0x08041c30
 801d2c4:	08041c18 	.word	0x08041c18

0801d2c8 <tcp_split_unsent_seg>:
{
 801d2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801d2cc:	4605      	mov	r5, r0
{
 801d2ce:	b083      	sub	sp, #12
 801d2d0:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801d2d2:	2800      	cmp	r0, #0
 801d2d4:	f000 80bf 	beq.w	801d456 <tcp_split_unsent_seg+0x18e>
  useg = pcb->unsent;
 801d2d8:	6eee      	ldr	r6, [r5, #108]	; 0x6c
  if (useg == NULL) {
 801d2da:	2e00      	cmp	r6, #0
 801d2dc:	d037      	beq.n	801d34e <tcp_split_unsent_seg+0x86>
  if (split == 0) {
 801d2de:	2c00      	cmp	r4, #0
 801d2e0:	f000 80c9 	beq.w	801d476 <tcp_split_unsent_seg+0x1ae>
  if (useg->len <= split) {
 801d2e4:	f8b6 8008 	ldrh.w	r8, [r6, #8]
 801d2e8:	45a0      	cmp	r8, r4
 801d2ea:	f240 80b0 	bls.w	801d44e <tcp_split_unsent_seg+0x186>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801d2ee:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 801d2f0:	42a3      	cmp	r3, r4
 801d2f2:	d33b      	bcc.n	801d36c <tcp_split_unsent_seg+0xa4>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801d2f4:	f1b8 0f00 	cmp.w	r8, #0
 801d2f8:	d02e      	beq.n	801d358 <tcp_split_unsent_seg+0x90>
  optflags = useg->flags;
 801d2fa:	f896 a00a 	ldrb.w	sl, [r6, #10]
  remainder = useg->len - split;
 801d2fe:	eba8 0704 	sub.w	r7, r8, r4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801d302:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d306:	2036      	movs	r0, #54	; 0x36
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801d308:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
  remainder = useg->len - split;
 801d30c:	b2bf      	uxth	r7, r7
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801d30e:	f00b 0b04 	and.w	fp, fp, #4
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801d312:	eb07 010b 	add.w	r1, r7, fp
 801d316:	b289      	uxth	r1, r1
 801d318:	f7fb ffd2 	bl	80192c0 <pbuf_alloc>
  if (p == NULL) {
 801d31c:	4681      	mov	r9, r0
 801d31e:	b390      	cbz	r0, 801d386 <tcp_split_unsent_seg+0xbe>
  offset = useg->p->tot_len - useg->len + split;
 801d320:	6870      	ldr	r0, [r6, #4]
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801d322:	463a      	mov	r2, r7
  offset = useg->p->tot_len - useg->len + split;
 801d324:	8931      	ldrh	r1, [r6, #8]
 801d326:	8903      	ldrh	r3, [r0, #8]
 801d328:	1a5b      	subs	r3, r3, r1
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801d32a:	f8d9 1004 	ldr.w	r1, [r9, #4]
  offset = useg->p->tot_len - useg->len + split;
 801d32e:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801d330:	4459      	add	r1, fp
 801d332:	b29b      	uxth	r3, r3
 801d334:	f7fc f9ee 	bl	8019714 <pbuf_copy_partial>
 801d338:	42b8      	cmp	r0, r7
 801d33a:	d02f      	beq.n	801d39c <tcp_split_unsent_seg+0xd4>
  TCP_STATS_INC(tcp.memerr);
 801d33c:	4a53      	ldr	r2, [pc, #332]	; (801d48c <tcp_split_unsent_seg+0x1c4>)
    pbuf_free(p);
 801d33e:	4648      	mov	r0, r9
  TCP_STATS_INC(tcp.memerr);
 801d340:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801d344:	3301      	adds	r3, #1
 801d346:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
    pbuf_free(p);
 801d34a:	f7fb ff4b 	bl	80191e4 <pbuf_free>
  return ERR_MEM;
 801d34e:	f04f 30ff 	mov.w	r0, #4294967295
}
 801d352:	b003      	add	sp, #12
 801d354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801d358:	4b4d      	ldr	r3, [pc, #308]	; (801d490 <tcp_split_unsent_seg+0x1c8>)
 801d35a:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801d35e:	494d      	ldr	r1, [pc, #308]	; (801d494 <tcp_split_unsent_seg+0x1cc>)
 801d360:	484d      	ldr	r0, [pc, #308]	; (801d498 <tcp_split_unsent_seg+0x1d0>)
 801d362:	f006 f857 	bl	8023414 <iprintf>
 801d366:	f8b6 8008 	ldrh.w	r8, [r6, #8]
 801d36a:	e7c6      	b.n	801d2fa <tcp_split_unsent_seg+0x32>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801d36c:	4b48      	ldr	r3, [pc, #288]	; (801d490 <tcp_split_unsent_seg+0x1c8>)
 801d36e:	f240 325b 	movw	r2, #859	; 0x35b
 801d372:	494a      	ldr	r1, [pc, #296]	; (801d49c <tcp_split_unsent_seg+0x1d4>)
 801d374:	4848      	ldr	r0, [pc, #288]	; (801d498 <tcp_split_unsent_seg+0x1d0>)
 801d376:	f006 f84d 	bl	8023414 <iprintf>
 801d37a:	f8b6 8008 	ldrh.w	r8, [r6, #8]
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801d37e:	f1b8 0f00 	cmp.w	r8, #0
 801d382:	d1ba      	bne.n	801d2fa <tcp_split_unsent_seg+0x32>
 801d384:	e7e8      	b.n	801d358 <tcp_split_unsent_seg+0x90>
  TCP_STATS_INC(tcp.memerr);
 801d386:	4a41      	ldr	r2, [pc, #260]	; (801d48c <tcp_split_unsent_seg+0x1c4>)
  return ERR_MEM;
 801d388:	f04f 30ff 	mov.w	r0, #4294967295
  TCP_STATS_INC(tcp.memerr);
 801d38c:	f8b2 309c 	ldrh.w	r3, [r2, #156]	; 0x9c
 801d390:	3301      	adds	r3, #1
 801d392:	f8a2 309c 	strh.w	r3, [r2, #156]	; 0x9c
}
 801d396:	b003      	add	sp, #12
 801d398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801d39c:	68f3      	ldr	r3, [r6, #12]
 801d39e:	8998      	ldrh	r0, [r3, #12]
 801d3a0:	f7fa f8cc 	bl	801753c <lwip_htons>
  if (split_flags & TCP_PSH) {
 801d3a4:	f010 0b08 	ands.w	fp, r0, #8
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801d3a8:	b2c7      	uxtb	r7, r0
  if (split_flags & TCP_PSH) {
 801d3aa:	d15c      	bne.n	801d466 <tcp_split_unsent_seg+0x19e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801d3ac:	f007 073f 	and.w	r7, r7, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 801d3b0:	07fb      	lsls	r3, r7, #31
 801d3b2:	d503      	bpl.n	801d3bc <tcp_split_unsent_seg+0xf4>
    split_flags &= ~TCP_FIN;
 801d3b4:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 801d3b8:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801d3bc:	68f3      	ldr	r3, [r6, #12]
 801d3be:	6858      	ldr	r0, [r3, #4]
 801d3c0:	f7fa f8c0 	bl	8017544 <lwip_htonl>
 801d3c4:	f8cd a000 	str.w	sl, [sp]
 801d3c8:	1823      	adds	r3, r4, r0
 801d3ca:	465a      	mov	r2, fp
 801d3cc:	4649      	mov	r1, r9
 801d3ce:	4628      	mov	r0, r5
 801d3d0:	f7ff faba 	bl	801c948 <tcp_create_segment>
  if (seg == NULL) {
 801d3d4:	4682      	mov	sl, r0
 801d3d6:	2800      	cmp	r0, #0
 801d3d8:	d0b0      	beq.n	801d33c <tcp_split_unsent_seg+0x74>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801d3da:	6870      	ldr	r0, [r6, #4]
 801d3dc:	eba4 0408 	sub.w	r4, r4, r8
 801d3e0:	f7fc f864 	bl	80194ac <pbuf_clen>
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801d3e4:	f8d6 c004 	ldr.w	ip, [r6, #4]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801d3e8:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
 801d3ec:	b2a4      	uxth	r4, r4
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801d3ee:	f8bc 1008 	ldrh.w	r1, [ip, #8]
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801d3f2:	1a13      	subs	r3, r2, r0
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801d3f4:	4660      	mov	r0, ip
 801d3f6:	4421      	add	r1, r4
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801d3f8:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801d3fc:	b289      	uxth	r1, r1
 801d3fe:	f7fb fffd 	bl	80193fc <pbuf_realloc>
  useg->len -= remainder;
 801d402:	8932      	ldrh	r2, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801d404:	68f3      	ldr	r3, [r6, #12]
 801d406:	4638      	mov	r0, r7
  useg->len -= remainder;
 801d408:	4414      	add	r4, r2
 801d40a:	8134      	strh	r4, [r6, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801d40c:	899c      	ldrh	r4, [r3, #12]
 801d40e:	f7fa f895 	bl	801753c <lwip_htons>
 801d412:	4602      	mov	r2, r0
 801d414:	68f3      	ldr	r3, [r6, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801d416:	6870      	ldr	r0, [r6, #4]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801d418:	4314      	orrs	r4, r2
 801d41a:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801d41c:	f7fc f846 	bl	80194ac <pbuf_clen>
 801d420:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
 801d424:	4603      	mov	r3, r0
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801d426:	f8da 0004 	ldr.w	r0, [sl, #4]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801d42a:	4413      	add	r3, r2
 801d42c:	f8a5 3066 	strh.w	r3, [r5, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801d430:	f7fc f83c 	bl	80194ac <pbuf_clen>
 801d434:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
  seg->next = useg->next;
 801d438:	6833      	ldr	r3, [r6, #0]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801d43a:	4410      	add	r0, r2
 801d43c:	f8a5 0066 	strh.w	r0, [r5, #102]	; 0x66
  seg->next = useg->next;
 801d440:	f8ca 3000 	str.w	r3, [sl]
  useg->next = seg;
 801d444:	f8c6 a000 	str.w	sl, [r6]
  if (seg->next == NULL) {
 801d448:	f8da 0000 	ldr.w	r0, [sl]
 801d44c:	b180      	cbz	r0, 801d470 <tcp_split_unsent_seg+0x1a8>
    return ERR_OK;
 801d44e:	2000      	movs	r0, #0
}
 801d450:	b003      	add	sp, #12
 801d452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801d456:	4b0e      	ldr	r3, [pc, #56]	; (801d490 <tcp_split_unsent_seg+0x1c8>)
 801d458:	f240 324b 	movw	r2, #843	; 0x34b
 801d45c:	4910      	ldr	r1, [pc, #64]	; (801d4a0 <tcp_split_unsent_seg+0x1d8>)
 801d45e:	480e      	ldr	r0, [pc, #56]	; (801d498 <tcp_split_unsent_seg+0x1d0>)
 801d460:	f005 ffd8 	bl	8023414 <iprintf>
 801d464:	e738      	b.n	801d2d8 <tcp_split_unsent_seg+0x10>
    split_flags &= ~TCP_PSH;
 801d466:	f007 0737 	and.w	r7, r7, #55	; 0x37
    remainder_flags |= TCP_PSH;
 801d46a:	f04f 0b08 	mov.w	fp, #8
 801d46e:	e79f      	b.n	801d3b0 <tcp_split_unsent_seg+0xe8>
    pcb->unsent_oversize = 0;
 801d470:	f8a5 0068 	strh.w	r0, [r5, #104]	; 0x68
 801d474:	e76d      	b.n	801d352 <tcp_split_unsent_seg+0x8a>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801d476:	4b06      	ldr	r3, [pc, #24]	; (801d490 <tcp_split_unsent_seg+0x1c8>)
 801d478:	f240 3253 	movw	r2, #851	; 0x353
 801d47c:	4909      	ldr	r1, [pc, #36]	; (801d4a4 <tcp_split_unsent_seg+0x1dc>)
 801d47e:	4806      	ldr	r0, [pc, #24]	; (801d498 <tcp_split_unsent_seg+0x1d0>)
 801d480:	f005 ffc8 	bl	8023414 <iprintf>
    return ERR_VAL;
 801d484:	f06f 0005 	mvn.w	r0, #5
 801d488:	e763      	b.n	801d352 <tcp_split_unsent_seg+0x8a>
 801d48a:	bf00      	nop
 801d48c:	2002e394 	.word	0x2002e394
 801d490:	08041a80 	.word	0x08041a80
 801d494:	08041ed4 	.word	0x08041ed4
 801d498:	08029f34 	.word	0x08029f34
 801d49c:	08041ec4 	.word	0x08041ec4
 801d4a0:	08041e7c 	.word	0x08041e7c
 801d4a4:	08041ea0 	.word	0x08041ea0

0801d4a8 <tcp_enqueue_flags>:
{
 801d4a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801d4ac:	f011 0703 	ands.w	r7, r1, #3
{
 801d4b0:	b082      	sub	sp, #8
 801d4b2:	460d      	mov	r5, r1
 801d4b4:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801d4b6:	d064      	beq.n	801d582 <tcp_enqueue_flags+0xda>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801d4b8:	2c00      	cmp	r4, #0
 801d4ba:	d06b      	beq.n	801d594 <tcp_enqueue_flags+0xec>
  if (flags & TCP_SYN) {
 801d4bc:	f015 0802 	ands.w	r8, r5, #2
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801d4c0:	f44f 7220 	mov.w	r2, #640	; 0x280
  if (flags & TCP_SYN) {
 801d4c4:	d049      	beq.n	801d55a <tcp_enqueue_flags+0xb2>
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801d4c6:	2104      	movs	r1, #4
 801d4c8:	2036      	movs	r0, #54	; 0x36
 801d4ca:	f7fb fef9 	bl	80192c0 <pbuf_alloc>
 801d4ce:	4606      	mov	r6, r0
 801d4d0:	2800      	cmp	r0, #0
 801d4d2:	d049      	beq.n	801d568 <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801d4d4:	8943      	ldrh	r3, [r0, #10]
 801d4d6:	2b03      	cmp	r3, #3
 801d4d8:	d878      	bhi.n	801d5cc <tcp_enqueue_flags+0x124>
 801d4da:	4b44      	ldr	r3, [pc, #272]	; (801d5ec <tcp_enqueue_flags+0x144>)
 801d4dc:	f240 4239 	movw	r2, #1081	; 0x439
 801d4e0:	4943      	ldr	r1, [pc, #268]	; (801d5f0 <tcp_enqueue_flags+0x148>)
    optflags = TF_SEG_OPTS_MSS;
 801d4e2:	f04f 0801 	mov.w	r8, #1
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801d4e6:	4843      	ldr	r0, [pc, #268]	; (801d5f4 <tcp_enqueue_flags+0x14c>)
 801d4e8:	f005 ff94 	bl	8023414 <iprintf>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801d4ec:	4631      	mov	r1, r6
 801d4ee:	f8cd 8000 	str.w	r8, [sp]
 801d4f2:	462a      	mov	r2, r5
 801d4f4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801d4f6:	4620      	mov	r0, r4
 801d4f8:	f7ff fa26 	bl	801c948 <tcp_create_segment>
 801d4fc:	4606      	mov	r6, r0
 801d4fe:	2800      	cmp	r0, #0
 801d500:	d032      	beq.n	801d568 <tcp_enqueue_flags+0xc0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801d502:	68c3      	ldr	r3, [r0, #12]
 801d504:	079a      	lsls	r2, r3, #30
 801d506:	d159      	bne.n	801d5bc <tcp_enqueue_flags+0x114>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801d508:	8933      	ldrh	r3, [r6, #8]
 801d50a:	2b00      	cmp	r3, #0
 801d50c:	d14a      	bne.n	801d5a4 <tcp_enqueue_flags+0xfc>
  if (pcb->unsent == NULL) {
 801d50e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801d510:	2b00      	cmp	r3, #0
 801d512:	d051      	beq.n	801d5b8 <tcp_enqueue_flags+0x110>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801d514:	461a      	mov	r2, r3
 801d516:	681b      	ldr	r3, [r3, #0]
 801d518:	2b00      	cmp	r3, #0
 801d51a:	d1fb      	bne.n	801d514 <tcp_enqueue_flags+0x6c>
    useg->next = seg;
 801d51c:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 801d51e:	2300      	movs	r3, #0
 801d520:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801d524:	b117      	cbz	r7, 801d52c <tcp_enqueue_flags+0x84>
    pcb->snd_lbb++;
 801d526:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 801d528:	3301      	adds	r3, #1
 801d52a:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 801d52c:	07eb      	lsls	r3, r5, #31
 801d52e:	d503      	bpl.n	801d538 <tcp_enqueue_flags+0x90>
    tcp_set_flags(pcb, TF_FIN);
 801d530:	8b63      	ldrh	r3, [r4, #26]
 801d532:	f043 0320 	orr.w	r3, r3, #32
 801d536:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801d538:	6870      	ldr	r0, [r6, #4]
 801d53a:	f7fb ffb7 	bl	80194ac <pbuf_clen>
 801d53e:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 801d542:	4418      	add	r0, r3
 801d544:	b280      	uxth	r0, r0
 801d546:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 801d54a:	b118      	cbz	r0, 801d554 <tcp_enqueue_flags+0xac>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801d54c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 801d54e:	2800      	cmp	r0, #0
 801d550:	d03f      	beq.n	801d5d2 <tcp_enqueue_flags+0x12a>
  return ERR_OK;
 801d552:	2000      	movs	r0, #0
}
 801d554:	b002      	add	sp, #8
 801d556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801d55a:	4641      	mov	r1, r8
 801d55c:	2036      	movs	r0, #54	; 0x36
 801d55e:	f7fb feaf 	bl	80192c0 <pbuf_alloc>
 801d562:	4606      	mov	r6, r0
 801d564:	2800      	cmp	r0, #0
 801d566:	d1c1      	bne.n	801d4ec <tcp_enqueue_flags+0x44>
    TCP_STATS_INC(tcp.memerr);
 801d568:	4923      	ldr	r1, [pc, #140]	; (801d5f8 <tcp_enqueue_flags+0x150>)
    return ERR_MEM;
 801d56a:	f04f 30ff 	mov.w	r0, #4294967295
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d56e:	8b62      	ldrh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801d570:	f8b1 309c 	ldrh.w	r3, [r1, #156]	; 0x9c
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d574:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    TCP_STATS_INC(tcp.memerr);
 801d578:	3301      	adds	r3, #1
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801d57a:	8362      	strh	r2, [r4, #26]
    TCP_STATS_INC(tcp.memerr);
 801d57c:	f8a1 309c 	strh.w	r3, [r1, #156]	; 0x9c
    return ERR_MEM;
 801d580:	e7e8      	b.n	801d554 <tcp_enqueue_flags+0xac>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801d582:	4b1a      	ldr	r3, [pc, #104]	; (801d5ec <tcp_enqueue_flags+0x144>)
 801d584:	f240 4211 	movw	r2, #1041	; 0x411
 801d588:	491c      	ldr	r1, [pc, #112]	; (801d5fc <tcp_enqueue_flags+0x154>)
 801d58a:	481a      	ldr	r0, [pc, #104]	; (801d5f4 <tcp_enqueue_flags+0x14c>)
 801d58c:	f005 ff42 	bl	8023414 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801d590:	2c00      	cmp	r4, #0
 801d592:	d193      	bne.n	801d4bc <tcp_enqueue_flags+0x14>
 801d594:	4b15      	ldr	r3, [pc, #84]	; (801d5ec <tcp_enqueue_flags+0x144>)
 801d596:	f240 4213 	movw	r2, #1043	; 0x413
 801d59a:	4919      	ldr	r1, [pc, #100]	; (801d600 <tcp_enqueue_flags+0x158>)
 801d59c:	4815      	ldr	r0, [pc, #84]	; (801d5f4 <tcp_enqueue_flags+0x14c>)
 801d59e:	f005 ff39 	bl	8023414 <iprintf>
 801d5a2:	e78b      	b.n	801d4bc <tcp_enqueue_flags+0x14>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801d5a4:	4b11      	ldr	r3, [pc, #68]	; (801d5ec <tcp_enqueue_flags+0x144>)
 801d5a6:	f240 4243 	movw	r2, #1091	; 0x443
 801d5aa:	4916      	ldr	r1, [pc, #88]	; (801d604 <tcp_enqueue_flags+0x15c>)
 801d5ac:	4811      	ldr	r0, [pc, #68]	; (801d5f4 <tcp_enqueue_flags+0x14c>)
 801d5ae:	f005 ff31 	bl	8023414 <iprintf>
  if (pcb->unsent == NULL) {
 801d5b2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 801d5b4:	2b00      	cmp	r3, #0
 801d5b6:	d1ad      	bne.n	801d514 <tcp_enqueue_flags+0x6c>
    pcb->unsent = seg;
 801d5b8:	66e6      	str	r6, [r4, #108]	; 0x6c
 801d5ba:	e7b0      	b.n	801d51e <tcp_enqueue_flags+0x76>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801d5bc:	4b0b      	ldr	r3, [pc, #44]	; (801d5ec <tcp_enqueue_flags+0x144>)
 801d5be:	f240 4242 	movw	r2, #1090	; 0x442
 801d5c2:	4911      	ldr	r1, [pc, #68]	; (801d608 <tcp_enqueue_flags+0x160>)
 801d5c4:	480b      	ldr	r0, [pc, #44]	; (801d5f4 <tcp_enqueue_flags+0x14c>)
 801d5c6:	f005 ff25 	bl	8023414 <iprintf>
 801d5ca:	e79d      	b.n	801d508 <tcp_enqueue_flags+0x60>
    optflags = TF_SEG_OPTS_MSS;
 801d5cc:	f04f 0801 	mov.w	r8, #1
 801d5d0:	e78c      	b.n	801d4ec <tcp_enqueue_flags+0x44>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801d5d2:	6ee4      	ldr	r4, [r4, #108]	; 0x6c
 801d5d4:	2c00      	cmp	r4, #0
 801d5d6:	d1bd      	bne.n	801d554 <tcp_enqueue_flags+0xac>
 801d5d8:	4b04      	ldr	r3, [pc, #16]	; (801d5ec <tcp_enqueue_flags+0x144>)
 801d5da:	f240 4265 	movw	r2, #1125	; 0x465
 801d5de:	490b      	ldr	r1, [pc, #44]	; (801d60c <tcp_enqueue_flags+0x164>)
 801d5e0:	4804      	ldr	r0, [pc, #16]	; (801d5f4 <tcp_enqueue_flags+0x14c>)
 801d5e2:	f005 ff17 	bl	8023414 <iprintf>
  return ERR_OK;
 801d5e6:	4620      	mov	r0, r4
 801d5e8:	e7b4      	b.n	801d554 <tcp_enqueue_flags+0xac>
 801d5ea:	bf00      	nop
 801d5ec:	08041a80 	.word	0x08041a80
 801d5f0:	08041f5c 	.word	0x08041f5c
 801d5f4:	08029f34 	.word	0x08029f34
 801d5f8:	2002e394 	.word	0x2002e394
 801d5fc:	08041ee4 	.word	0x08041ee4
 801d600:	08041f3c 	.word	0x08041f3c
 801d604:	08041fb0 	.word	0x08041fb0
 801d608:	08041f98 	.word	0x08041f98
 801d60c:	08041fdc 	.word	0x08041fdc

0801d610 <tcp_send_fin>:
{
 801d610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801d612:	4606      	mov	r6, r0
 801d614:	b188      	cbz	r0, 801d63a <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 801d616:	6ef4      	ldr	r4, [r6, #108]	; 0x6c
 801d618:	b14c      	cbz	r4, 801d62e <tcp_send_fin+0x1e>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801d61a:	4625      	mov	r5, r4
 801d61c:	6824      	ldr	r4, [r4, #0]
 801d61e:	2c00      	cmp	r4, #0
 801d620:	d1fb      	bne.n	801d61a <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801d622:	68eb      	ldr	r3, [r5, #12]
 801d624:	8998      	ldrh	r0, [r3, #12]
 801d626:	f7f9 ff89 	bl	801753c <lwip_htons>
 801d62a:	0743      	lsls	r3, r0, #29
 801d62c:	d00d      	beq.n	801d64a <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801d62e:	4630      	mov	r0, r6
 801d630:	2101      	movs	r1, #1
}
 801d632:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801d636:	f7ff bf37 	b.w	801d4a8 <tcp_enqueue_flags>
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801d63a:	4b0b      	ldr	r3, [pc, #44]	; (801d668 <tcp_send_fin+0x58>)
 801d63c:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801d640:	490a      	ldr	r1, [pc, #40]	; (801d66c <tcp_send_fin+0x5c>)
 801d642:	480b      	ldr	r0, [pc, #44]	; (801d670 <tcp_send_fin+0x60>)
 801d644:	f005 fee6 	bl	8023414 <iprintf>
 801d648:	e7e5      	b.n	801d616 <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801d64a:	68eb      	ldr	r3, [r5, #12]
 801d64c:	2001      	movs	r0, #1
 801d64e:	899f      	ldrh	r7, [r3, #12]
 801d650:	f7f9 ff74 	bl	801753c <lwip_htons>
      tcp_set_flags(pcb, TF_FIN);
 801d654:	8b73      	ldrh	r3, [r6, #26]
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801d656:	68ea      	ldr	r2, [r5, #12]
 801d658:	4338      	orrs	r0, r7
      tcp_set_flags(pcb, TF_FIN);
 801d65a:	f043 0320 	orr.w	r3, r3, #32
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801d65e:	8190      	strh	r0, [r2, #12]
}
 801d660:	4620      	mov	r0, r4
      tcp_set_flags(pcb, TF_FIN);
 801d662:	8373      	strh	r3, [r6, #26]
}
 801d664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d666:	bf00      	nop
 801d668:	08041a80 	.word	0x08041a80
 801d66c:	08042004 	.word	0x08042004
 801d670:	08029f34 	.word	0x08029f34

0801d674 <tcp_rexmit_rto_prepare>:
{
 801d674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801d676:	4605      	mov	r5, r0
 801d678:	b378      	cbz	r0, 801d6da <tcp_rexmit_rto_prepare+0x66>
  if (pcb->unacked == NULL) {
 801d67a:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 801d67c:	b924      	cbnz	r4, 801d688 <tcp_rexmit_rto_prepare+0x14>
 801d67e:	e029      	b.n	801d6d4 <tcp_rexmit_rto_prepare+0x60>
    if (tcp_output_segment_busy(seg)) {
 801d680:	f7ff f8fa 	bl	801c878 <tcp_output_segment_busy>
 801d684:	bb30      	cbnz	r0, 801d6d4 <tcp_rexmit_rto_prepare+0x60>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801d686:	6824      	ldr	r4, [r4, #0]
 801d688:	6823      	ldr	r3, [r4, #0]
    if (tcp_output_segment_busy(seg)) {
 801d68a:	4620      	mov	r0, r4
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801d68c:	2b00      	cmp	r3, #0
 801d68e:	d1f7      	bne.n	801d680 <tcp_rexmit_rto_prepare+0xc>
  if (tcp_output_segment_busy(seg)) {
 801d690:	f7ff f8f2 	bl	801c878 <tcp_output_segment_busy>
 801d694:	4606      	mov	r6, r0
 801d696:	b9e8      	cbnz	r0, 801d6d4 <tcp_rexmit_rto_prepare+0x60>
  tcp_set_flags(pcb, TF_RTO);
 801d698:	8b6b      	ldrh	r3, [r5, #26]
  seg->next = pcb->unsent;
 801d69a:	6eea      	ldr	r2, [r5, #108]	; 0x6c
  pcb->unsent = pcb->unacked;
 801d69c:	6f29      	ldr	r1, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 801d69e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  seg->next = pcb->unsent;
 801d6a2:	6022      	str	r2, [r4, #0]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801d6a4:	68e2      	ldr	r2, [r4, #12]
  tcp_set_flags(pcb, TF_RTO);
 801d6a6:	836b      	strh	r3, [r5, #26]
  pcb->unacked = NULL;
 801d6a8:	e9c5 101b 	strd	r1, r0, [r5, #108]	; 0x6c
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801d6ac:	6850      	ldr	r0, [r2, #4]
 801d6ae:	f7f9 ff49 	bl	8017544 <lwip_htonl>
 801d6b2:	68e3      	ldr	r3, [r4, #12]
 801d6b4:	4607      	mov	r7, r0
 801d6b6:	8924      	ldrh	r4, [r4, #8]
 801d6b8:	8998      	ldrh	r0, [r3, #12]
 801d6ba:	f7f9 ff3f 	bl	801753c <lwip_htons>
 801d6be:	4603      	mov	r3, r0
 801d6c0:	4427      	add	r7, r4
  return ERR_OK;
 801d6c2:	4630      	mov	r0, r6
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801d6c4:	f013 0303 	ands.w	r3, r3, #3
  pcb->rttest = 0;
 801d6c8:	636e      	str	r6, [r5, #52]	; 0x34
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801d6ca:	bf18      	it	ne
 801d6cc:	2301      	movne	r3, #1
 801d6ce:	443b      	add	r3, r7
 801d6d0:	64eb      	str	r3, [r5, #76]	; 0x4c
}
 801d6d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return ERR_VAL;
 801d6d4:	f06f 0005 	mvn.w	r0, #5
}
 801d6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801d6da:	4b04      	ldr	r3, [pc, #16]	; (801d6ec <tcp_rexmit_rto_prepare+0x78>)
 801d6dc:	f240 6263 	movw	r2, #1635	; 0x663
 801d6e0:	4903      	ldr	r1, [pc, #12]	; (801d6f0 <tcp_rexmit_rto_prepare+0x7c>)
 801d6e2:	4804      	ldr	r0, [pc, #16]	; (801d6f4 <tcp_rexmit_rto_prepare+0x80>)
 801d6e4:	f005 fe96 	bl	8023414 <iprintf>
 801d6e8:	e7c7      	b.n	801d67a <tcp_rexmit_rto_prepare+0x6>
 801d6ea:	bf00      	nop
 801d6ec:	08041a80 	.word	0x08041a80
 801d6f0:	08042020 	.word	0x08042020
 801d6f4:	08029f34 	.word	0x08029f34

0801d6f8 <tcp_rexmit>:
{
 801d6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801d6fa:	4607      	mov	r7, r0
 801d6fc:	b378      	cbz	r0, 801d75e <tcp_rexmit+0x66>
  if (pcb->unacked == NULL) {
 801d6fe:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 801d700:	2e00      	cmp	r6, #0
 801d702:	d034      	beq.n	801d76e <tcp_rexmit+0x76>
  if (tcp_output_segment_busy(seg)) {
 801d704:	4630      	mov	r0, r6
 801d706:	f7ff f8b7 	bl	801c878 <tcp_output_segment_busy>
 801d70a:	bb80      	cbnz	r0, 801d76e <tcp_rexmit+0x76>
  pcb->unacked = seg->next;
 801d70c:	6832      	ldr	r2, [r6, #0]
  cur_seg = &(pcb->unsent);
 801d70e:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 801d712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  pcb->unacked = seg->next;
 801d714:	673a      	str	r2, [r7, #112]	; 0x70
  while (*cur_seg &&
 801d716:	b91b      	cbnz	r3, 801d720 <tcp_rexmit+0x28>
 801d718:	e00f      	b.n	801d73a <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 801d71a:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 801d71c:	682b      	ldr	r3, [r5, #0]
 801d71e:	b163      	cbz	r3, 801d73a <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801d720:	68db      	ldr	r3, [r3, #12]
 801d722:	6858      	ldr	r0, [r3, #4]
 801d724:	f7f9 ff0e 	bl	8017544 <lwip_htonl>
 801d728:	68f3      	ldr	r3, [r6, #12]
 801d72a:	4604      	mov	r4, r0
 801d72c:	6858      	ldr	r0, [r3, #4]
 801d72e:	f7f9 ff09 	bl	8017544 <lwip_htonl>
 801d732:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 801d734:	2c00      	cmp	r4, #0
 801d736:	dbf0      	blt.n	801d71a <tcp_rexmit+0x22>
 801d738:	682b      	ldr	r3, [r5, #0]
  seg->next = *cur_seg;
 801d73a:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 801d73c:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 801d73e:	6833      	ldr	r3, [r6, #0]
 801d740:	b153      	cbz	r3, 801d758 <tcp_rexmit+0x60>
  if (pcb->nrtx < 0xFF) {
 801d742:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 801d746:	2bff      	cmp	r3, #255	; 0xff
 801d748:	d002      	beq.n	801d750 <tcp_rexmit+0x58>
    ++pcb->nrtx;
 801d74a:	3301      	adds	r3, #1
 801d74c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 801d750:	2300      	movs	r3, #0
  return ERR_OK;
 801d752:	4618      	mov	r0, r3
  pcb->rttest = 0;
 801d754:	637b      	str	r3, [r7, #52]	; 0x34
}
 801d756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pcb->unsent_oversize = 0;
 801d758:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 801d75c:	e7f1      	b.n	801d742 <tcp_rexmit+0x4a>
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801d75e:	4b05      	ldr	r3, [pc, #20]	; (801d774 <tcp_rexmit+0x7c>)
 801d760:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801d764:	4904      	ldr	r1, [pc, #16]	; (801d778 <tcp_rexmit+0x80>)
 801d766:	4805      	ldr	r0, [pc, #20]	; (801d77c <tcp_rexmit+0x84>)
 801d768:	f005 fe54 	bl	8023414 <iprintf>
 801d76c:	e7c7      	b.n	801d6fe <tcp_rexmit+0x6>
    return ERR_VAL;
 801d76e:	f06f 0005 	mvn.w	r0, #5
}
 801d772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d774:	08041a80 	.word	0x08041a80
 801d778:	08042044 	.word	0x08042044
 801d77c:	08029f34 	.word	0x08029f34

0801d780 <tcp_rexmit_fast>:
{
 801d780:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801d782:	4604      	mov	r4, r0
 801d784:	b340      	cbz	r0, 801d7d8 <tcp_rexmit_fast+0x58>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801d786:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801d788:	b113      	cbz	r3, 801d790 <tcp_rexmit_fast+0x10>
 801d78a:	8b63      	ldrh	r3, [r4, #26]
 801d78c:	075b      	lsls	r3, r3, #29
 801d78e:	d500      	bpl.n	801d792 <tcp_rexmit_fast+0x12>
}
 801d790:	bd10      	pop	{r4, pc}
    if (tcp_rexmit(pcb) == ERR_OK) {
 801d792:	4620      	mov	r0, r4
 801d794:	f7ff ffb0 	bl	801d6f8 <tcp_rexmit>
 801d798:	2800      	cmp	r0, #0
 801d79a:	d1f9      	bne.n	801d790 <tcp_rexmit_fast+0x10>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801d79c:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 801d7a0:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801d7a4:	8e62      	ldrh	r2, [r4, #50]	; 0x32
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801d7a6:	4299      	cmp	r1, r3
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801d7a8:	ea4f 0042 	mov.w	r0, r2, lsl #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801d7ac:	bf28      	it	cs
 801d7ae:	4619      	movcs	r1, r3
 801d7b0:	084b      	lsrs	r3, r1, #1
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801d7b2:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801d7b6:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801d7ba:	d902      	bls.n	801d7c2 <tcp_rexmit_fast+0x42>
        pcb->ssthresh = 2 * pcb->mss;
 801d7bc:	b283      	uxth	r3, r0
 801d7be:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801d7c2:	4402      	add	r2, r0
      tcp_set_flags(pcb, TF_INFR);
 801d7c4:	8b61      	ldrh	r1, [r4, #26]
      pcb->rtime = 0;
 801d7c6:	2000      	movs	r0, #0
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801d7c8:	4413      	add	r3, r2
      tcp_set_flags(pcb, TF_INFR);
 801d7ca:	f041 0204 	orr.w	r2, r1, #4
      pcb->rtime = 0;
 801d7ce:	8620      	strh	r0, [r4, #48]	; 0x30
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801d7d0:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801d7d4:	8362      	strh	r2, [r4, #26]
}
 801d7d6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801d7d8:	4b03      	ldr	r3, [pc, #12]	; (801d7e8 <tcp_rexmit_fast+0x68>)
 801d7da:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801d7de:	4903      	ldr	r1, [pc, #12]	; (801d7ec <tcp_rexmit_fast+0x6c>)
 801d7e0:	4803      	ldr	r0, [pc, #12]	; (801d7f0 <tcp_rexmit_fast+0x70>)
 801d7e2:	f005 fe17 	bl	8023414 <iprintf>
 801d7e6:	e7ce      	b.n	801d786 <tcp_rexmit_fast+0x6>
 801d7e8:	08041a80 	.word	0x08041a80
 801d7ec:	0804205c 	.word	0x0804205c
 801d7f0:	08029f34 	.word	0x08029f34

0801d7f4 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801d7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d7f8:	b084      	sub	sp, #16
 801d7fa:	4607      	mov	r7, r0
 801d7fc:	460e      	mov	r6, r1
 801d7fe:	4614      	mov	r4, r2
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801d800:	461d      	mov	r5, r3
{
 801d802:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 801d806:	f8bd 9034 	ldrh.w	r9, [sp, #52]	; 0x34
 801d80a:	f8bd a038 	ldrh.w	sl, [sp, #56]	; 0x38
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801d80e:	b313      	cbz	r3, 801d856 <tcp_rst+0x62>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801d810:	f1b8 0f00 	cmp.w	r8, #0
 801d814:	d029      	beq.n	801d86a <tcp_rst+0x76>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801d816:	4630      	mov	r0, r6
 801d818:	2614      	movs	r6, #20
 801d81a:	f7f9 fe93 	bl	8017544 <lwip_htonl>
 801d81e:	f246 0108 	movw	r1, #24584	; 0x6008
 801d822:	4602      	mov	r2, r0
 801d824:	464b      	mov	r3, r9
 801d826:	4620      	mov	r0, r4
 801d828:	9102      	str	r1, [sp, #8]
 801d82a:	f8cd a000 	str.w	sl, [sp]
 801d82e:	2100      	movs	r1, #0
 801d830:	9601      	str	r6, [sp, #4]
 801d832:	f7ff f90f 	bl	801ca54 <tcp_output_alloc_header_common.constprop.0>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801d836:	4604      	mov	r4, r0
 801d838:	b150      	cbz	r0, 801d850 <tcp_rst+0x5c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801d83a:	f7ff f97b 	bl	801cb34 <tcp_output_fill_options.isra.0.constprop.0>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801d83e:	4643      	mov	r3, r8
 801d840:	462a      	mov	r2, r5
 801d842:	4621      	mov	r1, r4
 801d844:	4638      	mov	r0, r7
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801d846:	b004      	add	sp, #16
 801d848:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801d84c:	f7ff b982 	b.w	801cb54 <tcp_output_control_segment>
}
 801d850:	b004      	add	sp, #16
 801d852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801d856:	4b09      	ldr	r3, [pc, #36]	; (801d87c <tcp_rst+0x88>)
 801d858:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801d85c:	4908      	ldr	r1, [pc, #32]	; (801d880 <tcp_rst+0x8c>)
 801d85e:	4809      	ldr	r0, [pc, #36]	; (801d884 <tcp_rst+0x90>)
 801d860:	f005 fdd8 	bl	8023414 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801d864:	f1b8 0f00 	cmp.w	r8, #0
 801d868:	d1d5      	bne.n	801d816 <tcp_rst+0x22>
 801d86a:	4b04      	ldr	r3, [pc, #16]	; (801d87c <tcp_rst+0x88>)
 801d86c:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801d870:	4905      	ldr	r1, [pc, #20]	; (801d888 <tcp_rst+0x94>)
 801d872:	4804      	ldr	r0, [pc, #16]	; (801d884 <tcp_rst+0x90>)
 801d874:	f005 fdce 	bl	8023414 <iprintf>
 801d878:	e7cd      	b.n	801d816 <tcp_rst+0x22>
 801d87a:	bf00      	nop
 801d87c:	08041a80 	.word	0x08041a80
 801d880:	0804207c 	.word	0x0804207c
 801d884:	08029f34 	.word	0x08029f34
 801d888:	08042098 	.word	0x08042098

0801d88c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801d88c:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801d88e:	4604      	mov	r4, r0
 801d890:	b1d8      	cbz	r0, 801d8ca <tcp_send_empty_ack+0x3e>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801d892:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801d894:	f7f9 fe56 	bl	8017544 <lwip_htonl>
 801d898:	2100      	movs	r1, #0
 801d89a:	4602      	mov	r2, r0
 801d89c:	4620      	mov	r0, r4
 801d89e:	f7ff f921 	bl	801cae4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801d8a2:	4605      	mov	r5, r0
 801d8a4:	b1c8      	cbz	r0, 801d8da <tcp_send_empty_ack+0x4e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801d8a6:	f7ff f945 	bl	801cb34 <tcp_output_fill_options.isra.0.constprop.0>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801d8aa:	1d23      	adds	r3, r4, #4
 801d8ac:	4629      	mov	r1, r5
 801d8ae:	4622      	mov	r2, r4
 801d8b0:	4620      	mov	r0, r4
 801d8b2:	f7ff f94f 	bl	801cb54 <tcp_output_control_segment>
  if (err != ERR_OK) {
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d8b6:	8b63      	ldrh	r3, [r4, #26]
  if (err != ERR_OK) {
 801d8b8:	b118      	cbz	r0, 801d8c2 <tcp_send_empty_ack+0x36>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d8ba:	f043 0303 	orr.w	r3, r3, #3
 801d8be:	8363      	strh	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 801d8c0:	bd38      	pop	{r3, r4, r5, pc}
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d8c2:	f023 0303 	bic.w	r3, r3, #3
 801d8c6:	8363      	strh	r3, [r4, #26]
}
 801d8c8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801d8ca:	4b07      	ldr	r3, [pc, #28]	; (801d8e8 <tcp_send_empty_ack+0x5c>)
 801d8cc:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801d8d0:	4906      	ldr	r1, [pc, #24]	; (801d8ec <tcp_send_empty_ack+0x60>)
 801d8d2:	4807      	ldr	r0, [pc, #28]	; (801d8f0 <tcp_send_empty_ack+0x64>)
 801d8d4:	f005 fd9e 	bl	8023414 <iprintf>
 801d8d8:	e7db      	b.n	801d892 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d8da:	8b63      	ldrh	r3, [r4, #26]
    return ERR_BUF;
 801d8dc:	f06f 0001 	mvn.w	r0, #1
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801d8e0:	f043 0303 	orr.w	r3, r3, #3
 801d8e4:	8363      	strh	r3, [r4, #26]
}
 801d8e6:	bd38      	pop	{r3, r4, r5, pc}
 801d8e8:	08041a80 	.word	0x08041a80
 801d8ec:	080420b4 	.word	0x080420b4
 801d8f0:	08029f34 	.word	0x08029f34

0801d8f4 <tcp_output>:
{
 801d8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801d8f8:	4604      	mov	r4, r0
{
 801d8fa:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801d8fc:	2800      	cmp	r0, #0
 801d8fe:	f000 81d0 	beq.w	801dca2 <tcp_output+0x3ae>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801d902:	7d23      	ldrb	r3, [r4, #20]
 801d904:	2b01      	cmp	r3, #1
 801d906:	f000 8187 	beq.w	801dc18 <tcp_output+0x324>
  if (tcp_input_pcb == pcb) {
 801d90a:	4bbc      	ldr	r3, [pc, #752]	; (801dbfc <tcp_output+0x308>)
 801d90c:	681b      	ldr	r3, [r3, #0]
 801d90e:	42a3      	cmp	r3, r4
 801d910:	f000 818e 	beq.w	801dc30 <tcp_output+0x33c>
  seg = pcb->unsent;
 801d914:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801d916:	b33d      	cbz	r5, 801d968 <tcp_output+0x74>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801d918:	7a20      	ldrb	r0, [r4, #8]
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801d91a:	f104 0904 	add.w	r9, r4, #4
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801d91e:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 801d922:	f8b4 6060 	ldrh.w	r6, [r4, #96]	; 0x60
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801d926:	2800      	cmp	r0, #0
 801d928:	f040 81c3 	bne.w	801dcb2 <tcp_output+0x3be>
    return ip_route(src, dst);
 801d92c:	4648      	mov	r0, r9
 801d92e:	f003 f91f 	bl	8020b70 <ip4_route>
 801d932:	9005      	str	r0, [sp, #20]
  if (netif == NULL) {
 801d934:	9a05      	ldr	r2, [sp, #20]
 801d936:	2a00      	cmp	r2, #0
 801d938:	f000 81cd 	beq.w	801dcd6 <tcp_output+0x3e2>
  if (ip_addr_isany(&pcb->local_ip)) {
 801d93c:	6823      	ldr	r3, [r4, #0]
 801d93e:	b90b      	cbnz	r3, 801d944 <tcp_output+0x50>
    ip_addr_copy(pcb->local_ip, *local_ip);
 801d940:	6853      	ldr	r3, [r2, #4]
 801d942:	6023      	str	r3, [r4, #0]
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801d944:	68eb      	ldr	r3, [r5, #12]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801d946:	42b7      	cmp	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801d948:	6858      	ldr	r0, [r3, #4]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801d94a:	bf28      	it	cs
 801d94c:	4637      	movcs	r7, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801d94e:	f7f9 fdf9 	bl	8017544 <lwip_htonl>
 801d952:	892b      	ldrh	r3, [r5, #8]
 801d954:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801d956:	1a9b      	subs	r3, r3, r2
 801d958:	4418      	add	r0, r3
 801d95a:	42b8      	cmp	r0, r7
 801d95c:	d90f      	bls.n	801d97e <tcp_output+0x8a>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801d95e:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 801d962:	42bb      	cmp	r3, r7
 801d964:	f000 816e 	beq.w	801dc44 <tcp_output+0x350>
    if (pcb->flags & TF_ACK_NOW) {
 801d968:	8b62      	ldrh	r2, [r4, #26]
 801d96a:	0791      	lsls	r1, r2, #30
 801d96c:	f100 8164 	bmi.w	801dc38 <tcp_output+0x344>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801d970:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  return ERR_OK;
 801d974:	2000      	movs	r0, #0
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801d976:	8362      	strh	r2, [r4, #26]
}
 801d978:	b007      	add	sp, #28
 801d97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  pcb->persist_backoff = 0;
 801d97e:	2200      	movs	r2, #0
  useg = pcb->unacked;
 801d980:	6f23      	ldr	r3, [r4, #112]	; 0x70
  pcb->persist_backoff = 0;
 801d982:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
  if (useg != NULL) {
 801d986:	2b00      	cmp	r3, #0
 801d988:	f000 816c 	beq.w	801dc64 <tcp_output+0x370>
    for (; useg->next != NULL; useg = useg->next);
 801d98c:	4698      	mov	r8, r3
 801d98e:	681b      	ldr	r3, [r3, #0]
 801d990:	2b00      	cmp	r3, #0
 801d992:	d1fb      	bne.n	801d98c <tcp_output+0x98>
    LWIP_ASSERT("RST not expected here!",
 801d994:	f8df b278 	ldr.w	fp, [pc, #632]	; 801dc10 <tcp_output+0x31c>
 801d998:	464e      	mov	r6, r9
 801d99a:	e0d5      	b.n	801db48 <tcp_output+0x254>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801d99c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801d99e:	b163      	cbz	r3, 801d9ba <tcp_output+0xc6>
 801d9a0:	8b63      	ldrh	r3, [r4, #26]
 801d9a2:	f013 0f44 	tst.w	r3, #68	; 0x44
 801d9a6:	461a      	mov	r2, r3
 801d9a8:	d107      	bne.n	801d9ba <tcp_output+0xc6>
 801d9aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801d9ac:	2900      	cmp	r1, #0
 801d9ae:	f000 810e 	beq.w	801dbce <tcp_output+0x2da>
 801d9b2:	6808      	ldr	r0, [r1, #0]
 801d9b4:	2800      	cmp	r0, #0
 801d9b6:	f000 8104 	beq.w	801dbc2 <tcp_output+0x2ce>
    if (pcb->state != SYN_SENT) {
 801d9ba:	7d23      	ldrb	r3, [r4, #20]
 801d9bc:	2b02      	cmp	r3, #2
 801d9be:	d009      	beq.n	801d9d4 <tcp_output+0xe0>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801d9c0:	68eb      	ldr	r3, [r5, #12]
 801d9c2:	2010      	movs	r0, #16
 801d9c4:	f8b3 a00c 	ldrh.w	sl, [r3, #12]
 801d9c8:	f7f9 fdb8 	bl	801753c <lwip_htons>
 801d9cc:	68eb      	ldr	r3, [r5, #12]
 801d9ce:	ea4a 0000 	orr.w	r0, sl, r0
 801d9d2:	8198      	strh	r0, [r3, #12]
  if (tcp_output_segment_busy(seg)) {
 801d9d4:	4628      	mov	r0, r5
 801d9d6:	f7fe ff4f 	bl	801c878 <tcp_output_segment_busy>
 801d9da:	2800      	cmp	r0, #0
 801d9dc:	d16e      	bne.n	801dabc <tcp_output+0x1c8>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801d9de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801d9e0:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801d9e4:	f7f9 fdae 	bl	8017544 <lwip_htonl>
 801d9e8:	4603      	mov	r3, r0
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801d9ea:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801d9ec:	f8ca 3008 	str.w	r3, [sl, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801d9f0:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801d9f4:	f7f9 fda2 	bl	801753c <lwip_htons>
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801d9f8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801d9fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801d9fc:	f8aa 000e 	strh.w	r0, [sl, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801da00:	4413      	add	r3, r2
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801da02:	f8d5 a00c 	ldr.w	sl, [r5, #12]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801da06:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801da08:	7aab      	ldrb	r3, [r5, #10]
 801da0a:	07db      	lsls	r3, r3, #31
 801da0c:	f100 80c8 	bmi.w	801dba0 <tcp_output+0x2ac>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801da10:	f10a 0914 	add.w	r9, sl, #20
  if (pcb->rtime < 0) {
 801da14:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 801da18:	2a00      	cmp	r2, #0
 801da1a:	da01      	bge.n	801da20 <tcp_output+0x12c>
    pcb->rtime = 0;
 801da1c:	2200      	movs	r2, #0
 801da1e:	8622      	strh	r2, [r4, #48]	; 0x30
  if (pcb->rttest == 0) {
 801da20:	6b62      	ldr	r2, [r4, #52]	; 0x34
 801da22:	2a00      	cmp	r2, #0
 801da24:	f000 80b1 	beq.w	801db8a <tcp_output+0x296>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801da28:	6868      	ldr	r0, [r5, #4]
  seg->tcphdr->chksum = 0;
 801da2a:	f04f 0c00 	mov.w	ip, #0
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801da2e:	6841      	ldr	r1, [r0, #4]
  seg->p->tot_len -= len;
 801da30:	8902      	ldrh	r2, [r0, #8]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801da32:	ebaa 0101 	sub.w	r1, sl, r1
  seg->p->len -= len;
 801da36:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
  seg->p->payload = seg->tcphdr;
 801da3a:	f8c0 a004 	str.w	sl, [r0, #4]
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801da3e:	b289      	uxth	r1, r1
  seg->p->tot_len -= len;
 801da40:	1a52      	subs	r2, r2, r1
  seg->p->len -= len;
 801da42:	ebae 0101 	sub.w	r1, lr, r1
  seg->p->tot_len -= len;
 801da46:	b292      	uxth	r2, r2
  seg->p->len -= len;
 801da48:	8141      	strh	r1, [r0, #10]
  seg->p->tot_len -= len;
 801da4a:	8102      	strh	r2, [r0, #8]
  seg->tcphdr->chksum = 0;
 801da4c:	f88a c010 	strb.w	ip, [sl, #16]
 801da50:	f88a c011 	strb.w	ip, [sl, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801da54:	7aa9      	ldrb	r1, [r5, #10]
 801da56:	0089      	lsls	r1, r1, #2
 801da58:	f001 0104 	and.w	r1, r1, #4
 801da5c:	3114      	adds	r1, #20
 801da5e:	4451      	add	r1, sl
 801da60:	4589      	cmp	r9, r1
 801da62:	d00a      	beq.n	801da7a <tcp_output+0x186>
 801da64:	f240 621c 	movw	r2, #1564	; 0x61c
 801da68:	465b      	mov	r3, fp
 801da6a:	4965      	ldr	r1, [pc, #404]	; (801dc00 <tcp_output+0x30c>)
 801da6c:	4865      	ldr	r0, [pc, #404]	; (801dc04 <tcp_output+0x310>)
 801da6e:	f005 fcd1 	bl	8023414 <iprintf>
 801da72:	6868      	ldr	r0, [r5, #4]
 801da74:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801da78:	8902      	ldrh	r2, [r0, #8]
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801da7a:	4623      	mov	r3, r4
 801da7c:	2106      	movs	r1, #6
 801da7e:	9600      	str	r6, [sp, #0]
 801da80:	f7fa fb0e 	bl	80180a0 <ip_chksum_pseudo>
  TCP_STATS_INC(tcp.xmit);
 801da84:	f8df c18c 	ldr.w	ip, [pc, #396]	; 801dc14 <tcp_output+0x320>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801da88:	f04f 0e06 	mov.w	lr, #6
    seg->tcphdr->chksum = ip_chksum_pseudo(seg->p, IP_PROTO_TCP,
 801da8c:	f8aa 0010 	strh.w	r0, [sl, #16]
  TCP_STATS_INC(tcp.xmit);
 801da90:	f8bc 3090 	ldrh.w	r3, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801da94:	4632      	mov	r2, r6
 801da96:	6868      	ldr	r0, [r5, #4]
 801da98:	4621      	mov	r1, r4
  TCP_STATS_INC(tcp.xmit);
 801da9a:	f103 0901 	add.w	r9, r3, #1
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801da9e:	9b05      	ldr	r3, [sp, #20]
 801daa0:	e9cd e301 	strd	lr, r3, [sp, #4]
  TCP_STATS_INC(tcp.xmit);
 801daa4:	f8ac 9090 	strh.w	r9, [ip, #144]	; 0x90
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801daa8:	f894 c00a 	ldrb.w	ip, [r4, #10]
 801daac:	7ae3      	ldrb	r3, [r4, #11]
 801daae:	f8cd c000 	str.w	ip, [sp]
 801dab2:	f003 fa77 	bl	8020fa4 <ip4_output_if>
    if (err != ERR_OK) {
 801dab6:	2800      	cmp	r0, #0
 801dab8:	f040 8108 	bne.w	801dccc <tcp_output+0x3d8>
    if (pcb->state != SYN_SENT) {
 801dabc:	7d23      	ldrb	r3, [r4, #20]
    pcb->unsent = seg->next;
 801dabe:	682a      	ldr	r2, [r5, #0]
    if (pcb->state != SYN_SENT) {
 801dac0:	2b02      	cmp	r3, #2
    pcb->unsent = seg->next;
 801dac2:	66e2      	str	r2, [r4, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801dac4:	d003      	beq.n	801dace <tcp_output+0x1da>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801dac6:	8b63      	ldrh	r3, [r4, #26]
 801dac8:	f023 0303 	bic.w	r3, r3, #3
 801dacc:	8363      	strh	r3, [r4, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801dace:	68eb      	ldr	r3, [r5, #12]
 801dad0:	6858      	ldr	r0, [r3, #4]
 801dad2:	f7f9 fd37 	bl	8017544 <lwip_htonl>
 801dad6:	68ea      	ldr	r2, [r5, #12]
 801dad8:	4682      	mov	sl, r0
 801dada:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 801dade:	8990      	ldrh	r0, [r2, #12]
 801dae0:	f7f9 fd2c 	bl	801753c <lwip_htons>
 801dae4:	f010 0303 	ands.w	r3, r0, #3
 801dae8:	44ca      	add	sl, r9
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801daea:	6d22      	ldr	r2, [r4, #80]	; 0x50
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801daec:	bf18      	it	ne
 801daee:	2301      	movne	r3, #1
 801daf0:	4453      	add	r3, sl
    if (TCP_TCPLEN(seg) > 0) {
 801daf2:	f8b5 a008 	ldrh.w	sl, [r5, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801daf6:	1ad2      	subs	r2, r2, r3
 801daf8:	2a00      	cmp	r2, #0
      pcb->snd_nxt = snd_nxt;
 801dafa:	bfb8      	it	lt
 801dafc:	6523      	strlt	r3, [r4, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 801dafe:	68eb      	ldr	r3, [r5, #12]
 801db00:	8998      	ldrh	r0, [r3, #12]
 801db02:	f7f9 fd1b 	bl	801753c <lwip_htons>
 801db06:	f010 0003 	ands.w	r0, r0, #3
 801db0a:	bf18      	it	ne
 801db0c:	2001      	movne	r0, #1
 801db0e:	eb10 0f0a 	cmn.w	r0, sl
 801db12:	d033      	beq.n	801db7c <tcp_output+0x288>
      seg->next = NULL;
 801db14:	2200      	movs	r2, #0
      if (pcb->unacked == NULL) {
 801db16:	6f23      	ldr	r3, [r4, #112]	; 0x70
      seg->next = NULL;
 801db18:	602a      	str	r2, [r5, #0]
      if (pcb->unacked == NULL) {
 801db1a:	b39b      	cbz	r3, 801db84 <tcp_output+0x290>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801db1c:	68eb      	ldr	r3, [r5, #12]
 801db1e:	6858      	ldr	r0, [r3, #4]
 801db20:	f7f9 fd10 	bl	8017544 <lwip_htonl>
 801db24:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801db28:	4682      	mov	sl, r0
 801db2a:	6858      	ldr	r0, [r3, #4]
 801db2c:	f7f9 fd0a 	bl	8017544 <lwip_htonl>
 801db30:	ebaa 0000 	sub.w	r0, sl, r0
 801db34:	2800      	cmp	r0, #0
 801db36:	f2c0 8097 	blt.w	801dc68 <tcp_output+0x374>
          useg->next = seg;
 801db3a:	f8c8 5000 	str.w	r5, [r8]
 801db3e:	46a8      	mov	r8, r5
    seg = pcb->unsent;
 801db40:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  while (seg != NULL &&
 801db42:	2d00      	cmp	r5, #0
 801db44:	f000 80b9 	beq.w	801dcba <tcp_output+0x3c6>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801db48:	68eb      	ldr	r3, [r5, #12]
 801db4a:	6858      	ldr	r0, [r3, #4]
 801db4c:	f7f9 fcfa 	bl	8017544 <lwip_htonl>
 801db50:	6c62      	ldr	r2, [r4, #68]	; 0x44
 801db52:	892b      	ldrh	r3, [r5, #8]
 801db54:	1a80      	subs	r0, r0, r2
 801db56:	4418      	add	r0, r3
  while (seg != NULL &&
 801db58:	42b8      	cmp	r0, r7
 801db5a:	f200 80b0 	bhi.w	801dcbe <tcp_output+0x3ca>
    LWIP_ASSERT("RST not expected here!",
 801db5e:	68eb      	ldr	r3, [r5, #12]
 801db60:	8998      	ldrh	r0, [r3, #12]
 801db62:	f7f9 fceb 	bl	801753c <lwip_htons>
 801db66:	0742      	lsls	r2, r0, #29
 801db68:	f57f af18 	bpl.w	801d99c <tcp_output+0xa8>
 801db6c:	465b      	mov	r3, fp
 801db6e:	f240 5236 	movw	r2, #1334	; 0x536
 801db72:	4925      	ldr	r1, [pc, #148]	; (801dc08 <tcp_output+0x314>)
 801db74:	4823      	ldr	r0, [pc, #140]	; (801dc04 <tcp_output+0x310>)
 801db76:	f005 fc4d 	bl	8023414 <iprintf>
 801db7a:	e70f      	b.n	801d99c <tcp_output+0xa8>
      tcp_seg_free(seg);
 801db7c:	4628      	mov	r0, r5
 801db7e:	f7fc f959 	bl	8019e34 <tcp_seg_free>
 801db82:	e7dd      	b.n	801db40 <tcp_output+0x24c>
        pcb->unacked = seg;
 801db84:	46a8      	mov	r8, r5
 801db86:	6725      	str	r5, [r4, #112]	; 0x70
        useg = seg;
 801db88:	e7da      	b.n	801db40 <tcp_output+0x24c>
    pcb->rttest = tcp_ticks;
 801db8a:	4a20      	ldr	r2, [pc, #128]	; (801dc0c <tcp_output+0x318>)
 801db8c:	6812      	ldr	r2, [r2, #0]
 801db8e:	6362      	str	r2, [r4, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801db90:	f8da 0004 	ldr.w	r0, [sl, #4]
 801db94:	f7f9 fcd6 	bl	8017544 <lwip_htonl>
 801db98:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801db9c:	63a0      	str	r0, [r4, #56]	; 0x38
 801db9e:	e743      	b.n	801da28 <tcp_output+0x134>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801dba0:	4632      	mov	r2, r6
 801dba2:	9905      	ldr	r1, [sp, #20]
 801dba4:	f44f 7006 	mov.w	r0, #536	; 0x218
    opts += 1;
 801dba8:	f10a 0918 	add.w	r9, sl, #24
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801dbac:	f7fd f8e0 	bl	801ad70 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801dbb0:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 801dbb4:	f7f9 fcc6 	bl	8017544 <lwip_htonl>
 801dbb8:	f8ca 0014 	str.w	r0, [sl, #20]
    opts += 1;
 801dbbc:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801dbc0:	e728      	b.n	801da14 <tcp_output+0x120>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801dbc2:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801dbc6:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 801dbc8:	4584      	cmp	ip, r0
 801dbca:	f4bf aef6 	bcs.w	801d9ba <tcp_output+0xc6>
 801dbce:	f8b4 0064 	ldrh.w	r0, [r4, #100]	; 0x64
 801dbd2:	2800      	cmp	r0, #0
 801dbd4:	f43f aef1 	beq.w	801d9ba <tcp_output+0xc6>
 801dbd8:	f8b4 0066 	ldrh.w	r0, [r4, #102]	; 0x66
 801dbdc:	2808      	cmp	r0, #8
 801dbde:	f63f aeec 	bhi.w	801d9ba <tcp_output+0xc6>
 801dbe2:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 801dbe6:	f47f aee8 	bne.w	801d9ba <tcp_output+0xc6>
  if (pcb->unsent == NULL) {
 801dbea:	2900      	cmp	r1, #0
 801dbec:	f47f aec0 	bne.w	801d970 <tcp_output+0x7c>
    pcb->unsent_oversize = 0;
 801dbf0:	2100      	movs	r1, #0
 801dbf2:	461a      	mov	r2, r3
 801dbf4:	f8a4 1068 	strh.w	r1, [r4, #104]	; 0x68
 801dbf8:	e6ba      	b.n	801d970 <tcp_output+0x7c>
 801dbfa:	bf00      	nop
 801dbfc:	2002e4b4 	.word	0x2002e4b4
 801dc00:	0804212c 	.word	0x0804212c
 801dc04:	08029f34 	.word	0x08029f34
 801dc08:	08042114 	.word	0x08042114
 801dc0c:	2002e4a4 	.word	0x2002e4a4
 801dc10:	08041a80 	.word	0x08041a80
 801dc14:	2002e394 	.word	0x2002e394
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801dc18:	4b30      	ldr	r3, [pc, #192]	; (801dcdc <tcp_output+0x3e8>)
 801dc1a:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801dc1e:	4930      	ldr	r1, [pc, #192]	; (801dce0 <tcp_output+0x3ec>)
 801dc20:	4830      	ldr	r0, [pc, #192]	; (801dce4 <tcp_output+0x3f0>)
 801dc22:	f005 fbf7 	bl	8023414 <iprintf>
  if (tcp_input_pcb == pcb) {
 801dc26:	4b30      	ldr	r3, [pc, #192]	; (801dce8 <tcp_output+0x3f4>)
 801dc28:	681b      	ldr	r3, [r3, #0]
 801dc2a:	42a3      	cmp	r3, r4
 801dc2c:	f47f ae72 	bne.w	801d914 <tcp_output+0x20>
    return ERR_OK;
 801dc30:	2000      	movs	r0, #0
}
 801dc32:	b007      	add	sp, #28
 801dc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 801dc38:	4620      	mov	r0, r4
}
 801dc3a:	b007      	add	sp, #28
 801dc3c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      return tcp_send_empty_ack(pcb);
 801dc40:	f7ff be24 	b.w	801d88c <tcp_send_empty_ack>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801dc44:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801dc46:	2b00      	cmp	r3, #0
 801dc48:	f47f ae8e 	bne.w	801d968 <tcp_output+0x74>
 801dc4c:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 801dc50:	2b00      	cmp	r3, #0
 801dc52:	f47f ae89 	bne.w	801d968 <tcp_output+0x74>
      pcb->persist_cnt = 0;
 801dc56:	f44f 7280 	mov.w	r2, #256	; 0x100
      pcb->persist_probe = 0;
 801dc5a:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
      pcb->persist_cnt = 0;
 801dc5e:	f8a4 2098 	strh.w	r2, [r4, #152]	; 0x98
 801dc62:	e681      	b.n	801d968 <tcp_output+0x74>
 801dc64:	4698      	mov	r8, r3
 801dc66:	e695      	b.n	801d994 <tcp_output+0xa0>
          while (*cur_seg &&
 801dc68:	6f22      	ldr	r2, [r4, #112]	; 0x70
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801dc6a:	f104 0970 	add.w	r9, r4, #112	; 0x70
          while (*cur_seg &&
 801dc6e:	b92a      	cbnz	r2, 801dc7c <tcp_output+0x388>
 801dc70:	e013      	b.n	801dc9a <tcp_output+0x3a6>
            cur_seg = &((*cur_seg)->next );
 801dc72:	f8d9 9000 	ldr.w	r9, [r9]
          while (*cur_seg &&
 801dc76:	f8d9 2000 	ldr.w	r2, [r9]
 801dc7a:	b172      	cbz	r2, 801dc9a <tcp_output+0x3a6>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801dc7c:	68d3      	ldr	r3, [r2, #12]
 801dc7e:	6858      	ldr	r0, [r3, #4]
 801dc80:	f7f9 fc60 	bl	8017544 <lwip_htonl>
 801dc84:	68eb      	ldr	r3, [r5, #12]
 801dc86:	4682      	mov	sl, r0
 801dc88:	6858      	ldr	r0, [r3, #4]
 801dc8a:	f7f9 fc5b 	bl	8017544 <lwip_htonl>
 801dc8e:	ebaa 0000 	sub.w	r0, sl, r0
          while (*cur_seg &&
 801dc92:	2800      	cmp	r0, #0
 801dc94:	dbed      	blt.n	801dc72 <tcp_output+0x37e>
 801dc96:	f8d9 2000 	ldr.w	r2, [r9]
          seg->next = (*cur_seg);
 801dc9a:	602a      	str	r2, [r5, #0]
          (*cur_seg) = seg;
 801dc9c:	f8c9 5000 	str.w	r5, [r9]
 801dca0:	e74e      	b.n	801db40 <tcp_output+0x24c>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801dca2:	4b0e      	ldr	r3, [pc, #56]	; (801dcdc <tcp_output+0x3e8>)
 801dca4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801dca8:	4910      	ldr	r1, [pc, #64]	; (801dcec <tcp_output+0x3f8>)
 801dcaa:	480e      	ldr	r0, [pc, #56]	; (801dce4 <tcp_output+0x3f0>)
 801dcac:	f005 fbb2 	bl	8023414 <iprintf>
 801dcb0:	e627      	b.n	801d902 <tcp_output+0xe>
    return netif_get_by_index(pcb->netif_idx);
 801dcb2:	f7fb f9b9 	bl	8019028 <netif_get_by_index>
 801dcb6:	9005      	str	r0, [sp, #20]
 801dcb8:	e63c      	b.n	801d934 <tcp_output+0x40>
 801dcba:	8b63      	ldrh	r3, [r4, #26]
 801dcbc:	e798      	b.n	801dbf0 <tcp_output+0x2fc>
 801dcbe:	8b63      	ldrh	r3, [r4, #26]
 801dcc0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 801dcc2:	461a      	mov	r2, r3
  if (pcb->unsent == NULL) {
 801dcc4:	2900      	cmp	r1, #0
 801dcc6:	f47f ae53 	bne.w	801d970 <tcp_output+0x7c>
 801dcca:	e791      	b.n	801dbf0 <tcp_output+0x2fc>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801dccc:	8b63      	ldrh	r3, [r4, #26]
 801dcce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801dcd2:	8363      	strh	r3, [r4, #26]
      return err;
 801dcd4:	e650      	b.n	801d978 <tcp_output+0x84>
    return ERR_RTE;
 801dcd6:	f06f 0003 	mvn.w	r0, #3
 801dcda:	e64d      	b.n	801d978 <tcp_output+0x84>
 801dcdc:	08041a80 	.word	0x08041a80
 801dce0:	080420ec 	.word	0x080420ec
 801dce4:	08029f34 	.word	0x08029f34
 801dce8:	2002e4b4 	.word	0x2002e4b4
 801dcec:	080420d4 	.word	0x080420d4

0801dcf0 <tcp_rexmit_rto_commit>:
{
 801dcf0:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801dcf2:	4604      	mov	r4, r0
 801dcf4:	b158      	cbz	r0, 801dd0e <tcp_rexmit_rto_commit+0x1e>
  if (pcb->nrtx < 0xFF) {
 801dcf6:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 801dcfa:	2bff      	cmp	r3, #255	; 0xff
 801dcfc:	d002      	beq.n	801dd04 <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 801dcfe:	3301      	adds	r3, #1
 801dd00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 801dd04:	4620      	mov	r0, r4
}
 801dd06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tcp_output(pcb);
 801dd0a:	f7ff bdf3 	b.w	801d8f4 <tcp_output>
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801dd0e:	4b04      	ldr	r3, [pc, #16]	; (801dd20 <tcp_rexmit_rto_commit+0x30>)
 801dd10:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801dd14:	4903      	ldr	r1, [pc, #12]	; (801dd24 <tcp_rexmit_rto_commit+0x34>)
 801dd16:	4804      	ldr	r0, [pc, #16]	; (801dd28 <tcp_rexmit_rto_commit+0x38>)
 801dd18:	f005 fb7c 	bl	8023414 <iprintf>
 801dd1c:	e7eb      	b.n	801dcf6 <tcp_rexmit_rto_commit+0x6>
 801dd1e:	bf00      	nop
 801dd20:	08041a80 	.word	0x08041a80
 801dd24:	08042140 	.word	0x08042140
 801dd28:	08029f34 	.word	0x08029f34

0801dd2c <tcp_rexmit_rto>:
{
 801dd2c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801dd2e:	4604      	mov	r4, r0
 801dd30:	b148      	cbz	r0, 801dd46 <tcp_rexmit_rto+0x1a>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801dd32:	4620      	mov	r0, r4
 801dd34:	f7ff fc9e 	bl	801d674 <tcp_rexmit_rto_prepare>
 801dd38:	b100      	cbz	r0, 801dd3c <tcp_rexmit_rto+0x10>
}
 801dd3a:	bd10      	pop	{r4, pc}
    tcp_rexmit_rto_commit(pcb);
 801dd3c:	4620      	mov	r0, r4
}
 801dd3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tcp_rexmit_rto_commit(pcb);
 801dd42:	f7ff bfd5 	b.w	801dcf0 <tcp_rexmit_rto_commit>
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801dd46:	4b04      	ldr	r3, [pc, #16]	; (801dd58 <tcp_rexmit_rto+0x2c>)
 801dd48:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801dd4c:	4903      	ldr	r1, [pc, #12]	; (801dd5c <tcp_rexmit_rto+0x30>)
 801dd4e:	4804      	ldr	r0, [pc, #16]	; (801dd60 <tcp_rexmit_rto+0x34>)
 801dd50:	f005 fb60 	bl	8023414 <iprintf>
 801dd54:	e7ed      	b.n	801dd32 <tcp_rexmit_rto+0x6>
 801dd56:	bf00      	nop
 801dd58:	08041a80 	.word	0x08041a80
 801dd5c:	08042164 	.word	0x08042164
 801dd60:	08029f34 	.word	0x08029f34

0801dd64 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801dd64:	b570      	push	{r4, r5, r6, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801dd66:	4604      	mov	r4, r0
 801dd68:	b1a0      	cbz	r0, 801dd94 <tcp_keepalive+0x30>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801dd6a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801dd6c:	3801      	subs	r0, #1
 801dd6e:	f7f9 fbe9 	bl	8017544 <lwip_htonl>
 801dd72:	2100      	movs	r1, #0
 801dd74:	4602      	mov	r2, r0
 801dd76:	4620      	mov	r0, r4
 801dd78:	f7fe feb4 	bl	801cae4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801dd7c:	4605      	mov	r5, r0
 801dd7e:	b188      	cbz	r0, 801dda4 <tcp_keepalive+0x40>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801dd80:	f7fe fed8 	bl	801cb34 <tcp_output_fill_options.isra.0.constprop.0>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801dd84:	4629      	mov	r1, r5
 801dd86:	1d23      	adds	r3, r4, #4
 801dd88:	4622      	mov	r2, r4
 801dd8a:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801dd8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801dd90:	f7fe bee0 	b.w	801cb54 <tcp_output_control_segment>
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801dd94:	4b05      	ldr	r3, [pc, #20]	; (801ddac <tcp_keepalive+0x48>)
 801dd96:	f640 0224 	movw	r2, #2084	; 0x824
 801dd9a:	4905      	ldr	r1, [pc, #20]	; (801ddb0 <tcp_keepalive+0x4c>)
 801dd9c:	4805      	ldr	r0, [pc, #20]	; (801ddb4 <tcp_keepalive+0x50>)
 801dd9e:	f005 fb39 	bl	8023414 <iprintf>
 801dda2:	e7e2      	b.n	801dd6a <tcp_keepalive+0x6>
}
 801dda4:	f04f 30ff 	mov.w	r0, #4294967295
 801dda8:	bd70      	pop	{r4, r5, r6, pc}
 801ddaa:	bf00      	nop
 801ddac:	08041a80 	.word	0x08041a80
 801ddb0:	08042180 	.word	0x08042180
 801ddb4:	08029f34 	.word	0x08029f34

0801ddb8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801ddb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801ddbc:	4604      	mov	r4, r0
 801ddbe:	2800      	cmp	r0, #0
 801ddc0:	d053      	beq.n	801de6a <tcp_zero_window_probe+0xb2>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801ddc2:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 801ddc4:	2d00      	cmp	r5, #0
 801ddc6:	d04d      	beq.n	801de64 <tcp_zero_window_probe+0xac>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801ddc8:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 801ddcc:	2bff      	cmp	r3, #255	; 0xff
 801ddce:	d002      	beq.n	801ddd6 <tcp_zero_window_probe+0x1e>
    ++pcb->persist_probe;
 801ddd0:	3301      	adds	r3, #1
 801ddd2:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801ddd6:	68eb      	ldr	r3, [r5, #12]
 801ddd8:	8998      	ldrh	r0, [r3, #12]
 801ddda:	f7f9 fbaf 	bl	801753c <lwip_htons>
 801ddde:	07c3      	lsls	r3, r0, #31
 801dde0:	d529      	bpl.n	801de36 <tcp_zero_window_probe+0x7e>
 801dde2:	8929      	ldrh	r1, [r5, #8]
 801dde4:	bb39      	cbnz	r1, 801de36 <tcp_zero_window_probe+0x7e>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801dde6:	68eb      	ldr	r3, [r5, #12]
 801dde8:	4620      	mov	r0, r4
 801ddea:	685a      	ldr	r2, [r3, #4]
 801ddec:	f7fe fe7a 	bl	801cae4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801ddf0:	4606      	mov	r6, r0
 801ddf2:	b398      	cbz	r0, 801de5c <tcp_zero_window_probe+0xa4>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801ddf4:	f8d6 8004 	ldr.w	r8, [r6, #4]

  if (is_fin) {
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801ddf8:	2011      	movs	r0, #17
 801ddfa:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 801ddfe:	f7f9 fb9d 	bl	801753c <lwip_htons>
 801de02:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 801de06:	4338      	orrs	r0, r7
 801de08:	f8a8 000c 	strh.w	r0, [r8, #12]
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801de0c:	68eb      	ldr	r3, [r5, #12]
 801de0e:	6858      	ldr	r0, [r3, #4]
 801de10:	f7f9 fb98 	bl	8017544 <lwip_htonl>
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801de14:	6d23      	ldr	r3, [r4, #80]	; 0x50
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801de16:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801de18:	1a1b      	subs	r3, r3, r0
 801de1a:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 801de1c:	bfb8      	it	lt
 801de1e:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801de20:	4630      	mov	r0, r6
 801de22:	f7fe fe87 	bl	801cb34 <tcp_output_fill_options.isra.0.constprop.0>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801de26:	4631      	mov	r1, r6
 801de28:	1d23      	adds	r3, r4, #4
 801de2a:	4622      	mov	r2, r4
 801de2c:	4620      	mov	r0, r4

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801de2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801de32:	f7fe be8f 	b.w	801cb54 <tcp_output_control_segment>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801de36:	68eb      	ldr	r3, [r5, #12]
 801de38:	2101      	movs	r1, #1
 801de3a:	4620      	mov	r0, r4
 801de3c:	685a      	ldr	r2, [r3, #4]
 801de3e:	f7fe fe51 	bl	801cae4 <tcp_output_alloc_header.constprop.0>
  if (p == NULL) {
 801de42:	4606      	mov	r6, r0
 801de44:	b150      	cbz	r0, 801de5c <tcp_zero_window_probe+0xa4>
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801de46:	6868      	ldr	r0, [r5, #4]
 801de48:	2201      	movs	r2, #1
 801de4a:	892f      	ldrh	r7, [r5, #8]
 801de4c:	8903      	ldrh	r3, [r0, #8]
    char *d = ((char *)p->payload + TCP_HLEN);
 801de4e:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801de50:	1bdb      	subs	r3, r3, r7
 801de52:	3114      	adds	r1, #20
 801de54:	b29b      	uxth	r3, r3
 801de56:	f7fb fc5d 	bl	8019714 <pbuf_copy_partial>
 801de5a:	e7d7      	b.n	801de0c <tcp_zero_window_probe+0x54>
    return ERR_MEM;
 801de5c:	f04f 30ff 	mov.w	r0, #4294967295
}
 801de60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return ERR_OK;
 801de64:	4628      	mov	r0, r5
}
 801de66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801de6a:	4b04      	ldr	r3, [pc, #16]	; (801de7c <tcp_zero_window_probe+0xc4>)
 801de6c:	f640 024f 	movw	r2, #2127	; 0x84f
 801de70:	4903      	ldr	r1, [pc, #12]	; (801de80 <tcp_zero_window_probe+0xc8>)
 801de72:	4804      	ldr	r0, [pc, #16]	; (801de84 <tcp_zero_window_probe+0xcc>)
 801de74:	f005 face 	bl	8023414 <iprintf>
 801de78:	e7a3      	b.n	801ddc2 <tcp_zero_window_probe+0xa>
 801de7a:	bf00      	nop
 801de7c:	08041a80 	.word	0x08041a80
 801de80:	0804219c 	.word	0x0804219c
 801de84:	08029f34 	.word	0x08029f34

0801de88 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801de88:	4613      	mov	r3, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801de8a:	22bc      	movs	r2, #188	; 0xbc
{
 801de8c:	b570      	push	{r4, r5, r6, lr}
 801de8e:	4604      	mov	r4, r0
 801de90:	460e      	mov	r6, r1
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801de92:	200c      	movs	r0, #12
 801de94:	490f      	ldr	r1, [pc, #60]	; (801ded4 <sys_timeout_abs+0x4c>)
{
 801de96:	461d      	mov	r5, r3
  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801de98:	f7fa feb0 	bl	8018bfc <memp_malloc_fn>
  if (timeout == NULL) {
 801de9c:	b190      	cbz	r0, 801dec4 <sys_timeout_abs+0x3c>
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801de9e:	490e      	ldr	r1, [pc, #56]	; (801ded8 <sys_timeout_abs+0x50>)
  timeout->next = NULL;
 801dea0:	2200      	movs	r2, #0
  timeout->h = handler;
 801dea2:	6086      	str	r6, [r0, #8]
  if (next_timeout == NULL) {
 801dea4:	680b      	ldr	r3, [r1, #0]
  timeout->arg = arg;
 801dea6:	60c5      	str	r5, [r0, #12]
  timeout->next = NULL;
 801dea8:	e9c0 2400 	strd	r2, r4, [r0]
  if (next_timeout == NULL) {
 801deac:	b91b      	cbnz	r3, 801deb6 <sys_timeout_abs+0x2e>
 801deae:	e007      	b.n	801dec0 <sys_timeout_abs+0x38>
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
    timeout->next = next_timeout;
    next_timeout = timeout;
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801deb0:	4619      	mov	r1, r3
 801deb2:	681b      	ldr	r3, [r3, #0]
 801deb4:	b11b      	cbz	r3, 801debe <sys_timeout_abs+0x36>
 801deb6:	685a      	ldr	r2, [r3, #4]
 801deb8:	1aa2      	subs	r2, r4, r2
 801deba:	2a00      	cmp	r2, #0
 801debc:	daf8      	bge.n	801deb0 <sys_timeout_abs+0x28>
        timeout->next = t->next;
 801debe:	6003      	str	r3, [r0, #0]
        t->next = timeout;
 801dec0:	6008      	str	r0, [r1, #0]
        break;
      }
    }
  }
}
 801dec2:	bd70      	pop	{r4, r5, r6, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801dec4:	4b03      	ldr	r3, [pc, #12]	; (801ded4 <sys_timeout_abs+0x4c>)
 801dec6:	22be      	movs	r2, #190	; 0xbe
 801dec8:	4904      	ldr	r1, [pc, #16]	; (801dedc <sys_timeout_abs+0x54>)
 801deca:	4805      	ldr	r0, [pc, #20]	; (801dee0 <sys_timeout_abs+0x58>)
}
 801decc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801ded0:	f005 baa0 	b.w	8023414 <iprintf>
 801ded4:	080421c0 	.word	0x080421c0
 801ded8:	2001aa74 	.word	0x2001aa74
 801dedc:	080421f4 	.word	0x080421f4
 801dee0:	08029f34 	.word	0x08029f34

0801dee4 <lwip_cyclic_timer>:
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801dee4:	6843      	ldr	r3, [r0, #4]
{
 801dee6:	b510      	push	{r4, lr}
 801dee8:	4604      	mov	r4, r0
  cyclic->handler();
 801deea:	4798      	blx	r3

  now = sys_now();
 801deec:	f7f4 fe1c 	bl	8012b28 <sys_now>
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801def0:	4b09      	ldr	r3, [pc, #36]	; (801df18 <lwip_cyclic_timer+0x34>)
 801def2:	6821      	ldr	r1, [r4, #0]
 801def4:	681b      	ldr	r3, [r3, #0]
 801def6:	440b      	add	r3, r1
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801def8:	1a1a      	subs	r2, r3, r0
 801defa:	2a00      	cmp	r2, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801defc:	4622      	mov	r2, r4
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801defe:	da05      	bge.n	801df0c <lwip_cyclic_timer+0x28>
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801df00:	4408      	add	r0, r1
 801df02:	4906      	ldr	r1, [pc, #24]	; (801df1c <lwip_cyclic_timer+0x38>)
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801df04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801df08:	f7ff bfbe 	b.w	801de88 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801df0c:	4618      	mov	r0, r3
 801df0e:	4903      	ldr	r1, [pc, #12]	; (801df1c <lwip_cyclic_timer+0x38>)
}
 801df10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801df14:	f7ff bfb8 	b.w	801de88 <sys_timeout_abs>
 801df18:	2001aa70 	.word	0x2001aa70
 801df1c:	0801dee5 	.word	0x0801dee5

0801df20 <tcpip_tcp_timer>:
{
 801df20:	b508      	push	{r3, lr}
  tcp_tmr();
 801df22:	f7fc fef7 	bl	801ad14 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801df26:	4b09      	ldr	r3, [pc, #36]	; (801df4c <tcpip_tcp_timer+0x2c>)
 801df28:	681b      	ldr	r3, [r3, #0]
 801df2a:	b143      	cbz	r3, 801df3e <tcpip_tcp_timer+0x1e>

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801df2c:	f7f4 fdfc 	bl	8012b28 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801df30:	2200      	movs	r2, #0
 801df32:	4907      	ldr	r1, [pc, #28]	; (801df50 <tcpip_tcp_timer+0x30>)
 801df34:	30fa      	adds	r0, #250	; 0xfa
}
 801df36:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801df3a:	f7ff bfa5 	b.w	801de88 <sys_timeout_abs>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801df3e:	4b05      	ldr	r3, [pc, #20]	; (801df54 <tcpip_tcp_timer+0x34>)
 801df40:	681b      	ldr	r3, [r3, #0]
 801df42:	2b00      	cmp	r3, #0
 801df44:	d1f2      	bne.n	801df2c <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 801df46:	4a04      	ldr	r2, [pc, #16]	; (801df58 <tcpip_tcp_timer+0x38>)
 801df48:	6013      	str	r3, [r2, #0]
}
 801df4a:	bd08      	pop	{r3, pc}
 801df4c:	2002e4a0 	.word	0x2002e4a0
 801df50:	0801df21 	.word	0x0801df21
 801df54:	2002e4b0 	.word	0x2002e4b0
 801df58:	2001aa78 	.word	0x2001aa78

0801df5c <tcp_timer_needed>:
{
 801df5c:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801df5e:	4b0b      	ldr	r3, [pc, #44]	; (801df8c <tcp_timer_needed+0x30>)
 801df60:	681a      	ldr	r2, [r3, #0]
 801df62:	b98a      	cbnz	r2, 801df88 <tcp_timer_needed+0x2c>
 801df64:	4a0a      	ldr	r2, [pc, #40]	; (801df90 <tcp_timer_needed+0x34>)
 801df66:	6812      	ldr	r2, [r2, #0]
 801df68:	b152      	cbz	r2, 801df80 <tcp_timer_needed+0x24>
    tcpip_tcp_timer_active = 1;
 801df6a:	2201      	movs	r2, #1
 801df6c:	601a      	str	r2, [r3, #0]
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801df6e:	f7f4 fddb 	bl	8012b28 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801df72:	2200      	movs	r2, #0
 801df74:	4907      	ldr	r1, [pc, #28]	; (801df94 <tcp_timer_needed+0x38>)
 801df76:	30fa      	adds	r0, #250	; 0xfa
}
 801df78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801df7c:	f7ff bf84 	b.w	801de88 <sys_timeout_abs>
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801df80:	4a05      	ldr	r2, [pc, #20]	; (801df98 <tcp_timer_needed+0x3c>)
 801df82:	6812      	ldr	r2, [r2, #0]
 801df84:	2a00      	cmp	r2, #0
 801df86:	d1f0      	bne.n	801df6a <tcp_timer_needed+0xe>
}
 801df88:	bd08      	pop	{r3, pc}
 801df8a:	bf00      	nop
 801df8c:	2001aa78 	.word	0x2001aa78
 801df90:	2002e4a0 	.word	0x2002e4a0
 801df94:	0801df21 	.word	0x0801df21
 801df98:	2002e4b0 	.word	0x2002e4b0

0801df9c <sys_timeout>:
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801df9c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
{
 801dfa0:	b570      	push	{r4, r5, r6, lr}
 801dfa2:	4604      	mov	r4, r0
 801dfa4:	460d      	mov	r5, r1
 801dfa6:	4616      	mov	r6, r2
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801dfa8:	d208      	bcs.n	801dfbc <sys_timeout+0x20>
  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801dfaa:	f7f4 fdbd 	bl	8012b28 <sys_now>
  sys_timeout_abs(next_timeout_time, handler, arg);
 801dfae:	4632      	mov	r2, r6
 801dfb0:	4629      	mov	r1, r5
 801dfb2:	4420      	add	r0, r4
#endif
}
 801dfb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  sys_timeout_abs(next_timeout_time, handler, arg);
 801dfb8:	f7ff bf66 	b.w	801de88 <sys_timeout_abs>
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801dfbc:	4b03      	ldr	r3, [pc, #12]	; (801dfcc <sys_timeout+0x30>)
 801dfbe:	f240 1229 	movw	r2, #297	; 0x129
 801dfc2:	4903      	ldr	r1, [pc, #12]	; (801dfd0 <sys_timeout+0x34>)
 801dfc4:	4803      	ldr	r0, [pc, #12]	; (801dfd4 <sys_timeout+0x38>)
 801dfc6:	f005 fa25 	bl	8023414 <iprintf>
 801dfca:	e7ee      	b.n	801dfaa <sys_timeout+0xe>
 801dfcc:	080421c0 	.word	0x080421c0
 801dfd0:	08042234 	.word	0x08042234
 801dfd4:	08029f34 	.word	0x08029f34

0801dfd8 <sys_timeouts_init>:
{
 801dfd8:	b570      	push	{r4, r5, r6, lr}
 801dfda:	4c0a      	ldr	r4, [pc, #40]	; (801e004 <sys_timeouts_init+0x2c>)
 801dfdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801dfe0:	4e09      	ldr	r6, [pc, #36]	; (801e008 <sys_timeouts_init+0x30>)
 801dfe2:	f104 0520 	add.w	r5, r4, #32
 801dfe6:	4622      	mov	r2, r4
 801dfe8:	4631      	mov	r1, r6
 801dfea:	f7ff ffd7 	bl	801df9c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801dfee:	42ac      	cmp	r4, r5
 801dff0:	d007      	beq.n	801e002 <sys_timeouts_init+0x2a>
 801dff2:	f854 0f08 	ldr.w	r0, [r4, #8]!
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801dff6:	4631      	mov	r1, r6
 801dff8:	4622      	mov	r2, r4
 801dffa:	f7ff ffcf 	bl	801df9c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801dffe:	42ac      	cmp	r4, r5
 801e000:	d1f7      	bne.n	801dff2 <sys_timeouts_init+0x1a>
}
 801e002:	bd70      	pop	{r4, r5, r6, pc}
 801e004:	08042274 	.word	0x08042274
 801e008:	0801dee5 	.word	0x0801dee5

0801e00c <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 801e00c:	b430      	push	{r4, r5}
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801e00e:	4d0d      	ldr	r5, [pc, #52]	; (801e044 <sys_untimeout+0x38>)
 801e010:	682b      	ldr	r3, [r5, #0]
 801e012:	b19b      	cbz	r3, 801e03c <sys_untimeout+0x30>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 801e014:	2400      	movs	r4, #0
 801e016:	e003      	b.n	801e020 <sys_untimeout+0x14>
 801e018:	681a      	ldr	r2, [r3, #0]
 801e01a:	461c      	mov	r4, r3
 801e01c:	4613      	mov	r3, r2
 801e01e:	b16a      	cbz	r2, 801e03c <sys_untimeout+0x30>
    if ((t->h == handler) && (t->arg == arg)) {
 801e020:	689a      	ldr	r2, [r3, #8]
 801e022:	4282      	cmp	r2, r0
 801e024:	d1f8      	bne.n	801e018 <sys_untimeout+0xc>
 801e026:	68da      	ldr	r2, [r3, #12]
 801e028:	428a      	cmp	r2, r1
 801e02a:	d1f5      	bne.n	801e018 <sys_untimeout+0xc>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
        next_timeout = t->next;
 801e02c:	681a      	ldr	r2, [r3, #0]
      if (prev_t == NULL) {
 801e02e:	b13c      	cbz	r4, 801e040 <sys_untimeout+0x34>
      } else {
        prev_t->next = t->next;
 801e030:	6022      	str	r2, [r4, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 801e032:	4619      	mov	r1, r3
 801e034:	200c      	movs	r0, #12
      return;
    }
  }
  return;
}
 801e036:	bc30      	pop	{r4, r5}
      memp_free(MEMP_SYS_TIMEOUT, t);
 801e038:	f7fa be04 	b.w	8018c44 <memp_free>
}
 801e03c:	bc30      	pop	{r4, r5}
 801e03e:	4770      	bx	lr
        next_timeout = t->next;
 801e040:	602a      	str	r2, [r5, #0]
 801e042:	e7f6      	b.n	801e032 <sys_untimeout+0x26>
 801e044:	2001aa74 	.word	0x2001aa74

0801e048 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801e048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801e04c:	f7f4 fd6c 	bl	8012b28 <sys_now>
 801e050:	4c0d      	ldr	r4, [pc, #52]	; (801e088 <sys_check_timeouts+0x40>)
 801e052:	4607      	mov	r7, r0

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 801e054:	f8df 8034 	ldr.w	r8, [pc, #52]	; 801e08c <sys_check_timeouts+0x44>
 801e058:	e00c      	b.n	801e074 <sys_check_timeouts+0x2c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801e05a:	685a      	ldr	r2, [r3, #4]
 801e05c:	1abd      	subs	r5, r7, r2
 801e05e:	2d00      	cmp	r5, #0
 801e060:	db0d      	blt.n	801e07e <sys_check_timeouts+0x36>
    next_timeout = tmptimeout->next;
 801e062:	681e      	ldr	r6, [r3, #0]
    handler = tmptimeout->h;
 801e064:	689d      	ldr	r5, [r3, #8]
    next_timeout = tmptimeout->next;
 801e066:	6026      	str	r6, [r4, #0]
    current_timeout_due_time = tmptimeout->time;
 801e068:	f8c8 2000 	str.w	r2, [r8]
    arg = tmptimeout->arg;
 801e06c:	68de      	ldr	r6, [r3, #12]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801e06e:	f7fa fde9 	bl	8018c44 <memp_free>
    if (handler != NULL) {
 801e072:	b935      	cbnz	r5, 801e082 <sys_check_timeouts+0x3a>
    tmptimeout = next_timeout;
 801e074:	6823      	ldr	r3, [r4, #0]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801e076:	200c      	movs	r0, #12
 801e078:	4619      	mov	r1, r3
    if (tmptimeout == NULL) {
 801e07a:	2b00      	cmp	r3, #0
 801e07c:	d1ed      	bne.n	801e05a <sys_check_timeouts+0x12>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801e07e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      handler(arg);
 801e082:	4630      	mov	r0, r6
 801e084:	47a8      	blx	r5
 801e086:	e7f5      	b.n	801e074 <sys_check_timeouts+0x2c>
 801e088:	2001aa74 	.word	0x2001aa74
 801e08c:	2001aa70 	.word	0x2001aa70

0801e090 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801e090:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801e092:	4c07      	ldr	r4, [pc, #28]	; (801e0b0 <sys_timeouts_sleeptime+0x20>)
 801e094:	6823      	ldr	r3, [r4, #0]
 801e096:	b13b      	cbz	r3, 801e0a8 <sys_timeouts_sleeptime+0x18>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 801e098:	f7f4 fd46 	bl	8012b28 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801e09c:	6823      	ldr	r3, [r4, #0]
 801e09e:	685b      	ldr	r3, [r3, #4]
 801e0a0:	1a18      	subs	r0, r3, r0
    return 0;
 801e0a2:	bf48      	it	mi
 801e0a4:	2000      	movmi	r0, #0
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
    return ret;
  }
}
 801e0a6:	bd10      	pop	{r4, pc}
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801e0a8:	f04f 30ff 	mov.w	r0, #4294967295
}
 801e0ac:	bd10      	pop	{r4, pc}
 801e0ae:	bf00      	nop
 801e0b0:	2001aa74 	.word	0x2001aa74

0801e0b4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801e0b4:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801e0b6:	f005 fa51 	bl	802355c <rand>
 801e0ba:	4b02      	ldr	r3, [pc, #8]	; (801e0c4 <udp_init+0x10>)
 801e0bc:	4a02      	ldr	r2, [pc, #8]	; (801e0c8 <udp_init+0x14>)
 801e0be:	4303      	orrs	r3, r0
 801e0c0:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 801e0c2:	bd08      	pop	{r3, pc}
 801e0c4:	ffffc000 	.word	0xffffc000
 801e0c8:	20000412 	.word	0x20000412

0801e0cc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801e0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801e0d0:	4680      	mov	r8, r0
{
 801e0d2:	b085      	sub	sp, #20
 801e0d4:	460f      	mov	r7, r1
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801e0d6:	2800      	cmp	r0, #0
 801e0d8:	f000 80ce 	beq.w	801e278 <udp_input+0x1ac>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801e0dc:	2f00      	cmp	r7, #0
 801e0de:	f000 80d4 	beq.w	801e28a <udp_input+0x1be>

  PERF_START;

  UDP_STATS_INC(udp.recv);
 801e0e2:	f8df b23c 	ldr.w	fp, [pc, #572]	; 801e320 <udp_input+0x254>

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801e0e6:	f8b8 200a 	ldrh.w	r2, [r8, #10]
  UDP_STATS_INC(udp.recv);
 801e0ea:	f8bb 307a 	ldrh.w	r3, [fp, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801e0ee:	2a07      	cmp	r2, #7
  UDP_STATS_INC(udp.recv);
 801e0f0:	f103 0301 	add.w	r3, r3, #1
 801e0f4:	f8ab 307a 	strh.w	r3, [fp, #122]	; 0x7a
  if (p->len < UDP_HLEN) {
 801e0f8:	f240 80a7 	bls.w	801e24a <udp_input+0x17e>
  }

  udphdr = (struct udp_hdr *)p->payload;

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801e0fc:	f8df 9224 	ldr.w	r9, [pc, #548]	; 801e324 <udp_input+0x258>
  udphdr = (struct udp_hdr *)p->payload;
 801e100:	f8d8 4004 	ldr.w	r4, [r8, #4]
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801e104:	f8d9 1000 	ldr.w	r1, [r9]
 801e108:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801e10c:	f002 ff5c 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 801e110:	4682      	mov	sl, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801e112:	8820      	ldrh	r0, [r4, #0]
 801e114:	f7f9 fa12 	bl	801753c <lwip_htons>
 801e118:	4603      	mov	r3, r0
  dest = lwip_ntohs(udphdr->dest);
 801e11a:	8860      	ldrh	r0, [r4, #2]
  src = lwip_ntohs(udphdr->src);
 801e11c:	9302      	str	r3, [sp, #8]
  dest = lwip_ntohs(udphdr->dest);
 801e11e:	f7f9 fa0d 	bl	801753c <lwip_htons>
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e122:	4b77      	ldr	r3, [pc, #476]	; (801e300 <udp_input+0x234>)
  dest = lwip_ntohs(udphdr->dest);
 801e124:	4605      	mov	r5, r0
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e126:	681c      	ldr	r4, [r3, #0]
 801e128:	2c00      	cmp	r4, #0
 801e12a:	d069      	beq.n	801e200 <udp_input+0x134>
  uncon_pcb = NULL;
 801e12c:	2300      	movs	r3, #0
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801e12e:	4975      	ldr	r1, [pc, #468]	; (801e304 <udp_input+0x238>)
  uncon_pcb = NULL;
 801e130:	461e      	mov	r6, r3
 801e132:	9303      	str	r3, [sp, #12]
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801e134:	4b74      	ldr	r3, [pc, #464]	; (801e308 <udp_input+0x23c>)
 801e136:	e004      	b.n	801e142 <udp_input+0x76>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e138:	68e2      	ldr	r2, [r4, #12]
 801e13a:	4626      	mov	r6, r4
 801e13c:	2a00      	cmp	r2, #0
 801e13e:	d05c      	beq.n	801e1fa <udp_input+0x12e>
 801e140:	4614      	mov	r4, r2
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801e142:	8a62      	ldrh	r2, [r4, #18]
 801e144:	42aa      	cmp	r2, r5
 801e146:	d1f7      	bne.n	801e138 <udp_input+0x6c>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801e148:	2f00      	cmp	r7, #0
 801e14a:	d077      	beq.n	801e23c <udp_input+0x170>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801e14c:	7a20      	ldrb	r0, [r4, #8]
 801e14e:	b138      	cbz	r0, 801e160 <udp_input+0x94>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801e150:	f8d9 2004 	ldr.w	r2, [r9, #4]
 801e154:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801e158:	3201      	adds	r2, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801e15a:	b2d2      	uxtb	r2, r2
 801e15c:	4290      	cmp	r0, r2
 801e15e:	d1eb      	bne.n	801e138 <udp_input+0x6c>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e160:	6822      	ldr	r2, [r4, #0]
    if (broadcast != 0) {
 801e162:	f1ba 0f00 	cmp.w	sl, #0
 801e166:	d03e      	beq.n	801e1e6 <udp_input+0x11a>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e168:	b152      	cbz	r2, 801e180 <udp_input+0xb4>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801e16a:	f8d9 0014 	ldr.w	r0, [r9, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e16e:	f1b0 3fff 	cmp.w	r0, #4294967295
 801e172:	d005      	beq.n	801e180 <udp_input+0xb4>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801e174:	ea80 0c02 	eor.w	ip, r0, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801e178:	68b8      	ldr	r0, [r7, #8]
 801e17a:	ea1c 0f00 	tst.w	ip, r0
 801e17e:	d1db      	bne.n	801e138 <udp_input+0x6c>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801e180:	7c20      	ldrb	r0, [r4, #16]
 801e182:	0740      	lsls	r0, r0, #29
 801e184:	d409      	bmi.n	801e19a <udp_input+0xce>
        if (uncon_pcb == NULL) {
 801e186:	9803      	ldr	r0, [sp, #12]
 801e188:	2800      	cmp	r0, #0
 801e18a:	d06e      	beq.n	801e26a <udp_input+0x19e>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801e18c:	f1ba 0f00 	cmp.w	sl, #0
 801e190:	d003      	beq.n	801e19a <udp_input+0xce>
 801e192:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801e196:	3001      	adds	r0, #1
 801e198:	d07e      	beq.n	801e298 <udp_input+0x1cc>
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801e19a:	8aa2      	ldrh	r2, [r4, #20]
 801e19c:	9802      	ldr	r0, [sp, #8]
 801e19e:	4282      	cmp	r2, r0
 801e1a0:	d1ca      	bne.n	801e138 <udp_input+0x6c>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801e1a2:	6862      	ldr	r2, [r4, #4]
      if ((pcb->remote_port == src) &&
 801e1a4:	b11a      	cbz	r2, 801e1ae <udp_input+0xe2>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801e1a6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801e1aa:	4282      	cmp	r2, r0
 801e1ac:	d1c4      	bne.n	801e138 <udp_input+0x6c>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
        /* the first fully matching PCB */
        if (prev != NULL) {
 801e1ae:	2e00      	cmp	r6, #0
 801e1b0:	f000 809d 	beq.w	801e2ee <udp_input+0x222>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
          pcb->next = udp_pcbs;
 801e1b4:	4952      	ldr	r1, [pc, #328]	; (801e300 <udp_input+0x234>)
          prev->next = pcb->next;
 801e1b6:	68e2      	ldr	r2, [r4, #12]
          pcb->next = udp_pcbs;
 801e1b8:	680b      	ldr	r3, [r1, #0]
          prev->next = pcb->next;
 801e1ba:	60f2      	str	r2, [r6, #12]
          udp_pcbs = pcb;
 801e1bc:	600c      	str	r4, [r1, #0]
          pcb->next = udp_pcbs;
 801e1be:	60e3      	str	r3, [r4, #12]
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801e1c0:	2108      	movs	r1, #8
 801e1c2:	4640      	mov	r0, r8
 801e1c4:	f7fa ffd2 	bl	801916c <pbuf_remove_header>
 801e1c8:	2800      	cmp	r0, #0
 801e1ca:	d172      	bne.n	801e2b2 <udp_input+0x1e6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801e1cc:	69a5      	ldr	r5, [r4, #24]
 801e1ce:	2d00      	cmp	r5, #0
 801e1d0:	d07b      	beq.n	801e2ca <udp_input+0x1fe>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801e1d2:	9b02      	ldr	r3, [sp, #8]
 801e1d4:	4642      	mov	r2, r8
 801e1d6:	69e0      	ldr	r0, [r4, #28]
 801e1d8:	4621      	mov	r1, r4
 801e1da:	9300      	str	r3, [sp, #0]
 801e1dc:	4b4b      	ldr	r3, [pc, #300]	; (801e30c <udp_input+0x240>)
 801e1de:	47a8      	blx	r5
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801e1e0:	b005      	add	sp, #20
 801e1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801e1e6:	2a00      	cmp	r2, #0
 801e1e8:	d0ca      	beq.n	801e180 <udp_input+0xb4>
 801e1ea:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801e1ee:	4282      	cmp	r2, r0
 801e1f0:	d0c6      	beq.n	801e180 <udp_input+0xb4>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e1f2:	68e2      	ldr	r2, [r4, #12]
 801e1f4:	4626      	mov	r6, r4
 801e1f6:	2a00      	cmp	r2, #0
 801e1f8:	d1a2      	bne.n	801e140 <udp_input+0x74>
  if (pcb != NULL) {
 801e1fa:	9b03      	ldr	r3, [sp, #12]
 801e1fc:	2b00      	cmp	r3, #0
 801e1fe:	d17c      	bne.n	801e2fa <udp_input+0x22e>
  if (for_us) {
 801e200:	687a      	ldr	r2, [r7, #4]
 801e202:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801e206:	429a      	cmp	r2, r3
 801e208:	d15f      	bne.n	801e2ca <udp_input+0x1fe>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801e20a:	2108      	movs	r1, #8
 801e20c:	4640      	mov	r0, r8
 801e20e:	f7fa ffad 	bl	801916c <pbuf_remove_header>
 801e212:	2800      	cmp	r0, #0
 801e214:	d14d      	bne.n	801e2b2 <udp_input+0x1e6>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801e216:	f1ba 0f00 	cmp.w	sl, #0
 801e21a:	d105      	bne.n	801e228 <udp_input+0x15c>
 801e21c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801e220:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801e224:	2be0      	cmp	r3, #224	; 0xe0
 801e226:	d156      	bne.n	801e2d6 <udp_input+0x20a>
      UDP_STATS_INC(udp.proterr);
 801e228:	f8bb 2088 	ldrh.w	r2, [fp, #136]	; 0x88
      pbuf_free(p);
 801e22c:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801e22e:	f8bb 307e 	ldrh.w	r3, [fp, #126]	; 0x7e
      UDP_STATS_INC(udp.proterr);
 801e232:	3201      	adds	r2, #1
      UDP_STATS_INC(udp.drop);
 801e234:	3301      	adds	r3, #1
      UDP_STATS_INC(udp.proterr);
 801e236:	f8ab 2088 	strh.w	r2, [fp, #136]	; 0x88
 801e23a:	e00f      	b.n	801e25c <udp_input+0x190>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801e23c:	2288      	movs	r2, #136	; 0x88
 801e23e:	4834      	ldr	r0, [pc, #208]	; (801e310 <udp_input+0x244>)
 801e240:	f005 f8e8 	bl	8023414 <iprintf>
 801e244:	4b30      	ldr	r3, [pc, #192]	; (801e308 <udp_input+0x23c>)
 801e246:	492f      	ldr	r1, [pc, #188]	; (801e304 <udp_input+0x238>)
 801e248:	e780      	b.n	801e14c <udp_input+0x80>
    UDP_STATS_INC(udp.lenerr);
 801e24a:	f8bb 2082 	ldrh.w	r2, [fp, #130]	; 0x82
    pbuf_free(p);
 801e24e:	4640      	mov	r0, r8
    UDP_STATS_INC(udp.drop);
 801e250:	f8bb 307e 	ldrh.w	r3, [fp, #126]	; 0x7e
    UDP_STATS_INC(udp.lenerr);
 801e254:	3201      	adds	r2, #1
    UDP_STATS_INC(udp.drop);
 801e256:	3301      	adds	r3, #1
    UDP_STATS_INC(udp.lenerr);
 801e258:	f8ab 2082 	strh.w	r2, [fp, #130]	; 0x82
      UDP_STATS_INC(udp.drop);
 801e25c:	f8ab 307e 	strh.w	r3, [fp, #126]	; 0x7e
}
 801e260:	b005      	add	sp, #20
 801e262:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801e266:	f7fa bfbd 	b.w	80191e4 <pbuf_free>
      if ((pcb->remote_port == src) &&
 801e26a:	8aa2      	ldrh	r2, [r4, #20]
 801e26c:	9802      	ldr	r0, [sp, #8]
 801e26e:	9403      	str	r4, [sp, #12]
 801e270:	4282      	cmp	r2, r0
 801e272:	f47f af61 	bne.w	801e138 <udp_input+0x6c>
 801e276:	e794      	b.n	801e1a2 <udp_input+0xd6>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801e278:	4b23      	ldr	r3, [pc, #140]	; (801e308 <udp_input+0x23c>)
 801e27a:	22cf      	movs	r2, #207	; 0xcf
 801e27c:	4925      	ldr	r1, [pc, #148]	; (801e314 <udp_input+0x248>)
 801e27e:	4824      	ldr	r0, [pc, #144]	; (801e310 <udp_input+0x244>)
 801e280:	f005 f8c8 	bl	8023414 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801e284:	2f00      	cmp	r7, #0
 801e286:	f47f af2c 	bne.w	801e0e2 <udp_input+0x16>
 801e28a:	4b1f      	ldr	r3, [pc, #124]	; (801e308 <udp_input+0x23c>)
 801e28c:	22d0      	movs	r2, #208	; 0xd0
 801e28e:	4922      	ldr	r1, [pc, #136]	; (801e318 <udp_input+0x24c>)
 801e290:	481f      	ldr	r0, [pc, #124]	; (801e310 <udp_input+0x244>)
 801e292:	f005 f8bf 	bl	8023414 <iprintf>
 801e296:	e724      	b.n	801e0e2 <udp_input+0x16>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801e298:	9803      	ldr	r0, [sp, #12]
 801e29a:	f8d7 e004 	ldr.w	lr, [r7, #4]
 801e29e:	6800      	ldr	r0, [r0, #0]
 801e2a0:	4570      	cmp	r0, lr
 801e2a2:	f43f af7a 	beq.w	801e19a <udp_input+0xce>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801e2a6:	9803      	ldr	r0, [sp, #12]
 801e2a8:	4596      	cmp	lr, r2
 801e2aa:	bf08      	it	eq
 801e2ac:	4620      	moveq	r0, r4
 801e2ae:	9003      	str	r0, [sp, #12]
 801e2b0:	e773      	b.n	801e19a <udp_input+0xce>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801e2b2:	4b15      	ldr	r3, [pc, #84]	; (801e308 <udp_input+0x23c>)
 801e2b4:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801e2b8:	4918      	ldr	r1, [pc, #96]	; (801e31c <udp_input+0x250>)
 801e2ba:	4815      	ldr	r0, [pc, #84]	; (801e310 <udp_input+0x244>)
 801e2bc:	f005 f8aa 	bl	8023414 <iprintf>
      UDP_STATS_INC(udp.drop);
 801e2c0:	f8bb 307e 	ldrh.w	r3, [fp, #126]	; 0x7e
      pbuf_free(p);
 801e2c4:	4640      	mov	r0, r8
      UDP_STATS_INC(udp.drop);
 801e2c6:	3301      	adds	r3, #1
 801e2c8:	e7c8      	b.n	801e25c <udp_input+0x190>
        pbuf_free(p);
 801e2ca:	4640      	mov	r0, r8
}
 801e2cc:	b005      	add	sp, #20
 801e2ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      pbuf_free(p);
 801e2d2:	f7fa bf87 	b.w	80191e4 <pbuf_free>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801e2d6:	f8b9 100c 	ldrh.w	r1, [r9, #12]
 801e2da:	4640      	mov	r0, r8
 801e2dc:	3108      	adds	r1, #8
 801e2de:	b209      	sxth	r1, r1
 801e2e0:	f7fa ff78 	bl	80191d4 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801e2e4:	2103      	movs	r1, #3
 801e2e6:	4640      	mov	r0, r8
 801e2e8:	f002 fc20 	bl	8020b2c <icmp_dest_unreach>
 801e2ec:	e79c      	b.n	801e228 <udp_input+0x15c>
          UDP_STATS_INC(udp.cachehit);
 801e2ee:	f8bb 308e 	ldrh.w	r3, [fp, #142]	; 0x8e
 801e2f2:	3301      	adds	r3, #1
 801e2f4:	f8ab 308e 	strh.w	r3, [fp, #142]	; 0x8e
 801e2f8:	e762      	b.n	801e1c0 <udp_input+0xf4>
 801e2fa:	9c03      	ldr	r4, [sp, #12]
 801e2fc:	e760      	b.n	801e1c0 <udp_input+0xf4>
 801e2fe:	bf00      	nop
 801e300:	2002e4b8 	.word	0x2002e4b8
 801e304:	08042300 	.word	0x08042300
 801e308:	0804229c 	.word	0x0804229c
 801e30c:	2001f47c 	.word	0x2001f47c
 801e310:	08029f34 	.word	0x08029f34
 801e314:	080422cc 	.word	0x080422cc
 801e318:	080422e4 	.word	0x080422e4
 801e31c:	08042328 	.word	0x08042328
 801e320:	2002e394 	.word	0x2002e394
 801e324:	2001f46c 	.word	0x2001f46c

0801e328 <udp_bind>:
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801e328:	4b39      	ldr	r3, [pc, #228]	; (801e410 <udp_bind+0xe8>)
{
 801e32a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ipaddr = IP4_ADDR_ANY;
 801e32e:	2900      	cmp	r1, #0
 801e330:	bf08      	it	eq
 801e332:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801e334:	2800      	cmp	r0, #0
 801e336:	d060      	beq.n	801e3fa <udp_bind+0xd2>
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e338:	4f36      	ldr	r7, [pc, #216]	; (801e414 <udp_bind+0xec>)
 801e33a:	683e      	ldr	r6, [r7, #0]
 801e33c:	b34e      	cbz	r6, 801e392 <udp_bind+0x6a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801e33e:	42b0      	cmp	r0, r6
 801e340:	d031      	beq.n	801e3a6 <udp_bind+0x7e>
 801e342:	4634      	mov	r4, r6
 801e344:	e001      	b.n	801e34a <udp_bind+0x22>
 801e346:	42a0      	cmp	r0, r4
 801e348:	d02d      	beq.n	801e3a6 <udp_bind+0x7e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e34a:	68e4      	ldr	r4, [r4, #12]
 801e34c:	2c00      	cmp	r4, #0
 801e34e:	d1fa      	bne.n	801e346 <udp_bind+0x1e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801e350:	b362      	cbz	r2, 801e3ac <udp_bind+0x84>
 801e352:	680d      	ldr	r5, [r1, #0]
 801e354:	4633      	mov	r3, r6
 801e356:	e001      	b.n	801e35c <udp_bind+0x34>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e358:	68db      	ldr	r3, [r3, #12]
 801e35a:	b19b      	cbz	r3, 801e384 <udp_bind+0x5c>
      if (pcb != ipcb) {
 801e35c:	4298      	cmp	r0, r3
 801e35e:	d0fb      	beq.n	801e358 <udp_bind+0x30>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801e360:	8a59      	ldrh	r1, [r3, #18]
 801e362:	4291      	cmp	r1, r2
 801e364:	d1f8      	bne.n	801e358 <udp_bind+0x30>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801e366:	6819      	ldr	r1, [r3, #0]
              ip_addr_isany(&ipcb->local_ip))) {
 801e368:	2900      	cmp	r1, #0
 801e36a:	bf18      	it	ne
 801e36c:	42a9      	cmpne	r1, r5
 801e36e:	d001      	beq.n	801e374 <udp_bind+0x4c>
 801e370:	2d00      	cmp	r5, #0
 801e372:	d1f1      	bne.n	801e358 <udp_bind+0x30>
      return ERR_USE;
 801e374:	f06f 0307 	mvn.w	r3, #7
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
}
 801e378:	4618      	mov	r0, r3
 801e37a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e37e:	680d      	ldr	r5, [r1, #0]
 801e380:	f8ae 2000 	strh.w	r2, [lr]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801e384:	6005      	str	r5, [r0, #0]
  pcb->local_port = port;
 801e386:	8242      	strh	r2, [r0, #18]
  if (rebind == 0) {
 801e388:	b13c      	cbz	r4, 801e39a <udp_bind+0x72>
  return ERR_OK;
 801e38a:	2300      	movs	r3, #0
}
 801e38c:	4618      	mov	r0, r3
 801e38e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (port == 0) {
 801e392:	b382      	cbz	r2, 801e3f6 <udp_bind+0xce>
 801e394:	680b      	ldr	r3, [r1, #0]
  pcb->local_port = port;
 801e396:	8242      	strh	r2, [r0, #18]
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801e398:	6003      	str	r3, [r0, #0]
  return ERR_OK;
 801e39a:	2300      	movs	r3, #0
    pcb->next = udp_pcbs;
 801e39c:	60c6      	str	r6, [r0, #12]
    udp_pcbs = pcb;
 801e39e:	6038      	str	r0, [r7, #0]
}
 801e3a0:	4618      	mov	r0, r3
 801e3a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      rebind = 1;
 801e3a6:	2401      	movs	r4, #1
  if (port == 0) {
 801e3a8:	2a00      	cmp	r2, #0
 801e3aa:	d1d2      	bne.n	801e352 <udp_bind+0x2a>
 801e3ac:	f8df e074 	ldr.w	lr, [pc, #116]	; 801e424 <udp_bind+0xfc>
  rebind = 0;
 801e3b0:	f44f 4c80 	mov.w	ip, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801e3b4:	f64f 78ff 	movw	r8, #65535	; 0xffff
 801e3b8:	f8be 2000 	ldrh.w	r2, [lr]
 801e3bc:	4542      	cmp	r2, r8
 801e3be:	d017      	beq.n	801e3f0 <udp_bind+0xc8>
 801e3c0:	3201      	adds	r2, #1
 801e3c2:	b292      	uxth	r2, r2
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801e3c4:	2e00      	cmp	r6, #0
 801e3c6:	d0da      	beq.n	801e37e <udp_bind+0x56>
 801e3c8:	4633      	mov	r3, r6
 801e3ca:	e002      	b.n	801e3d2 <udp_bind+0xaa>
 801e3cc:	68db      	ldr	r3, [r3, #12]
 801e3ce:	2b00      	cmp	r3, #0
 801e3d0:	d0d5      	beq.n	801e37e <udp_bind+0x56>
    if (pcb->local_port == udp_port) {
 801e3d2:	8a5d      	ldrh	r5, [r3, #18]
 801e3d4:	4295      	cmp	r5, r2
 801e3d6:	d1f9      	bne.n	801e3cc <udp_bind+0xa4>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801e3d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e3dc:	fa1f fc8c 	uxth.w	ip, ip
 801e3e0:	f1bc 0f00 	cmp.w	ip, #0
 801e3e4:	d1ea      	bne.n	801e3bc <udp_bind+0x94>
      return ERR_USE;
 801e3e6:	f06f 0307 	mvn.w	r3, #7
 801e3ea:	f8ae 2000 	strh.w	r2, [lr]
 801e3ee:	e7cd      	b.n	801e38c <udp_bind+0x64>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801e3f0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801e3f4:	e7e6      	b.n	801e3c4 <udp_bind+0x9c>
  rebind = 0;
 801e3f6:	4634      	mov	r4, r6
 801e3f8:	e7d8      	b.n	801e3ac <udp_bind+0x84>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801e3fa:	4b07      	ldr	r3, [pc, #28]	; (801e418 <udp_bind+0xf0>)
 801e3fc:	f240 32b7 	movw	r2, #951	; 0x3b7
 801e400:	4906      	ldr	r1, [pc, #24]	; (801e41c <udp_bind+0xf4>)
 801e402:	4807      	ldr	r0, [pc, #28]	; (801e420 <udp_bind+0xf8>)
 801e404:	f005 f806 	bl	8023414 <iprintf>
 801e408:	f06f 030f 	mvn.w	r3, #15
 801e40c:	e7be      	b.n	801e38c <udp_bind+0x64>
 801e40e:	bf00      	nop
 801e410:	08042c1c 	.word	0x08042c1c
 801e414:	2002e4b8 	.word	0x2002e4b8
 801e418:	0804229c 	.word	0x0804229c
 801e41c:	08042344 	.word	0x08042344
 801e420:	08029f34 	.word	0x08029f34
 801e424:	20000412 	.word	0x20000412

0801e428 <udp_sendto_if_src>:
{
 801e428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e42c:	b085      	sub	sp, #20
 801e42e:	e9dd ba0e 	ldrd	fp, sl, [sp, #56]	; 0x38
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801e432:	2800      	cmp	r0, #0
 801e434:	f000 8094 	beq.w	801e560 <udp_sendto_if_src+0x138>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801e438:	460d      	mov	r5, r1
 801e43a:	2900      	cmp	r1, #0
 801e43c:	f000 8086 	beq.w	801e54c <udp_sendto_if_src+0x124>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801e440:	4690      	mov	r8, r2
 801e442:	2a00      	cmp	r2, #0
 801e444:	d078      	beq.n	801e538 <udp_sendto_if_src+0x110>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801e446:	f1ba 0f00 	cmp.w	sl, #0
 801e44a:	d06b      	beq.n	801e524 <udp_sendto_if_src+0xfc>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801e44c:	f1bb 0f00 	cmp.w	fp, #0
 801e450:	f000 8090 	beq.w	801e574 <udp_sendto_if_src+0x14c>
  if (pcb->local_port == 0) {
 801e454:	8a42      	ldrh	r2, [r0, #18]
 801e456:	4699      	mov	r9, r3
 801e458:	4604      	mov	r4, r0
 801e45a:	2a00      	cmp	r2, #0
 801e45c:	d03e      	beq.n	801e4dc <udp_sendto_if_src+0xb4>
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801e45e:	892a      	ldrh	r2, [r5, #8]
 801e460:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 801e464:	429a      	cmp	r2, r3
 801e466:	d85a      	bhi.n	801e51e <udp_sendto_if_src+0xf6>
  if (pbuf_add_header(p, UDP_HLEN)) {
 801e468:	2108      	movs	r1, #8
 801e46a:	4628      	mov	r0, r5
 801e46c:	f7fa fe7a 	bl	8019164 <pbuf_add_header>
 801e470:	2800      	cmp	r0, #0
 801e472:	d13d      	bne.n	801e4f0 <udp_sendto_if_src+0xc8>
 801e474:	462e      	mov	r6, r5
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801e476:	8973      	ldrh	r3, [r6, #10]
 801e478:	2b07      	cmp	r3, #7
 801e47a:	d948      	bls.n	801e50e <udp_sendto_if_src+0xe6>
  udphdr->src = lwip_htons(pcb->local_port);
 801e47c:	8a60      	ldrh	r0, [r4, #18]
  udphdr = (struct udp_hdr *)q->payload;
 801e47e:	6877      	ldr	r7, [r6, #4]
  udphdr->src = lwip_htons(pcb->local_port);
 801e480:	f7f9 f85c 	bl	801753c <lwip_htons>
 801e484:	4603      	mov	r3, r0
  udphdr->dest = lwip_htons(dst_port);
 801e486:	4648      	mov	r0, r9
  udphdr->src = lwip_htons(pcb->local_port);
 801e488:	803b      	strh	r3, [r7, #0]
  udphdr->dest = lwip_htons(dst_port);
 801e48a:	f7f9 f857 	bl	801753c <lwip_htons>
  udphdr->chksum = 0x0000;
 801e48e:	2300      	movs	r3, #0
  udphdr->dest = lwip_htons(dst_port);
 801e490:	4602      	mov	r2, r0
    udphdr->len = lwip_htons(q->tot_len);
 801e492:	8930      	ldrh	r0, [r6, #8]
  udphdr->chksum = 0x0000;
 801e494:	71bb      	strb	r3, [r7, #6]
  udphdr->dest = lwip_htons(dst_port);
 801e496:	807a      	strh	r2, [r7, #2]
  udphdr->chksum = 0x0000;
 801e498:	71fb      	strb	r3, [r7, #7]
    udphdr->len = lwip_htons(q->tot_len);
 801e49a:	f7f9 f84f 	bl	801753c <lwip_htons>
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801e49e:	f04f 0c11 	mov.w	ip, #17
    udphdr->len = lwip_htons(q->tot_len);
 801e4a2:	80b8      	strh	r0, [r7, #4]
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801e4a4:	4642      	mov	r2, r8
 801e4a6:	7aa3      	ldrb	r3, [r4, #10]
 801e4a8:	4651      	mov	r1, sl
 801e4aa:	f8cd b008 	str.w	fp, [sp, #8]
 801e4ae:	4630      	mov	r0, r6
 801e4b0:	9300      	str	r3, [sp, #0]
 801e4b2:	7ae3      	ldrb	r3, [r4, #11]
 801e4b4:	f8cd c004 	str.w	ip, [sp, #4]
 801e4b8:	f002 fcca 	bl	8020e50 <ip4_output_if_src>
  if (q != p) {
 801e4bc:	42ae      	cmp	r6, r5
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801e4be:	4607      	mov	r7, r0
  if (q != p) {
 801e4c0:	d002      	beq.n	801e4c8 <udp_sendto_if_src+0xa0>
    pbuf_free(q);
 801e4c2:	4630      	mov	r0, r6
 801e4c4:	f7fa fe8e 	bl	80191e4 <pbuf_free>
  UDP_STATS_INC(udp.xmit);
 801e4c8:	4a2f      	ldr	r2, [pc, #188]	; (801e588 <udp_sendto_if_src+0x160>)
 801e4ca:	f8b2 3078 	ldrh.w	r3, [r2, #120]	; 0x78
 801e4ce:	3301      	adds	r3, #1
 801e4d0:	f8a2 3078 	strh.w	r3, [r2, #120]	; 0x78
}
 801e4d4:	4638      	mov	r0, r7
 801e4d6:	b005      	add	sp, #20
 801e4d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801e4dc:	4601      	mov	r1, r0
 801e4de:	f7ff ff23 	bl	801e328 <udp_bind>
    if (err != ERR_OK) {
 801e4e2:	4607      	mov	r7, r0
 801e4e4:	2800      	cmp	r0, #0
 801e4e6:	d0ba      	beq.n	801e45e <udp_sendto_if_src+0x36>
}
 801e4e8:	4638      	mov	r0, r7
 801e4ea:	b005      	add	sp, #20
 801e4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801e4f0:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e4f4:	2108      	movs	r1, #8
 801e4f6:	2022      	movs	r0, #34	; 0x22
 801e4f8:	f7fa fee2 	bl	80192c0 <pbuf_alloc>
    if (q == NULL) {
 801e4fc:	4606      	mov	r6, r0
 801e4fe:	b170      	cbz	r0, 801e51e <udp_sendto_if_src+0xf6>
    if (p->tot_len != 0) {
 801e500:	892b      	ldrh	r3, [r5, #8]
 801e502:	2b00      	cmp	r3, #0
 801e504:	d0b7      	beq.n	801e476 <udp_sendto_if_src+0x4e>
      pbuf_chain(q, p);
 801e506:	4629      	mov	r1, r5
 801e508:	f7fb f82e 	bl	8019568 <pbuf_chain>
 801e50c:	e7b3      	b.n	801e476 <udp_sendto_if_src+0x4e>
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801e50e:	4b1f      	ldr	r3, [pc, #124]	; (801e58c <udp_sendto_if_src+0x164>)
 801e510:	f240 320d 	movw	r2, #781	; 0x30d
 801e514:	491e      	ldr	r1, [pc, #120]	; (801e590 <udp_sendto_if_src+0x168>)
 801e516:	481f      	ldr	r0, [pc, #124]	; (801e594 <udp_sendto_if_src+0x16c>)
 801e518:	f004 ff7c 	bl	8023414 <iprintf>
 801e51c:	e7ae      	b.n	801e47c <udp_sendto_if_src+0x54>
    return ERR_MEM;
 801e51e:	f04f 37ff 	mov.w	r7, #4294967295
 801e522:	e7d7      	b.n	801e4d4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801e524:	4b19      	ldr	r3, [pc, #100]	; (801e58c <udp_sendto_if_src+0x164>)
 801e526:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801e52a:	491b      	ldr	r1, [pc, #108]	; (801e598 <udp_sendto_if_src+0x170>)
 801e52c:	f06f 070f 	mvn.w	r7, #15
 801e530:	4818      	ldr	r0, [pc, #96]	; (801e594 <udp_sendto_if_src+0x16c>)
 801e532:	f004 ff6f 	bl	8023414 <iprintf>
 801e536:	e7cd      	b.n	801e4d4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801e538:	4b14      	ldr	r3, [pc, #80]	; (801e58c <udp_sendto_if_src+0x164>)
 801e53a:	f240 22d3 	movw	r2, #723	; 0x2d3
 801e53e:	4917      	ldr	r1, [pc, #92]	; (801e59c <udp_sendto_if_src+0x174>)
 801e540:	f06f 070f 	mvn.w	r7, #15
 801e544:	4813      	ldr	r0, [pc, #76]	; (801e594 <udp_sendto_if_src+0x16c>)
 801e546:	f004 ff65 	bl	8023414 <iprintf>
 801e54a:	e7c3      	b.n	801e4d4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801e54c:	4b0f      	ldr	r3, [pc, #60]	; (801e58c <udp_sendto_if_src+0x164>)
 801e54e:	f240 22d2 	movw	r2, #722	; 0x2d2
 801e552:	4913      	ldr	r1, [pc, #76]	; (801e5a0 <udp_sendto_if_src+0x178>)
 801e554:	f06f 070f 	mvn.w	r7, #15
 801e558:	480e      	ldr	r0, [pc, #56]	; (801e594 <udp_sendto_if_src+0x16c>)
 801e55a:	f004 ff5b 	bl	8023414 <iprintf>
 801e55e:	e7b9      	b.n	801e4d4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801e560:	4b0a      	ldr	r3, [pc, #40]	; (801e58c <udp_sendto_if_src+0x164>)
 801e562:	f240 22d1 	movw	r2, #721	; 0x2d1
 801e566:	490f      	ldr	r1, [pc, #60]	; (801e5a4 <udp_sendto_if_src+0x17c>)
 801e568:	f06f 070f 	mvn.w	r7, #15
 801e56c:	4809      	ldr	r0, [pc, #36]	; (801e594 <udp_sendto_if_src+0x16c>)
 801e56e:	f004 ff51 	bl	8023414 <iprintf>
 801e572:	e7af      	b.n	801e4d4 <udp_sendto_if_src+0xac>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801e574:	4b05      	ldr	r3, [pc, #20]	; (801e58c <udp_sendto_if_src+0x164>)
 801e576:	f240 22d5 	movw	r2, #725	; 0x2d5
 801e57a:	490b      	ldr	r1, [pc, #44]	; (801e5a8 <udp_sendto_if_src+0x180>)
 801e57c:	f06f 070f 	mvn.w	r7, #15
 801e580:	4804      	ldr	r0, [pc, #16]	; (801e594 <udp_sendto_if_src+0x16c>)
 801e582:	f004 ff47 	bl	8023414 <iprintf>
 801e586:	e7a5      	b.n	801e4d4 <udp_sendto_if_src+0xac>
 801e588:	2002e394 	.word	0x2002e394
 801e58c:	0804229c 	.word	0x0804229c
 801e590:	08042408 	.word	0x08042408
 801e594:	08029f34 	.word	0x08029f34
 801e598:	080423c0 	.word	0x080423c0
 801e59c:	0804239c 	.word	0x0804239c
 801e5a0:	0804237c 	.word	0x0804237c
 801e5a4:	0804235c 	.word	0x0804235c
 801e5a8:	080423e4 	.word	0x080423e4

0801e5ac <udp_sendto_if>:
{
 801e5ac:	b570      	push	{r4, r5, r6, lr}
 801e5ae:	b082      	sub	sp, #8
 801e5b0:	9c06      	ldr	r4, [sp, #24]
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801e5b2:	2800      	cmp	r0, #0
 801e5b4:	d035      	beq.n	801e622 <udp_sendto_if+0x76>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801e5b6:	b351      	cbz	r1, 801e60e <udp_sendto_if+0x62>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801e5b8:	b1fa      	cbz	r2, 801e5fa <udp_sendto_if+0x4e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801e5ba:	b1a4      	cbz	r4, 801e5e6 <udp_sendto_if+0x3a>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e5bc:	6805      	ldr	r5, [r0, #0]
 801e5be:	b935      	cbnz	r5, 801e5ce <udp_sendto_if+0x22>
      src_ip = netif_ip_addr4(netif);
 801e5c0:	1d25      	adds	r5, r4, #4
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801e5c2:	e9cd 4500 	strd	r4, r5, [sp]
 801e5c6:	f7ff ff2f 	bl	801e428 <udp_sendto_if_src>
}
 801e5ca:	b002      	add	sp, #8
 801e5cc:	bd70      	pop	{r4, r5, r6, pc}
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801e5ce:	f005 06f0 	and.w	r6, r5, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e5d2:	2ee0      	cmp	r6, #224	; 0xe0
 801e5d4:	d0f4      	beq.n	801e5c0 <udp_sendto_if+0x14>
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801e5d6:	6866      	ldr	r6, [r4, #4]
 801e5d8:	42b5      	cmp	r5, r6
 801e5da:	d101      	bne.n	801e5e0 <udp_sendto_if+0x34>
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801e5dc:	4605      	mov	r5, r0
 801e5de:	e7f0      	b.n	801e5c2 <udp_sendto_if+0x16>
        return ERR_RTE;
 801e5e0:	f06f 0003 	mvn.w	r0, #3
 801e5e4:	e7f1      	b.n	801e5ca <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801e5e6:	4b14      	ldr	r3, [pc, #80]	; (801e638 <udp_sendto_if+0x8c>)
 801e5e8:	f240 2283 	movw	r2, #643	; 0x283
 801e5ec:	4913      	ldr	r1, [pc, #76]	; (801e63c <udp_sendto_if+0x90>)
 801e5ee:	4814      	ldr	r0, [pc, #80]	; (801e640 <udp_sendto_if+0x94>)
 801e5f0:	f004 ff10 	bl	8023414 <iprintf>
 801e5f4:	f06f 000f 	mvn.w	r0, #15
 801e5f8:	e7e7      	b.n	801e5ca <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801e5fa:	4b0f      	ldr	r3, [pc, #60]	; (801e638 <udp_sendto_if+0x8c>)
 801e5fc:	f240 2282 	movw	r2, #642	; 0x282
 801e600:	4910      	ldr	r1, [pc, #64]	; (801e644 <udp_sendto_if+0x98>)
 801e602:	480f      	ldr	r0, [pc, #60]	; (801e640 <udp_sendto_if+0x94>)
 801e604:	f004 ff06 	bl	8023414 <iprintf>
 801e608:	f06f 000f 	mvn.w	r0, #15
 801e60c:	e7dd      	b.n	801e5ca <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801e60e:	4b0a      	ldr	r3, [pc, #40]	; (801e638 <udp_sendto_if+0x8c>)
 801e610:	f240 2281 	movw	r2, #641	; 0x281
 801e614:	490c      	ldr	r1, [pc, #48]	; (801e648 <udp_sendto_if+0x9c>)
 801e616:	480a      	ldr	r0, [pc, #40]	; (801e640 <udp_sendto_if+0x94>)
 801e618:	f004 fefc 	bl	8023414 <iprintf>
 801e61c:	f06f 000f 	mvn.w	r0, #15
 801e620:	e7d3      	b.n	801e5ca <udp_sendto_if+0x1e>
  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801e622:	4b05      	ldr	r3, [pc, #20]	; (801e638 <udp_sendto_if+0x8c>)
 801e624:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e628:	4908      	ldr	r1, [pc, #32]	; (801e64c <udp_sendto_if+0xa0>)
 801e62a:	4805      	ldr	r0, [pc, #20]	; (801e640 <udp_sendto_if+0x94>)
 801e62c:	f004 fef2 	bl	8023414 <iprintf>
 801e630:	f06f 000f 	mvn.w	r0, #15
 801e634:	e7c9      	b.n	801e5ca <udp_sendto_if+0x1e>
 801e636:	bf00      	nop
 801e638:	0804229c 	.word	0x0804229c
 801e63c:	08042490 	.word	0x08042490
 801e640:	08029f34 	.word	0x08029f34
 801e644:	08042470 	.word	0x08042470
 801e648:	08042454 	.word	0x08042454
 801e64c:	08042438 	.word	0x08042438

0801e650 <udp_sendto>:
{
 801e650:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e652:	b083      	sub	sp, #12
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801e654:	b3a0      	cbz	r0, 801e6c0 <udp_sendto+0x70>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801e656:	460e      	mov	r6, r1
 801e658:	b341      	cbz	r1, 801e6ac <udp_sendto+0x5c>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801e65a:	4615      	mov	r5, r2
 801e65c:	b1e2      	cbz	r2, 801e698 <udp_sendto+0x48>
  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801e65e:	4604      	mov	r4, r0
 801e660:	7a00      	ldrb	r0, [r0, #8]
 801e662:	461f      	mov	r7, r3
 801e664:	b158      	cbz	r0, 801e67e <udp_sendto+0x2e>
    netif = netif_get_by_index(pcb->netif_idx);
 801e666:	f7fa fcdf 	bl	8019028 <netif_get_by_index>
  if (netif == NULL) {
 801e66a:	b160      	cbz	r0, 801e686 <udp_sendto+0x36>
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801e66c:	9000      	str	r0, [sp, #0]
 801e66e:	463b      	mov	r3, r7
 801e670:	462a      	mov	r2, r5
 801e672:	4631      	mov	r1, r6
 801e674:	4620      	mov	r0, r4
 801e676:	f7ff ff99 	bl	801e5ac <udp_sendto_if>
}
 801e67a:	b003      	add	sp, #12
 801e67c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      netif = ip_route(&pcb->local_ip, dst_ip);
 801e67e:	4610      	mov	r0, r2
 801e680:	f002 fa76 	bl	8020b70 <ip4_route>
 801e684:	e7f1      	b.n	801e66a <udp_sendto+0x1a>
    UDP_STATS_INC(udp.rterr);
 801e686:	4a13      	ldr	r2, [pc, #76]	; (801e6d4 <udp_sendto+0x84>)
    return ERR_RTE;
 801e688:	f06f 0003 	mvn.w	r0, #3
    UDP_STATS_INC(udp.rterr);
 801e68c:	f8b2 3086 	ldrh.w	r3, [r2, #134]	; 0x86
 801e690:	3301      	adds	r3, #1
 801e692:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86
    return ERR_RTE;
 801e696:	e7f0      	b.n	801e67a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801e698:	4b0f      	ldr	r3, [pc, #60]	; (801e6d8 <udp_sendto+0x88>)
 801e69a:	f240 221a 	movw	r2, #538	; 0x21a
 801e69e:	490f      	ldr	r1, [pc, #60]	; (801e6dc <udp_sendto+0x8c>)
 801e6a0:	480f      	ldr	r0, [pc, #60]	; (801e6e0 <udp_sendto+0x90>)
 801e6a2:	f004 feb7 	bl	8023414 <iprintf>
 801e6a6:	f06f 000f 	mvn.w	r0, #15
 801e6aa:	e7e6      	b.n	801e67a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801e6ac:	4b0a      	ldr	r3, [pc, #40]	; (801e6d8 <udp_sendto+0x88>)
 801e6ae:	f240 2219 	movw	r2, #537	; 0x219
 801e6b2:	490c      	ldr	r1, [pc, #48]	; (801e6e4 <udp_sendto+0x94>)
 801e6b4:	480a      	ldr	r0, [pc, #40]	; (801e6e0 <udp_sendto+0x90>)
 801e6b6:	f004 fead 	bl	8023414 <iprintf>
 801e6ba:	f06f 000f 	mvn.w	r0, #15
 801e6be:	e7dc      	b.n	801e67a <udp_sendto+0x2a>
  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801e6c0:	4b05      	ldr	r3, [pc, #20]	; (801e6d8 <udp_sendto+0x88>)
 801e6c2:	f44f 7206 	mov.w	r2, #536	; 0x218
 801e6c6:	4908      	ldr	r1, [pc, #32]	; (801e6e8 <udp_sendto+0x98>)
 801e6c8:	4805      	ldr	r0, [pc, #20]	; (801e6e0 <udp_sendto+0x90>)
 801e6ca:	f004 fea3 	bl	8023414 <iprintf>
 801e6ce:	f06f 000f 	mvn.w	r0, #15
 801e6d2:	e7d2      	b.n	801e67a <udp_sendto+0x2a>
 801e6d4:	2002e394 	.word	0x2002e394
 801e6d8:	0804229c 	.word	0x0804229c
 801e6dc:	080424e4 	.word	0x080424e4
 801e6e0:	08029f34 	.word	0x08029f34
 801e6e4:	080424c8 	.word	0x080424c8
 801e6e8:	080424b0 	.word	0x080424b0

0801e6ec <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801e6ec:	b570      	push	{r4, r5, r6, lr}
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801e6ee:	b320      	cbz	r0, 801e73a <udp_connect+0x4e>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801e6f0:	460d      	mov	r5, r1
 801e6f2:	b361      	cbz	r1, 801e74e <udp_connect+0x62>

  if (pcb->local_port == 0) {
 801e6f4:	4616      	mov	r6, r2
 801e6f6:	8a42      	ldrh	r2, [r0, #18]
 801e6f8:	4604      	mov	r4, r0
 801e6fa:	b1c2      	cbz	r2, 801e72e <udp_connect+0x42>
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801e6fc:	7c23      	ldrb	r3, [r4, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e6fe:	4919      	ldr	r1, [pc, #100]	; (801e764 <udp_connect+0x78>)
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801e700:	6828      	ldr	r0, [r5, #0]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801e702:	f043 0304 	orr.w	r3, r3, #4
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e706:	680a      	ldr	r2, [r1, #0]
  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801e708:	6060      	str	r0, [r4, #4]
  pcb->remote_port = port;
 801e70a:	82a6      	strh	r6, [r4, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801e70c:	7423      	strb	r3, [r4, #16]
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e70e:	b142      	cbz	r2, 801e722 <udp_connect+0x36>
    if (pcb == ipcb) {
 801e710:	4294      	cmp	r4, r2
 801e712:	d00a      	beq.n	801e72a <udp_connect+0x3e>
 801e714:	4613      	mov	r3, r2
 801e716:	e001      	b.n	801e71c <udp_connect+0x30>
 801e718:	429c      	cmp	r4, r3
 801e71a:	d006      	beq.n	801e72a <udp_connect+0x3e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801e71c:	68db      	ldr	r3, [r3, #12]
 801e71e:	2b00      	cmp	r3, #0
 801e720:	d1fa      	bne.n	801e718 <udp_connect+0x2c>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
  udp_pcbs = pcb;
  return ERR_OK;
 801e722:	2000      	movs	r0, #0
  pcb->next = udp_pcbs;
 801e724:	60e2      	str	r2, [r4, #12]
  udp_pcbs = pcb;
 801e726:	600c      	str	r4, [r1, #0]
}
 801e728:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_OK;
 801e72a:	2000      	movs	r0, #0
}
 801e72c:	bd70      	pop	{r4, r5, r6, pc}
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801e72e:	4601      	mov	r1, r0
 801e730:	f7ff fdfa 	bl	801e328 <udp_bind>
    if (err != ERR_OK) {
 801e734:	2800      	cmp	r0, #0
 801e736:	d0e1      	beq.n	801e6fc <udp_connect+0x10>
}
 801e738:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801e73a:	4b0b      	ldr	r3, [pc, #44]	; (801e768 <udp_connect+0x7c>)
 801e73c:	f240 4235 	movw	r2, #1077	; 0x435
 801e740:	490a      	ldr	r1, [pc, #40]	; (801e76c <udp_connect+0x80>)
 801e742:	480b      	ldr	r0, [pc, #44]	; (801e770 <udp_connect+0x84>)
 801e744:	f004 fe66 	bl	8023414 <iprintf>
 801e748:	f06f 000f 	mvn.w	r0, #15
}
 801e74c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801e74e:	4b06      	ldr	r3, [pc, #24]	; (801e768 <udp_connect+0x7c>)
 801e750:	f240 4236 	movw	r2, #1078	; 0x436
 801e754:	4907      	ldr	r1, [pc, #28]	; (801e774 <udp_connect+0x88>)
 801e756:	4806      	ldr	r0, [pc, #24]	; (801e770 <udp_connect+0x84>)
 801e758:	f004 fe5c 	bl	8023414 <iprintf>
 801e75c:	f06f 000f 	mvn.w	r0, #15
}
 801e760:	bd70      	pop	{r4, r5, r6, pc}
 801e762:	bf00      	nop
 801e764:	2002e4b8 	.word	0x2002e4b8
 801e768:	0804229c 	.word	0x0804229c
 801e76c:	08042500 	.word	0x08042500
 801e770:	08029f34 	.word	0x08029f34
 801e774:	0804251c 	.word	0x0804251c

0801e778 <udp_recv>:
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801e778:	b110      	cbz	r0, 801e780 <udp_recv+0x8>

  /* remember recv() callback and user data */
  pcb->recv = recv;
  pcb->recv_arg = recv_arg;
 801e77a:	e9c0 1206 	strd	r1, r2, [r0, #24]
}
 801e77e:	4770      	bx	lr
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801e780:	4b03      	ldr	r3, [pc, #12]	; (801e790 <udp_recv+0x18>)
 801e782:	f240 428a 	movw	r2, #1162	; 0x48a
 801e786:	4903      	ldr	r1, [pc, #12]	; (801e794 <udp_recv+0x1c>)
 801e788:	4803      	ldr	r0, [pc, #12]	; (801e798 <udp_recv+0x20>)
 801e78a:	f004 be43 	b.w	8023414 <iprintf>
 801e78e:	bf00      	nop
 801e790:	0804229c 	.word	0x0804229c
 801e794:	08042538 	.word	0x08042538
 801e798:	08029f34 	.word	0x08029f34

0801e79c <udp_remove>:
{
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801e79c:	4601      	mov	r1, r0
 801e79e:	b1a0      	cbz	r0, 801e7ca <udp_remove+0x2e>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801e7a0:	4b0d      	ldr	r3, [pc, #52]	; (801e7d8 <udp_remove+0x3c>)
 801e7a2:	681a      	ldr	r2, [r3, #0]
 801e7a4:	4282      	cmp	r2, r0
 801e7a6:	d006      	beq.n	801e7b6 <udp_remove+0x1a>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801e7a8:	b13a      	cbz	r2, 801e7ba <udp_remove+0x1e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801e7aa:	68d3      	ldr	r3, [r2, #12]
 801e7ac:	b12b      	cbz	r3, 801e7ba <udp_remove+0x1e>
 801e7ae:	428b      	cmp	r3, r1
 801e7b0:	d006      	beq.n	801e7c0 <udp_remove+0x24>
 801e7b2:	461a      	mov	r2, r3
 801e7b4:	e7f8      	b.n	801e7a8 <udp_remove+0xc>
    udp_pcbs = udp_pcbs->next;
 801e7b6:	68c2      	ldr	r2, [r0, #12]
 801e7b8:	601a      	str	r2, [r3, #0]
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801e7ba:	2001      	movs	r0, #1
 801e7bc:	f7fa ba42 	b.w	8018c44 <memp_free>
        pcb2->next = pcb->next;
 801e7c0:	68cb      	ldr	r3, [r1, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801e7c2:	2001      	movs	r0, #1
        pcb2->next = pcb->next;
 801e7c4:	60d3      	str	r3, [r2, #12]
  memp_free(MEMP_UDP_PCB, pcb);
 801e7c6:	f7fa ba3d 	b.w	8018c44 <memp_free>
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801e7ca:	4b04      	ldr	r3, [pc, #16]	; (801e7dc <udp_remove+0x40>)
 801e7cc:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801e7d0:	4903      	ldr	r1, [pc, #12]	; (801e7e0 <udp_remove+0x44>)
 801e7d2:	4804      	ldr	r0, [pc, #16]	; (801e7e4 <udp_remove+0x48>)
 801e7d4:	f004 be1e 	b.w	8023414 <iprintf>
 801e7d8:	2002e4b8 	.word	0x2002e4b8
 801e7dc:	0804229c 	.word	0x0804229c
 801e7e0:	08042550 	.word	0x08042550
 801e7e4:	08029f34 	.word	0x08029f34

0801e7e8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801e7e8:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801e7ea:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 801e7ee:	4907      	ldr	r1, [pc, #28]	; (801e80c <udp_new+0x24>)
 801e7f0:	2001      	movs	r0, #1
 801e7f2:	f7fa fa03 	bl	8018bfc <memp_malloc_fn>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801e7f6:	4604      	mov	r4, r0
 801e7f8:	b128      	cbz	r0, 801e806 <udp_new+0x1e>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801e7fa:	2220      	movs	r2, #32
 801e7fc:	2100      	movs	r1, #0
 801e7fe:	f003 fe97 	bl	8022530 <memset>
    pcb->ttl = UDP_TTL;
 801e802:	23ff      	movs	r3, #255	; 0xff
 801e804:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 801e806:	4620      	mov	r0, r4
 801e808:	bd10      	pop	{r4, pc}
 801e80a:	bf00      	nop
 801e80c:	0804229c 	.word	0x0804229c

0801e810 <udp_new_ip_type>:
{
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801e810:	f7ff bfea 	b.w	801e7e8 <udp_new>

0801e814 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801e814:	b110      	cbz	r0, 801e81c <udp_netif_ip_addr_changed+0x8>
 801e816:	6802      	ldr	r2, [r0, #0]
 801e818:	b101      	cbz	r1, 801e81c <udp_netif_ip_addr_changed+0x8>
 801e81a:	b902      	cbnz	r2, 801e81e <udp_netif_ip_addr_changed+0xa>
 801e81c:	4770      	bx	lr
 801e81e:	680b      	ldr	r3, [r1, #0]
 801e820:	2b00      	cmp	r3, #0
 801e822:	d0fb      	beq.n	801e81c <udp_netif_ip_addr_changed+0x8>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801e824:	4b08      	ldr	r3, [pc, #32]	; (801e848 <udp_netif_ip_addr_changed+0x34>)
 801e826:	681b      	ldr	r3, [r3, #0]
 801e828:	2b00      	cmp	r3, #0
 801e82a:	d0f7      	beq.n	801e81c <udp_netif_ip_addr_changed+0x8>
{
 801e82c:	b410      	push	{r4}
 801e82e:	e000      	b.n	801e832 <udp_netif_ip_addr_changed+0x1e>
 801e830:	6802      	ldr	r2, [r0, #0]
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801e832:	681c      	ldr	r4, [r3, #0]
 801e834:	4294      	cmp	r4, r2
 801e836:	d101      	bne.n	801e83c <udp_netif_ip_addr_changed+0x28>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801e838:	680a      	ldr	r2, [r1, #0]
 801e83a:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801e83c:	68db      	ldr	r3, [r3, #12]
 801e83e:	2b00      	cmp	r3, #0
 801e840:	d1f6      	bne.n	801e830 <udp_netif_ip_addr_changed+0x1c>
      }
    }
  }
}
 801e842:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e846:	4770      	bx	lr
 801e848:	2002e4b8 	.word	0x2002e4b8

0801e84c <dhcp_option_short>:
  return options_out_len;
}

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 801e84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801e84e:	1c87      	adds	r7, r0, #2
{
 801e850:	4604      	mov	r4, r0
 801e852:	460d      	mov	r5, r1
 801e854:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801e856:	2f44      	cmp	r7, #68	; 0x44
 801e858:	d806      	bhi.n	801e868 <dhcp_option_short+0x1c>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801e85a:	1c63      	adds	r3, r4, #1
 801e85c:	0a32      	lsrs	r2, r6, #8
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
  return options_out_len;
}
 801e85e:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801e860:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 801e862:	552a      	strb	r2, [r5, r4]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801e864:	54ee      	strb	r6, [r5, r3]
}
 801e866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 801e868:	4b03      	ldr	r3, [pc, #12]	; (801e878 <dhcp_option_short+0x2c>)
 801e86a:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801e86e:	4903      	ldr	r1, [pc, #12]	; (801e87c <dhcp_option_short+0x30>)
 801e870:	4803      	ldr	r0, [pc, #12]	; (801e880 <dhcp_option_short+0x34>)
 801e872:	f004 fdcf 	bl	8023414 <iprintf>
 801e876:	e7f0      	b.n	801e85a <dhcp_option_short+0xe>
 801e878:	08042568 	.word	0x08042568
 801e87c:	080425a0 	.word	0x080425a0
 801e880:	08029f34 	.word	0x08029f34

0801e884 <dhcp_option>:
{
 801e884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e886:	461e      	mov	r6, r3
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801e888:	3302      	adds	r3, #2
{
 801e88a:	4604      	mov	r4, r0
 801e88c:	460d      	mov	r5, r1
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801e88e:	4403      	add	r3, r0
{
 801e890:	4617      	mov	r7, r2
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801e892:	2b44      	cmp	r3, #68	; 0x44
 801e894:	d806      	bhi.n	801e8a4 <dhcp_option+0x20>
  options[options_out_len++] = option_type;
 801e896:	1c63      	adds	r3, r4, #1
  options[options_out_len++] = option_len;
 801e898:	1ca0      	adds	r0, r4, #2
  options[options_out_len++] = option_type;
 801e89a:	552f      	strb	r7, [r5, r4]
  options[options_out_len++] = option_len;
 801e89c:	b29b      	uxth	r3, r3
}
 801e89e:	b280      	uxth	r0, r0
  options[options_out_len++] = option_len;
 801e8a0:	54ee      	strb	r6, [r5, r3]
}
 801e8a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 801e8a4:	4b03      	ldr	r3, [pc, #12]	; (801e8b4 <dhcp_option+0x30>)
 801e8a6:	f240 529a 	movw	r2, #1434	; 0x59a
 801e8aa:	4903      	ldr	r1, [pc, #12]	; (801e8b8 <dhcp_option+0x34>)
 801e8ac:	4803      	ldr	r0, [pc, #12]	; (801e8bc <dhcp_option+0x38>)
 801e8ae:	f004 fdb1 	bl	8023414 <iprintf>
 801e8b2:	e7f0      	b.n	801e896 <dhcp_option+0x12>
 801e8b4:	08042568 	.word	0x08042568
 801e8b8:	080425dc 	.word	0x080425dc
 801e8bc:	08029f34 	.word	0x08029f34

0801e8c0 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 801e8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801e8c2:	1d07      	adds	r7, r0, #4
{
 801e8c4:	4604      	mov	r4, r0
 801e8c6:	460d      	mov	r5, r1
 801e8c8:	4616      	mov	r6, r2
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801e8ca:	2f44      	cmp	r7, #68	; 0x44
 801e8cc:	d80e      	bhi.n	801e8ec <dhcp_option_long+0x2c>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801e8ce:	0e30      	lsrs	r0, r6, #24
 801e8d0:	1c61      	adds	r1, r4, #1
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801e8d2:	1ca2      	adds	r2, r4, #2
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801e8d4:	1ce3      	adds	r3, r4, #3
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 801e8d6:	5528      	strb	r0, [r5, r4]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801e8d8:	b289      	uxth	r1, r1
 801e8da:	0c34      	lsrs	r4, r6, #16
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801e8dc:	b292      	uxth	r2, r2
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 801e8de:	546c      	strb	r4, [r5, r1]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801e8e0:	b29b      	uxth	r3, r3
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801e8e2:	0a31      	lsrs	r1, r6, #8
  return options_out_len;
}
 801e8e4:	b2b8      	uxth	r0, r7
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 801e8e6:	54a9      	strb	r1, [r5, r2]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 801e8e8:	54ee      	strb	r6, [r5, r3]
}
 801e8ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 801e8ec:	4b03      	ldr	r3, [pc, #12]	; (801e8fc <dhcp_option_long+0x3c>)
 801e8ee:	f240 52b7 	movw	r2, #1463	; 0x5b7
 801e8f2:	4903      	ldr	r1, [pc, #12]	; (801e900 <dhcp_option_long+0x40>)
 801e8f4:	4803      	ldr	r0, [pc, #12]	; (801e904 <dhcp_option_long+0x44>)
 801e8f6:	f004 fd8d 	bl	8023414 <iprintf>
 801e8fa:	e7e8      	b.n	801e8ce <dhcp_option_long+0xe>
 801e8fc:	08042568 	.word	0x08042568
 801e900:	08042620 	.word	0x08042620
 801e904:	08029f34 	.word	0x08029f34

0801e908 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 801e908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801e90c:	4606      	mov	r6, r0
 801e90e:	2800      	cmp	r0, #0
 801e910:	f000 809a 	beq.w	801ea48 <dhcp_create_msg+0x140>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801e914:	460c      	mov	r4, r1
 801e916:	2900      	cmp	r1, #0
 801e918:	f000 808d 	beq.w	801ea36 <dhcp_create_msg+0x12e>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 801e91c:	4690      	mov	r8, r2
 801e91e:	f44f 719a 	mov.w	r1, #308	; 0x134
 801e922:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e926:	2036      	movs	r0, #54	; 0x36
 801e928:	4699      	mov	r9, r3
 801e92a:	f7fa fcc9 	bl	80192c0 <pbuf_alloc>
  if (p_out == NULL) {
 801e92e:	4607      	mov	r7, r0
 801e930:	2800      	cmp	r0, #0
 801e932:	d04a      	beq.n	801e9ca <dhcp_create_msg+0xc2>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801e934:	8943      	ldrh	r3, [r0, #10]
 801e936:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 801e93a:	d374      	bcc.n	801ea26 <dhcp_create_msg+0x11e>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801e93c:	f1b8 0f03 	cmp.w	r8, #3
 801e940:	d053      	beq.n	801e9ea <dhcp_create_msg+0xe2>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 801e942:	79a3      	ldrb	r3, [r4, #6]
 801e944:	2b00      	cmp	r3, #0
 801e946:	d043      	beq.n	801e9d0 <dhcp_create_msg+0xc8>
 801e948:	4b44      	ldr	r3, [pc, #272]	; (801ea5c <dhcp_create_msg+0x154>)
 801e94a:	6818      	ldr	r0, [r3, #0]
    dhcp->xid = xid;
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801e94c:	f8d7 a004 	ldr.w	sl, [r7, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801e950:	f44f 729a 	mov.w	r2, #308	; 0x134
 801e954:	2100      	movs	r1, #0
    dhcp->xid = xid;
 801e956:	6020      	str	r0, [r4, #0]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801e958:	4650      	mov	r0, sl
 801e95a:	f003 fde9 	bl	8022530 <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801e95e:	2301      	movs	r3, #1
 801e960:	f88a 3000 	strb.w	r3, [sl]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801e964:	f88a 3001 	strb.w	r3, [sl, #1]
  msg_out->hlen = netif->hwaddr_len;
 801e968:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801e96c:	f88a 3002 	strb.w	r3, [sl, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801e970:	6820      	ldr	r0, [r4, #0]
 801e972:	f7f8 fde7 	bl	8017544 <lwip_htonl>
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801e976:	f1b8 0f04 	cmp.w	r8, #4
  msg_out->xid = lwip_htonl(dhcp->xid);
 801e97a:	f8ca 0004 	str.w	r0, [sl, #4]
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801e97e:	d12c      	bne.n	801e9da <dhcp_create_msg+0xd2>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801e980:	6873      	ldr	r3, [r6, #4]
 801e982:	f8ca 300c 	str.w	r3, [sl, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e986:	f106 012e 	add.w	r1, r6, #46	; 0x2e
 801e98a:	f10a 041c 	add.w	r4, sl, #28
 801e98e:	3634      	adds	r6, #52	; 0x34
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801e990:	f811 5b01 	ldrb.w	r5, [r1], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e994:	428e      	cmp	r6, r1
    msg_out->chaddr[i] = netif->hwaddr[i];
 801e996:	f804 5b01 	strb.w	r5, [r4], #1
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801e99a:	d1f9      	bne.n	801e990 <dhcp_create_msg+0x88>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801e99c:	2363      	movs	r3, #99	; 0x63
 801e99e:	f06f 047d 	mvn.w	r4, #125	; 0x7d
 801e9a2:	2053      	movs	r0, #83	; 0x53
  options[options_out_len++] = option_type;
 801e9a4:	2135      	movs	r1, #53	; 0x35
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801e9a6:	f88a 30ec 	strb.w	r3, [sl, #236]	; 0xec
  options[options_out_len++] = option_len;
 801e9aa:	2201      	movs	r2, #1
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801e9ac:	f88a 30ef 	strb.w	r3, [sl, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
  if (options_out_len) {
    *options_out_len = options_out_len_loc;
 801e9b0:	2303      	movs	r3, #3
  options[options_out_len++] = value;
 801e9b2:	f88a 80f2 	strb.w	r8, [sl, #242]	; 0xf2
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 801e9b6:	f88a 40ed 	strb.w	r4, [sl, #237]	; 0xed
 801e9ba:	f88a 00ee 	strb.w	r0, [sl, #238]	; 0xee
  options[options_out_len++] = option_type;
 801e9be:	f88a 10f0 	strb.w	r1, [sl, #240]	; 0xf0
  options[options_out_len++] = option_len;
 801e9c2:	f88a 20f1 	strb.w	r2, [sl, #241]	; 0xf1
    *options_out_len = options_out_len_loc;
 801e9c6:	f8a9 3000 	strh.w	r3, [r9]
  }
  return p_out;
}
 801e9ca:	4638      	mov	r0, r7
 801e9cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      xid = LWIP_RAND();
 801e9d0:	f004 fdc4 	bl	802355c <rand>
 801e9d4:	4b21      	ldr	r3, [pc, #132]	; (801ea5c <dhcp_create_msg+0x154>)
 801e9d6:	6018      	str	r0, [r3, #0]
 801e9d8:	e7b8      	b.n	801e94c <dhcp_create_msg+0x44>
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 801e9da:	f1a8 0307 	sub.w	r3, r8, #7
 801e9de:	2b01      	cmp	r3, #1
 801e9e0:	d9ce      	bls.n	801e980 <dhcp_create_msg+0x78>
 801e9e2:	f1b8 0f03 	cmp.w	r8, #3
 801e9e6:	d1ce      	bne.n	801e986 <dhcp_create_msg+0x7e>
 801e9e8:	e018      	b.n	801ea1c <dhcp_create_msg+0x114>
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 801e9ea:	7963      	ldrb	r3, [r4, #5]
 801e9ec:	2b03      	cmp	r3, #3
 801e9ee:	d0a8      	beq.n	801e942 <dhcp_create_msg+0x3a>
  msg_out = (struct dhcp_msg *)p_out->payload;
 801e9f0:	f8d7 a004 	ldr.w	sl, [r7, #4]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 801e9f4:	f44f 729a 	mov.w	r2, #308	; 0x134
 801e9f8:	2100      	movs	r1, #0
 801e9fa:	4650      	mov	r0, sl
 801e9fc:	f003 fd98 	bl	8022530 <memset>
  msg_out->op = DHCP_BOOTREQUEST;
 801ea00:	2301      	movs	r3, #1
 801ea02:	f88a 3000 	strb.w	r3, [sl]
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 801ea06:	f88a 3001 	strb.w	r3, [sl, #1]
  msg_out->hlen = netif->hwaddr_len;
 801ea0a:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 801ea0e:	f88a 3002 	strb.w	r3, [sl, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 801ea12:	6820      	ldr	r0, [r4, #0]
 801ea14:	f7f8 fd96 	bl	8017544 <lwip_htonl>
 801ea18:	f8ca 0004 	str.w	r0, [sl, #4]
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801ea1c:	7963      	ldrb	r3, [r4, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 801ea1e:	3b04      	subs	r3, #4
 801ea20:	2b01      	cmp	r3, #1
 801ea22:	d8b0      	bhi.n	801e986 <dhcp_create_msg+0x7e>
 801ea24:	e7ac      	b.n	801e980 <dhcp_create_msg+0x78>
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 801ea26:	4b0e      	ldr	r3, [pc, #56]	; (801ea60 <dhcp_create_msg+0x158>)
 801ea28:	f240 7271 	movw	r2, #1905	; 0x771
 801ea2c:	490d      	ldr	r1, [pc, #52]	; (801ea64 <dhcp_create_msg+0x15c>)
 801ea2e:	480e      	ldr	r0, [pc, #56]	; (801ea68 <dhcp_create_msg+0x160>)
 801ea30:	f004 fcf0 	bl	8023414 <iprintf>
 801ea34:	e782      	b.n	801e93c <dhcp_create_msg+0x34>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 801ea36:	4b0a      	ldr	r3, [pc, #40]	; (801ea60 <dhcp_create_msg+0x158>)
 801ea38:	f240 726a 	movw	r2, #1898	; 0x76a
 801ea3c:	490b      	ldr	r1, [pc, #44]	; (801ea6c <dhcp_create_msg+0x164>)
 801ea3e:	4627      	mov	r7, r4
 801ea40:	4809      	ldr	r0, [pc, #36]	; (801ea68 <dhcp_create_msg+0x160>)
 801ea42:	f004 fce7 	bl	8023414 <iprintf>
 801ea46:	e7c0      	b.n	801e9ca <dhcp_create_msg+0xc2>
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 801ea48:	4607      	mov	r7, r0
 801ea4a:	4b05      	ldr	r3, [pc, #20]	; (801ea60 <dhcp_create_msg+0x158>)
 801ea4c:	f240 7269 	movw	r2, #1897	; 0x769
 801ea50:	4907      	ldr	r1, [pc, #28]	; (801ea70 <dhcp_create_msg+0x168>)
 801ea52:	4805      	ldr	r0, [pc, #20]	; (801ea68 <dhcp_create_msg+0x160>)
 801ea54:	f004 fcde 	bl	8023414 <iprintf>
 801ea58:	e7b7      	b.n	801e9ca <dhcp_create_msg+0xc2>
 801ea5a:	bf00      	nop
 801ea5c:	2001aa84 	.word	0x2001aa84
 801ea60:	08042568 	.word	0x08042568
 801ea64:	0804269c 	.word	0x0804269c
 801ea68:	08029f34 	.word	0x08029f34
 801ea6c:	0804267c 	.word	0x0804267c
 801ea70:	0804265c 	.word	0x0804265c

0801ea74 <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 801ea74:	4603      	mov	r3, r0
 801ea76:	4610      	mov	r0, r2
 801ea78:	b470      	push	{r4, r5, r6}
  options[options_out_len++] = DHCP_OPTION_END;
 801ea7a:	1c5c      	adds	r4, r3, #1
 801ea7c:	25ff      	movs	r5, #255	; 0xff
 801ea7e:	b2a4      	uxth	r4, r4
 801ea80:	54cd      	strb	r5, [r1, r3]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801ea82:	2c43      	cmp	r4, #67	; 0x43
 801ea84:	d80c      	bhi.n	801eaa0 <dhcp_option_trailer+0x2c>
 801ea86:	f1c3 0642 	rsb	r6, r3, #66	; 0x42
 801ea8a:	1e63      	subs	r3, r4, #1
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 801ea8c:	2500      	movs	r5, #0
 801ea8e:	fa14 f486 	uxtah	r4, r4, r6
 801ea92:	440b      	add	r3, r1
 801ea94:	440c      	add	r4, r1
 801ea96:	f803 5f01 	strb.w	r5, [r3, #1]!
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 801ea9a:	42a3      	cmp	r3, r4
 801ea9c:	d1fb      	bne.n	801ea96 <dhcp_option_trailer+0x22>
    options[options_out_len++] = 0;
 801ea9e:	2444      	movs	r4, #68	; 0x44
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801eaa0:	f104 01f0 	add.w	r1, r4, #240	; 0xf0
}
 801eaa4:	bc70      	pop	{r4, r5, r6}
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 801eaa6:	b289      	uxth	r1, r1
 801eaa8:	f7fa bca8 	b.w	80193fc <pbuf_realloc>

0801eaac <dhcp_reboot>:
{
 801eaac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801eab0:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 801eab2:	b087      	sub	sp, #28
 801eab4:	4681      	mov	r9, r0
  if (new_state != dhcp->state) {
 801eab6:	797b      	ldrb	r3, [r7, #5]
 801eab8:	2b03      	cmp	r3, #3
 801eaba:	d004      	beq.n	801eac6 <dhcp_reboot+0x1a>
    dhcp->tries = 0;
 801eabc:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801eabe:	2203      	movs	r2, #3
    dhcp->tries = 0;
 801eac0:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 801eac2:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 801eac4:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801eac6:	f10d 0316 	add.w	r3, sp, #22
 801eaca:	2203      	movs	r2, #3
 801eacc:	4639      	mov	r1, r7
 801eace:	4648      	mov	r0, r9
 801ead0:	f7ff ff1a 	bl	801e908 <dhcp_create_msg>
  if (p_out != NULL) {
 801ead4:	4680      	mov	r8, r0
 801ead6:	2800      	cmp	r0, #0
 801ead8:	d07a      	beq.n	801ebd0 <dhcp_reboot+0x124>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eada:	6845      	ldr	r5, [r0, #4]
 801eadc:	2302      	movs	r3, #2
 801eade:	2239      	movs	r2, #57	; 0x39
 801eae0:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801eae4:	35f0      	adds	r5, #240	; 0xf0
 801eae6:	4e3c      	ldr	r6, [pc, #240]	; (801ebd8 <dhcp_reboot+0x12c>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eae8:	f04f 0a01 	mov.w	sl, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eaec:	4629      	mov	r1, r5
 801eaee:	f106 0b03 	add.w	fp, r6, #3
 801eaf2:	f7ff fec7 	bl	801e884 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801eaf6:	4629      	mov	r1, r5
 801eaf8:	f44f 7210 	mov.w	r2, #576	; 0x240
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eafc:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801eb00:	f7ff fea4 	bl	801e84c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801eb04:	2304      	movs	r3, #4
 801eb06:	4629      	mov	r1, r5
 801eb08:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 801eb0a:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801eb0e:	f7ff feb9 	bl	801e884 <dhcp_option>
 801eb12:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801eb14:	69f8      	ldr	r0, [r7, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801eb16:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801eb1a:	f7f8 fd13 	bl	8017544 <lwip_htonl>
 801eb1e:	4629      	mov	r1, r5
 801eb20:	4602      	mov	r2, r0
 801eb22:	4620      	mov	r0, r4
 801eb24:	f7ff fecc 	bl	801e8c0 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eb28:	4629      	mov	r1, r5
 801eb2a:	2304      	movs	r3, #4
 801eb2c:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801eb2e:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eb32:	f7ff fea7 	bl	801e884 <dhcp_option>
 801eb36:	4604      	mov	r4, r0
 801eb38:	9003      	str	r0, [sp, #12]
 801eb3a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801eb3e:	2c43      	cmp	r4, #67	; 0x43
 801eb40:	d80b      	bhi.n	801eb5a <dhcp_reboot+0xae>
  options[options_out_len++] = value;
 801eb42:	1c63      	adds	r3, r4, #1
 801eb44:	f805 a004 	strb.w	sl, [r5, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801eb48:	455e      	cmp	r6, fp
  options[options_out_len++] = value;
 801eb4a:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801eb4c:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801eb50:	d00b      	beq.n	801eb6a <dhcp_reboot+0xbe>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801eb52:	2c43      	cmp	r4, #67	; 0x43
 801eb54:	f816 ab01 	ldrb.w	sl, [r6], #1
 801eb58:	d9f3      	bls.n	801eb42 <dhcp_reboot+0x96>
 801eb5a:	4b20      	ldr	r3, [pc, #128]	; (801ebdc <dhcp_reboot+0x130>)
 801eb5c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801eb60:	491f      	ldr	r1, [pc, #124]	; (801ebe0 <dhcp_reboot+0x134>)
 801eb62:	4820      	ldr	r0, [pc, #128]	; (801ebe4 <dhcp_reboot+0x138>)
 801eb64:	f004 fc56 	bl	8023414 <iprintf>
 801eb68:	e7eb      	b.n	801eb42 <dhcp_reboot+0x96>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801eb6a:	9803      	ldr	r0, [sp, #12]
 801eb6c:	4629      	mov	r1, r5
 801eb6e:	4642      	mov	r2, r8
 801eb70:	3004      	adds	r0, #4
 801eb72:	b280      	uxth	r0, r0
 801eb74:	f7ff ff7e 	bl	801ea74 <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801eb78:	4a1b      	ldr	r2, [pc, #108]	; (801ebe8 <dhcp_reboot+0x13c>)
 801eb7a:	f8cd 9000 	str.w	r9, [sp]
 801eb7e:	2343      	movs	r3, #67	; 0x43
 801eb80:	6810      	ldr	r0, [r2, #0]
 801eb82:	4641      	mov	r1, r8
 801eb84:	4a19      	ldr	r2, [pc, #100]	; (801ebec <dhcp_reboot+0x140>)
 801eb86:	f7ff fd11 	bl	801e5ac <udp_sendto_if>
 801eb8a:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801eb8c:	4640      	mov	r0, r8
 801eb8e:	f7fa fb29 	bl	80191e4 <pbuf_free>
  if (dhcp->tries < 255) {
 801eb92:	79bb      	ldrb	r3, [r7, #6]
 801eb94:	2bff      	cmp	r3, #255	; 0xff
 801eb96:	d015      	beq.n	801ebc4 <dhcp_reboot+0x118>
    dhcp->tries++;
 801eb98:	3301      	adds	r3, #1
 801eb9a:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801eb9c:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801eb9e:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801eba0:	d810      	bhi.n	801ebc4 <dhcp_reboot+0x118>
 801eba2:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801eba6:	4a12      	ldr	r2, [pc, #72]	; (801ebf0 <dhcp_reboot+0x144>)
}
 801eba8:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801ebaa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801ebae:	00db      	lsls	r3, r3, #3
 801ebb0:	b29b      	uxth	r3, r3
 801ebb2:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ebb6:	fba2 2303 	umull	r2, r3, r2, r3
 801ebba:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ebbc:	813b      	strh	r3, [r7, #8]
}
 801ebbe:	b007      	add	sp, #28
 801ebc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801ebc4:	2314      	movs	r3, #20
}
 801ebc6:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ebc8:	813b      	strh	r3, [r7, #8]
}
 801ebca:	b007      	add	sp, #28
 801ebcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801ebd0:	f04f 34ff 	mov.w	r4, #4294967295
 801ebd4:	e7dd      	b.n	801eb92 <dhcp_reboot+0xe6>
 801ebd6:	bf00      	nop
 801ebd8:	080428e1 	.word	0x080428e1
 801ebdc:	08042568 	.word	0x08042568
 801ebe0:	080426dc 	.word	0x080426dc
 801ebe4:	08029f34 	.word	0x08029f34
 801ebe8:	2001aa7c 	.word	0x2001aa7c
 801ebec:	08042c20 	.word	0x08042c20
 801ebf0:	10624dd3 	.word	0x10624dd3

0801ebf4 <dhcp_select>:
{
 801ebf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ebf8:	b087      	sub	sp, #28
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801ebfa:	2800      	cmp	r0, #0
 801ebfc:	f000 80ad 	beq.w	801ed5a <dhcp_select+0x166>
  dhcp = netif_dhcp_data(netif);
 801ec00:	6a85      	ldr	r5, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801ec02:	4607      	mov	r7, r0
 801ec04:	2d00      	cmp	r5, #0
 801ec06:	f000 809e 	beq.w	801ed46 <dhcp_select+0x152>
  if (new_state != dhcp->state) {
 801ec0a:	796b      	ldrb	r3, [r5, #5]
 801ec0c:	2b01      	cmp	r3, #1
 801ec0e:	d004      	beq.n	801ec1a <dhcp_select+0x26>
    dhcp->tries = 0;
 801ec10:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801ec12:	2201      	movs	r2, #1
    dhcp->tries = 0;
 801ec14:	71ab      	strb	r3, [r5, #6]
    dhcp->state = new_state;
 801ec16:	716a      	strb	r2, [r5, #5]
    dhcp->request_timeout = 0;
 801ec18:	812b      	strh	r3, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801ec1a:	f10d 0316 	add.w	r3, sp, #22
 801ec1e:	2203      	movs	r2, #3
 801ec20:	4629      	mov	r1, r5
 801ec22:	4638      	mov	r0, r7
 801ec24:	f7ff fe70 	bl	801e908 <dhcp_create_msg>
  if (p_out != NULL) {
 801ec28:	4681      	mov	r9, r0
 801ec2a:	2800      	cmp	r0, #0
 801ec2c:	f000 8088 	beq.w	801ed40 <dhcp_select+0x14c>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ec30:	6846      	ldr	r6, [r0, #4]
 801ec32:	2302      	movs	r3, #2
 801ec34:	2239      	movs	r2, #57	; 0x39
 801ec36:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801ec3a:	36f0      	adds	r6, #240	; 0xf0
 801ec3c:	f8df 8154 	ldr.w	r8, [pc, #340]	; 801ed94 <dhcp_select+0x1a0>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ec40:	f04f 0b01 	mov.w	fp, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ec44:	4631      	mov	r1, r6
 801ec46:	f108 0a03 	add.w	sl, r8, #3
 801ec4a:	f7ff fe1b 	bl	801e884 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ec4e:	4631      	mov	r1, r6
 801ec50:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801ec52:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ec56:	f7ff fdf9 	bl	801e84c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801ec5a:	2304      	movs	r3, #4
 801ec5c:	4631      	mov	r1, r6
 801ec5e:	2232      	movs	r2, #50	; 0x32
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ec60:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801ec64:	f7ff fe0e 	bl	801e884 <dhcp_option>
 801ec68:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801ec6a:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801ec6c:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801ec70:	f7f8 fc68 	bl	8017544 <lwip_htonl>
 801ec74:	4631      	mov	r1, r6
 801ec76:	4602      	mov	r2, r0
 801ec78:	4620      	mov	r0, r4
 801ec7a:	f7ff fe21 	bl	801e8c0 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801ec7e:	2304      	movs	r3, #4
 801ec80:	4631      	mov	r1, r6
 801ec82:	2236      	movs	r2, #54	; 0x36
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801ec84:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801ec88:	f7ff fdfc 	bl	801e884 <dhcp_option>
 801ec8c:	4604      	mov	r4, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801ec8e:	69a8      	ldr	r0, [r5, #24]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801ec90:	f8ad 4016 	strh.w	r4, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801ec94:	f7f8 fc56 	bl	8017544 <lwip_htonl>
 801ec98:	4631      	mov	r1, r6
 801ec9a:	4602      	mov	r2, r0
 801ec9c:	4620      	mov	r0, r4
 801ec9e:	f7ff fe0f 	bl	801e8c0 <dhcp_option_long>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801eca2:	4631      	mov	r1, r6
 801eca4:	2304      	movs	r3, #4
 801eca6:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801eca8:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ecac:	f7ff fdea 	bl	801e884 <dhcp_option>
 801ecb0:	4604      	mov	r4, r0
 801ecb2:	9003      	str	r0, [sp, #12]
 801ecb4:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ecb8:	2c43      	cmp	r4, #67	; 0x43
 801ecba:	d80b      	bhi.n	801ecd4 <dhcp_select+0xe0>
  options[options_out_len++] = value;
 801ecbc:	1c63      	adds	r3, r4, #1
 801ecbe:	f806 b004 	strb.w	fp, [r6, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ecc2:	45d0      	cmp	r8, sl
  options[options_out_len++] = value;
 801ecc4:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801ecc6:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ecca:	d00b      	beq.n	801ece4 <dhcp_select+0xf0>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801eccc:	2c43      	cmp	r4, #67	; 0x43
 801ecce:	f818 bb01 	ldrb.w	fp, [r8], #1
 801ecd2:	d9f3      	bls.n	801ecbc <dhcp_select+0xc8>
 801ecd4:	4b26      	ldr	r3, [pc, #152]	; (801ed70 <dhcp_select+0x17c>)
 801ecd6:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801ecda:	4926      	ldr	r1, [pc, #152]	; (801ed74 <dhcp_select+0x180>)
 801ecdc:	4826      	ldr	r0, [pc, #152]	; (801ed78 <dhcp_select+0x184>)
 801ecde:	f004 fb99 	bl	8023414 <iprintf>
 801ece2:	e7eb      	b.n	801ecbc <dhcp_select+0xc8>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ece4:	9803      	ldr	r0, [sp, #12]
 801ece6:	4631      	mov	r1, r6
 801ece8:	464a      	mov	r2, r9
 801ecea:	3004      	adds	r0, #4
 801ecec:	b280      	uxth	r0, r0
 801ecee:	f7ff fec1 	bl	801ea74 <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801ecf2:	4a22      	ldr	r2, [pc, #136]	; (801ed7c <dhcp_select+0x188>)
 801ecf4:	4822      	ldr	r0, [pc, #136]	; (801ed80 <dhcp_select+0x18c>)
 801ecf6:	2343      	movs	r3, #67	; 0x43
 801ecf8:	9700      	str	r7, [sp, #0]
 801ecfa:	4649      	mov	r1, r9
 801ecfc:	6800      	ldr	r0, [r0, #0]
 801ecfe:	9201      	str	r2, [sp, #4]
 801ed00:	4a20      	ldr	r2, [pc, #128]	; (801ed84 <dhcp_select+0x190>)
 801ed02:	f7ff fb91 	bl	801e428 <udp_sendto_if_src>
 801ed06:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801ed08:	4648      	mov	r0, r9
 801ed0a:	f7fa fa6b 	bl	80191e4 <pbuf_free>
  if (dhcp->tries < 255) {
 801ed0e:	79ab      	ldrb	r3, [r5, #6]
 801ed10:	2bff      	cmp	r3, #255	; 0xff
 801ed12:	d013      	beq.n	801ed3c <dhcp_select+0x148>
    dhcp->tries++;
 801ed14:	3301      	adds	r3, #1
 801ed16:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801ed18:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801ed1a:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801ed1c:	d80e      	bhi.n	801ed3c <dhcp_select+0x148>
 801ed1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801ed22:	4919      	ldr	r1, [pc, #100]	; (801ed88 <dhcp_select+0x194>)
 801ed24:	4093      	lsls	r3, r2
 801ed26:	b29b      	uxth	r3, r3
 801ed28:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ed2c:	fba1 2303 	umull	r2, r3, r1, r3
 801ed30:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ed32:	812b      	strh	r3, [r5, #8]
}
 801ed34:	4620      	mov	r0, r4
 801ed36:	b007      	add	sp, #28
 801ed38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801ed3c:	2378      	movs	r3, #120	; 0x78
 801ed3e:	e7f8      	b.n	801ed32 <dhcp_select+0x13e>
 801ed40:	f04f 34ff 	mov.w	r4, #4294967295
 801ed44:	e7e3      	b.n	801ed0e <dhcp_select+0x11a>
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 801ed46:	4b0a      	ldr	r3, [pc, #40]	; (801ed70 <dhcp_select+0x17c>)
 801ed48:	f240 1279 	movw	r2, #377	; 0x179
 801ed4c:	490f      	ldr	r1, [pc, #60]	; (801ed8c <dhcp_select+0x198>)
 801ed4e:	f06f 0405 	mvn.w	r4, #5
 801ed52:	4809      	ldr	r0, [pc, #36]	; (801ed78 <dhcp_select+0x184>)
 801ed54:	f004 fb5e 	bl	8023414 <iprintf>
 801ed58:	e7ec      	b.n	801ed34 <dhcp_select+0x140>
  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 801ed5a:	4b05      	ldr	r3, [pc, #20]	; (801ed70 <dhcp_select+0x17c>)
 801ed5c:	f240 1277 	movw	r2, #375	; 0x177
 801ed60:	490b      	ldr	r1, [pc, #44]	; (801ed90 <dhcp_select+0x19c>)
 801ed62:	f06f 040f 	mvn.w	r4, #15
 801ed66:	4804      	ldr	r0, [pc, #16]	; (801ed78 <dhcp_select+0x184>)
 801ed68:	f004 fb54 	bl	8023414 <iprintf>
 801ed6c:	e7e2      	b.n	801ed34 <dhcp_select+0x140>
 801ed6e:	bf00      	nop
 801ed70:	08042568 	.word	0x08042568
 801ed74:	080426dc 	.word	0x080426dc
 801ed78:	08029f34 	.word	0x08029f34
 801ed7c:	08042c1c 	.word	0x08042c1c
 801ed80:	2001aa7c 	.word	0x2001aa7c
 801ed84:	08042c20 	.word	0x08042c20
 801ed88:	10624dd3 	.word	0x10624dd3
 801ed8c:	08042730 	.word	0x08042730
 801ed90:	08042714 	.word	0x08042714
 801ed94:	080428e1 	.word	0x080428e1

0801ed98 <dhcp_discover>:
{
 801ed98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801ed9c:	6a85      	ldr	r5, [r0, #40]	; 0x28
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801ed9e:	2300      	movs	r3, #0
{
 801eda0:	b087      	sub	sp, #28
 801eda2:	4680      	mov	r8, r0
  if (new_state != dhcp->state) {
 801eda4:	796a      	ldrb	r2, [r5, #5]
  ip4_addr_set_any(&dhcp->offered_ip_addr);
 801eda6:	61eb      	str	r3, [r5, #28]
  if (new_state != dhcp->state) {
 801eda8:	2a06      	cmp	r2, #6
 801edaa:	d003      	beq.n	801edb4 <dhcp_discover+0x1c>
    dhcp->state = new_state;
 801edac:	2206      	movs	r2, #6
    dhcp->tries = 0;
 801edae:	71ab      	strb	r3, [r5, #6]
    dhcp->request_timeout = 0;
 801edb0:	812b      	strh	r3, [r5, #8]
    dhcp->state = new_state;
 801edb2:	716a      	strb	r2, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 801edb4:	f10d 0316 	add.w	r3, sp, #22
 801edb8:	2201      	movs	r2, #1
 801edba:	4629      	mov	r1, r5
 801edbc:	4640      	mov	r0, r8
 801edbe:	f7ff fda3 	bl	801e908 <dhcp_create_msg>
  if (p_out != NULL) {
 801edc2:	4607      	mov	r7, r0
 801edc4:	2800      	cmp	r0, #0
 801edc6:	d04c      	beq.n	801ee62 <dhcp_discover+0xca>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801edc8:	6841      	ldr	r1, [r0, #4]
 801edca:	2302      	movs	r3, #2
 801edcc:	2239      	movs	r2, #57	; 0x39
 801edce:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801edd2:	f101 09f0 	add.w	r9, r1, #240	; 0xf0
 801edd6:	4e31      	ldr	r6, [pc, #196]	; (801ee9c <dhcp_discover+0x104>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801edd8:	f04f 0a01 	mov.w	sl, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801eddc:	4649      	mov	r1, r9
 801edde:	f106 0b03 	add.w	fp, r6, #3
 801ede2:	f7ff fd4f 	bl	801e884 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801ede6:	4649      	mov	r1, r9
 801ede8:	f8b8 202c 	ldrh.w	r2, [r8, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801edec:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801edf0:	f7ff fd2c 	bl	801e84c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801edf4:	4649      	mov	r1, r9
 801edf6:	2304      	movs	r3, #4
 801edf8:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801edfa:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801edfe:	f7ff fd41 	bl	801e884 <dhcp_option>
 801ee02:	4604      	mov	r4, r0
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ee04:	4926      	ldr	r1, [pc, #152]	; (801eea0 <dhcp_discover+0x108>)
 801ee06:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801ee08:	9003      	str	r0, [sp, #12]
 801ee0a:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ee0e:	d80b      	bhi.n	801ee28 <dhcp_discover+0x90>
  options[options_out_len++] = value;
 801ee10:	1c63      	adds	r3, r4, #1
 801ee12:	f809 a004 	strb.w	sl, [r9, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ee16:	455e      	cmp	r6, fp
  options[options_out_len++] = value;
 801ee18:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801ee1a:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801ee1e:	d00b      	beq.n	801ee38 <dhcp_discover+0xa0>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801ee20:	2c43      	cmp	r4, #67	; 0x43
 801ee22:	f816 ab01 	ldrb.w	sl, [r6], #1
 801ee26:	d9f3      	bls.n	801ee10 <dhcp_discover+0x78>
 801ee28:	4b1e      	ldr	r3, [pc, #120]	; (801eea4 <dhcp_discover+0x10c>)
 801ee2a:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801ee2e:	481e      	ldr	r0, [pc, #120]	; (801eea8 <dhcp_discover+0x110>)
 801ee30:	f004 faf0 	bl	8023414 <iprintf>
 801ee34:	491a      	ldr	r1, [pc, #104]	; (801eea0 <dhcp_discover+0x108>)
 801ee36:	e7eb      	b.n	801ee10 <dhcp_discover+0x78>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801ee38:	9803      	ldr	r0, [sp, #12]
 801ee3a:	4649      	mov	r1, r9
 801ee3c:	463a      	mov	r2, r7
 801ee3e:	3004      	adds	r0, #4
 801ee40:	b280      	uxth	r0, r0
 801ee42:	f7ff fe17 	bl	801ea74 <dhcp_option_trailer>
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801ee46:	4a19      	ldr	r2, [pc, #100]	; (801eeac <dhcp_discover+0x114>)
 801ee48:	4819      	ldr	r0, [pc, #100]	; (801eeb0 <dhcp_discover+0x118>)
 801ee4a:	2343      	movs	r3, #67	; 0x43
 801ee4c:	f8cd 8000 	str.w	r8, [sp]
 801ee50:	4639      	mov	r1, r7
 801ee52:	6800      	ldr	r0, [r0, #0]
 801ee54:	9201      	str	r2, [sp, #4]
 801ee56:	4a17      	ldr	r2, [pc, #92]	; (801eeb4 <dhcp_discover+0x11c>)
 801ee58:	f7ff fae6 	bl	801e428 <udp_sendto_if_src>
    pbuf_free(p_out);
 801ee5c:	4638      	mov	r0, r7
 801ee5e:	f7fa f9c1 	bl	80191e4 <pbuf_free>
  if (dhcp->tries < 255) {
 801ee62:	79ab      	ldrb	r3, [r5, #6]
 801ee64:	2bff      	cmp	r3, #255	; 0xff
 801ee66:	d013      	beq.n	801ee90 <dhcp_discover+0xf8>
    dhcp->tries++;
 801ee68:	3301      	adds	r3, #1
 801ee6a:	b2da      	uxtb	r2, r3
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801ee6c:	2a05      	cmp	r2, #5
    dhcp->tries++;
 801ee6e:	71aa      	strb	r2, [r5, #6]
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801ee70:	d80e      	bhi.n	801ee90 <dhcp_discover+0xf8>
 801ee72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801ee76:	4910      	ldr	r1, [pc, #64]	; (801eeb8 <dhcp_discover+0x120>)
}
 801ee78:	2000      	movs	r0, #0
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 801ee7a:	4093      	lsls	r3, r2
 801ee7c:	b29b      	uxth	r3, r3
 801ee7e:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801ee82:	fba1 2303 	umull	r2, r3, r1, r3
 801ee86:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ee88:	812b      	strh	r3, [r5, #8]
}
 801ee8a:	b007      	add	sp, #28
 801ee8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  options[options_out_len++] = value;
 801ee90:	2378      	movs	r3, #120	; 0x78
}
 801ee92:	2000      	movs	r0, #0
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801ee94:	812b      	strh	r3, [r5, #8]
}
 801ee96:	b007      	add	sp, #28
 801ee98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee9c:	080428e1 	.word	0x080428e1
 801eea0:	080426dc 	.word	0x080426dc
 801eea4:	08042568 	.word	0x08042568
 801eea8:	08029f34 	.word	0x08029f34
 801eeac:	08042c1c 	.word	0x08042c1c
 801eeb0:	2001aa7c 	.word	0x2001aa7c
 801eeb4:	08042c20 	.word	0x08042c20
 801eeb8:	10624dd3 	.word	0x10624dd3

0801eebc <dhcp_check>:
{
 801eebc:	b510      	push	{r4, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801eebe:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (new_state != dhcp->state) {
 801eec0:	7963      	ldrb	r3, [r4, #5]
 801eec2:	2b08      	cmp	r3, #8
 801eec4:	d004      	beq.n	801eed0 <dhcp_check+0x14>
    dhcp->tries = 0;
 801eec6:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801eec8:	2208      	movs	r2, #8
    dhcp->tries = 0;
 801eeca:	71a3      	strb	r3, [r4, #6]
    dhcp->state = new_state;
 801eecc:	7162      	strb	r2, [r4, #5]
    dhcp->request_timeout = 0;
 801eece:	8123      	strh	r3, [r4, #8]
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 801eed0:	2200      	movs	r2, #0
 801eed2:	f104 011c 	add.w	r1, r4, #28
 801eed6:	f001 fadb 	bl	8020490 <etharp_query>
  if (dhcp->tries < 255) {
 801eeda:	79a3      	ldrb	r3, [r4, #6]
 801eedc:	2bff      	cmp	r3, #255	; 0xff
 801eede:	d001      	beq.n	801eee4 <dhcp_check+0x28>
    dhcp->tries++;
 801eee0:	3301      	adds	r3, #1
 801eee2:	71a3      	strb	r3, [r4, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801eee4:	2301      	movs	r3, #1
 801eee6:	8123      	strh	r3, [r4, #8]
}
 801eee8:	bd10      	pop	{r4, pc}
 801eeea:	bf00      	nop

0801eeec <dhcp_bind>:
{
 801eeec:	b510      	push	{r4, lr}
 801eeee:	b082      	sub	sp, #8
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801eef0:	2800      	cmp	r0, #0
 801eef2:	f000 8085 	beq.w	801f000 <dhcp_bind+0x114>
  dhcp = netif_dhcp_data(netif);
 801eef6:	6a81      	ldr	r1, [r0, #40]	; 0x28
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801eef8:	2900      	cmp	r1, #0
 801eefa:	f000 8089 	beq.w	801f010 <dhcp_bind+0x124>
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801eefe:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  dhcp->lease_used = 0;
 801ef00:	2200      	movs	r2, #0
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801ef02:	1c5c      	adds	r4, r3, #1
  dhcp->lease_used = 0;
 801ef04:	824a      	strh	r2, [r1, #18]
  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 801ef06:	d00d      	beq.n	801ef24 <dhcp_bind+0x38>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef08:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 801ef0a:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 801ef0e:	d254      	bcs.n	801efba <dhcp_bind+0xce>
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef10:	f1a2 3277 	sub.w	r2, r2, #2004318071	; 0x77777777
    if (dhcp->t0_timeout == 0) {
 801ef14:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef16:	fba2 4203 	umull	r4, r2, r2, r3
    dhcp->t0_timeout = (u16_t)timeout;
 801ef1a:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t0_timeout == 0) {
 801ef1e:	d87f      	bhi.n	801f020 <dhcp_bind+0x134>
      dhcp->t0_timeout = 1;
 801ef20:	2301      	movs	r3, #1
 801ef22:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801ef24:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 801ef26:	1c5a      	adds	r2, r3, #1
 801ef28:	d04d      	beq.n	801efc6 <dhcp_bind+0xda>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef2a:	331e      	adds	r3, #30
    if (timeout > 0xffff) {
 801ef2c:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 801ef30:	d23f      	bcs.n	801efb2 <dhcp_bind+0xc6>
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef32:	4a3c      	ldr	r2, [pc, #240]	; (801f024 <dhcp_bind+0x138>)
    if (dhcp->t1_timeout == 0) {
 801ef34:	2b3b      	cmp	r3, #59	; 0x3b
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef36:	fba2 4203 	umull	r4, r2, r2, r3
    dhcp->t1_timeout = (u16_t)timeout;
 801ef3a:	f3c2 124f 	ubfx	r2, r2, #5, #16
    if (dhcp->t1_timeout == 0) {
 801ef3e:	d83a      	bhi.n	801efb6 <dhcp_bind+0xca>
      dhcp->t1_timeout = 1;
 801ef40:	2301      	movs	r3, #1
 801ef42:	461a      	mov	r2, r3
 801ef44:	814b      	strh	r3, [r1, #10]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801ef46:	6b0c      	ldr	r4, [r1, #48]	; 0x30
    dhcp->t1_renew_time = dhcp->t1_timeout;
 801ef48:	81ca      	strh	r2, [r1, #14]
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801ef4a:	1c63      	adds	r3, r4, #1
 801ef4c:	d03f      	beq.n	801efce <dhcp_bind+0xe2>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef4e:	341e      	adds	r4, #30
    if (timeout > 0xffff) {
 801ef50:	f5b4 1f70 	cmp.w	r4, #3932160	; 0x3c0000
 801ef54:	d248      	bcs.n	801efe8 <dhcp_bind+0xfc>
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef56:	4b33      	ldr	r3, [pc, #204]	; (801f024 <dhcp_bind+0x138>)
    if (dhcp->t2_timeout == 0) {
 801ef58:	2c3b      	cmp	r4, #59	; 0x3b
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801ef5a:	fba3 c304 	umull	ip, r3, r3, r4
    dhcp->t2_timeout = (u16_t)timeout;
 801ef5e:	f3c3 134f 	ubfx	r3, r3, #5, #16
    if (dhcp->t2_timeout == 0) {
 801ef62:	d843      	bhi.n	801efec <dhcp_bind+0x100>
      dhcp->t2_timeout = 1;
 801ef64:	2401      	movs	r4, #1
 801ef66:	4623      	mov	r3, r4
 801ef68:	818c      	strh	r4, [r1, #12]
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 801ef6a:	2401      	movs	r4, #1
 801ef6c:	820b      	strh	r3, [r1, #16]
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 801ef6e:	4293      	cmp	r3, r2
 801ef70:	d802      	bhi.n	801ef78 <dhcp_bind+0x8c>
 801ef72:	b10c      	cbz	r4, 801ef78 <dhcp_bind+0x8c>
    dhcp->t1_timeout = 0;
 801ef74:	2300      	movs	r3, #0
 801ef76:	814b      	strh	r3, [r1, #10]
  if (dhcp->subnet_mask_given) {
 801ef78:	79cb      	ldrb	r3, [r1, #7]
 801ef7a:	2b00      	cmp	r3, #0
 801ef7c:	d02c      	beq.n	801efd8 <dhcp_bind+0xec>
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 801ef7e:	6a0b      	ldr	r3, [r1, #32]
 801ef80:	9300      	str	r3, [sp, #0]
  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 801ef82:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 801ef84:	9301      	str	r3, [sp, #4]
  if (ip4_addr_isany_val(gw_addr)) {
 801ef86:	b92b      	cbnz	r3, 801ef94 <dhcp_bind+0xa8>
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 801ef88:	69cb      	ldr	r3, [r1, #28]
 801ef8a:	9a00      	ldr	r2, [sp, #0]
 801ef8c:	4013      	ands	r3, r2
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 801ef8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801ef92:	9301      	str	r3, [sp, #4]
  if (new_state != dhcp->state) {
 801ef94:	794b      	ldrb	r3, [r1, #5]
 801ef96:	2b0a      	cmp	r3, #10
 801ef98:	d004      	beq.n	801efa4 <dhcp_bind+0xb8>
    dhcp->tries = 0;
 801ef9a:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801ef9c:	220a      	movs	r2, #10
    dhcp->tries = 0;
 801ef9e:	718b      	strb	r3, [r1, #6]
    dhcp->state = new_state;
 801efa0:	714a      	strb	r2, [r1, #5]
    dhcp->request_timeout = 0;
 801efa2:	810b      	strh	r3, [r1, #8]
  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 801efa4:	311c      	adds	r1, #28
 801efa6:	ab01      	add	r3, sp, #4
 801efa8:	466a      	mov	r2, sp
 801efaa:	f7f9 fed1 	bl	8018d50 <netif_set_addr>
}
 801efae:	b002      	add	sp, #8
 801efb0:	bd10      	pop	{r4, pc}
    dhcp->t1_timeout = (u16_t)timeout;
 801efb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801efb6:	814a      	strh	r2, [r1, #10]
    if (dhcp->t1_timeout == 0) {
 801efb8:	e7c5      	b.n	801ef46 <dhcp_bind+0x5a>
    dhcp->t0_timeout = (u16_t)timeout;
 801efba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801efbe:	828b      	strh	r3, [r1, #20]
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 801efc0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 801efc2:	1c5a      	adds	r2, r3, #1
 801efc4:	d1b1      	bne.n	801ef2a <dhcp_bind+0x3e>
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 801efc6:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 801efc8:	894a      	ldrh	r2, [r1, #10]
 801efca:	1c63      	adds	r3, r4, #1
 801efcc:	d1bf      	bne.n	801ef4e <dhcp_bind+0x62>
 801efce:	898b      	ldrh	r3, [r1, #12]
 801efd0:	1e1c      	subs	r4, r3, #0
 801efd2:	bf18      	it	ne
 801efd4:	2401      	movne	r4, #1
 801efd6:	e7ca      	b.n	801ef6e <dhcp_bind+0x82>
    if (first_octet <= 127) {
 801efd8:	f991 301c 	ldrsb.w	r3, [r1, #28]
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 801efdc:	7f0a      	ldrb	r2, [r1, #28]
    if (first_octet <= 127) {
 801efde:	2b00      	cmp	r3, #0
 801efe0:	db06      	blt.n	801eff0 <dhcp_bind+0x104>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 801efe2:	23ff      	movs	r3, #255	; 0xff
 801efe4:	9300      	str	r3, [sp, #0]
 801efe6:	e7cc      	b.n	801ef82 <dhcp_bind+0x96>
    dhcp->t2_timeout = (u16_t)timeout;
 801efe8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801efec:	818b      	strh	r3, [r1, #12]
    if (dhcp->t2_timeout == 0) {
 801efee:	e7bc      	b.n	801ef6a <dhcp_bind+0x7e>
    } else if (first_octet >= 192) {
 801eff0:	2abf      	cmp	r2, #191	; 0xbf
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 801eff2:	bf8c      	ite	hi
 801eff4:	f06f 437f 	mvnhi.w	r3, #4278190080	; 0xff000000
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 801eff8:	f64f 73ff 	movwls	r3, #65535	; 0xffff
 801effc:	9300      	str	r3, [sp, #0]
 801effe:	e7c0      	b.n	801ef82 <dhcp_bind+0x96>
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 801f000:	4b09      	ldr	r3, [pc, #36]	; (801f028 <dhcp_bind+0x13c>)
 801f002:	f240 4215 	movw	r2, #1045	; 0x415
 801f006:	4909      	ldr	r1, [pc, #36]	; (801f02c <dhcp_bind+0x140>)
 801f008:	4809      	ldr	r0, [pc, #36]	; (801f030 <dhcp_bind+0x144>)
 801f00a:	f004 fa03 	bl	8023414 <iprintf>
 801f00e:	e7ce      	b.n	801efae <dhcp_bind+0xc2>
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 801f010:	4b05      	ldr	r3, [pc, #20]	; (801f028 <dhcp_bind+0x13c>)
 801f012:	f240 4217 	movw	r2, #1047	; 0x417
 801f016:	4907      	ldr	r1, [pc, #28]	; (801f034 <dhcp_bind+0x148>)
 801f018:	4805      	ldr	r0, [pc, #20]	; (801f030 <dhcp_bind+0x144>)
 801f01a:	f004 f9fb 	bl	8023414 <iprintf>
 801f01e:	e7c6      	b.n	801efae <dhcp_bind+0xc2>
    dhcp->t0_timeout = (u16_t)timeout;
 801f020:	828a      	strh	r2, [r1, #20]
 801f022:	e77f      	b.n	801ef24 <dhcp_bind+0x38>
 801f024:	88888889 	.word	0x88888889
 801f028:	08042568 	.word	0x08042568
 801f02c:	0804274c 	.word	0x0804274c
 801f030:	08029f34 	.word	0x08029f34
 801f034:	08042768 	.word	0x08042768

0801f038 <dhcp_inc_pcb_refcount>:
{
 801f038:	b570      	push	{r4, r5, r6, lr}
  if (dhcp_pcb_refcount == 0) {
 801f03a:	4c15      	ldr	r4, [pc, #84]	; (801f090 <dhcp_inc_pcb_refcount+0x58>)
 801f03c:	7823      	ldrb	r3, [r4, #0]
 801f03e:	b9fb      	cbnz	r3, 801f080 <dhcp_inc_pcb_refcount+0x48>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 801f040:	4d14      	ldr	r5, [pc, #80]	; (801f094 <dhcp_inc_pcb_refcount+0x5c>)
 801f042:	682b      	ldr	r3, [r5, #0]
 801f044:	b12b      	cbz	r3, 801f052 <dhcp_inc_pcb_refcount+0x1a>
 801f046:	4b14      	ldr	r3, [pc, #80]	; (801f098 <dhcp_inc_pcb_refcount+0x60>)
 801f048:	22e5      	movs	r2, #229	; 0xe5
 801f04a:	4914      	ldr	r1, [pc, #80]	; (801f09c <dhcp_inc_pcb_refcount+0x64>)
 801f04c:	4814      	ldr	r0, [pc, #80]	; (801f0a0 <dhcp_inc_pcb_refcount+0x68>)
 801f04e:	f004 f9e1 	bl	8023414 <iprintf>
    dhcp_pcb = udp_new();
 801f052:	f7ff fbc9 	bl	801e7e8 <udp_new>
 801f056:	6028      	str	r0, [r5, #0]
    if (dhcp_pcb == NULL) {
 801f058:	b1b0      	cbz	r0, 801f088 <dhcp_inc_pcb_refcount+0x50>
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801f05a:	7a46      	ldrb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801f05c:	2244      	movs	r2, #68	; 0x44
 801f05e:	4911      	ldr	r1, [pc, #68]	; (801f0a4 <dhcp_inc_pcb_refcount+0x6c>)
    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 801f060:	f046 0620 	orr.w	r6, r6, #32
 801f064:	7246      	strb	r6, [r0, #9]
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 801f066:	f7ff f95f 	bl	801e328 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 801f06a:	2243      	movs	r2, #67	; 0x43
 801f06c:	490d      	ldr	r1, [pc, #52]	; (801f0a4 <dhcp_inc_pcb_refcount+0x6c>)
 801f06e:	6828      	ldr	r0, [r5, #0]
 801f070:	f7ff fb3c 	bl	801e6ec <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 801f074:	6828      	ldr	r0, [r5, #0]
 801f076:	2200      	movs	r2, #0
 801f078:	490b      	ldr	r1, [pc, #44]	; (801f0a8 <dhcp_inc_pcb_refcount+0x70>)
 801f07a:	f7ff fb7d 	bl	801e778 <udp_recv>
 801f07e:	7823      	ldrb	r3, [r4, #0]
  dhcp_pcb_refcount++;
 801f080:	3301      	adds	r3, #1
  return ERR_OK;
 801f082:	2000      	movs	r0, #0
  dhcp_pcb_refcount++;
 801f084:	7023      	strb	r3, [r4, #0]
}
 801f086:	bd70      	pop	{r4, r5, r6, pc}
      return ERR_MEM;
 801f088:	f04f 30ff 	mov.w	r0, #4294967295
}
 801f08c:	bd70      	pop	{r4, r5, r6, pc}
 801f08e:	bf00      	nop
 801f090:	2001aa80 	.word	0x2001aa80
 801f094:	2001aa7c 	.word	0x2001aa7c
 801f098:	08042568 	.word	0x08042568
 801f09c:	08042780 	.word	0x08042780
 801f0a0:	08029f34 	.word	0x08029f34
 801f0a4:	08042c1c 	.word	0x08042c1c
 801f0a8:	0801f1a5 	.word	0x0801f1a5

0801f0ac <dhcp_dec_pcb_refcount>:
{
 801f0ac:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801f0ae:	4d0b      	ldr	r5, [pc, #44]	; (801f0dc <dhcp_dec_pcb_refcount+0x30>)
 801f0b0:	782c      	ldrb	r4, [r5, #0]
 801f0b2:	b154      	cbz	r4, 801f0ca <dhcp_dec_pcb_refcount+0x1e>
  dhcp_pcb_refcount--;
 801f0b4:	3c01      	subs	r4, #1
 801f0b6:	b2e4      	uxtb	r4, r4
 801f0b8:	702c      	strb	r4, [r5, #0]
  if (dhcp_pcb_refcount == 0) {
 801f0ba:	b104      	cbz	r4, 801f0be <dhcp_dec_pcb_refcount+0x12>
}
 801f0bc:	bd38      	pop	{r3, r4, r5, pc}
    udp_remove(dhcp_pcb);
 801f0be:	4d08      	ldr	r5, [pc, #32]	; (801f0e0 <dhcp_dec_pcb_refcount+0x34>)
 801f0c0:	6828      	ldr	r0, [r5, #0]
 801f0c2:	f7ff fb6b 	bl	801e79c <udp_remove>
    dhcp_pcb = NULL;
 801f0c6:	602c      	str	r4, [r5, #0]
}
 801f0c8:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 801f0ca:	4b06      	ldr	r3, [pc, #24]	; (801f0e4 <dhcp_dec_pcb_refcount+0x38>)
 801f0cc:	22ff      	movs	r2, #255	; 0xff
 801f0ce:	4906      	ldr	r1, [pc, #24]	; (801f0e8 <dhcp_dec_pcb_refcount+0x3c>)
 801f0d0:	4806      	ldr	r0, [pc, #24]	; (801f0ec <dhcp_dec_pcb_refcount+0x40>)
 801f0d2:	f004 f99f 	bl	8023414 <iprintf>
 801f0d6:	782c      	ldrb	r4, [r5, #0]
 801f0d8:	e7ec      	b.n	801f0b4 <dhcp_dec_pcb_refcount+0x8>
 801f0da:	bf00      	nop
 801f0dc:	2001aa80 	.word	0x2001aa80
 801f0e0:	2001aa7c 	.word	0x2001aa7c
 801f0e4:	08042568 	.word	0x08042568
 801f0e8:	080427a8 	.word	0x080427a8
 801f0ec:	08029f34 	.word	0x08029f34

0801f0f0 <dhcp_handle_ack.isra.0>:
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801f0f0:	b530      	push	{r4, r5, lr}
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801f0f2:	4d2a      	ldr	r5, [pc, #168]	; (801f19c <dhcp_handle_ack.isra.0+0xac>)
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 801f0f4:	2300      	movs	r3, #0
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
 801f0f6:	b083      	sub	sp, #12
 801f0f8:	4604      	mov	r4, r0
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801f0fa:	78ea      	ldrb	r2, [r5, #3]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801f0fc:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 801f100:	b112      	cbz	r2, 801f108 <dhcp_handle_ack.isra.0+0x18>
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801f102:	4b27      	ldr	r3, [pc, #156]	; (801f1a0 <dhcp_handle_ack.isra.0+0xb0>)
 801f104:	68db      	ldr	r3, [r3, #12]
 801f106:	6283      	str	r3, [r0, #40]	; 0x28
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 801f108:	792b      	ldrb	r3, [r5, #4]
 801f10a:	2b00      	cmp	r3, #0
 801f10c:	d042      	beq.n	801f194 <dhcp_handle_ack.isra.0+0xa4>
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801f10e:	4b24      	ldr	r3, [pc, #144]	; (801f1a0 <dhcp_handle_ack.isra.0+0xb0>)
 801f110:	691b      	ldr	r3, [r3, #16]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 801f112:	796a      	ldrb	r2, [r5, #5]
 801f114:	62e3      	str	r3, [r4, #44]	; 0x2c
 801f116:	b31a      	cbz	r2, 801f160 <dhcp_handle_ack.isra.0+0x70>
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 801f118:	4b21      	ldr	r3, [pc, #132]	; (801f1a0 <dhcp_handle_ack.isra.0+0xb0>)
 801f11a:	695b      	ldr	r3, [r3, #20]
 801f11c:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801f11e:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801f120:	690a      	ldr	r2, [r1, #16]
 801f122:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801f124:	bb33      	cbnz	r3, 801f174 <dhcp_handle_ack.isra.0+0x84>
    dhcp->subnet_mask_given = 0;
 801f126:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801f128:	79eb      	ldrb	r3, [r5, #7]
 801f12a:	2b00      	cmp	r3, #0
 801f12c:	d12c      	bne.n	801f188 <dhcp_handle_ack.isra.0+0x98>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801f12e:	7a2b      	ldrb	r3, [r5, #8]
 801f130:	b1a3      	cbz	r3, 801f15c <dhcp_handle_ack.isra.0+0x6c>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801f132:	4c1b      	ldr	r4, [pc, #108]	; (801f1a0 <dhcp_handle_ack.isra.0+0xb0>)
 801f134:	6a20      	ldr	r0, [r4, #32]
 801f136:	f7f8 fa05 	bl	8017544 <lwip_htonl>
 801f13a:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 801f13c:	a901      	add	r1, sp, #4
 801f13e:	2000      	movs	r0, #0
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801f140:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 801f142:	f7f8 fdb7 	bl	8017cb4 <dns_setserver>
  for (n = 0; (n < LWIP_DHCP_PROVIDE_DNS_SERVERS) && dhcp_option_given(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n); n++) {
 801f146:	7a6b      	ldrb	r3, [r5, #9]
 801f148:	b143      	cbz	r3, 801f15c <dhcp_handle_ack.isra.0+0x6c>
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801f14a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801f14c:	f7f8 f9fa 	bl	8017544 <lwip_htonl>
 801f150:	4603      	mov	r3, r0
    dns_setserver(n, &dns_addr);
 801f152:	a901      	add	r1, sp, #4
 801f154:	2001      	movs	r0, #1
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
 801f156:	9301      	str	r3, [sp, #4]
    dns_setserver(n, &dns_addr);
 801f158:	f7f8 fdac 	bl	8017cb4 <dns_setserver>
}
 801f15c:	b003      	add	sp, #12
 801f15e:	bd30      	pop	{r4, r5, pc}
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 801f160:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801f162:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801f166:	08db      	lsrs	r3, r3, #3
 801f168:	6323      	str	r3, [r4, #48]	; 0x30
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801f16a:	79ab      	ldrb	r3, [r5, #6]
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801f16c:	690a      	ldr	r2, [r1, #16]
 801f16e:	61e2      	str	r2, [r4, #28]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801f170:	2b00      	cmp	r3, #0
 801f172:	d0d8      	beq.n	801f126 <dhcp_handle_ack.isra.0+0x36>
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801f174:	4b0a      	ldr	r3, [pc, #40]	; (801f1a0 <dhcp_handle_ack.isra.0+0xb0>)
 801f176:	6998      	ldr	r0, [r3, #24]
 801f178:	f7f8 f9e4 	bl	8017544 <lwip_htonl>
    dhcp->subnet_mask_given = 1;
 801f17c:	2301      	movs	r3, #1
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 801f17e:	6220      	str	r0, [r4, #32]
    dhcp->subnet_mask_given = 1;
 801f180:	71e3      	strb	r3, [r4, #7]
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 801f182:	79eb      	ldrb	r3, [r5, #7]
 801f184:	2b00      	cmp	r3, #0
 801f186:	d0d2      	beq.n	801f12e <dhcp_handle_ack.isra.0+0x3e>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 801f188:	4b05      	ldr	r3, [pc, #20]	; (801f1a0 <dhcp_handle_ack.isra.0+0xb0>)
 801f18a:	69d8      	ldr	r0, [r3, #28]
 801f18c:	f7f8 f9da 	bl	8017544 <lwip_htonl>
 801f190:	6260      	str	r0, [r4, #36]	; 0x24
 801f192:	e7cc      	b.n	801f12e <dhcp_handle_ack.isra.0+0x3e>
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 801f194:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801f196:	085b      	lsrs	r3, r3, #1
 801f198:	e7bb      	b.n	801f112 <dhcp_handle_ack.isra.0+0x22>
 801f19a:	bf00      	nop
 801f19c:	2002e4bc 	.word	0x2002e4bc
 801f1a0:	2002e4c8 	.word	0x2002e4c8

0801f1a4 <dhcp_recv>:
  struct netif *netif = ip_current_input_netif();
 801f1a4:	4bb0      	ldr	r3, [pc, #704]	; (801f468 <dhcp_recv+0x2c4>)
{
 801f1a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct netif *netif = ip_current_input_netif();
 801f1aa:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
 801f1ae:	b08b      	sub	sp, #44	; 0x2c
 801f1b0:	4693      	mov	fp, r2
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801f1b2:	f8da 9028 	ldr.w	r9, [sl, #40]	; 0x28
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 801f1b6:	f1b9 0f00 	cmp.w	r9, #0
 801f1ba:	d047      	beq.n	801f24c <dhcp_recv+0xa8>
 801f1bc:	f899 3004 	ldrb.w	r3, [r9, #4]
 801f1c0:	2b00      	cmp	r3, #0
 801f1c2:	d043      	beq.n	801f24c <dhcp_recv+0xa8>
  if (p->len < DHCP_MIN_REPLY_LEN) {
 801f1c4:	8953      	ldrh	r3, [r2, #10]
 801f1c6:	2b2b      	cmp	r3, #43	; 0x2b
 801f1c8:	d940      	bls.n	801f24c <dhcp_recv+0xa8>
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 801f1ca:	6855      	ldr	r5, [r2, #4]
  if (reply_msg->op != DHCP_BOOTREPLY) {
 801f1cc:	782b      	ldrb	r3, [r5, #0]
 801f1ce:	2b02      	cmp	r3, #2
 801f1d0:	d13c      	bne.n	801f24c <dhcp_recv+0xa8>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801f1d2:	f89a 6034 	ldrb.w	r6, [sl, #52]	; 0x34
 801f1d6:	b186      	cbz	r6, 801f1fa <dhcp_recv+0x56>
 801f1d8:	f10a 012e 	add.w	r1, sl, #46	; 0x2e
 801f1dc:	f105 021c 	add.w	r2, r5, #28
 801f1e0:	2300      	movs	r3, #0
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801f1e2:	f811 4b01 	ldrb.w	r4, [r1], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801f1e6:	3301      	adds	r3, #1
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801f1e8:	f812 0b01 	ldrb.w	r0, [r2], #1
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801f1ec:	b2db      	uxtb	r3, r3
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 801f1ee:	4284      	cmp	r4, r0
 801f1f0:	d12c      	bne.n	801f24c <dhcp_recv+0xa8>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801f1f2:	2b06      	cmp	r3, #6
 801f1f4:	d001      	beq.n	801f1fa <dhcp_recv+0x56>
 801f1f6:	42b3      	cmp	r3, r6
 801f1f8:	d3f3      	bcc.n	801f1e2 <dhcp_recv+0x3e>
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801f1fa:	6868      	ldr	r0, [r5, #4]
 801f1fc:	f7f8 f9a2 	bl	8017544 <lwip_htonl>
 801f200:	f8d9 3000 	ldr.w	r3, [r9]
 801f204:	4298      	cmp	r0, r3
 801f206:	d121      	bne.n	801f24c <dhcp_recv+0xa8>
  dhcp_clear_all_options(dhcp);
 801f208:	2200      	movs	r2, #0
 801f20a:	4998      	ldr	r1, [pc, #608]	; (801f46c <dhcp_recv+0x2c8>)
 801f20c:	604a      	str	r2, [r1, #4]
 801f20e:	810a      	strh	r2, [r1, #8]
  if (p->len < DHCP_SNAME_OFS) {
 801f210:	f8bb 300a 	ldrh.w	r3, [fp, #10]
  dhcp_clear_all_options(dhcp);
 801f214:	600a      	str	r2, [r1, #0]
  if (p->len < DHCP_SNAME_OFS) {
 801f216:	2b2b      	cmp	r3, #43	; 0x2b
 801f218:	d918      	bls.n	801f24c <dhcp_recv+0xa8>
  int parse_sname_as_options = 0;
 801f21a:	9204      	str	r2, [sp, #16]
  options_idx_max = p->tot_len;
 801f21c:	f8bb 2008 	ldrh.w	r2, [fp, #8]
 801f220:	9202      	str	r2, [sp, #8]
  options_idx = DHCP_OPTIONS_OFS;
 801f222:	22f0      	movs	r2, #240	; 0xf0
 801f224:	e9cd a906 	strd	sl, r9, [sp, #24]
 801f228:	9203      	str	r2, [sp, #12]
 801f22a:	465d      	mov	r5, fp
 801f22c:	e9dd 2a02 	ldrd	r2, sl, [sp, #8]
 801f230:	e000      	b.n	801f234 <dhcp_recv+0x90>
 801f232:	896b      	ldrh	r3, [r5, #10]
  while ((q != NULL) && (options_idx >= q->len)) {
 801f234:	459a      	cmp	sl, r3
    options_idx = (u16_t)(options_idx - q->len);
 801f236:	ebaa 0103 	sub.w	r1, sl, r3
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801f23a:	eba2 0303 	sub.w	r3, r2, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801f23e:	d30b      	bcc.n	801f258 <dhcp_recv+0xb4>
    q = q->next;
 801f240:	682d      	ldr	r5, [r5, #0]
    options_idx = (u16_t)(options_idx - q->len);
 801f242:	fa1f fa81 	uxth.w	sl, r1
    options_idx_max = (u16_t)(options_idx_max - q->len);
 801f246:	b29a      	uxth	r2, r3
  while ((q != NULL) && (options_idx >= q->len)) {
 801f248:	2d00      	cmp	r5, #0
 801f24a:	d1f2      	bne.n	801f232 <dhcp_recv+0x8e>
  pbuf_free(p);
 801f24c:	4658      	mov	r0, fp
 801f24e:	f7f9 ffc9 	bl	80191e4 <pbuf_free>
}
 801f252:	b00b      	add	sp, #44	; 0x2c
 801f254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  options = (u8_t *)q->payload;
 801f258:	686b      	ldr	r3, [r5, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801f25a:	4592      	cmp	sl, r2
 801f25c:	e9cd 2a02 	strd	r2, sl, [sp, #8]
  options = (u8_t *)q->payload;
 801f260:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801f262:	f080 81ff 	bcs.w	801f664 <dhcp_recv+0x4c0>
 801f266:	9e03      	ldr	r6, [sp, #12]
 801f268:	9b01      	ldr	r3, [sp, #4]
 801f26a:	5d9b      	ldrb	r3, [r3, r6]
 801f26c:	2bff      	cmp	r3, #255	; 0xff
 801f26e:	f000 81f9 	beq.w	801f664 <dhcp_recv+0x4c0>
    u16_t val_offset = (u16_t)(offset + 2);
 801f272:	1cb7      	adds	r7, r6, #2
 801f274:	b2bf      	uxth	r7, r7
    if (val_offset < offset) {
 801f276:	42b7      	cmp	r7, r6
 801f278:	d3e8      	bcc.n	801f24c <dhcp_recv+0xa8>
    if ((offset + 1) < q->len) {
 801f27a:	1c71      	adds	r1, r6, #1
 801f27c:	896a      	ldrh	r2, [r5, #10]
 801f27e:	4291      	cmp	r1, r2
 801f280:	f280 8128 	bge.w	801f4d4 <dhcp_recv+0x330>
      len = options[offset + 1];
 801f284:	9801      	ldr	r0, [sp, #4]
 801f286:	4430      	add	r0, r6
 801f288:	7844      	ldrb	r4, [r0, #1]
    switch (op) {
 801f28a:	2b3b      	cmp	r3, #59	; 0x3b
 801f28c:	d83e      	bhi.n	801f30c <dhcp_recv+0x168>
 801f28e:	e8df f013 	tbh	[pc, r3, lsl #1]
 801f292:	0040      	.short	0x0040
 801f294:	003d0066 	.word	0x003d0066
 801f298:	003d0112 	.word	0x003d0112
 801f29c:	0053003d 	.word	0x0053003d
 801f2a0:	003d003d 	.word	0x003d003d
 801f2a4:	003d003d 	.word	0x003d003d
 801f2a8:	003d003d 	.word	0x003d003d
 801f2ac:	003d003d 	.word	0x003d003d
 801f2b0:	003d003d 	.word	0x003d003d
 801f2b4:	003d003d 	.word	0x003d003d
 801f2b8:	003d003d 	.word	0x003d003d
 801f2bc:	003d003d 	.word	0x003d003d
 801f2c0:	003d003d 	.word	0x003d003d
 801f2c4:	003d003d 	.word	0x003d003d
 801f2c8:	003d003d 	.word	0x003d003d
 801f2cc:	003d003d 	.word	0x003d003d
 801f2d0:	003d003d 	.word	0x003d003d
 801f2d4:	003d003d 	.word	0x003d003d
 801f2d8:	003d003d 	.word	0x003d003d
 801f2dc:	003d003d 	.word	0x003d003d
 801f2e0:	003d003d 	.word	0x003d003d
 801f2e4:	003d003d 	.word	0x003d003d
 801f2e8:	003d003d 	.word	0x003d003d
 801f2ec:	003d003d 	.word	0x003d003d
 801f2f0:	003d003d 	.word	0x003d003d
 801f2f4:	003d003d 	.word	0x003d003d
 801f2f8:	00cc0105 	.word	0x00cc0105
 801f2fc:	00b300c0 	.word	0x00b300c0
 801f300:	003d003d 	.word	0x003d003d
 801f304:	00f9003d 	.word	0x00f9003d
 801f308:	00dd      	.short	0x00dd
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801f30a:	2400      	movs	r4, #0
    if (op == DHCP_OPTION_PAD) {
 801f30c:	2b00      	cmp	r3, #0
 801f30e:	f040 827c 	bne.w	801f80a <dhcp_recv+0x666>
      offset++;
 801f312:	b28e      	uxth	r6, r1
    if (offset >= q->len) {
 801f314:	4296      	cmp	r6, r2
 801f316:	f0c0 81a1 	bcc.w	801f65c <dhcp_recv+0x4b8>
      offset_max = (u16_t)(offset_max - q->len);
 801f31a:	9b02      	ldr	r3, [sp, #8]
      offset = (u16_t)(offset - q->len);
 801f31c:	1ab6      	subs	r6, r6, r2
      offset_max = (u16_t)(offset_max - q->len);
 801f31e:	1a9a      	subs	r2, r3, r2
      offset = (u16_t)(offset - q->len);
 801f320:	b2b6      	uxth	r6, r6
      offset_max = (u16_t)(offset_max - q->len);
 801f322:	b293      	uxth	r3, r2
      if (offset < offset_max) {
 801f324:	429e      	cmp	r6, r3
      offset_max = (u16_t)(offset_max - q->len);
 801f326:	9302      	str	r3, [sp, #8]
      if (offset < offset_max) {
 801f328:	d290      	bcs.n	801f24c <dhcp_recv+0xa8>
        q = q->next;
 801f32a:	682d      	ldr	r5, [r5, #0]
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801f32c:	2d00      	cmp	r5, #0
 801f32e:	f000 81cd 	beq.w	801f6cc <dhcp_recv+0x528>
        options = (u8_t *)q->payload;
 801f332:	686b      	ldr	r3, [r5, #4]
 801f334:	9301      	str	r3, [sp, #4]
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801f336:	e797      	b.n	801f268 <dhcp_recv+0xc4>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801f338:	07a3      	lsls	r3, r4, #30
 801f33a:	f040 81da 	bne.w	801f6f2 <dhcp_recv+0x54e>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801f33e:	2c08      	cmp	r4, #8
 801f340:	4623      	mov	r3, r4
 801f342:	bf28      	it	cs
 801f344:	2308      	movcs	r3, #8
 801f346:	b2db      	uxtb	r3, r3
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801f348:	429c      	cmp	r4, r3
 801f34a:	f080 824f 	bcs.w	801f7ec <dhcp_recv+0x648>
 801f34e:	4b48      	ldr	r3, [pc, #288]	; (801f470 <dhcp_recv+0x2cc>)
 801f350:	f240 623c 	movw	r2, #1596	; 0x63c
 801f354:	4947      	ldr	r1, [pc, #284]	; (801f474 <dhcp_recv+0x2d0>)
 801f356:	4848      	ldr	r0, [pc, #288]	; (801f478 <dhcp_recv+0x2d4>)
 801f358:	f004 f85c 	bl	8023414 <iprintf>
 801f35c:	e776      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f35e:	2c04      	cmp	r4, #4
 801f360:	f040 8174 	bne.w	801f64c <dhcp_recv+0x4a8>
      if (offset + len + 2 > 0xFFFF) {
 801f364:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801f368:	429e      	cmp	r6, r3
 801f36a:	f73f af6f 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f36e:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 801f370:	f04f 0906 	mov.w	r9, #6
      offset = (u16_t)(offset + len + 2);
 801f374:	b2b6      	uxth	r6, r6
        u32_t value = 0;
 801f376:	2300      	movs	r3, #0
 801f378:	4a3c      	ldr	r2, [pc, #240]	; (801f46c <dhcp_recv+0x2c8>)
 801f37a:	9605      	str	r6, [sp, #20]
 801f37c:	eb02 0a09 	add.w	sl, r2, r9
 801f380:	9309      	str	r3, [sp, #36]	; 0x24
 801f382:	e02e      	b.n	801f3e2 <dhcp_recv+0x23e>
          copy_len = LWIP_MIN(decode_len, 4);
 801f384:	2c04      	cmp	r4, #4
 801f386:	46a0      	mov	r8, r4
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801f388:	f89a 6000 	ldrb.w	r6, [sl]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801f38c:	463b      	mov	r3, r7
          copy_len = LWIP_MIN(decode_len, 4);
 801f38e:	bf28      	it	cs
 801f390:	f04f 0804 	movcs.w	r8, #4
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801f394:	a909      	add	r1, sp, #36	; 0x24
 801f396:	4628      	mov	r0, r5
          copy_len = LWIP_MIN(decode_len, 4);
 801f398:	fa5f f888 	uxtb.w	r8, r8
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801f39c:	4642      	mov	r2, r8
        if (!dhcp_option_given(dhcp, decode_idx)) {
 801f39e:	2e00      	cmp	r6, #0
 801f3a0:	f040 817a 	bne.w	801f698 <dhcp_recv+0x4f4>
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801f3a4:	f7fa f9b6 	bl	8019714 <pbuf_copy_partial>
 801f3a8:	4580      	cmp	r8, r0
            dhcp_got_option(dhcp, decode_idx);
 801f3aa:	f04f 0301 	mov.w	r3, #1
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 801f3ae:	f47f af4d 	bne.w	801f24c <dhcp_recv+0xa8>
          if (decode_len > 4) {
 801f3b2:	2c04      	cmp	r4, #4
 801f3b4:	f240 8173 	bls.w	801f69e <dhcp_recv+0x4fa>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801f3b8:	07a6      	lsls	r6, r4, #30
 801f3ba:	f040 817f 	bne.w	801f6bc <dhcp_recv+0x518>
            dhcp_got_option(dhcp, decode_idx);
 801f3be:	f80a 3b01 	strb.w	r3, [sl], #1
            decode_len = (u8_t)(decode_len - 4);
 801f3c2:	3c04      	subs	r4, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801f3c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f3c6:	f7f8 f8bd 	bl	8017544 <lwip_htonl>
            next_val_offset = (u16_t)(val_offset + 4);
 801f3ca:	1d3b      	adds	r3, r7, #4
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801f3cc:	4a2b      	ldr	r2, [pc, #172]	; (801f47c <dhcp_recv+0x2d8>)
            decode_len = (u8_t)(decode_len - 4);
 801f3ce:	b2e4      	uxtb	r4, r4
            next_val_offset = (u16_t)(val_offset + 4);
 801f3d0:	b29b      	uxth	r3, r3
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801f3d2:	f842 0029 	str.w	r0, [r2, r9, lsl #2]
            decode_idx++;
 801f3d6:	f109 0901 	add.w	r9, r9, #1
            if (next_val_offset < val_offset) {
 801f3da:	429f      	cmp	r7, r3
            goto decode_next;
 801f3dc:	461f      	mov	r7, r3
            if (next_val_offset < val_offset) {
 801f3de:	f63f af35 	bhi.w	801f24c <dhcp_recv+0xa8>
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 801f3e2:	f1b9 0f09 	cmp.w	r9, #9
 801f3e6:	d9cd      	bls.n	801f384 <dhcp_recv+0x1e0>
 801f3e8:	4b21      	ldr	r3, [pc, #132]	; (801f470 <dhcp_recv+0x2cc>)
 801f3ea:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 801f3ee:	4924      	ldr	r1, [pc, #144]	; (801f480 <dhcp_recv+0x2dc>)
 801f3f0:	4821      	ldr	r0, [pc, #132]	; (801f478 <dhcp_recv+0x2d4>)
 801f3f2:	f004 f80f 	bl	8023414 <iprintf>
 801f3f6:	e7c5      	b.n	801f384 <dhcp_recv+0x1e0>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f3f8:	2c04      	cmp	r4, #4
 801f3fa:	f040 80ef 	bne.w	801f5dc <dhcp_recv+0x438>
      if (offset + len + 2 > 0xFFFF) {
 801f3fe:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801f402:	429e      	cmp	r6, r3
 801f404:	f73f af22 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f408:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 801f40a:	f04f 0902 	mov.w	r9, #2
      offset = (u16_t)(offset + len + 2);
 801f40e:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f410:	e7b1      	b.n	801f376 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801f412:	2c01      	cmp	r4, #1
 801f414:	f040 80f2 	bne.w	801f5fc <dhcp_recv+0x458>
      if (offset + len + 2 > 0xFFFF) {
 801f418:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801f41c:	4299      	cmp	r1, r3
 801f41e:	f43f af15 	beq.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f422:	3603      	adds	r6, #3
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 801f424:	46a1      	mov	r9, r4
      offset = (u16_t)(offset + len + 2);
 801f426:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f428:	e7a5      	b.n	801f376 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801f42a:	2c01      	cmp	r4, #1
 801f42c:	f040 80ee 	bne.w	801f60c <dhcp_recv+0x468>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801f430:	9b03      	ldr	r3, [sp, #12]
 801f432:	2bf0      	cmp	r3, #240	; 0xf0
 801f434:	f040 8165 	bne.w	801f702 <dhcp_recv+0x55e>
      if (offset + len + 2 > 0xFFFF) {
 801f438:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801f43c:	4299      	cmp	r1, r3
 801f43e:	f43f af05 	beq.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f442:	3603      	adds	r6, #3
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 801f444:	f04f 0900 	mov.w	r9, #0
      offset = (u16_t)(offset + len + 2);
 801f448:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f44a:	e794      	b.n	801f376 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f44c:	2c04      	cmp	r4, #4
 801f44e:	f040 80e5 	bne.w	801f61c <dhcp_recv+0x478>
      if (offset + len + 2 > 0xFFFF) {
 801f452:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801f456:	429e      	cmp	r6, r3
 801f458:	f73f aef8 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f45c:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_T2;
 801f45e:	f04f 0905 	mov.w	r9, #5
      offset = (u16_t)(offset + len + 2);
 801f462:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f464:	e787      	b.n	801f376 <dhcp_recv+0x1d2>
 801f466:	bf00      	nop
 801f468:	2001f46c 	.word	0x2001f46c
 801f46c:	2002e4bc 	.word	0x2002e4bc
 801f470:	08042568 	.word	0x08042568
 801f474:	080427d8 	.word	0x080427d8
 801f478:	08029f34 	.word	0x08029f34
 801f47c:	2002e4c8 	.word	0x2002e4c8
 801f480:	08042820 	.word	0x08042820
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f484:	2c04      	cmp	r4, #4
 801f486:	f040 80b1 	bne.w	801f5ec <dhcp_recv+0x448>
      if (offset + len + 2 > 0xFFFF) {
 801f48a:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801f48e:	429e      	cmp	r6, r3
 801f490:	f73f aedc 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f494:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_T1;
 801f496:	46a1      	mov	r9, r4
      offset = (u16_t)(offset + len + 2);
 801f498:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f49a:	e76c      	b.n	801f376 <dhcp_recv+0x1d2>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f49c:	2c04      	cmp	r4, #4
 801f49e:	f040 80c5 	bne.w	801f62c <dhcp_recv+0x488>
      if (offset + len + 2 > 0xFFFF) {
 801f4a2:	f64f 73f9 	movw	r3, #65529	; 0xfff9
 801f4a6:	429e      	cmp	r6, r3
 801f4a8:	f73f aed0 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f4ac:	3606      	adds	r6, #6
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 801f4ae:	f04f 0903 	mov.w	r9, #3
      offset = (u16_t)(offset + len + 2);
 801f4b2:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f4b4:	e75f      	b.n	801f376 <dhcp_recv+0x1d2>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801f4b6:	2c03      	cmp	r4, #3
 801f4b8:	f240 80c0 	bls.w	801f63c <dhcp_recv+0x498>
      if (offset + len + 2 > 0xFFFF) {
 801f4bc:	4426      	add	r6, r4
 801f4be:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801f4c2:	429e      	cmp	r6, r3
 801f4c4:	f73f aec2 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f4c8:	193e      	adds	r6, r7, r4
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 801f4ca:	f04f 0907 	mov.w	r9, #7
        decode_len = 4; /* only copy the first given router */
 801f4ce:	2404      	movs	r4, #4
      offset = (u16_t)(offset + len + 2);
 801f4d0:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f4d2:	e750      	b.n	801f376 <dhcp_recv+0x1d2>
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 801f4d4:	6828      	ldr	r0, [r5, #0]
 801f4d6:	b110      	cbz	r0, 801f4de <dhcp_recv+0x33a>
 801f4d8:	6840      	ldr	r0, [r0, #4]
 801f4da:	7804      	ldrb	r4, [r0, #0]
 801f4dc:	e6d5      	b.n	801f28a <dhcp_recv+0xe6>
    switch (op) {
 801f4de:	2b3b      	cmp	r3, #59	; 0x3b
 801f4e0:	f63f af13 	bhi.w	801f30a <dhcp_recv+0x166>
 801f4e4:	a001      	add	r0, pc, #4	; (adr r0, 801f4ec <dhcp_recv+0x348>)
 801f4e6:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801f4ea:	bf00      	nop
 801f4ec:	0801f313 	.word	0x0801f313
 801f4f0:	0801f64d 	.word	0x0801f64d
 801f4f4:	0801f30b 	.word	0x0801f30b
 801f4f8:	0801f63d 	.word	0x0801f63d
 801f4fc:	0801f30b 	.word	0x0801f30b
 801f500:	0801f30b 	.word	0x0801f30b
 801f504:	0801f30b 	.word	0x0801f30b
 801f508:	0801f30b 	.word	0x0801f30b
 801f50c:	0801f30b 	.word	0x0801f30b
 801f510:	0801f30b 	.word	0x0801f30b
 801f514:	0801f30b 	.word	0x0801f30b
 801f518:	0801f30b 	.word	0x0801f30b
 801f51c:	0801f30b 	.word	0x0801f30b
 801f520:	0801f30b 	.word	0x0801f30b
 801f524:	0801f30b 	.word	0x0801f30b
 801f528:	0801f30b 	.word	0x0801f30b
 801f52c:	0801f30b 	.word	0x0801f30b
 801f530:	0801f30b 	.word	0x0801f30b
 801f534:	0801f30b 	.word	0x0801f30b
 801f538:	0801f30b 	.word	0x0801f30b
 801f53c:	0801f30b 	.word	0x0801f30b
 801f540:	0801f30b 	.word	0x0801f30b
 801f544:	0801f30b 	.word	0x0801f30b
 801f548:	0801f30b 	.word	0x0801f30b
 801f54c:	0801f30b 	.word	0x0801f30b
 801f550:	0801f30b 	.word	0x0801f30b
 801f554:	0801f30b 	.word	0x0801f30b
 801f558:	0801f30b 	.word	0x0801f30b
 801f55c:	0801f30b 	.word	0x0801f30b
 801f560:	0801f30b 	.word	0x0801f30b
 801f564:	0801f30b 	.word	0x0801f30b
 801f568:	0801f30b 	.word	0x0801f30b
 801f56c:	0801f30b 	.word	0x0801f30b
 801f570:	0801f30b 	.word	0x0801f30b
 801f574:	0801f30b 	.word	0x0801f30b
 801f578:	0801f30b 	.word	0x0801f30b
 801f57c:	0801f30b 	.word	0x0801f30b
 801f580:	0801f30b 	.word	0x0801f30b
 801f584:	0801f30b 	.word	0x0801f30b
 801f588:	0801f30b 	.word	0x0801f30b
 801f58c:	0801f30b 	.word	0x0801f30b
 801f590:	0801f30b 	.word	0x0801f30b
 801f594:	0801f30b 	.word	0x0801f30b
 801f598:	0801f30b 	.word	0x0801f30b
 801f59c:	0801f30b 	.word	0x0801f30b
 801f5a0:	0801f30b 	.word	0x0801f30b
 801f5a4:	0801f30b 	.word	0x0801f30b
 801f5a8:	0801f30b 	.word	0x0801f30b
 801f5ac:	0801f30b 	.word	0x0801f30b
 801f5b0:	0801f30b 	.word	0x0801f30b
 801f5b4:	0801f30b 	.word	0x0801f30b
 801f5b8:	0801f62d 	.word	0x0801f62d
 801f5bc:	0801f60d 	.word	0x0801f60d
 801f5c0:	0801f5fd 	.word	0x0801f5fd
 801f5c4:	0801f5dd 	.word	0x0801f5dd
 801f5c8:	0801f30b 	.word	0x0801f30b
 801f5cc:	0801f30b 	.word	0x0801f30b
 801f5d0:	0801f30b 	.word	0x0801f30b
 801f5d4:	0801f5ed 	.word	0x0801f5ed
 801f5d8:	0801f61d 	.word	0x0801f61d
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f5dc:	4b8f      	ldr	r3, [pc, #572]	; (801f81c <dhcp_recv+0x678>)
 801f5de:	f240 6259 	movw	r2, #1625	; 0x659
 801f5e2:	498f      	ldr	r1, [pc, #572]	; (801f820 <dhcp_recv+0x67c>)
 801f5e4:	488f      	ldr	r0, [pc, #572]	; (801f824 <dhcp_recv+0x680>)
 801f5e6:	f003 ff15 	bl	8023414 <iprintf>
 801f5ea:	e62f      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f5ec:	4b8b      	ldr	r3, [pc, #556]	; (801f81c <dhcp_recv+0x678>)
 801f5ee:	f240 625d 	movw	r2, #1629	; 0x65d
 801f5f2:	498b      	ldr	r1, [pc, #556]	; (801f820 <dhcp_recv+0x67c>)
 801f5f4:	488b      	ldr	r0, [pc, #556]	; (801f824 <dhcp_recv+0x680>)
 801f5f6:	f003 ff0d 	bl	8023414 <iprintf>
 801f5fa:	e627      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801f5fc:	4b87      	ldr	r3, [pc, #540]	; (801f81c <dhcp_recv+0x678>)
 801f5fe:	f240 6255 	movw	r2, #1621	; 0x655
 801f602:	4989      	ldr	r1, [pc, #548]	; (801f828 <dhcp_recv+0x684>)
 801f604:	4887      	ldr	r0, [pc, #540]	; (801f824 <dhcp_recv+0x680>)
 801f606:	f003 ff05 	bl	8023414 <iprintf>
 801f60a:	e61f      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 801f60c:	4b83      	ldr	r3, [pc, #524]	; (801f81c <dhcp_recv+0x678>)
 801f60e:	f240 624f 	movw	r2, #1615	; 0x64f
 801f612:	4985      	ldr	r1, [pc, #532]	; (801f828 <dhcp_recv+0x684>)
 801f614:	4883      	ldr	r0, [pc, #524]	; (801f824 <dhcp_recv+0x680>)
 801f616:	f003 fefd 	bl	8023414 <iprintf>
 801f61a:	e617      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f61c:	4b7f      	ldr	r3, [pc, #508]	; (801f81c <dhcp_recv+0x678>)
 801f61e:	f240 6261 	movw	r2, #1633	; 0x661
 801f622:	497f      	ldr	r1, [pc, #508]	; (801f820 <dhcp_recv+0x67c>)
 801f624:	487f      	ldr	r0, [pc, #508]	; (801f824 <dhcp_recv+0x680>)
 801f626:	f003 fef5 	bl	8023414 <iprintf>
 801f62a:	e60f      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f62c:	4b7b      	ldr	r3, [pc, #492]	; (801f81c <dhcp_recv+0x678>)
 801f62e:	f240 6241 	movw	r2, #1601	; 0x641
 801f632:	497b      	ldr	r1, [pc, #492]	; (801f820 <dhcp_recv+0x67c>)
 801f634:	487b      	ldr	r0, [pc, #492]	; (801f824 <dhcp_recv+0x680>)
 801f636:	f003 feed 	bl	8023414 <iprintf>
 801f63a:	e607      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 801f63c:	4b77      	ldr	r3, [pc, #476]	; (801f81c <dhcp_recv+0x678>)
 801f63e:	f240 6233 	movw	r2, #1587	; 0x633
 801f642:	497a      	ldr	r1, [pc, #488]	; (801f82c <dhcp_recv+0x688>)
 801f644:	4877      	ldr	r0, [pc, #476]	; (801f824 <dhcp_recv+0x680>)
 801f646:	f003 fee5 	bl	8023414 <iprintf>
 801f64a:	e5ff      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 801f64c:	4b73      	ldr	r3, [pc, #460]	; (801f81c <dhcp_recv+0x678>)
 801f64e:	f240 622e 	movw	r2, #1582	; 0x62e
 801f652:	4973      	ldr	r1, [pc, #460]	; (801f820 <dhcp_recv+0x67c>)
 801f654:	4873      	ldr	r0, [pc, #460]	; (801f824 <dhcp_recv+0x680>)
 801f656:	f003 fedd 	bl	8023414 <iprintf>
 801f65a:	e5f7      	b.n	801f24c <dhcp_recv+0xa8>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 801f65c:	9b02      	ldr	r3, [sp, #8]
 801f65e:	429e      	cmp	r6, r3
 801f660:	f4ff ae02 	bcc.w	801f268 <dhcp_recv+0xc4>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 801f664:	4b72      	ldr	r3, [pc, #456]	; (801f830 <dhcp_recv+0x68c>)
 801f666:	781b      	ldrb	r3, [r3, #0]
 801f668:	b153      	cbz	r3, 801f680 <dhcp_recv+0x4dc>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801f66a:	4b72      	ldr	r3, [pc, #456]	; (801f834 <dhcp_recv+0x690>)
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801f66c:	2200      	movs	r2, #0
 801f66e:	4970      	ldr	r1, [pc, #448]	; (801f830 <dhcp_recv+0x68c>)
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801f670:	681b      	ldr	r3, [r3, #0]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801f672:	700a      	strb	r2, [r1, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 801f674:	2b01      	cmp	r3, #1
 801f676:	d033      	beq.n	801f6e0 <dhcp_recv+0x53c>
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 801f678:	2b02      	cmp	r3, #2
 801f67a:	d004      	beq.n	801f686 <dhcp_recv+0x4e2>
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 801f67c:	2b03      	cmp	r3, #3
 801f67e:	d02d      	beq.n	801f6dc <dhcp_recv+0x538>
  } else if (parse_sname_as_options) {
 801f680:	9b04      	ldr	r3, [sp, #16]
 801f682:	2b00      	cmp	r3, #0
 801f684:	d045      	beq.n	801f712 <dhcp_recv+0x56e>
    parse_sname_as_options = 0;
 801f686:	2300      	movs	r3, #0
    options_idx = DHCP_SNAME_OFS;
 801f688:	206c      	movs	r0, #108	; 0x6c
    parse_sname_as_options = 0;
 801f68a:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_SNAME_OFS;
 801f68c:	232c      	movs	r3, #44	; 0x2c
 801f68e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801f692:	f8bb 300a 	ldrh.w	r3, [fp, #10]
 801f696:	e5c8      	b.n	801f22a <dhcp_recv+0x86>
 801f698:	9e05      	ldr	r6, [sp, #20]
 801f69a:	896a      	ldrh	r2, [r5, #10]
 801f69c:	e63a      	b.n	801f314 <dhcp_recv+0x170>
 801f69e:	9e05      	ldr	r6, [sp, #20]
          } else if (decode_len == 4) {
 801f6a0:	d023      	beq.n	801f6ea <dhcp_recv+0x546>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801f6a2:	2c01      	cmp	r4, #1
 801f6a4:	f040 809a 	bne.w	801f7dc <dhcp_recv+0x638>
            value = ((u8_t *)&value)[0];
 801f6a8:	f89d 0024 	ldrb.w	r0, [sp, #36]	; 0x24
          dhcp_set_option_value(dhcp, decode_idx, value);
 801f6ac:	4a61      	ldr	r2, [pc, #388]	; (801f834 <dhcp_recv+0x690>)
          dhcp_got_option(dhcp, decode_idx);
 801f6ae:	2301      	movs	r3, #1
          dhcp_set_option_value(dhcp, decode_idx, value);
 801f6b0:	f842 0029 	str.w	r0, [r2, r9, lsl #2]
          dhcp_got_option(dhcp, decode_idx);
 801f6b4:	4a5e      	ldr	r2, [pc, #376]	; (801f830 <dhcp_recv+0x68c>)
 801f6b6:	f802 3009 	strb.w	r3, [r2, r9]
          dhcp_set_option_value(dhcp, decode_idx, value);
 801f6ba:	e7ee      	b.n	801f69a <dhcp_recv+0x4f6>
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801f6bc:	4b57      	ldr	r3, [pc, #348]	; (801f81c <dhcp_recv+0x678>)
 801f6be:	f240 6281 	movw	r2, #1665	; 0x681
 801f6c2:	495d      	ldr	r1, [pc, #372]	; (801f838 <dhcp_recv+0x694>)
 801f6c4:	4857      	ldr	r0, [pc, #348]	; (801f824 <dhcp_recv+0x680>)
 801f6c6:	f003 fea5 	bl	8023414 <iprintf>
 801f6ca:	e5bf      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 801f6cc:	4b53      	ldr	r3, [pc, #332]	; (801f81c <dhcp_recv+0x678>)
 801f6ce:	f240 629d 	movw	r2, #1693	; 0x69d
 801f6d2:	495a      	ldr	r1, [pc, #360]	; (801f83c <dhcp_recv+0x698>)
 801f6d4:	4853      	ldr	r0, [pc, #332]	; (801f824 <dhcp_recv+0x680>)
 801f6d6:	f003 fe9d 	bl	8023414 <iprintf>
 801f6da:	e5b7      	b.n	801f24c <dhcp_recv+0xa8>
      parse_sname_as_options = 1;
 801f6dc:	2301      	movs	r3, #1
 801f6de:	9304      	str	r3, [sp, #16]
    options_idx = DHCP_FILE_OFS;
 801f6e0:	27ec      	movs	r7, #236	; 0xec
 801f6e2:	236c      	movs	r3, #108	; 0x6c
 801f6e4:	e9cd 7302 	strd	r7, r3, [sp, #8]
 801f6e8:	e7d3      	b.n	801f692 <dhcp_recv+0x4ee>
            value = lwip_ntohl(value);
 801f6ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f6ec:	f7f7 ff2a 	bl	8017544 <lwip_htonl>
 801f6f0:	e7dc      	b.n	801f6ac <dhcp_recv+0x508>
        LWIP_ERROR("len %% 4 == 0", len % 4 == 0, return ERR_VAL;);
 801f6f2:	4b4a      	ldr	r3, [pc, #296]	; (801f81c <dhcp_recv+0x678>)
 801f6f4:	f240 6239 	movw	r2, #1593	; 0x639
 801f6f8:	4951      	ldr	r1, [pc, #324]	; (801f840 <dhcp_recv+0x69c>)
 801f6fa:	484a      	ldr	r0, [pc, #296]	; (801f824 <dhcp_recv+0x680>)
 801f6fc:	f003 fe8a 	bl	8023414 <iprintf>
 801f700:	e5a4      	b.n	801f24c <dhcp_recv+0xa8>
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 801f702:	4b46      	ldr	r3, [pc, #280]	; (801f81c <dhcp_recv+0x678>)
 801f704:	f240 6251 	movw	r2, #1617	; 0x651
 801f708:	494e      	ldr	r1, [pc, #312]	; (801f844 <dhcp_recv+0x6a0>)
 801f70a:	4846      	ldr	r0, [pc, #280]	; (801f824 <dhcp_recv+0x680>)
 801f70c:	f003 fe82 	bl	8023414 <iprintf>
 801f710:	e59c      	b.n	801f24c <dhcp_recv+0xa8>
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 801f712:	4b47      	ldr	r3, [pc, #284]	; (801f830 <dhcp_recv+0x68c>)
 801f714:	785b      	ldrb	r3, [r3, #1]
 801f716:	e9dd a906 	ldrd	sl, r9, [sp, #24]
 801f71a:	2b00      	cmp	r3, #0
 801f71c:	f43f ad96 	beq.w	801f24c <dhcp_recv+0xa8>
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801f720:	4a44      	ldr	r2, [pc, #272]	; (801f834 <dhcp_recv+0x690>)
  msg_in = (struct dhcp_msg *)p->payload;
 801f722:	f8db 4004 	ldr.w	r4, [fp, #4]
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801f726:	7913      	ldrb	r3, [r2, #4]
  if (msg_type == DHCP_ACK) {
 801f728:	2b05      	cmp	r3, #5
 801f72a:	d01d      	beq.n	801f768 <dhcp_recv+0x5c4>
  else if ((msg_type == DHCP_NAK) &&
 801f72c:	2b06      	cmp	r3, #6
 801f72e:	d02c      	beq.n	801f78a <dhcp_recv+0x5e6>
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801f730:	2b02      	cmp	r3, #2
 801f732:	f47f ad8b 	bne.w	801f24c <dhcp_recv+0xa8>
 801f736:	f899 3005 	ldrb.w	r3, [r9, #5]
 801f73a:	2b06      	cmp	r3, #6
 801f73c:	f47f ad86 	bne.w	801f24c <dhcp_recv+0xa8>
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 801f740:	4b3b      	ldr	r3, [pc, #236]	; (801f830 <dhcp_recv+0x68c>)
 801f742:	789b      	ldrb	r3, [r3, #2]
 801f744:	2b00      	cmp	r3, #0
 801f746:	f43f ad81 	beq.w	801f24c <dhcp_recv+0xa8>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801f74a:	f8da 5028 	ldr.w	r5, [sl, #40]	; 0x28
    dhcp->request_timeout = 0; /* stop timer */
 801f74e:	9b04      	ldr	r3, [sp, #16]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801f750:	6890      	ldr	r0, [r2, #8]
    dhcp->request_timeout = 0; /* stop timer */
 801f752:	812b      	strh	r3, [r5, #8]
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801f754:	f7f7 fef6 	bl	8017544 <lwip_htonl>
 801f758:	4603      	mov	r3, r0
    dhcp_select(netif);
 801f75a:	4650      	mov	r0, sl
    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 801f75c:	61ab      	str	r3, [r5, #24]
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 801f75e:	6923      	ldr	r3, [r4, #16]
 801f760:	61eb      	str	r3, [r5, #28]
    dhcp_select(netif);
 801f762:	f7ff fa47 	bl	801ebf4 <dhcp_select>
 801f766:	e571      	b.n	801f24c <dhcp_recv+0xa8>
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 801f768:	f899 3005 	ldrb.w	r3, [r9, #5]
 801f76c:	2b01      	cmp	r3, #1
 801f76e:	d028      	beq.n	801f7c2 <dhcp_recv+0x61e>
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 801f770:	3b03      	subs	r3, #3
 801f772:	2b02      	cmp	r3, #2
 801f774:	f63f ad6a 	bhi.w	801f24c <dhcp_recv+0xa8>
      dhcp_handle_ack(netif, msg_in);
 801f778:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801f77c:	4621      	mov	r1, r4
 801f77e:	f7ff fcb7 	bl	801f0f0 <dhcp_handle_ack.isra.0>
      dhcp_bind(netif);
 801f782:	4650      	mov	r0, sl
 801f784:	f7ff fbb2 	bl	801eeec <dhcp_bind>
 801f788:	e560      	b.n	801f24c <dhcp_recv+0xa8>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801f78a:	f899 3005 	ldrb.w	r3, [r9, #5]
 801f78e:	1eda      	subs	r2, r3, #3
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801f790:	2a02      	cmp	r2, #2
 801f792:	d902      	bls.n	801f79a <dhcp_recv+0x5f6>
 801f794:	2b01      	cmp	r3, #1
 801f796:	f47f ad59 	bne.w	801f24c <dhcp_recv+0xa8>
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801f79a:	f8da 3028 	ldr.w	r3, [sl, #40]	; 0x28
  if (new_state != dhcp->state) {
 801f79e:	795a      	ldrb	r2, [r3, #5]
 801f7a0:	2a0c      	cmp	r2, #12
 801f7a2:	d004      	beq.n	801f7ae <dhcp_recv+0x60a>
    dhcp->tries = 0;
 801f7a4:	2200      	movs	r2, #0
    dhcp->state = new_state;
 801f7a6:	210c      	movs	r1, #12
    dhcp->tries = 0;
 801f7a8:	719a      	strb	r2, [r3, #6]
    dhcp->state = new_state;
 801f7aa:	7159      	strb	r1, [r3, #5]
    dhcp->request_timeout = 0;
 801f7ac:	811a      	strh	r2, [r3, #8]
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801f7ae:	4b26      	ldr	r3, [pc, #152]	; (801f848 <dhcp_recv+0x6a4>)
 801f7b0:	4650      	mov	r0, sl
 801f7b2:	461a      	mov	r2, r3
 801f7b4:	4619      	mov	r1, r3
 801f7b6:	f7f9 facb 	bl	8018d50 <netif_set_addr>
  dhcp_discover(netif);
 801f7ba:	4650      	mov	r0, sl
 801f7bc:	f7ff faec 	bl	801ed98 <dhcp_discover>
}
 801f7c0:	e544      	b.n	801f24c <dhcp_recv+0xa8>
      dhcp_handle_ack(netif, msg_in);
 801f7c2:	f8da 0028 	ldr.w	r0, [sl, #40]	; 0x28
 801f7c6:	4621      	mov	r1, r4
 801f7c8:	f7ff fc92 	bl	801f0f0 <dhcp_handle_ack.isra.0>
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801f7cc:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
        dhcp_check(netif);
 801f7d0:	4650      	mov	r0, sl
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 801f7d2:	071a      	lsls	r2, r3, #28
 801f7d4:	d5d6      	bpl.n	801f784 <dhcp_recv+0x5e0>
        dhcp_check(netif);
 801f7d6:	f7ff fb71 	bl	801eebc <dhcp_check>
 801f7da:	e537      	b.n	801f24c <dhcp_recv+0xa8>
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 801f7dc:	4b0f      	ldr	r3, [pc, #60]	; (801f81c <dhcp_recv+0x678>)
 801f7de:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 801f7e2:	491a      	ldr	r1, [pc, #104]	; (801f84c <dhcp_recv+0x6a8>)
 801f7e4:	480f      	ldr	r0, [pc, #60]	; (801f824 <dhcp_recv+0x680>)
 801f7e6:	f003 fe15 	bl	8023414 <iprintf>
 801f7ea:	e52f      	b.n	801f24c <dhcp_recv+0xa8>
      if (offset + len + 2 > 0xFFFF) {
 801f7ec:	4426      	add	r6, r4
 801f7ee:	f64f 71fd 	movw	r1, #65533	; 0xfffd
 801f7f2:	428e      	cmp	r6, r1
 801f7f4:	f73f ad2a 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f7f8:	193e      	adds	r6, r7, r4
 801f7fa:	b2b6      	uxth	r6, r6
      if (decode_len > 0) {
 801f7fc:	2c00      	cmp	r4, #0
 801f7fe:	f43f ad89 	beq.w	801f314 <dhcp_recv+0x170>
        decode_len = LWIP_MIN(len, 4 * DNS_MAX_SERVERS);
 801f802:	461c      	mov	r4, r3
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
 801f804:	f04f 0908 	mov.w	r9, #8
 801f808:	e5b5      	b.n	801f376 <dhcp_recv+0x1d2>
      if (offset + len + 2 > 0xFFFF) {
 801f80a:	4426      	add	r6, r4
 801f80c:	f64f 73fd 	movw	r3, #65533	; 0xfffd
 801f810:	429e      	cmp	r6, r3
 801f812:	f73f ad1b 	bgt.w	801f24c <dhcp_recv+0xa8>
      offset = (u16_t)(offset + len + 2);
 801f816:	443c      	add	r4, r7
 801f818:	b2a6      	uxth	r6, r4
      if (decode_len > 0) {
 801f81a:	e57b      	b.n	801f314 <dhcp_recv+0x170>
 801f81c:	08042568 	.word	0x08042568
 801f820:	080427cc 	.word	0x080427cc
 801f824:	08029f34 	.word	0x08029f34
 801f828:	080427fc 	.word	0x080427fc
 801f82c:	080427d8 	.word	0x080427d8
 801f830:	2002e4bc 	.word	0x2002e4bc
 801f834:	2002e4c8 	.word	0x2002e4c8
 801f838:	08042834 	.word	0x08042834
 801f83c:	08042860 	.word	0x08042860
 801f840:	080427ec 	.word	0x080427ec
 801f844:	08042808 	.word	0x08042808
 801f848:	08042c1c 	.word	0x08042c1c
 801f84c:	0804284c 	.word	0x0804284c

0801f850 <dhcp_network_changed>:
{
 801f850:	b538      	push	{r3, r4, r5, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801f852:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (!dhcp) {
 801f854:	b135      	cbz	r5, 801f864 <dhcp_network_changed+0x14>
  switch (dhcp->state) {
 801f856:	796b      	ldrb	r3, [r5, #5]
 801f858:	4604      	mov	r4, r0
 801f85a:	2b05      	cmp	r3, #5
 801f85c:	d803      	bhi.n	801f866 <dhcp_network_changed+0x16>
 801f85e:	2b02      	cmp	r3, #2
 801f860:	d813      	bhi.n	801f88a <dhcp_network_changed+0x3a>
 801f862:	b95b      	cbnz	r3, 801f87c <dhcp_network_changed+0x2c>
}
 801f864:	bd38      	pop	{r3, r4, r5, pc}
  switch (dhcp->state) {
 801f866:	2b0a      	cmp	r3, #10
 801f868:	d00f      	beq.n	801f88a <dhcp_network_changed+0x3a>
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 801f86a:	2b0c      	cmp	r3, #12
 801f86c:	d906      	bls.n	801f87c <dhcp_network_changed+0x2c>
 801f86e:	4b0a      	ldr	r3, [pc, #40]	; (801f898 <dhcp_network_changed+0x48>)
 801f870:	f240 326d 	movw	r2, #877	; 0x36d
 801f874:	4909      	ldr	r1, [pc, #36]	; (801f89c <dhcp_network_changed+0x4c>)
 801f876:	480a      	ldr	r0, [pc, #40]	; (801f8a0 <dhcp_network_changed+0x50>)
 801f878:	f003 fdcc 	bl	8023414 <iprintf>
      dhcp->tries = 0;
 801f87c:	2300      	movs	r3, #0
      dhcp_discover(netif);
 801f87e:	4620      	mov	r0, r4
      dhcp->tries = 0;
 801f880:	71ab      	strb	r3, [r5, #6]
}
 801f882:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_discover(netif);
 801f886:	f7ff ba87 	b.w	801ed98 <dhcp_discover>
      dhcp->tries = 0;
 801f88a:	2300      	movs	r3, #0
      dhcp_reboot(netif);
 801f88c:	4620      	mov	r0, r4
      dhcp->tries = 0;
 801f88e:	71ab      	strb	r3, [r5, #6]
}
 801f890:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      dhcp_reboot(netif);
 801f894:	f7ff b90a 	b.w	801eaac <dhcp_reboot>
 801f898:	08042568 	.word	0x08042568
 801f89c:	080428a8 	.word	0x080428a8
 801f8a0:	08029f34 	.word	0x08029f34

0801f8a4 <dhcp_arp_reply>:
{
 801f8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f8a6:	b087      	sub	sp, #28
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801f8a8:	2800      	cmp	r0, #0
 801f8aa:	d047      	beq.n	801f93c <dhcp_arp_reply+0x98>
  dhcp = netif_dhcp_data(netif);
 801f8ac:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 801f8ae:	4604      	mov	r4, r0
 801f8b0:	b115      	cbz	r5, 801f8b8 <dhcp_arp_reply+0x14>
 801f8b2:	796b      	ldrb	r3, [r5, #5]
 801f8b4:	2b08      	cmp	r3, #8
 801f8b6:	d001      	beq.n	801f8bc <dhcp_arp_reply+0x18>
}
 801f8b8:	b007      	add	sp, #28
 801f8ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 801f8bc:	680a      	ldr	r2, [r1, #0]
 801f8be:	69eb      	ldr	r3, [r5, #28]
 801f8c0:	429a      	cmp	r2, r3
 801f8c2:	d1f9      	bne.n	801f8b8 <dhcp_arp_reply+0x14>
    dhcp->tries = 0;
 801f8c4:	2600      	movs	r6, #0
    dhcp->state = new_state;
 801f8c6:	210c      	movs	r1, #12
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801f8c8:	f10d 0316 	add.w	r3, sp, #22
 801f8cc:	2204      	movs	r2, #4
    dhcp->state = new_state;
 801f8ce:	7169      	strb	r1, [r5, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801f8d0:	4629      	mov	r1, r5
    dhcp->tries = 0;
 801f8d2:	71ae      	strb	r6, [r5, #6]
    dhcp->request_timeout = 0;
 801f8d4:	812e      	strh	r6, [r5, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801f8d6:	f7ff f817 	bl	801e908 <dhcp_create_msg>
  if (p_out != NULL) {
 801f8da:	4606      	mov	r6, r0
 801f8dc:	b330      	cbz	r0, 801f92c <dhcp_arp_reply+0x88>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801f8de:	6841      	ldr	r1, [r0, #4]
 801f8e0:	2304      	movs	r3, #4
 801f8e2:	2232      	movs	r2, #50	; 0x32
 801f8e4:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801f8e8:	31f0      	adds	r1, #240	; 0xf0
 801f8ea:	9103      	str	r1, [sp, #12]
 801f8ec:	f7fe ffca 	bl	801e884 <dhcp_option>
 801f8f0:	4607      	mov	r7, r0
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801f8f2:	69e8      	ldr	r0, [r5, #28]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 801f8f4:	f8ad 7016 	strh.w	r7, [sp, #22]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801f8f8:	f7f7 fe24 	bl	8017544 <lwip_htonl>
 801f8fc:	9903      	ldr	r1, [sp, #12]
 801f8fe:	4602      	mov	r2, r0
 801f900:	4638      	mov	r0, r7
 801f902:	f7fe ffdd 	bl	801e8c0 <dhcp_option_long>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801f906:	9903      	ldr	r1, [sp, #12]
 801f908:	4632      	mov	r2, r6
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 801f90a:	f8ad 0016 	strh.w	r0, [sp, #22]
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801f90e:	f7ff f8b1 	bl	801ea74 <dhcp_option_trailer>
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 801f912:	4a0e      	ldr	r2, [pc, #56]	; (801f94c <dhcp_arp_reply+0xa8>)
 801f914:	480e      	ldr	r0, [pc, #56]	; (801f950 <dhcp_arp_reply+0xac>)
 801f916:	2343      	movs	r3, #67	; 0x43
 801f918:	9400      	str	r4, [sp, #0]
 801f91a:	4631      	mov	r1, r6
 801f91c:	6800      	ldr	r0, [r0, #0]
 801f91e:	9201      	str	r2, [sp, #4]
 801f920:	4a0c      	ldr	r2, [pc, #48]	; (801f954 <dhcp_arp_reply+0xb0>)
 801f922:	f7fe fd81 	bl	801e428 <udp_sendto_if_src>
    pbuf_free(p_out);
 801f926:	4630      	mov	r0, r6
 801f928:	f7f9 fc5c 	bl	80191e4 <pbuf_free>
  if (dhcp->tries < 255) {
 801f92c:	79ab      	ldrb	r3, [r5, #6]
 801f92e:	2bff      	cmp	r3, #255	; 0xff
 801f930:	d001      	beq.n	801f936 <dhcp_arp_reply+0x92>
    dhcp->tries++;
 801f932:	3301      	adds	r3, #1
 801f934:	71ab      	strb	r3, [r5, #6]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801f936:	2314      	movs	r3, #20
 801f938:	812b      	strh	r3, [r5, #8]
  return result;
 801f93a:	e7bd      	b.n	801f8b8 <dhcp_arp_reply+0x14>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801f93c:	4b06      	ldr	r3, [pc, #24]	; (801f958 <dhcp_arp_reply+0xb4>)
 801f93e:	f240 328b 	movw	r2, #907	; 0x38b
 801f942:	4906      	ldr	r1, [pc, #24]	; (801f95c <dhcp_arp_reply+0xb8>)
 801f944:	4806      	ldr	r0, [pc, #24]	; (801f960 <dhcp_arp_reply+0xbc>)
 801f946:	f003 fd65 	bl	8023414 <iprintf>
 801f94a:	e7b5      	b.n	801f8b8 <dhcp_arp_reply+0x14>
 801f94c:	08042c1c 	.word	0x08042c1c
 801f950:	2001aa7c 	.word	0x2001aa7c
 801f954:	08042c20 	.word	0x08042c20
 801f958:	08042568 	.word	0x08042568
 801f95c:	08029f24 	.word	0x08029f24
 801f960:	08029f34 	.word	0x08029f34

0801f964 <dhcp_renew>:
{
 801f964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801f968:	6a87      	ldr	r7, [r0, #40]	; 0x28
{
 801f96a:	b087      	sub	sp, #28
 801f96c:	4682      	mov	sl, r0
  if (new_state != dhcp->state) {
 801f96e:	797b      	ldrb	r3, [r7, #5]
 801f970:	2b05      	cmp	r3, #5
 801f972:	d004      	beq.n	801f97e <dhcp_renew+0x1a>
    dhcp->tries = 0;
 801f974:	2300      	movs	r3, #0
    dhcp->state = new_state;
 801f976:	2205      	movs	r2, #5
    dhcp->tries = 0;
 801f978:	71bb      	strb	r3, [r7, #6]
    dhcp->state = new_state;
 801f97a:	717a      	strb	r2, [r7, #5]
    dhcp->request_timeout = 0;
 801f97c:	813b      	strh	r3, [r7, #8]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801f97e:	f10d 0316 	add.w	r3, sp, #22
 801f982:	2203      	movs	r2, #3
 801f984:	4639      	mov	r1, r7
 801f986:	4650      	mov	r0, sl
 801f988:	f7fe ffbe 	bl	801e908 <dhcp_create_msg>
  if (p_out != NULL) {
 801f98c:	4680      	mov	r8, r0
 801f98e:	2800      	cmp	r0, #0
 801f990:	d06a      	beq.n	801fa68 <dhcp_renew+0x104>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801f992:	6846      	ldr	r6, [r0, #4]
 801f994:	2302      	movs	r3, #2
 801f996:	2239      	movs	r2, #57	; 0x39
 801f998:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801f99c:	36f0      	adds	r6, #240	; 0xf0
 801f99e:	4d34      	ldr	r5, [pc, #208]	; (801fa70 <dhcp_renew+0x10c>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801f9a0:	f04f 0901 	mov.w	r9, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801f9a4:	4631      	mov	r1, r6
 801f9a6:	f105 0b03 	add.w	fp, r5, #3
 801f9aa:	f7fe ff6b 	bl	801e884 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801f9ae:	4631      	mov	r1, r6
 801f9b0:	f8ba 202c 	ldrh.w	r2, [sl, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801f9b4:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801f9b8:	f7fe ff48 	bl	801e84c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801f9bc:	4631      	mov	r1, r6
 801f9be:	2304      	movs	r3, #4
 801f9c0:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801f9c2:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801f9c6:	f7fe ff5d 	bl	801e884 <dhcp_option>
 801f9ca:	4604      	mov	r4, r0
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801f9cc:	4929      	ldr	r1, [pc, #164]	; (801fa74 <dhcp_renew+0x110>)
 801f9ce:	2c43      	cmp	r4, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801f9d0:	9003      	str	r0, [sp, #12]
 801f9d2:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801f9d6:	d80b      	bhi.n	801f9f0 <dhcp_renew+0x8c>
  options[options_out_len++] = value;
 801f9d8:	1c63      	adds	r3, r4, #1
 801f9da:	f806 9004 	strb.w	r9, [r6, r4]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801f9de:	455d      	cmp	r5, fp
  options[options_out_len++] = value;
 801f9e0:	b29c      	uxth	r4, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801f9e2:	f8ad 4016 	strh.w	r4, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801f9e6:	d00b      	beq.n	801fa00 <dhcp_renew+0x9c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801f9e8:	2c43      	cmp	r4, #67	; 0x43
 801f9ea:	f815 9b01 	ldrb.w	r9, [r5], #1
 801f9ee:	d9f3      	bls.n	801f9d8 <dhcp_renew+0x74>
 801f9f0:	4b21      	ldr	r3, [pc, #132]	; (801fa78 <dhcp_renew+0x114>)
 801f9f2:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801f9f6:	4821      	ldr	r0, [pc, #132]	; (801fa7c <dhcp_renew+0x118>)
 801f9f8:	f003 fd0c 	bl	8023414 <iprintf>
 801f9fc:	491d      	ldr	r1, [pc, #116]	; (801fa74 <dhcp_renew+0x110>)
 801f9fe:	e7eb      	b.n	801f9d8 <dhcp_renew+0x74>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801fa00:	9803      	ldr	r0, [sp, #12]
 801fa02:	4631      	mov	r1, r6
 801fa04:	4642      	mov	r2, r8
 801fa06:	3004      	adds	r0, #4
 801fa08:	b280      	uxth	r0, r0
 801fa0a:	f7ff f833 	bl	801ea74 <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801fa0e:	4a1c      	ldr	r2, [pc, #112]	; (801fa80 <dhcp_renew+0x11c>)
 801fa10:	f8cd a000 	str.w	sl, [sp]
 801fa14:	2343      	movs	r3, #67	; 0x43
 801fa16:	6810      	ldr	r0, [r2, #0]
 801fa18:	4641      	mov	r1, r8
 801fa1a:	f107 0218 	add.w	r2, r7, #24
 801fa1e:	f7fe fdc5 	bl	801e5ac <udp_sendto_if>
 801fa22:	4604      	mov	r4, r0
    pbuf_free(p_out);
 801fa24:	4640      	mov	r0, r8
 801fa26:	f7f9 fbdd 	bl	80191e4 <pbuf_free>
  if (dhcp->tries < 255) {
 801fa2a:	79bb      	ldrb	r3, [r7, #6]
 801fa2c:	2bff      	cmp	r3, #255	; 0xff
 801fa2e:	d015      	beq.n	801fa5c <dhcp_renew+0xf8>
    dhcp->tries++;
 801fa30:	3301      	adds	r3, #1
 801fa32:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801fa34:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801fa36:	71bb      	strb	r3, [r7, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801fa38:	d810      	bhi.n	801fa5c <dhcp_renew+0xf8>
 801fa3a:	ebc3 1143 	rsb	r1, r3, r3, lsl #5
 801fa3e:	4a11      	ldr	r2, [pc, #68]	; (801fa84 <dhcp_renew+0x120>)
}
 801fa40:	4620      	mov	r0, r4
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 801fa42:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801fa46:	011b      	lsls	r3, r3, #4
 801fa48:	b29b      	uxth	r3, r3
 801fa4a:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801fa4e:	fba2 2303 	umull	r2, r3, r2, r3
 801fa52:	095b      	lsrs	r3, r3, #5
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801fa54:	813b      	strh	r3, [r7, #8]
}
 801fa56:	b007      	add	sp, #28
 801fa58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801fa5c:	2328      	movs	r3, #40	; 0x28
}
 801fa5e:	4620      	mov	r0, r4
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801fa60:	813b      	strh	r3, [r7, #8]
}
 801fa62:	b007      	add	sp, #28
 801fa64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = ERR_MEM;
 801fa68:	f04f 34ff 	mov.w	r4, #4294967295
 801fa6c:	e7dd      	b.n	801fa2a <dhcp_renew+0xc6>
 801fa6e:	bf00      	nop
 801fa70:	080428e1 	.word	0x080428e1
 801fa74:	080426dc 	.word	0x080426dc
 801fa78:	08042568 	.word	0x08042568
 801fa7c:	08029f34 	.word	0x08029f34
 801fa80:	2001aa7c 	.word	0x2001aa7c
 801fa84:	10624dd3 	.word	0x10624dd3

0801fa88 <dhcp_release_and_stop>:
{
 801fa88:	b5f0      	push	{r4, r5, r6, r7, lr}
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801fa8a:	6a84      	ldr	r4, [r0, #40]	; 0x28
{
 801fa8c:	b087      	sub	sp, #28
  if (dhcp == NULL) {
 801fa8e:	2c00      	cmp	r4, #0
 801fa90:	d051      	beq.n	801fb36 <dhcp_release_and_stop+0xae>
  if (dhcp->state == DHCP_STATE_OFF) {
 801fa92:	7962      	ldrb	r2, [r4, #5]
 801fa94:	2a00      	cmp	r2, #0
 801fa96:	d04e      	beq.n	801fb36 <dhcp_release_and_stop+0xae>
u8_t
dhcp_supplied_address(const struct netif *netif)
{
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
    struct dhcp *dhcp = netif_dhcp_data(netif);
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801fa98:	1f11      	subs	r1, r2, #4
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 801fa9a:	2300      	movs	r3, #0
 801fa9c:	4605      	mov	r5, r0
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801fa9e:	69a0      	ldr	r0, [r4, #24]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801faa0:	2901      	cmp	r1, #1
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801faa2:	62a3      	str	r3, [r4, #40]	; 0x28
  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 801faa4:	9005      	str	r0, [sp, #20]
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 801faa6:	81e3      	strh	r3, [r4, #14]
 801faa8:	6123      	str	r3, [r4, #16]
 801faaa:	82a3      	strh	r3, [r4, #20]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 801faac:	e9c4 3306 	strd	r3, r3, [r4, #24]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 801fab0:	e9c4 3308 	strd	r3, r3, [r4, #32]
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 801fab4:	e9c4 330b 	strd	r3, r3, [r4, #44]	; 0x2c
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 801fab8:	d901      	bls.n	801fabe <dhcp_release_and_stop+0x36>
 801faba:	2a0a      	cmp	r2, #10
 801fabc:	d12d      	bne.n	801fb1a <dhcp_release_and_stop+0x92>
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 801fabe:	f10d 0312 	add.w	r3, sp, #18
 801fac2:	2207      	movs	r2, #7
 801fac4:	4621      	mov	r1, r4
 801fac6:	4628      	mov	r0, r5
 801fac8:	f7fe ff1e 	bl	801e908 <dhcp_create_msg>
    if (p_out != NULL) {
 801facc:	4606      	mov	r6, r0
 801face:	b320      	cbz	r0, 801fb1a <dhcp_release_and_stop+0x92>
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801fad0:	6871      	ldr	r1, [r6, #4]
 801fad2:	2304      	movs	r3, #4
 801fad4:	2236      	movs	r2, #54	; 0x36
 801fad6:	f8bd 0012 	ldrh.w	r0, [sp, #18]
 801fada:	31f0      	adds	r1, #240	; 0xf0
 801fadc:	9103      	str	r1, [sp, #12]
 801fade:	f7fe fed1 	bl	801e884 <dhcp_option>
 801fae2:	4607      	mov	r7, r0
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801fae4:	9805      	ldr	r0, [sp, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 801fae6:	f8ad 7012 	strh.w	r7, [sp, #18]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801faea:	f7f7 fd2b 	bl	8017544 <lwip_htonl>
 801faee:	9903      	ldr	r1, [sp, #12]
 801faf0:	4602      	mov	r2, r0
 801faf2:	4638      	mov	r0, r7
 801faf4:	f7fe fee4 	bl	801e8c0 <dhcp_option_long>
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801faf8:	9903      	ldr	r1, [sp, #12]
 801fafa:	4632      	mov	r2, r6
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 801fafc:	f8ad 0012 	strh.w	r0, [sp, #18]
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801fb00:	f7fe ffb8 	bl	801ea74 <dhcp_option_trailer>
      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801fb04:	4910      	ldr	r1, [pc, #64]	; (801fb48 <dhcp_release_and_stop+0xc0>)
 801fb06:	9500      	str	r5, [sp, #0]
 801fb08:	2343      	movs	r3, #67	; 0x43
 801fb0a:	6808      	ldr	r0, [r1, #0]
 801fb0c:	aa05      	add	r2, sp, #20
 801fb0e:	4631      	mov	r1, r6
 801fb10:	f7fe fd4c 	bl	801e5ac <udp_sendto_if>
      pbuf_free(p_out);
 801fb14:	4630      	mov	r0, r6
 801fb16:	f7f9 fb65 	bl	80191e4 <pbuf_free>
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801fb1a:	4b0c      	ldr	r3, [pc, #48]	; (801fb4c <dhcp_release_and_stop+0xc4>)
 801fb1c:	4628      	mov	r0, r5
 801fb1e:	461a      	mov	r2, r3
 801fb20:	4619      	mov	r1, r3
 801fb22:	f7f9 f915 	bl	8018d50 <netif_set_addr>
  if (new_state != dhcp->state) {
 801fb26:	7963      	ldrb	r3, [r4, #5]
 801fb28:	b11b      	cbz	r3, 801fb32 <dhcp_release_and_stop+0xaa>
    dhcp->state = new_state;
 801fb2a:	2300      	movs	r3, #0
 801fb2c:	7163      	strb	r3, [r4, #5]
    dhcp->tries = 0;
 801fb2e:	71a3      	strb	r3, [r4, #6]
    dhcp->request_timeout = 0;
 801fb30:	8123      	strh	r3, [r4, #8]
  if (dhcp->pcb_allocated != 0) {
 801fb32:	7923      	ldrb	r3, [r4, #4]
 801fb34:	b90b      	cbnz	r3, 801fb3a <dhcp_release_and_stop+0xb2>
}
 801fb36:	b007      	add	sp, #28
 801fb38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801fb3a:	f7ff fab7 	bl	801f0ac <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 801fb3e:	2300      	movs	r3, #0
 801fb40:	7123      	strb	r3, [r4, #4]
}
 801fb42:	b007      	add	sp, #28
 801fb44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801fb46:	bf00      	nop
 801fb48:	2001aa7c 	.word	0x2001aa7c
 801fb4c:	08042c1c 	.word	0x08042c1c

0801fb50 <dhcp_start>:
{
 801fb50:	b570      	push	{r4, r5, r6, lr}
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801fb52:	2800      	cmp	r0, #0
 801fb54:	d046      	beq.n	801fbe4 <dhcp_start+0x94>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801fb56:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 801fb5a:	4604      	mov	r4, r0
 801fb5c:	07da      	lsls	r2, r3, #31
 801fb5e:	d537      	bpl.n	801fbd0 <dhcp_start+0x80>
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801fb60:	8d83      	ldrh	r3, [r0, #44]	; 0x2c
  dhcp = netif_dhcp_data(netif);
 801fb62:	6a85      	ldr	r5, [r0, #40]	; 0x28
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 801fb64:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 801fb68:	d32f      	bcc.n	801fbca <dhcp_start+0x7a>
  if (dhcp == NULL) {
 801fb6a:	b33d      	cbz	r5, 801fbbc <dhcp_start+0x6c>
    if (dhcp->pcb_allocated != 0) {
 801fb6c:	792b      	ldrb	r3, [r5, #4]
 801fb6e:	bb13      	cbnz	r3, 801fbb6 <dhcp_start+0x66>
  memset(dhcp, 0, sizeof(struct dhcp));
 801fb70:	2234      	movs	r2, #52	; 0x34
 801fb72:	2100      	movs	r1, #0
 801fb74:	4628      	mov	r0, r5
 801fb76:	f002 fcdb 	bl	8022530 <memset>
  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801fb7a:	f7ff fa5d 	bl	801f038 <dhcp_inc_pcb_refcount>
 801fb7e:	4606      	mov	r6, r0
 801fb80:	bb18      	cbnz	r0, 801fbca <dhcp_start+0x7a>
  dhcp->pcb_allocated = 1;
 801fb82:	2301      	movs	r3, #1
 801fb84:	712b      	strb	r3, [r5, #4]
  if (!netif_is_link_up(netif)) {
 801fb86:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 801fb8a:	075b      	lsls	r3, r3, #29
 801fb8c:	d408      	bmi.n	801fba0 <dhcp_start+0x50>
  if (new_state != dhcp->state) {
 801fb8e:	796b      	ldrb	r3, [r5, #5]
 801fb90:	2b02      	cmp	r3, #2
 801fb92:	d003      	beq.n	801fb9c <dhcp_start+0x4c>
    dhcp->state = new_state;
 801fb94:	2302      	movs	r3, #2
    dhcp->tries = 0;
 801fb96:	71a8      	strb	r0, [r5, #6]
    dhcp->request_timeout = 0;
 801fb98:	8128      	strh	r0, [r5, #8]
    dhcp->state = new_state;
 801fb9a:	716b      	strb	r3, [r5, #5]
}
 801fb9c:	4630      	mov	r0, r6
 801fb9e:	bd70      	pop	{r4, r5, r6, pc}
  result = dhcp_discover(netif);
 801fba0:	4620      	mov	r0, r4
 801fba2:	f7ff f8f9 	bl	801ed98 <dhcp_discover>
  if (result != ERR_OK) {
 801fba6:	2800      	cmp	r0, #0
 801fba8:	d0f8      	beq.n	801fb9c <dhcp_start+0x4c>
    dhcp_release_and_stop(netif);
 801fbaa:	4620      	mov	r0, r4
    return ERR_MEM;
 801fbac:	f04f 36ff 	mov.w	r6, #4294967295
    dhcp_release_and_stop(netif);
 801fbb0:	f7ff ff6a 	bl	801fa88 <dhcp_release_and_stop>
    return ERR_MEM;
 801fbb4:	e7f2      	b.n	801fb9c <dhcp_start+0x4c>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801fbb6:	f7ff fa79 	bl	801f0ac <dhcp_dec_pcb_refcount>
 801fbba:	e7d9      	b.n	801fb70 <dhcp_start+0x20>
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 801fbbc:	2034      	movs	r0, #52	; 0x34
 801fbbe:	f7f8 fe2f 	bl	8018820 <mem_malloc>
    if (dhcp == NULL) {
 801fbc2:	4605      	mov	r5, r0
 801fbc4:	b108      	cbz	r0, 801fbca <dhcp_start+0x7a>
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801fbc6:	62a0      	str	r0, [r4, #40]	; 0x28
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
 801fbc8:	e7d2      	b.n	801fb70 <dhcp_start+0x20>
    return ERR_MEM;
 801fbca:	f04f 36ff 	mov.w	r6, #4294967295
 801fbce:	e7e5      	b.n	801fb9c <dhcp_start+0x4c>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801fbd0:	4b09      	ldr	r3, [pc, #36]	; (801fbf8 <dhcp_start+0xa8>)
 801fbd2:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 801fbd6:	4909      	ldr	r1, [pc, #36]	; (801fbfc <dhcp_start+0xac>)
 801fbd8:	f06f 060f 	mvn.w	r6, #15
 801fbdc:	4808      	ldr	r0, [pc, #32]	; (801fc00 <dhcp_start+0xb0>)
 801fbde:	f003 fc19 	bl	8023414 <iprintf>
 801fbe2:	e7db      	b.n	801fb9c <dhcp_start+0x4c>
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 801fbe4:	4b04      	ldr	r3, [pc, #16]	; (801fbf8 <dhcp_start+0xa8>)
 801fbe6:	f240 22e7 	movw	r2, #743	; 0x2e7
 801fbea:	4906      	ldr	r1, [pc, #24]	; (801fc04 <dhcp_start+0xb4>)
 801fbec:	f06f 060f 	mvn.w	r6, #15
 801fbf0:	4803      	ldr	r0, [pc, #12]	; (801fc00 <dhcp_start+0xb0>)
 801fbf2:	f003 fc0f 	bl	8023414 <iprintf>
 801fbf6:	e7d1      	b.n	801fb9c <dhcp_start+0x4c>
 801fbf8:	08042568 	.word	0x08042568
 801fbfc:	080428bc 	.word	0x080428bc
 801fc00:	08029f34 	.word	0x08029f34
 801fc04:	08029f24 	.word	0x08029f24

0801fc08 <dhcp_coarse_tmr>:
  NETIF_FOREACH(netif) {
 801fc08:	4b5f      	ldr	r3, [pc, #380]	; (801fd88 <dhcp_coarse_tmr+0x180>)
{
 801fc0a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  NETIF_FOREACH(netif) {
 801fc0e:	681d      	ldr	r5, [r3, #0]
{
 801fc10:	b087      	sub	sp, #28
  NETIF_FOREACH(netif) {
 801fc12:	b1e5      	cbz	r5, 801fc4e <dhcp_coarse_tmr+0x46>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801fc14:	f8df b190 	ldr.w	fp, [pc, #400]	; 801fda8 <dhcp_coarse_tmr+0x1a0>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801fc18:	6aac      	ldr	r4, [r5, #40]	; 0x28
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801fc1a:	b1ac      	cbz	r4, 801fc48 <dhcp_coarse_tmr+0x40>
 801fc1c:	7963      	ldrb	r3, [r4, #5]
 801fc1e:	b19b      	cbz	r3, 801fc48 <dhcp_coarse_tmr+0x40>
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 801fc20:	8aa1      	ldrh	r1, [r4, #20]
 801fc22:	b129      	cbz	r1, 801fc30 <dhcp_coarse_tmr+0x28>
 801fc24:	8a62      	ldrh	r2, [r4, #18]
 801fc26:	3201      	adds	r2, #1
 801fc28:	b292      	uxth	r2, r2
 801fc2a:	4291      	cmp	r1, r2
 801fc2c:	8262      	strh	r2, [r4, #18]
 801fc2e:	d011      	beq.n	801fc54 <dhcp_coarse_tmr+0x4c>
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 801fc30:	8a22      	ldrh	r2, [r4, #16]
 801fc32:	b11a      	cbz	r2, 801fc3c <dhcp_coarse_tmr+0x34>
 801fc34:	1e51      	subs	r1, r2, #1
 801fc36:	2a01      	cmp	r2, #1
 801fc38:	8221      	strh	r1, [r4, #16]
 801fc3a:	d012      	beq.n	801fc62 <dhcp_coarse_tmr+0x5a>
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 801fc3c:	89e2      	ldrh	r2, [r4, #14]
 801fc3e:	b11a      	cbz	r2, 801fc48 <dhcp_coarse_tmr+0x40>
 801fc40:	1e51      	subs	r1, r2, #1
 801fc42:	2a01      	cmp	r2, #1
 801fc44:	81e1      	strh	r1, [r4, #14]
 801fc46:	d05c      	beq.n	801fd02 <dhcp_coarse_tmr+0xfa>
  NETIF_FOREACH(netif) {
 801fc48:	682d      	ldr	r5, [r5, #0]
 801fc4a:	2d00      	cmp	r5, #0
 801fc4c:	d1e4      	bne.n	801fc18 <dhcp_coarse_tmr+0x10>
}
 801fc4e:	b007      	add	sp, #28
 801fc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        dhcp_release_and_stop(netif);
 801fc54:	4628      	mov	r0, r5
 801fc56:	f7ff ff17 	bl	801fa88 <dhcp_release_and_stop>
        dhcp_start(netif);
 801fc5a:	4628      	mov	r0, r5
 801fc5c:	f7ff ff78 	bl	801fb50 <dhcp_start>
 801fc60:	e7f2      	b.n	801fc48 <dhcp_coarse_tmr+0x40>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801fc62:	1e5a      	subs	r2, r3, #1
 801fc64:	b2d1      	uxtb	r1, r2
 801fc66:	2909      	cmp	r1, #9
 801fc68:	d8ee      	bhi.n	801fc48 <dhcp_coarse_tmr+0x40>
 801fc6a:	f240 2219 	movw	r2, #537	; 0x219
 801fc6e:	40ca      	lsrs	r2, r1
 801fc70:	43d2      	mvns	r2, r2
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 801fc72:	f012 0201 	ands.w	r2, r2, #1
 801fc76:	d1e7      	bne.n	801fc48 <dhcp_coarse_tmr+0x40>
  if (new_state != dhcp->state) {
 801fc78:	2b04      	cmp	r3, #4
 801fc7a:	d003      	beq.n	801fc84 <dhcp_coarse_tmr+0x7c>
    dhcp->state = new_state;
 801fc7c:	2304      	movs	r3, #4
    dhcp->tries = 0;
 801fc7e:	71a2      	strb	r2, [r4, #6]
    dhcp->request_timeout = 0;
 801fc80:	8122      	strh	r2, [r4, #8]
    dhcp->state = new_state;
 801fc82:	7163      	strb	r3, [r4, #5]
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 801fc84:	f10d 0316 	add.w	r3, sp, #22
 801fc88:	2203      	movs	r2, #3
 801fc8a:	4621      	mov	r1, r4
 801fc8c:	4628      	mov	r0, r5
 801fc8e:	f7fe fe3b 	bl	801e908 <dhcp_create_msg>
  if (p_out != NULL) {
 801fc92:	4681      	mov	r9, r0
 801fc94:	2800      	cmp	r0, #0
 801fc96:	d057      	beq.n	801fd48 <dhcp_coarse_tmr+0x140>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801fc98:	6841      	ldr	r1, [r0, #4]
 801fc9a:	2302      	movs	r3, #2
 801fc9c:	2239      	movs	r2, #57	; 0x39
 801fc9e:	f8bd 0016 	ldrh.w	r0, [sp, #22]
 801fca2:	f101 08f0 	add.w	r8, r1, #240	; 0xf0
 801fca6:	4f39      	ldr	r7, [pc, #228]	; (801fd8c <dhcp_coarse_tmr+0x184>)
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801fca8:	f04f 0a01 	mov.w	sl, #1
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801fcac:	4641      	mov	r1, r8
 801fcae:	f7fe fde9 	bl	801e884 <dhcp_option>
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801fcb2:	4641      	mov	r1, r8
 801fcb4:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801fcb6:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801fcba:	f7fe fdc7 	bl	801e84c <dhcp_option_short>
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801fcbe:	4641      	mov	r1, r8
 801fcc0:	2304      	movs	r3, #4
 801fcc2:	2237      	movs	r2, #55	; 0x37
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801fcc4:	f8ad 0016 	strh.w	r0, [sp, #22]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801fcc8:	f7fe fddc 	bl	801e884 <dhcp_option>
 801fccc:	4606      	mov	r6, r0
 801fcce:	9003      	str	r0, [sp, #12]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801fcd0:	2e43      	cmp	r6, #67	; 0x43
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801fcd2:	f8ad 0016 	strh.w	r0, [sp, #22]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801fcd6:	d80c      	bhi.n	801fcf2 <dhcp_coarse_tmr+0xea>
  options[options_out_len++] = value;
 801fcd8:	1c73      	adds	r3, r6, #1
 801fcda:	f808 a006 	strb.w	sl, [r8, r6]
 801fcde:	b29e      	uxth	r6, r3
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801fce0:	4b2b      	ldr	r3, [pc, #172]	; (801fd90 <dhcp_coarse_tmr+0x188>)
 801fce2:	429f      	cmp	r7, r3
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 801fce4:	f8ad 6016 	strh.w	r6, [sp, #22]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 801fce8:	d01c      	beq.n	801fd24 <dhcp_coarse_tmr+0x11c>
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 801fcea:	2e43      	cmp	r6, #67	; 0x43
 801fcec:	f817 ab01 	ldrb.w	sl, [r7], #1
 801fcf0:	d9f2      	bls.n	801fcd8 <dhcp_coarse_tmr+0xd0>
 801fcf2:	4b28      	ldr	r3, [pc, #160]	; (801fd94 <dhcp_coarse_tmr+0x18c>)
 801fcf4:	f240 52a6 	movw	r2, #1446	; 0x5a6
 801fcf8:	4659      	mov	r1, fp
 801fcfa:	4827      	ldr	r0, [pc, #156]	; (801fd98 <dhcp_coarse_tmr+0x190>)
 801fcfc:	f003 fb8a 	bl	8023414 <iprintf>
 801fd00:	e7ea      	b.n	801fcd8 <dhcp_coarse_tmr+0xd0>
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 801fd02:	f003 02fb 	and.w	r2, r3, #251	; 0xfb
 801fd06:	2a01      	cmp	r2, #1
 801fd08:	d001      	beq.n	801fd0e <dhcp_coarse_tmr+0x106>
 801fd0a:	2b0a      	cmp	r3, #10
 801fd0c:	d19c      	bne.n	801fc48 <dhcp_coarse_tmr+0x40>
    dhcp_renew(netif);
 801fd0e:	4628      	mov	r0, r5
 801fd10:	f7ff fe28 	bl	801f964 <dhcp_renew>
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801fd14:	89a3      	ldrh	r3, [r4, #12]
 801fd16:	8a62      	ldrh	r2, [r4, #18]
 801fd18:	1a9b      	subs	r3, r3, r2
 801fd1a:	2b01      	cmp	r3, #1
 801fd1c:	dd94      	ble.n	801fc48 <dhcp_coarse_tmr+0x40>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 801fd1e:	105b      	asrs	r3, r3, #1
 801fd20:	81e3      	strh	r3, [r4, #14]
 801fd22:	e791      	b.n	801fc48 <dhcp_coarse_tmr+0x40>
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 801fd24:	9803      	ldr	r0, [sp, #12]
 801fd26:	4641      	mov	r1, r8
 801fd28:	464a      	mov	r2, r9
 801fd2a:	3004      	adds	r0, #4
 801fd2c:	b280      	uxth	r0, r0
 801fd2e:	f7fe fea1 	bl	801ea74 <dhcp_option_trailer>
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 801fd32:	4a1a      	ldr	r2, [pc, #104]	; (801fd9c <dhcp_coarse_tmr+0x194>)
 801fd34:	9500      	str	r5, [sp, #0]
 801fd36:	2343      	movs	r3, #67	; 0x43
 801fd38:	6810      	ldr	r0, [r2, #0]
 801fd3a:	4649      	mov	r1, r9
 801fd3c:	4a18      	ldr	r2, [pc, #96]	; (801fda0 <dhcp_coarse_tmr+0x198>)
 801fd3e:	f7fe fc35 	bl	801e5ac <udp_sendto_if>
    pbuf_free(p_out);
 801fd42:	4648      	mov	r0, r9
 801fd44:	f7f9 fa4e 	bl	80191e4 <pbuf_free>
  if (dhcp->tries < 255) {
 801fd48:	79a3      	ldrb	r3, [r4, #6]
 801fd4a:	2bff      	cmp	r3, #255	; 0xff
 801fd4c:	d01a      	beq.n	801fd84 <dhcp_coarse_tmr+0x17c>
    dhcp->tries++;
 801fd4e:	3301      	adds	r3, #1
 801fd50:	b2db      	uxtb	r3, r3
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801fd52:	2b09      	cmp	r3, #9
    dhcp->tries++;
 801fd54:	71a3      	strb	r3, [r4, #6]
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 801fd56:	d815      	bhi.n	801fd84 <dhcp_coarse_tmr+0x17c>
 801fd58:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 801fd5c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 801fd60:	4a10      	ldr	r2, [pc, #64]	; (801fda4 <dhcp_coarse_tmr+0x19c>)
 801fd62:	00db      	lsls	r3, r3, #3
 801fd64:	b29b      	uxth	r3, r3
 801fd66:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 801fd6a:	fba2 2303 	umull	r2, r3, r2, r3
 801fd6e:	095b      	lsrs	r3, r3, #5
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801fd70:	8aa2      	ldrh	r2, [r4, #20]
 801fd72:	8a61      	ldrh	r1, [r4, #18]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801fd74:	8123      	strh	r3, [r4, #8]
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 801fd76:	1a53      	subs	r3, r2, r1
 801fd78:	2b01      	cmp	r3, #1
 801fd7a:	f77f af65 	ble.w	801fc48 <dhcp_coarse_tmr+0x40>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 801fd7e:	105b      	asrs	r3, r3, #1
 801fd80:	8223      	strh	r3, [r4, #16]
 801fd82:	e761      	b.n	801fc48 <dhcp_coarse_tmr+0x40>
  options[options_out_len++] = value;
 801fd84:	2314      	movs	r3, #20
 801fd86:	e7f3      	b.n	801fd70 <dhcp_coarse_tmr+0x168>
 801fd88:	2002e388 	.word	0x2002e388
 801fd8c:	080428e1 	.word	0x080428e1
 801fd90:	080428e4 	.word	0x080428e4
 801fd94:	08042568 	.word	0x08042568
 801fd98:	08029f34 	.word	0x08029f34
 801fd9c:	2001aa7c 	.word	0x2001aa7c
 801fda0:	08042c20 	.word	0x08042c20
 801fda4:	10624dd3 	.word	0x10624dd3
 801fda8:	080426dc 	.word	0x080426dc

0801fdac <dhcp_fine_tmr>:
{
 801fdac:	b538      	push	{r3, r4, r5, lr}
  NETIF_FOREACH(netif) {
 801fdae:	4b21      	ldr	r3, [pc, #132]	; (801fe34 <dhcp_fine_tmr+0x88>)
 801fdb0:	681c      	ldr	r4, [r3, #0]
 801fdb2:	b1fc      	cbz	r4, 801fdf4 <dhcp_fine_tmr+0x48>
        dhcp->request_timeout--;
 801fdb4:	2500      	movs	r5, #0
 801fdb6:	e003      	b.n	801fdc0 <dhcp_fine_tmr+0x14>
        dhcp->request_timeout--;
 801fdb8:	3a01      	subs	r2, #1
 801fdba:	811a      	strh	r2, [r3, #8]
  NETIF_FOREACH(netif) {
 801fdbc:	6824      	ldr	r4, [r4, #0]
 801fdbe:	b1cc      	cbz	r4, 801fdf4 <dhcp_fine_tmr+0x48>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801fdc0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (dhcp != NULL) {
 801fdc2:	2b00      	cmp	r3, #0
 801fdc4:	d0fa      	beq.n	801fdbc <dhcp_fine_tmr+0x10>
      if (dhcp->request_timeout > 1) {
 801fdc6:	891a      	ldrh	r2, [r3, #8]
 801fdc8:	2a01      	cmp	r2, #1
 801fdca:	d8f5      	bhi.n	801fdb8 <dhcp_fine_tmr+0xc>
      } else if (dhcp->request_timeout == 1) {
 801fdcc:	d1f6      	bne.n	801fdbc <dhcp_fine_tmr+0x10>
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801fdce:	795a      	ldrb	r2, [r3, #5]
        dhcp->request_timeout--;
 801fdd0:	811d      	strh	r5, [r3, #8]
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 801fdd2:	2a0c      	cmp	r2, #12
 801fdd4:	d016      	beq.n	801fe04 <dhcp_fine_tmr+0x58>
 801fdd6:	2a06      	cmp	r2, #6
 801fdd8:	d014      	beq.n	801fe04 <dhcp_fine_tmr+0x58>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 801fdda:	2a01      	cmp	r2, #1
 801fddc:	d016      	beq.n	801fe0c <dhcp_fine_tmr+0x60>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 801fdde:	2a08      	cmp	r2, #8
 801fde0:	d009      	beq.n	801fdf6 <dhcp_fine_tmr+0x4a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 801fde2:	2a03      	cmp	r2, #3
 801fde4:	d1ea      	bne.n	801fdbc <dhcp_fine_tmr+0x10>
    if (dhcp->tries < REBOOT_TRIES) {
 801fde6:	799b      	ldrb	r3, [r3, #6]
      dhcp_reboot(netif);
 801fde8:	4620      	mov	r0, r4
    if (dhcp->tries < REBOOT_TRIES) {
 801fdea:	2b01      	cmp	r3, #1
 801fdec:	d91e      	bls.n	801fe2c <dhcp_fine_tmr+0x80>
      dhcp_discover(netif);
 801fdee:	f7fe ffd3 	bl	801ed98 <dhcp_discover>
 801fdf2:	e7e3      	b.n	801fdbc <dhcp_fine_tmr+0x10>
}
 801fdf4:	bd38      	pop	{r3, r4, r5, pc}
    if (dhcp->tries <= 1) {
 801fdf6:	799b      	ldrb	r3, [r3, #6]
      dhcp_check(netif);
 801fdf8:	4620      	mov	r0, r4
    if (dhcp->tries <= 1) {
 801fdfa:	2b01      	cmp	r3, #1
 801fdfc:	d913      	bls.n	801fe26 <dhcp_fine_tmr+0x7a>
      dhcp_bind(netif);
 801fdfe:	f7ff f875 	bl	801eeec <dhcp_bind>
 801fe02:	e7db      	b.n	801fdbc <dhcp_fine_tmr+0x10>
    dhcp_discover(netif);
 801fe04:	4620      	mov	r0, r4
 801fe06:	f7fe ffc7 	bl	801ed98 <dhcp_discover>
 801fe0a:	e7d7      	b.n	801fdbc <dhcp_fine_tmr+0x10>
    if (dhcp->tries <= 5) {
 801fe0c:	799b      	ldrb	r3, [r3, #6]
      dhcp_select(netif);
 801fe0e:	4620      	mov	r0, r4
    if (dhcp->tries <= 5) {
 801fe10:	2b05      	cmp	r3, #5
 801fe12:	d802      	bhi.n	801fe1a <dhcp_fine_tmr+0x6e>
      dhcp_select(netif);
 801fe14:	f7fe feee 	bl	801ebf4 <dhcp_select>
 801fe18:	e7d0      	b.n	801fdbc <dhcp_fine_tmr+0x10>
      dhcp_release_and_stop(netif);
 801fe1a:	f7ff fe35 	bl	801fa88 <dhcp_release_and_stop>
      dhcp_start(netif);
 801fe1e:	4620      	mov	r0, r4
 801fe20:	f7ff fe96 	bl	801fb50 <dhcp_start>
 801fe24:	e7ca      	b.n	801fdbc <dhcp_fine_tmr+0x10>
      dhcp_check(netif);
 801fe26:	f7ff f849 	bl	801eebc <dhcp_check>
 801fe2a:	e7c7      	b.n	801fdbc <dhcp_fine_tmr+0x10>
      dhcp_reboot(netif);
 801fe2c:	f7fe fe3e 	bl	801eaac <dhcp_reboot>
 801fe30:	e7c4      	b.n	801fdbc <dhcp_fine_tmr+0x10>
 801fe32:	bf00      	nop
 801fe34:	2002e388 	.word	0x2002e388

0801fe38 <free_etharp_q>:
 */
static void
free_etharp_q(struct etharp_q_entry *q)
{
  struct etharp_q_entry *r;
  LWIP_ASSERT("q != NULL", q != NULL);
 801fe38:	b320      	cbz	r0, 801fe84 <free_etharp_q+0x4c>
{
 801fe3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fe3e:	4604      	mov	r4, r0
  while (q) {
    r = q;
    q = q->next;
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801fe40:	f8df 8054 	ldr.w	r8, [pc, #84]	; 801fe98 <free_etharp_q+0x60>
 801fe44:	4f12      	ldr	r7, [pc, #72]	; (801fe90 <free_etharp_q+0x58>)
 801fe46:	4e13      	ldr	r6, [pc, #76]	; (801fe94 <free_etharp_q+0x5c>)
 801fe48:	e006      	b.n	801fe58 <free_etharp_q+0x20>
    pbuf_free(r->p);
 801fe4a:	f7f9 f9cb 	bl	80191e4 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801fe4e:	4629      	mov	r1, r5
 801fe50:	200b      	movs	r0, #11
 801fe52:	f7f8 fef7 	bl	8018c44 <memp_free>
  while (q) {
 801fe56:	b19c      	cbz	r4, 801fe80 <free_etharp_q+0x48>
    q = q->next;
 801fe58:	4625      	mov	r5, r4
 801fe5a:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("r->p != NULL", (r->p != NULL));
 801fe5c:	6868      	ldr	r0, [r5, #4]
 801fe5e:	2800      	cmp	r0, #0
 801fe60:	d1f3      	bne.n	801fe4a <free_etharp_q+0x12>
 801fe62:	4639      	mov	r1, r7
 801fe64:	4643      	mov	r3, r8
 801fe66:	229a      	movs	r2, #154	; 0x9a
 801fe68:	4630      	mov	r0, r6
 801fe6a:	f003 fad3 	bl	8023414 <iprintf>
 801fe6e:	6868      	ldr	r0, [r5, #4]
    pbuf_free(r->p);
 801fe70:	f7f9 f9b8 	bl	80191e4 <pbuf_free>
    memp_free(MEMP_ARP_QUEUE, r);
 801fe74:	4629      	mov	r1, r5
 801fe76:	200b      	movs	r0, #11
 801fe78:	f7f8 fee4 	bl	8018c44 <memp_free>
  while (q) {
 801fe7c:	2c00      	cmp	r4, #0
 801fe7e:	d1eb      	bne.n	801fe58 <free_etharp_q+0x20>
  }
}
 801fe80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 801fe84:	4b04      	ldr	r3, [pc, #16]	; (801fe98 <free_etharp_q+0x60>)
 801fe86:	2296      	movs	r2, #150	; 0x96
 801fe88:	4904      	ldr	r1, [pc, #16]	; (801fe9c <free_etharp_q+0x64>)
 801fe8a:	4802      	ldr	r0, [pc, #8]	; (801fe94 <free_etharp_q+0x5c>)
 801fe8c:	f003 bac2 	b.w	8023414 <iprintf>
 801fe90:	08042928 	.word	0x08042928
 801fe94:	08029f34 	.word	0x08029f34
 801fe98:	080428e4 	.word	0x080428e4
 801fe9c:	0804291c 	.word	0x0804291c

0801fea0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801fea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fea4:	2300      	movs	r3, #0
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
  s16_t empty = ARP_TABLE_SIZE;
  s16_t i = 0;
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801fea6:	f04f 0920 	mov.w	r9, #32
{
 801feaa:	b085      	sub	sp, #20
 801feac:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8020008 <etharp_find_entry+0x168>
 801feb0:	4605      	mov	r5, r0
 801feb2:	4617      	mov	r7, r2
 801feb4:	9103      	str	r1, [sp, #12]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801feb6:	469e      	mov	lr, r3
 801feb8:	4641      	mov	r1, r8
 801feba:	469b      	mov	fp, r3
  s16_t empty = ARP_TABLE_SIZE;
 801febc:	464c      	mov	r4, r9
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801febe:	46cc      	mov	ip, r9
 801fec0:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801fec4:	e004      	b.n	801fed0 <etharp_find_entry+0x30>
 801fec6:	4614      	mov	r4, r2
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801fec8:	3301      	adds	r3, #1
 801feca:	3118      	adds	r1, #24
 801fecc:	2b20      	cmp	r3, #32
 801fece:	d016      	beq.n	801fefe <etharp_find_entry+0x5e>
    u8_t state = arp_table[i].state;
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801fed0:	2c20      	cmp	r4, #32
 801fed2:	b21a      	sxth	r2, r3
    u8_t state = arp_table[i].state;
 801fed4:	7d08      	ldrb	r0, [r1, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801fed6:	d13b      	bne.n	801ff50 <etharp_find_entry+0xb0>
 801fed8:	2800      	cmp	r0, #0
 801feda:	d0f4      	beq.n	801fec6 <etharp_find_entry+0x26>
      empty = i;
    } else if (state != ETHARP_STATE_EMPTY) {
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801fedc:	b125      	cbz	r5, 801fee8 <etharp_find_entry+0x48>
 801fede:	682e      	ldr	r6, [r5, #0]
 801fee0:	46b2      	mov	sl, r6
 801fee2:	684e      	ldr	r6, [r1, #4]
 801fee4:	45b2      	cmp	sl, r6
 801fee6:	d03e      	beq.n	801ff66 <etharp_find_entry+0xc6>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801fee8:	2801      	cmp	r0, #1
 801feea:	d034      	beq.n	801ff56 <etharp_find_entry+0xb6>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801feec:	8a48      	ldrh	r0, [r1, #18]
 801feee:	4570      	cmp	r0, lr
 801fef0:	d3ea      	bcc.n	801fec8 <etharp_find_entry+0x28>
 801fef2:	3301      	adds	r3, #1
 801fef4:	4686      	mov	lr, r0
 801fef6:	4694      	mov	ip, r2
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801fef8:	3118      	adds	r1, #24
 801fefa:	2b20      	cmp	r3, #32
 801fefc:	d1e8      	bne.n	801fed0 <etharp_find_entry+0x30>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801fefe:	9b03      	ldr	r3, [sp, #12]
 801ff00:	f8dd a004 	ldr.w	sl, [sp, #4]
 801ff04:	2b01      	cmp	r3, #1
 801ff06:	d173      	bne.n	801fff0 <etharp_find_entry+0x150>
 801ff08:	2c20      	cmp	r4, #32
 801ff0a:	d03c      	beq.n	801ff86 <etharp_find_entry+0xe6>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801ff0c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 801ff10:	46a1      	mov	r9, r4
 801ff12:	0066      	lsls	r6, r4, #1
 801ff14:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801ff18:	7d1b      	ldrb	r3, [r3, #20]
 801ff1a:	b133      	cbz	r3, 801ff2a <etharp_find_entry+0x8a>
 801ff1c:	4b36      	ldr	r3, [pc, #216]	; (801fff8 <etharp_find_entry+0x158>)
 801ff1e:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801ff22:	4936      	ldr	r1, [pc, #216]	; (801fffc <etharp_find_entry+0x15c>)
 801ff24:	4836      	ldr	r0, [pc, #216]	; (8020000 <etharp_find_entry+0x160>)
 801ff26:	f003 fa75 	bl	8023414 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801ff2a:	b12d      	cbz	r5, 801ff38 <etharp_find_entry+0x98>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801ff2c:	eb06 0309 	add.w	r3, r6, r9
 801ff30:	682a      	ldr	r2, [r5, #0]
 801ff32:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801ff36:	605a      	str	r2, [r3, #4]
  }
  arp_table[i].ctime = 0;
 801ff38:	444e      	add	r6, r9
 801ff3a:	2300      	movs	r3, #0
 801ff3c:	eb08 08c6 	add.w	r8, r8, r6, lsl #3
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801ff40:	f8c8 7008 	str.w	r7, [r8, #8]
  arp_table[i].ctime = 0;
 801ff44:	f8a8 3012 	strh.w	r3, [r8, #18]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 801ff48:	4620      	mov	r0, r4
 801ff4a:	b005      	add	sp, #20
 801ff4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (state != ETHARP_STATE_EMPTY) {
 801ff50:	2800      	cmp	r0, #0
 801ff52:	d0b9      	beq.n	801fec8 <etharp_find_entry+0x28>
 801ff54:	e7c2      	b.n	801fedc <etharp_find_entry+0x3c>
        if (arp_table[i].q != NULL) {
 801ff56:	6808      	ldr	r0, [r1, #0]
 801ff58:	b170      	cbz	r0, 801ff78 <etharp_find_entry+0xd8>
          if (arp_table[i].ctime >= age_queue) {
 801ff5a:	8a48      	ldrh	r0, [r1, #18]
 801ff5c:	4558      	cmp	r0, fp
 801ff5e:	d3b3      	bcc.n	801fec8 <etharp_find_entry+0x28>
 801ff60:	4683      	mov	fp, r0
 801ff62:	4691      	mov	r9, r2
 801ff64:	e7b0      	b.n	801fec8 <etharp_find_entry+0x28>
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ff66:	b117      	cbz	r7, 801ff6e <etharp_find_entry+0xce>
 801ff68:	688e      	ldr	r6, [r1, #8]
 801ff6a:	42be      	cmp	r6, r7
 801ff6c:	d1bc      	bne.n	801fee8 <etharp_find_entry+0x48>
 801ff6e:	4614      	mov	r4, r2
}
 801ff70:	4620      	mov	r0, r4
 801ff72:	b005      	add	sp, #20
 801ff74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if (arp_table[i].ctime >= age_pending) {
 801ff78:	8a48      	ldrh	r0, [r1, #18]
 801ff7a:	9e02      	ldr	r6, [sp, #8]
 801ff7c:	42b0      	cmp	r0, r6
 801ff7e:	d3a3      	bcc.n	801fec8 <etharp_find_entry+0x28>
 801ff80:	e9cd 2001 	strd	r2, r0, [sp, #4]
 801ff84:	e7a0      	b.n	801fec8 <etharp_find_entry+0x28>
    if (old_stable < ARP_TABLE_SIZE) {
 801ff86:	f1bc 0f20 	cmp.w	ip, #32
 801ff8a:	d024      	beq.n	801ffd6 <etharp_find_entry+0x136>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801ff8c:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
 801ff90:	46e1      	mov	r9, ip
 801ff92:	ea4f 064c 	mov.w	r6, ip, lsl #1
 801ff96:	f858 3033 	ldr.w	r3, [r8, r3, lsl #3]
 801ff9a:	b33b      	cbz	r3, 801ffec <etharp_find_entry+0x14c>
 801ff9c:	4b16      	ldr	r3, [pc, #88]	; (801fff8 <etharp_find_entry+0x158>)
 801ff9e:	f240 126d 	movw	r2, #365	; 0x16d
 801ffa2:	4918      	ldr	r1, [pc, #96]	; (8020004 <etharp_find_entry+0x164>)
 801ffa4:	4664      	mov	r4, ip
 801ffa6:	4816      	ldr	r0, [pc, #88]	; (8020000 <etharp_find_entry+0x160>)
 801ffa8:	f003 fa34 	bl	8023414 <iprintf>
  if (arp_table[i].q != NULL) {
 801ffac:	eb09 0a49 	add.w	sl, r9, r9, lsl #1
 801ffb0:	ea4f 0649 	mov.w	r6, r9, lsl #1
 801ffb4:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801ffb8:	f858 000a 	ldr.w	r0, [r8, sl]
 801ffbc:	b120      	cbz	r0, 801ffc8 <etharp_find_entry+0x128>
    free_etharp_q(arp_table[i].q);
 801ffbe:	f7ff ff3b 	bl	801fe38 <free_etharp_q>
    arp_table[i].q = NULL;
 801ffc2:	2300      	movs	r3, #0
 801ffc4:	f848 300a 	str.w	r3, [r8, sl]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801ffc8:	eb06 0309 	add.w	r3, r6, r9
 801ffcc:	2200      	movs	r2, #0
 801ffce:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 801ffd2:	751a      	strb	r2, [r3, #20]
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801ffd4:	e7a9      	b.n	801ff2a <etharp_find_entry+0x8a>
    } else if (old_pending < ARP_TABLE_SIZE) {
 801ffd6:	f1ba 0f20 	cmp.w	sl, #32
 801ffda:	d104      	bne.n	801ffe6 <etharp_find_entry+0x146>
    } else if (old_queue < ARP_TABLE_SIZE) {
 801ffdc:	f1b9 0f20 	cmp.w	r9, #32
 801ffe0:	d006      	beq.n	801fff0 <etharp_find_entry+0x150>
 801ffe2:	464c      	mov	r4, r9
 801ffe4:	e7e2      	b.n	801ffac <etharp_find_entry+0x10c>
 801ffe6:	4654      	mov	r4, sl
    } else if (old_pending < ARP_TABLE_SIZE) {
 801ffe8:	46d1      	mov	r9, sl
 801ffea:	e7df      	b.n	801ffac <etharp_find_entry+0x10c>
 801ffec:	4664      	mov	r4, ip
 801ffee:	e7eb      	b.n	801ffc8 <etharp_find_entry+0x128>
    return (s16_t)ERR_MEM;
 801fff0:	f04f 34ff 	mov.w	r4, #4294967295
 801fff4:	e7a8      	b.n	801ff48 <etharp_find_entry+0xa8>
 801fff6:	bf00      	nop
 801fff8:	080428e4 	.word	0x080428e4
 801fffc:	08042950 	.word	0x08042950
 8020000:	08029f34 	.word	0x08029f34
 8020004:	08042938 	.word	0x08042938
 8020008:	2001aa88 	.word	0x2001aa88

0802000c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 802000c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020010:	b082      	sub	sp, #8
 8020012:	4688      	mov	r8, r1
 8020014:	4691      	mov	r9, r2
 8020016:	461f      	mov	r7, r3
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8020018:	4606      	mov	r6, r0
{
 802001a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 802001e:	f8bd 4034 	ldrh.w	r4, [sp, #52]	; 0x34
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8020022:	2800      	cmp	r0, #0
 8020024:	d05a      	beq.n	80200dc <etharp_raw+0xd0>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8020026:	f44f 7220 	mov.w	r2, #640	; 0x280
 802002a:	211c      	movs	r1, #28
 802002c:	200e      	movs	r0, #14
 802002e:	f7f9 f947 	bl	80192c0 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8020032:	4605      	mov	r5, r0
 8020034:	2800      	cmp	r0, #0
 8020036:	d059      	beq.n	80200ec <etharp_raw+0xe0>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8020038:	8943      	ldrh	r3, [r0, #10]
 802003a:	2b1b      	cmp	r3, #27
 802003c:	d946      	bls.n	80200cc <etharp_raw+0xc0>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 802003e:	4620      	mov	r0, r4
  hdr = (struct etharp_hdr *)p->payload;
 8020040:	686c      	ldr	r4, [r5, #4]
  hdr->opcode = lwip_htons(opcode);
 8020042:	f7f7 fa7b 	bl	801753c <lwip_htons>
 8020046:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8020048:	f896 3034 	ldrb.w	r3, [r6, #52]	; 0x34
 802004c:	2b06      	cmp	r3, #6
 802004e:	d006      	beq.n	802005e <etharp_raw+0x52>
 8020050:	4b2a      	ldr	r3, [pc, #168]	; (80200fc <etharp_raw+0xf0>)
 8020052:	f240 4269 	movw	r2, #1129	; 0x469
 8020056:	492a      	ldr	r1, [pc, #168]	; (8020100 <etharp_raw+0xf4>)
 8020058:	482a      	ldr	r0, [pc, #168]	; (8020104 <etharp_raw+0xf8>)
 802005a:	f003 f9db 	bl	8023414 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 802005e:	6839      	ldr	r1, [r7, #0]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8020060:	4642      	mov	r2, r8
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8020062:	f04f 0e08 	mov.w	lr, #8
  hdr->protolen = sizeof(ip4_addr_t);
 8020066:	f04f 0c04 	mov.w	ip, #4
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 802006a:	60a1      	str	r1, [r4, #8]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 802006c:	4630      	mov	r0, r6
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 802006e:	88b9      	ldrh	r1, [r7, #4]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8020070:	2600      	movs	r6, #0
 8020072:	f04f 0801 	mov.w	r8, #1
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8020076:	464b      	mov	r3, r9
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8020078:	81a1      	strh	r1, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 802007a:	f8da 1000 	ldr.w	r1, [sl]
 802007e:	f8c4 1012 	str.w	r1, [r4, #18]
  hdr->hwlen = ETH_HWADDR_LEN;
 8020082:	2106      	movs	r1, #6
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8020084:	f8ba 7004 	ldrh.w	r7, [sl, #4]
 8020088:	82e7      	strh	r7, [r4, #22]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 802008a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 802008c:	683f      	ldr	r7, [r7, #0]
 802008e:	f8c4 700e 	str.w	r7, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8020092:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8020094:	683f      	ldr	r7, [r7, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8020096:	f884 e002 	strb.w	lr, [r4, #2]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 802009a:	61a7      	str	r7, [r4, #24]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 802009c:	f640 0706 	movw	r7, #2054	; 0x806
  hdr->hwlen = ETH_HWADDR_LEN;
 80200a0:	7121      	strb	r1, [r4, #4]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80200a2:	4629      	mov	r1, r5
  hdr->protolen = sizeof(ip4_addr_t);
 80200a4:	f884 c005 	strb.w	ip, [r4, #5]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80200a8:	7026      	strb	r6, [r4, #0]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80200aa:	70e6      	strb	r6, [r4, #3]
  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80200ac:	f884 8001 	strb.w	r8, [r4, #1]
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80200b0:	9700      	str	r7, [sp, #0]
 80200b2:	f001 fd3d 	bl	8021b30 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
 80200b6:	4a14      	ldr	r2, [pc, #80]	; (8020108 <etharp_raw+0xfc>)
  /* free ARP query packet */
  pbuf_free(p);
 80200b8:	4628      	mov	r0, r5
  ETHARP_STATS_INC(etharp.xmit);
 80200ba:	8b13      	ldrh	r3, [r2, #24]
 80200bc:	4443      	add	r3, r8
 80200be:	8313      	strh	r3, [r2, #24]
  pbuf_free(p);
 80200c0:	f7f9 f890 	bl	80191e4 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 80200c4:	4630      	mov	r0, r6
}
 80200c6:	b002      	add	sp, #8
 80200c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80200cc:	4b0b      	ldr	r3, [pc, #44]	; (80200fc <etharp_raw+0xf0>)
 80200ce:	f240 4262 	movw	r2, #1122	; 0x462
 80200d2:	490e      	ldr	r1, [pc, #56]	; (802010c <etharp_raw+0x100>)
 80200d4:	480b      	ldr	r0, [pc, #44]	; (8020104 <etharp_raw+0xf8>)
 80200d6:	f003 f99d 	bl	8023414 <iprintf>
 80200da:	e7b0      	b.n	802003e <etharp_raw+0x32>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80200dc:	4b07      	ldr	r3, [pc, #28]	; (80200fc <etharp_raw+0xf0>)
 80200de:	f240 4257 	movw	r2, #1111	; 0x457
 80200e2:	490b      	ldr	r1, [pc, #44]	; (8020110 <etharp_raw+0x104>)
 80200e4:	4807      	ldr	r0, [pc, #28]	; (8020104 <etharp_raw+0xf8>)
 80200e6:	f003 f995 	bl	8023414 <iprintf>
 80200ea:	e79c      	b.n	8020026 <etharp_raw+0x1a>
    ETHARP_STATS_INC(etharp.memerr);
 80200ec:	4a06      	ldr	r2, [pc, #24]	; (8020108 <etharp_raw+0xfc>)
    return ERR_MEM;
 80200ee:	f04f 30ff 	mov.w	r0, #4294967295
    ETHARP_STATS_INC(etharp.memerr);
 80200f2:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 80200f4:	3301      	adds	r3, #1
 80200f6:	8493      	strh	r3, [r2, #36]	; 0x24
    return ERR_MEM;
 80200f8:	e7e5      	b.n	80200c6 <etharp_raw+0xba>
 80200fa:	bf00      	nop
 80200fc:	080428e4 	.word	0x080428e4
 8020100:	080429b0 	.word	0x080429b0
 8020104:	08029f34 	.word	0x08029f34
 8020108:	2002e394 	.word	0x2002e394
 802010c:	0804297c 	.word	0x0804297c
 8020110:	08029f24 	.word	0x08029f24

08020114 <etharp_output_to_arp_index>:
{
 8020114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8020118:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 8020210 <etharp_output_to_arp_index+0xfc>
 802011c:	eb02 0542 	add.w	r5, r2, r2, lsl #1
{
 8020120:	b084      	sub	sp, #16
 8020122:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8020124:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
{
 8020128:	4606      	mov	r6, r0
 802012a:	460f      	mov	r7, r1
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 802012c:	ea4f 0942 	mov.w	r9, r2, lsl #1
 8020130:	7d2b      	ldrb	r3, [r5, #20]
 8020132:	2b01      	cmp	r3, #1
 8020134:	d93b      	bls.n	80201ae <etharp_output_to_arp_index+0x9a>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8020136:	2b02      	cmp	r3, #2
 8020138:	d011      	beq.n	802015e <etharp_output_to_arp_index+0x4a>
 802013a:	2218      	movs	r2, #24
 802013c:	f106 0a2e 	add.w	sl, r6, #46	; 0x2e
 8020140:	fb02 8404 	mla	r4, r2, r4, r8
 8020144:	340c      	adds	r4, #12
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8020146:	f44f 6500 	mov.w	r5, #2048	; 0x800
 802014a:	4623      	mov	r3, r4
 802014c:	4652      	mov	r2, sl
 802014e:	4639      	mov	r1, r7
 8020150:	4630      	mov	r0, r6
 8020152:	9500      	str	r5, [sp, #0]
 8020154:	f001 fcec 	bl	8021b30 <ethernet_output>
}
 8020158:	b004      	add	sp, #16
 802015a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 802015e:	44a1      	add	r9, r4
 8020160:	eb08 09c9 	add.w	r9, r8, r9, lsl #3
 8020164:	f8b9 3012 	ldrh.w	r3, [r9, #18]
 8020168:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 802016c:	d828      	bhi.n	80201c0 <etharp_output_to_arp_index+0xac>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 802016e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8020172:	d3e2      	bcc.n	802013a <etharp_output_to_arp_index+0x26>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8020174:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020178:	f106 0a2e 	add.w	sl, r6, #46	; 0x2e
 802017c:	2101      	movs	r1, #1
 802017e:	4a1f      	ldr	r2, [pc, #124]	; (80201fc <etharp_output_to_arp_index+0xe8>)
 8020180:	00e5      	lsls	r5, r4, #3
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8020182:	1d30      	adds	r0, r6, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020184:	9103      	str	r1, [sp, #12]
 8020186:	4653      	mov	r3, sl
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8020188:	f105 040c 	add.w	r4, r5, #12
 802018c:	3504      	adds	r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802018e:	9201      	str	r2, [sp, #4]
 8020190:	4651      	mov	r1, sl
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8020192:	4444      	add	r4, r8
 8020194:	4445      	add	r5, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020196:	9000      	str	r0, [sp, #0]
 8020198:	4630      	mov	r0, r6
 802019a:	4622      	mov	r2, r4
 802019c:	9502      	str	r5, [sp, #8]
 802019e:	f7ff ff35 	bl	802000c <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80201a2:	2800      	cmp	r0, #0
 80201a4:	d1cf      	bne.n	8020146 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80201a6:	2303      	movs	r3, #3
 80201a8:	f889 3014 	strb.w	r3, [r9, #20]
 80201ac:	e7cb      	b.n	8020146 <etharp_output_to_arp_index+0x32>
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80201ae:	4b14      	ldr	r3, [pc, #80]	; (8020200 <etharp_output_to_arp_index+0xec>)
 80201b0:	f240 22ee 	movw	r2, #750	; 0x2ee
 80201b4:	4913      	ldr	r1, [pc, #76]	; (8020204 <etharp_output_to_arp_index+0xf0>)
 80201b6:	4814      	ldr	r0, [pc, #80]	; (8020208 <etharp_output_to_arp_index+0xf4>)
 80201b8:	f003 f92c 	bl	8023414 <iprintf>
 80201bc:	7d2b      	ldrb	r3, [r5, #20]
 80201be:	e7ba      	b.n	8020136 <etharp_output_to_arp_index+0x22>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80201c0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80201c4:	f106 0a2e 	add.w	sl, r6, #46	; 0x2e
 80201c8:	2001      	movs	r0, #1
 80201ca:	490c      	ldr	r1, [pc, #48]	; (80201fc <etharp_output_to_arp_index+0xe8>)
 80201cc:	00e4      	lsls	r4, r4, #3
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80201ce:	1d32      	adds	r2, r6, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80201d0:	9003      	str	r0, [sp, #12]
 80201d2:	4653      	mov	r3, sl
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80201d4:	1d25      	adds	r5, r4, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80201d6:	9101      	str	r1, [sp, #4]
 80201d8:	9200      	str	r2, [sp, #0]
 80201da:	4651      	mov	r1, sl
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80201dc:	4445      	add	r5, r8
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80201de:	4a0b      	ldr	r2, [pc, #44]	; (802020c <etharp_output_to_arp_index+0xf8>)
 80201e0:	4630      	mov	r0, r6
 80201e2:	340c      	adds	r4, #12
 80201e4:	9502      	str	r5, [sp, #8]
 80201e6:	f7ff ff11 	bl	802000c <etharp_raw>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80201ea:	b108      	cbz	r0, 80201f0 <etharp_output_to_arp_index+0xdc>
 80201ec:	4444      	add	r4, r8
 80201ee:	e7aa      	b.n	8020146 <etharp_output_to_arp_index+0x32>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80201f0:	2303      	movs	r3, #3
 80201f2:	4444      	add	r4, r8
 80201f4:	f889 3014 	strb.w	r3, [r9, #20]
 80201f8:	e7a5      	b.n	8020146 <etharp_output_to_arp_index+0x32>
 80201fa:	bf00      	nop
 80201fc:	08042e1c 	.word	0x08042e1c
 8020200:	080428e4 	.word	0x080428e4
 8020204:	080429f4 	.word	0x080429f4
 8020208:	08029f34 	.word	0x08029f34
 802020c:	08042e14 	.word	0x08042e14
 8020210:	2001aa88 	.word	0x2001aa88

08020214 <etharp_tmr>:
{
 8020214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020218:	4c21      	ldr	r4, [pc, #132]	; (80202a0 <etharp_tmr+0x8c>)
 802021a:	b084      	sub	sp, #16
  arp_table[i].state = ETHARP_STATE_EMPTY;
 802021c:	2600      	movs	r6, #0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802021e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80202a8 <etharp_tmr+0x94>
 8020222:	f504 7540 	add.w	r5, r4, #768	; 0x300
 8020226:	4f1f      	ldr	r7, [pc, #124]	; (80202a4 <etharp_tmr+0x90>)
 8020228:	e00c      	b.n	8020244 <etharp_tmr+0x30>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 802022a:	2901      	cmp	r1, #1
 802022c:	d101      	bne.n	8020232 <etharp_tmr+0x1e>
 802022e:	2b04      	cmp	r3, #4
 8020230:	d812      	bhi.n	8020258 <etharp_tmr+0x44>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8020232:	2903      	cmp	r1, #3
 8020234:	d01e      	beq.n	8020274 <etharp_tmr+0x60>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8020236:	2904      	cmp	r1, #4
 8020238:	d01f      	beq.n	802027a <etharp_tmr+0x66>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 802023a:	2901      	cmp	r1, #1
 802023c:	d020      	beq.n	8020280 <etharp_tmr+0x6c>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 802023e:	3418      	adds	r4, #24
 8020240:	42ac      	cmp	r4, r5
 8020242:	d014      	beq.n	802026e <etharp_tmr+0x5a>
    u8_t state = arp_table[i].state;
 8020244:	7c21      	ldrb	r1, [r4, #16]
    if (state != ETHARP_STATE_EMPTY
 8020246:	2900      	cmp	r1, #0
 8020248:	d0f9      	beq.n	802023e <etharp_tmr+0x2a>
      arp_table[i].ctime++;
 802024a:	89e3      	ldrh	r3, [r4, #14]
 802024c:	3301      	adds	r3, #1
 802024e:	b29b      	uxth	r3, r3
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8020250:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
      arp_table[i].ctime++;
 8020254:	81e3      	strh	r3, [r4, #14]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8020256:	d3e8      	bcc.n	802022a <etharp_tmr+0x16>
  if (arp_table[i].q != NULL) {
 8020258:	f854 0c04 	ldr.w	r0, [r4, #-4]
 802025c:	b118      	cbz	r0, 8020266 <etharp_tmr+0x52>
    free_etharp_q(arp_table[i].q);
 802025e:	f7ff fdeb 	bl	801fe38 <free_etharp_q>
    arp_table[i].q = NULL;
 8020262:	f844 6c04 	str.w	r6, [r4, #-4]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8020266:	7426      	strb	r6, [r4, #16]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8020268:	3418      	adds	r4, #24
 802026a:	42ac      	cmp	r4, r5
 802026c:	d1ea      	bne.n	8020244 <etharp_tmr+0x30>
}
 802026e:	b004      	add	sp, #16
 8020270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8020274:	2304      	movs	r3, #4
 8020276:	7423      	strb	r3, [r4, #16]
 8020278:	e7e1      	b.n	802023e <etharp_tmr+0x2a>
        arp_table[i].state = ETHARP_STATE_STABLE;
 802027a:	2302      	movs	r3, #2
 802027c:	7423      	strb	r3, [r4, #16]
 802027e:	e7de      	b.n	802023e <etharp_tmr+0x2a>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8020280:	6860      	ldr	r0, [r4, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020282:	463a      	mov	r2, r7
 8020284:	9103      	str	r1, [sp, #12]
 8020286:	f100 032e 	add.w	r3, r0, #46	; 0x2e
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 802028a:	f100 0c04 	add.w	ip, r0, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802028e:	4619      	mov	r1, r3
 8020290:	f8cd c000 	str.w	ip, [sp]
 8020294:	e9cd 8401 	strd	r8, r4, [sp, #4]
 8020298:	f7ff feb8 	bl	802000c <etharp_raw>
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 802029c:	e7cf      	b.n	802023e <etharp_tmr+0x2a>
 802029e:	bf00      	nop
 80202a0:	2001aa8c 	.word	0x2001aa8c
 80202a4:	08042e14 	.word	0x08042e14
 80202a8:	08042e1c 	.word	0x08042e1c

080202ac <etharp_cleanup_netif>:
{
 80202ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80202ae:	4c0c      	ldr	r4, [pc, #48]	; (80202e0 <etharp_cleanup_netif+0x34>)
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80202b0:	2700      	movs	r7, #0
{
 80202b2:	4606      	mov	r6, r0
 80202b4:	f504 7540 	add.w	r5, r4, #768	; 0x300
 80202b8:	e002      	b.n	80202c0 <etharp_cleanup_netif+0x14>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80202ba:	3418      	adds	r4, #24
 80202bc:	42ac      	cmp	r4, r5
 80202be:	d00e      	beq.n	80202de <etharp_cleanup_netif+0x32>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80202c0:	7d23      	ldrb	r3, [r4, #20]
 80202c2:	2b00      	cmp	r3, #0
 80202c4:	d0f9      	beq.n	80202ba <etharp_cleanup_netif+0xe>
 80202c6:	68a3      	ldr	r3, [r4, #8]
 80202c8:	42b3      	cmp	r3, r6
 80202ca:	d1f6      	bne.n	80202ba <etharp_cleanup_netif+0xe>
  if (arp_table[i].q != NULL) {
 80202cc:	6820      	ldr	r0, [r4, #0]
 80202ce:	b110      	cbz	r0, 80202d6 <etharp_cleanup_netif+0x2a>
    free_etharp_q(arp_table[i].q);
 80202d0:	f7ff fdb2 	bl	801fe38 <free_etharp_q>
    arp_table[i].q = NULL;
 80202d4:	6027      	str	r7, [r4, #0]
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80202d6:	7527      	strb	r7, [r4, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80202d8:	3418      	adds	r4, #24
 80202da:	42ac      	cmp	r4, r5
 80202dc:	d1f0      	bne.n	80202c0 <etharp_cleanup_netif+0x14>
}
 80202de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80202e0:	2001aa88 	.word	0x2001aa88

080202e4 <etharp_input>:
{
 80202e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80202e8:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80202ea:	2900      	cmp	r1, #0
 80202ec:	f000 809d 	beq.w	802042a <etharp_input+0x146>
  hdr = (struct etharp_hdr *)p->payload;
 80202f0:	6846      	ldr	r6, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80202f2:	4604      	mov	r4, r0
 80202f4:	8833      	ldrh	r3, [r6, #0]
 80202f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80202fa:	d102      	bne.n	8020302 <etharp_input+0x1e>
 80202fc:	7933      	ldrb	r3, [r6, #4]
 80202fe:	2b06      	cmp	r3, #6
 8020300:	d00c      	beq.n	802031c <etharp_input+0x38>
    ETHARP_STATS_INC(etharp.proterr);
 8020302:	4b5d      	ldr	r3, [pc, #372]	; (8020478 <etharp_input+0x194>)
    pbuf_free(p);
 8020304:	4620      	mov	r0, r4
    ETHARP_STATS_INC(etharp.proterr);
 8020306:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 8020308:	8bda      	ldrh	r2, [r3, #30]
    ETHARP_STATS_INC(etharp.proterr);
 802030a:	3101      	adds	r1, #1
    ETHARP_STATS_INC(etharp.drop);
 802030c:	3201      	adds	r2, #1
    ETHARP_STATS_INC(etharp.proterr);
 802030e:	8519      	strh	r1, [r3, #40]	; 0x28
    ETHARP_STATS_INC(etharp.drop);
 8020310:	83da      	strh	r2, [r3, #30]
    pbuf_free(p);
 8020312:	f7f8 ff67 	bl	80191e4 <pbuf_free>
}
 8020316:	b009      	add	sp, #36	; 0x24
 8020318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 802031c:	7973      	ldrb	r3, [r6, #5]
 802031e:	2b04      	cmp	r3, #4
 8020320:	d1ef      	bne.n	8020302 <etharp_input+0x1e>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8020322:	8873      	ldrh	r3, [r6, #2]
 8020324:	2b08      	cmp	r3, #8
 8020326:	d1ec      	bne.n	8020302 <etharp_input+0x1e>
  ETHARP_STATS_INC(etharp.recv);
 8020328:	f8df b14c 	ldr.w	fp, [pc, #332]	; 8020478 <etharp_input+0x194>
 802032c:	460d      	mov	r5, r1
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 802032e:	684a      	ldr	r2, [r1, #4]
  ETHARP_STATS_INC(etharp.recv);
 8020330:	f8bb 301a 	ldrh.w	r3, [fp, #26]
 8020334:	3301      	adds	r3, #1
 8020336:	f8ab 301a 	strh.w	r3, [fp, #26]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 802033a:	f8d6 000e 	ldr.w	r0, [r6, #14]
 802033e:	69b3      	ldr	r3, [r6, #24]
 8020340:	9007      	str	r0, [sp, #28]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8020342:	2a00      	cmp	r2, #0
 8020344:	d079      	beq.n	802043a <etharp_input+0x156>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8020346:	1ad3      	subs	r3, r2, r3
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8020348:	f106 0908 	add.w	r9, r6, #8
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 802034c:	fab3 f383 	clz	r3, r3
 8020350:	095b      	lsrs	r3, r3, #5
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8020352:	f1c3 0802 	rsb	r8, r3, #2
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8020356:	9305      	str	r3, [sp, #20]
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8020358:	fa5f f888 	uxtb.w	r8, r8
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 802035c:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 8020360:	2b06      	cmp	r3, #6
 8020362:	d007      	beq.n	8020374 <etharp_input+0x90>
 8020364:	4b45      	ldr	r3, [pc, #276]	; (802047c <etharp_input+0x198>)
 8020366:	f240 12a9 	movw	r2, #425	; 0x1a9
 802036a:	4945      	ldr	r1, [pc, #276]	; (8020480 <etharp_input+0x19c>)
 802036c:	4845      	ldr	r0, [pc, #276]	; (8020484 <etharp_input+0x1a0>)
 802036e:	f003 f851 	bl	8023414 <iprintf>
 8020372:	9807      	ldr	r0, [sp, #28]
  if (ip4_addr_isany(ipaddr) ||
 8020374:	2800      	cmp	r0, #0
 8020376:	d048      	beq.n	802040a <etharp_input+0x126>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8020378:	4629      	mov	r1, r5
 802037a:	f000 fe25 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 802037e:	4607      	mov	r7, r0
 8020380:	2800      	cmp	r0, #0
 8020382:	d142      	bne.n	802040a <etharp_input+0x126>
      ip4_addr_ismulticast(ipaddr)) {
 8020384:	9b07      	ldr	r3, [sp, #28]
 8020386:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 802038a:	2be0      	cmp	r3, #224	; 0xe0
 802038c:	d03d      	beq.n	802040a <etharp_input+0x126>
  i = etharp_find_entry(ipaddr, flags, netif);
 802038e:	4641      	mov	r1, r8
 8020390:	462a      	mov	r2, r5
 8020392:	a807      	add	r0, sp, #28
 8020394:	f7ff fd84 	bl	801fea0 <etharp_find_entry>
  if (i < 0) {
 8020398:	2800      	cmp	r0, #0
 802039a:	db36      	blt.n	802040a <etharp_input+0x126>
    arp_table[i].state = ETHARP_STATE_STABLE;
 802039c:	4a3a      	ldr	r2, [pc, #232]	; (8020488 <etharp_input+0x1a4>)
 802039e:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 80203a2:	f04f 0c02 	mov.w	ip, #2
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80203a6:	f04f 0e18 	mov.w	lr, #24
    arp_table[i].state = ETHARP_STATE_STABLE;
 80203aa:	eb02 08c1 	add.w	r8, r2, r1, lsl #3
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80203ae:	230c      	movs	r3, #12
    arp_table[i].state = ETHARP_STATE_STABLE;
 80203b0:	f888 c014 	strb.w	ip, [r8, #20]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80203b4:	fb10 330e 	smlabb	r3, r0, lr, r3
  arp_table[i].netif = netif;
 80203b8:	f8c8 5008 	str.w	r5, [r8, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80203bc:	f8d9 0000 	ldr.w	r0, [r9]
 80203c0:	eb02 0c03 	add.w	ip, r2, r3
 80203c4:	50d0      	str	r0, [r2, r3]
 80203c6:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 80203ca:	f8ac 3004 	strh.w	r3, [ip, #4]
  while (arp_table[i].q != NULL) {
 80203ce:	f852 1031 	ldr.w	r1, [r2, r1, lsl #3]
  arp_table[i].ctime = 0;
 80203d2:	f8a8 7012 	strh.w	r7, [r8, #18]
  while (arp_table[i].q != NULL) {
 80203d6:	b1c1      	cbz	r1, 802040a <etharp_input+0x126>
 80203d8:	f105 0a2e 	add.w	sl, r5, #46	; 0x2e
    arp_table[i].q = q->next;
 80203dc:	680b      	ldr	r3, [r1, #0]
    memp_free(MEMP_ARP_QUEUE, q);
 80203de:	200b      	movs	r0, #11
    p = q->p;
 80203e0:	684f      	ldr	r7, [r1, #4]
    arp_table[i].q = q->next;
 80203e2:	f8c8 3000 	str.w	r3, [r8]
    memp_free(MEMP_ARP_QUEUE, q);
 80203e6:	f7f8 fc2d 	bl	8018c44 <memp_free>
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80203ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80203ee:	4639      	mov	r1, r7
 80203f0:	464b      	mov	r3, r9
 80203f2:	4652      	mov	r2, sl
 80203f4:	9000      	str	r0, [sp, #0]
 80203f6:	4628      	mov	r0, r5
 80203f8:	f001 fb9a 	bl	8021b30 <ethernet_output>
    pbuf_free(p);
 80203fc:	4638      	mov	r0, r7
 80203fe:	f7f8 fef1 	bl	80191e4 <pbuf_free>
  while (arp_table[i].q != NULL) {
 8020402:	f8d8 1000 	ldr.w	r1, [r8]
 8020406:	2900      	cmp	r1, #0
 8020408:	d1e8      	bne.n	80203dc <etharp_input+0xf8>
  switch (hdr->opcode) {
 802040a:	88f3      	ldrh	r3, [r6, #6]
 802040c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8020410:	d019      	beq.n	8020446 <etharp_input+0x162>
 8020412:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020416:	d029      	beq.n	802046c <etharp_input+0x188>
      ETHARP_STATS_INC(etharp.err);
 8020418:	f8bb 302c 	ldrh.w	r3, [fp, #44]	; 0x2c
 802041c:	3301      	adds	r3, #1
 802041e:	f8ab 302c 	strh.w	r3, [fp, #44]	; 0x2c
  pbuf_free(p);
 8020422:	4620      	mov	r0, r4
 8020424:	f7f8 fede 	bl	80191e4 <pbuf_free>
 8020428:	e775      	b.n	8020316 <etharp_input+0x32>
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 802042a:	4b14      	ldr	r3, [pc, #80]	; (802047c <etharp_input+0x198>)
 802042c:	f240 228a 	movw	r2, #650	; 0x28a
 8020430:	4916      	ldr	r1, [pc, #88]	; (802048c <etharp_input+0x1a8>)
 8020432:	4814      	ldr	r0, [pc, #80]	; (8020484 <etharp_input+0x1a0>)
 8020434:	f002 ffee 	bl	8023414 <iprintf>
 8020438:	e76d      	b.n	8020316 <etharp_input+0x32>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 802043a:	f106 0908 	add.w	r9, r6, #8
 802043e:	f04f 0802 	mov.w	r8, #2
    for_us = 0;
 8020442:	9205      	str	r2, [sp, #20]
 8020444:	e78a      	b.n	802035c <etharp_input+0x78>
      if (for_us) {
 8020446:	9b05      	ldr	r3, [sp, #20]
 8020448:	2b00      	cmp	r3, #0
 802044a:	d0ea      	beq.n	8020422 <etharp_input+0x13e>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 802044c:	f105 032e 	add.w	r3, r5, #46	; 0x2e
        etharp_raw(netif,
 8020450:	2002      	movs	r0, #2
 8020452:	af07      	add	r7, sp, #28
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8020454:	1d2e      	adds	r6, r5, #4
        etharp_raw(netif,
 8020456:	9003      	str	r0, [sp, #12]
 8020458:	464a      	mov	r2, r9
 802045a:	4619      	mov	r1, r3
 802045c:	4628      	mov	r0, r5
 802045e:	f8cd 9004 	str.w	r9, [sp, #4]
 8020462:	9702      	str	r7, [sp, #8]
 8020464:	9600      	str	r6, [sp, #0]
 8020466:	f7ff fdd1 	bl	802000c <etharp_raw>
 802046a:	e7da      	b.n	8020422 <etharp_input+0x13e>
      dhcp_arp_reply(netif, &sipaddr);
 802046c:	4628      	mov	r0, r5
 802046e:	a907      	add	r1, sp, #28
 8020470:	f7ff fa18 	bl	801f8a4 <dhcp_arp_reply>
      break;
 8020474:	e7d5      	b.n	8020422 <etharp_input+0x13e>
 8020476:	bf00      	nop
 8020478:	2002e394 	.word	0x2002e394
 802047c:	080428e4 	.word	0x080428e4
 8020480:	08042a44 	.word	0x08042a44
 8020484:	08029f34 	.word	0x08029f34
 8020488:	2001aa88 	.word	0x2001aa88
 802048c:	08029f24 	.word	0x08029f24

08020490 <etharp_query>:
{
 8020490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020494:	460c      	mov	r4, r1
 8020496:	4607      	mov	r7, r0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8020498:	4601      	mov	r1, r0
{
 802049a:	4615      	mov	r5, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 802049c:	6820      	ldr	r0, [r4, #0]
{
 802049e:	ed2d 8b02 	vpush	{d8}
 80204a2:	b085      	sub	sp, #20
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80204a4:	f000 fd90 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 80204a8:	2800      	cmp	r0, #0
 80204aa:	f040 80df 	bne.w	802066c <etharp_query+0x1dc>
      ip4_addr_ismulticast(ipaddr) ||
 80204ae:	6823      	ldr	r3, [r4, #0]
 80204b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 80204b4:	2ae0      	cmp	r2, #224	; 0xe0
 80204b6:	f000 80d9 	beq.w	802066c <etharp_query+0x1dc>
 80204ba:	2b00      	cmp	r3, #0
 80204bc:	f000 80d6 	beq.w	802066c <etharp_query+0x1dc>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80204c0:	463a      	mov	r2, r7
 80204c2:	2101      	movs	r1, #1
 80204c4:	4620      	mov	r0, r4
 80204c6:	f7ff fceb 	bl	801fea0 <etharp_find_entry>
  if (i_err < 0) {
 80204ca:	1e06      	subs	r6, r0, #0
 80204cc:	db59      	blt.n	8020582 <etharp_query+0xf2>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80204ce:	2e7e      	cmp	r6, #126	; 0x7e
 80204d0:	dc4f      	bgt.n	8020572 <etharp_query+0xe2>
  i = (netif_addr_idx_t)i_err;
 80204d2:	b2f6      	uxtb	r6, r6
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80204d4:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 80206b0 <etharp_query+0x220>
 80204d8:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80204dc:	ea4f 0946 	mov.w	r9, r6, lsl #1
 80204e0:	eb08 02c2 	add.w	r2, r8, r2, lsl #3
 80204e4:	7d13      	ldrb	r3, [r2, #20]
 80204e6:	b19b      	cbz	r3, 8020510 <etharp_query+0x80>
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80204e8:	f107 0a2e 	add.w	sl, r7, #46	; 0x2e
  if (is_new_entry || (q == NULL)) {
 80204ec:	2d00      	cmp	r5, #0
 80204ee:	f000 80af 	beq.w	8020650 <etharp_query+0x1c0>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80204f2:	eb09 0306 	add.w	r3, r9, r6
  err_t result = ERR_MEM;
 80204f6:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80204fa:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 80204fe:	7d1b      	ldrb	r3, [r3, #20]
 8020500:	2b01      	cmp	r3, #1
 8020502:	d822      	bhi.n	802054a <etharp_query+0xba>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8020504:	d048      	beq.n	8020598 <etharp_query+0x108>
}
 8020506:	b005      	add	sp, #20
 8020508:	ecbd 8b02 	vpop	{d8}
 802050c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    arp_table[i].state = ETHARP_STATE_PENDING;
 8020510:	f04f 0c01 	mov.w	ip, #1
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8020514:	f107 0a2e 	add.w	sl, r7, #46	; 0x2e
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020518:	495e      	ldr	r1, [pc, #376]	; (8020694 <etharp_query+0x204>)
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 802051a:	1d38      	adds	r0, r7, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 802051c:	9402      	str	r4, [sp, #8]
 802051e:	4653      	mov	r3, sl
 8020520:	9101      	str	r1, [sp, #4]
 8020522:	4651      	mov	r1, sl
 8020524:	9000      	str	r0, [sp, #0]
 8020526:	4638      	mov	r0, r7
 8020528:	f8cd c00c 	str.w	ip, [sp, #12]
    arp_table[i].netif = netif;
 802052c:	6097      	str	r7, [r2, #8]
    arp_table[i].state = ETHARP_STATE_PENDING;
 802052e:	f882 c014 	strb.w	ip, [r2, #20]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020532:	4a59      	ldr	r2, [pc, #356]	; (8020698 <etharp_query+0x208>)
 8020534:	f7ff fd6a 	bl	802000c <etharp_raw>
    if (q == NULL) {
 8020538:	2d00      	cmp	r5, #0
 802053a:	d0e4      	beq.n	8020506 <etharp_query+0x76>
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 802053c:	eb09 0306 	add.w	r3, r9, r6
 8020540:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 8020544:	7d1b      	ldrb	r3, [r3, #20]
 8020546:	2b01      	cmp	r3, #1
 8020548:	d9dc      	bls.n	8020504 <etharp_query+0x74>
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 802054a:	2318      	movs	r3, #24
 802054c:	f44f 6c00 	mov.w	ip, #2048	; 0x800
    ETHARP_SET_ADDRHINT(netif, i);
 8020550:	4c52      	ldr	r4, [pc, #328]	; (802069c <etharp_query+0x20c>)
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8020552:	4652      	mov	r2, sl
 8020554:	fb03 8306 	mla	r3, r3, r6, r8
 8020558:	4629      	mov	r1, r5
 802055a:	f8cd c000 	str.w	ip, [sp]
 802055e:	4638      	mov	r0, r7
 8020560:	330c      	adds	r3, #12
    ETHARP_SET_ADDRHINT(netif, i);
 8020562:	7026      	strb	r6, [r4, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8020564:	f001 fae4 	bl	8021b30 <ethernet_output>
}
 8020568:	b005      	add	sp, #20
 802056a:	ecbd 8b02 	vpop	{d8}
 802056e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8020572:	4b4b      	ldr	r3, [pc, #300]	; (80206a0 <etharp_query+0x210>)
 8020574:	f240 32c1 	movw	r2, #961	; 0x3c1
 8020578:	494a      	ldr	r1, [pc, #296]	; (80206a4 <etharp_query+0x214>)
 802057a:	484b      	ldr	r0, [pc, #300]	; (80206a8 <etharp_query+0x218>)
 802057c:	f002 ff4a 	bl	8023414 <iprintf>
 8020580:	e7a7      	b.n	80204d2 <etharp_query+0x42>
    if (q) {
 8020582:	b11d      	cbz	r5, 802058c <etharp_query+0xfc>
      ETHARP_STATS_INC(etharp.memerr);
 8020584:	4a49      	ldr	r2, [pc, #292]	; (80206ac <etharp_query+0x21c>)
 8020586:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8020588:	3301      	adds	r3, #1
 802058a:	8493      	strh	r3, [r2, #36]	; 0x24
    return (err_t)i_err;
 802058c:	b270      	sxtb	r0, r6
}
 802058e:	b005      	add	sp, #20
 8020590:	ecbd 8b02 	vpop	{d8}
 8020594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020598:	462c      	mov	r4, r5
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 802059a:	f8df b104 	ldr.w	fp, [pc, #260]	; 80206a0 <etharp_query+0x210>
 802059e:	f8df a114 	ldr.w	sl, [pc, #276]	; 80206b4 <etharp_query+0x224>
 80205a2:	ed9f 8a41 	vldr	s16, [pc, #260]	; 80206a8 <etharp_query+0x218>
 80205a6:	e005      	b.n	80205b4 <etharp_query+0x124>
      if (PBUF_NEEDS_COPY(p)) {
 80205a8:	7b23      	ldrb	r3, [r4, #12]
 80205aa:	065a      	lsls	r2, r3, #25
 80205ac:	d414      	bmi.n	80205d8 <etharp_query+0x148>
      p = p->next;
 80205ae:	6824      	ldr	r4, [r4, #0]
    while (p) {
 80205b0:	2c00      	cmp	r4, #0
 80205b2:	d038      	beq.n	8020626 <etharp_query+0x196>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80205b4:	8962      	ldrh	r2, [r4, #10]
 80205b6:	8923      	ldrh	r3, [r4, #8]
 80205b8:	429a      	cmp	r2, r3
 80205ba:	d1f5      	bne.n	80205a8 <etharp_query+0x118>
 80205bc:	6827      	ldr	r7, [r4, #0]
 80205be:	465b      	mov	r3, fp
 80205c0:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80205c4:	4651      	mov	r1, sl
 80205c6:	ee18 0a10 	vmov	r0, s16
 80205ca:	b117      	cbz	r7, 80205d2 <etharp_query+0x142>
 80205cc:	f002 ff22 	bl	8023414 <iprintf>
 80205d0:	e7ea      	b.n	80205a8 <etharp_query+0x118>
      if (PBUF_NEEDS_COPY(p)) {
 80205d2:	7b23      	ldrb	r3, [r4, #12]
 80205d4:	065b      	lsls	r3, r3, #25
 80205d6:	d526      	bpl.n	8020626 <etharp_query+0x196>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80205d8:	462a      	mov	r2, r5
 80205da:	f44f 7120 	mov.w	r1, #640	; 0x280
 80205de:	200e      	movs	r0, #14
 80205e0:	f7f9 f982 	bl	80198e8 <pbuf_clone>
    if (p != NULL) {
 80205e4:	4605      	mov	r5, r0
 80205e6:	2800      	cmp	r0, #0
 80205e8:	d046      	beq.n	8020678 <etharp_query+0x1e8>
      new_entry = (struct etharp_q_entry *)memp_malloc(MEMP_ARP_QUEUE);
 80205ea:	f240 4206 	movw	r2, #1030	; 0x406
 80205ee:	492c      	ldr	r1, [pc, #176]	; (80206a0 <etharp_query+0x210>)
 80205f0:	200b      	movs	r0, #11
 80205f2:	f7f8 fb03 	bl	8018bfc <memp_malloc_fn>
      if (new_entry != NULL) {
 80205f6:	2800      	cmp	r0, #0
 80205f8:	d045      	beq.n	8020686 <etharp_query+0x1f6>
        if (arp_table[i].q != NULL) {
 80205fa:	eb09 0306 	add.w	r3, r9, r6
        new_entry->next = 0;
 80205fe:	2200      	movs	r2, #0
        new_entry->p = p;
 8020600:	6045      	str	r5, [r0, #4]
        if (arp_table[i].q != NULL) {
 8020602:	00db      	lsls	r3, r3, #3
        new_entry->next = 0;
 8020604:	6002      	str	r2, [r0, #0]
        if (arp_table[i].q != NULL) {
 8020606:	f858 5003 	ldr.w	r5, [r8, r3]
 802060a:	b1ed      	cbz	r5, 8020648 <etharp_query+0x1b8>
          while (r->next != NULL) {
 802060c:	682c      	ldr	r4, [r5, #0]
 802060e:	b384      	cbz	r4, 8020672 <etharp_query+0x1e2>
          qlen++;
 8020610:	2301      	movs	r3, #1
            qlen++;
 8020612:	4622      	mov	r2, r4
          while (r->next != NULL) {
 8020614:	6824      	ldr	r4, [r4, #0]
            qlen++;
 8020616:	3301      	adds	r3, #1
          while (r->next != NULL) {
 8020618:	2c00      	cmp	r4, #0
 802061a:	d1fa      	bne.n	8020612 <etharp_query+0x182>
        if (qlen >= ARP_QUEUE_LEN) {
 802061c:	2b1f      	cmp	r3, #31
          r->next = new_entry;
 802061e:	6010      	str	r0, [r2, #0]
        if (qlen >= ARP_QUEUE_LEN) {
 8020620:	d805      	bhi.n	802062e <etharp_query+0x19e>
        result = ERR_OK;
 8020622:	4620      	mov	r0, r4
 8020624:	e76f      	b.n	8020506 <etharp_query+0x76>
      pbuf_ref(p);
 8020626:	4628      	mov	r0, r5
 8020628:	f7f8 ff4a 	bl	80194c0 <pbuf_ref>
    if (p != NULL) {
 802062c:	e7dd      	b.n	80205ea <etharp_query+0x15a>
          pbuf_free(old->p);
 802062e:	e9d5 3000 	ldrd	r3, r0, [r5]
          arp_table[i].q = arp_table[i].q->next;
 8020632:	444e      	add	r6, r9
 8020634:	f848 3036 	str.w	r3, [r8, r6, lsl #3]
          pbuf_free(old->p);
 8020638:	f7f8 fdd4 	bl	80191e4 <pbuf_free>
          memp_free(MEMP_ARP_QUEUE, old);
 802063c:	200b      	movs	r0, #11
 802063e:	4629      	mov	r1, r5
 8020640:	f7f8 fb00 	bl	8018c44 <memp_free>
        result = ERR_OK;
 8020644:	4620      	mov	r0, r4
 8020646:	e75e      	b.n	8020506 <etharp_query+0x76>
          arp_table[i].q = new_entry;
 8020648:	f848 0003 	str.w	r0, [r8, r3]
        result = ERR_OK;
 802064c:	4628      	mov	r0, r5
 802064e:	e75a      	b.n	8020506 <etharp_query+0x76>
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8020650:	1d3a      	adds	r2, r7, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020652:	2101      	movs	r1, #1
 8020654:	4b0f      	ldr	r3, [pc, #60]	; (8020694 <etharp_query+0x204>)
 8020656:	4638      	mov	r0, r7
 8020658:	9200      	str	r2, [sp, #0]
 802065a:	9301      	str	r3, [sp, #4]
 802065c:	4653      	mov	r3, sl
 802065e:	4a0e      	ldr	r2, [pc, #56]	; (8020698 <etharp_query+0x208>)
 8020660:	e9cd 4102 	strd	r4, r1, [sp, #8]
 8020664:	4651      	mov	r1, sl
 8020666:	f7ff fcd1 	bl	802000c <etharp_raw>
    if (q == NULL) {
 802066a:	e74c      	b.n	8020506 <etharp_query+0x76>
    return ERR_ARG;
 802066c:	f06f 000f 	mvn.w	r0, #15
 8020670:	e749      	b.n	8020506 <etharp_query+0x76>
          r->next = new_entry;
 8020672:	6028      	str	r0, [r5, #0]
        result = ERR_OK;
 8020674:	4620      	mov	r0, r4
 8020676:	e746      	b.n	8020506 <etharp_query+0x76>
      ETHARP_STATS_INC(etharp.memerr);
 8020678:	4a0c      	ldr	r2, [pc, #48]	; (80206ac <etharp_query+0x21c>)
      result = ERR_MEM;
 802067a:	f04f 30ff 	mov.w	r0, #4294967295
      ETHARP_STATS_INC(etharp.memerr);
 802067e:	8c93      	ldrh	r3, [r2, #36]	; 0x24
 8020680:	3301      	adds	r3, #1
 8020682:	8493      	strh	r3, [r2, #36]	; 0x24
      result = ERR_MEM;
 8020684:	e73f      	b.n	8020506 <etharp_query+0x76>
        pbuf_free(p);
 8020686:	4628      	mov	r0, r5
 8020688:	f7f8 fdac 	bl	80191e4 <pbuf_free>
        result = ERR_MEM;
 802068c:	f04f 30ff 	mov.w	r0, #4294967295
 8020690:	e739      	b.n	8020506 <etharp_query+0x76>
 8020692:	bf00      	nop
 8020694:	08042e1c 	.word	0x08042e1c
 8020698:	08042e14 	.word	0x08042e14
 802069c:	2001ad88 	.word	0x2001ad88
 80206a0:	080428e4 	.word	0x080428e4
 80206a4:	08042a68 	.word	0x08042a68
 80206a8:	08029f34 	.word	0x08029f34
 80206ac:	2002e394 	.word	0x2002e394
 80206b0:	2001aa88 	.word	0x2001aa88
 80206b4:	08042a78 	.word	0x08042a78

080206b8 <etharp_output>:
{
 80206b8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80206bc:	4689      	mov	r9, r1
 80206be:	b084      	sub	sp, #16
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80206c0:	4606      	mov	r6, r0
{
 80206c2:	4690      	mov	r8, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80206c4:	2800      	cmp	r0, #0
 80206c6:	f000 808c 	beq.w	80207e2 <etharp_output+0x12a>
  LWIP_ASSERT("q != NULL", q != NULL);
 80206ca:	f1b9 0f00 	cmp.w	r9, #0
 80206ce:	d076      	beq.n	80207be <etharp_output+0x106>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80206d0:	f1b8 0f00 	cmp.w	r8, #0
 80206d4:	d07d      	beq.n	80207d2 <etharp_output+0x11a>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80206d6:	4631      	mov	r1, r6
 80206d8:	f8d8 0000 	ldr.w	r0, [r8]
 80206dc:	f000 fc74 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 80206e0:	2800      	cmp	r0, #0
 80206e2:	d162      	bne.n	80207aa <etharp_output+0xf2>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80206e4:	f8d8 3000 	ldr.w	r3, [r8]
 80206e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80206ec:	2ae0      	cmp	r2, #224	; 0xe0
 80206ee:	d03b      	beq.n	8020768 <etharp_output+0xb0>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80206f0:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 80206f4:	405a      	eors	r2, r3
 80206f6:	420a      	tst	r2, r1
 80206f8:	d00a      	beq.n	8020710 <etharp_output+0x58>
        !ip4_addr_islinklocal(ipaddr)) {
 80206fa:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80206fc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8020700:	4293      	cmp	r3, r2
 8020702:	d005      	beq.n	8020710 <etharp_output+0x58>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8020704:	68f3      	ldr	r3, [r6, #12]
 8020706:	2b00      	cmp	r3, #0
 8020708:	f000 8085 	beq.w	8020816 <etharp_output+0x15e>
            dst_addr = netif_ip4_gw(netif);
 802070c:	f106 080c 	add.w	r8, r6, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8020710:	f8df c128 	ldr.w	ip, [pc, #296]	; 802083c <etharp_output+0x184>
 8020714:	4b41      	ldr	r3, [pc, #260]	; (802081c <etharp_output+0x164>)
 8020716:	f89c 2000 	ldrb.w	r2, [ip]
 802071a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 802071e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8020722:	7d19      	ldrb	r1, [r3, #20]
 8020724:	2901      	cmp	r1, #1
 8020726:	d902      	bls.n	802072e <etharp_output+0x76>
 8020728:	6899      	ldr	r1, [r3, #8]
 802072a:	42b1      	cmp	r1, r6
 802072c:	d065      	beq.n	80207fa <etharp_output+0x142>
 802072e:	4c3b      	ldr	r4, [pc, #236]	; (802081c <etharp_output+0x164>)
{
 8020730:	2300      	movs	r3, #0
 8020732:	e003      	b.n	802073c <etharp_output+0x84>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8020734:	2b20      	cmp	r3, #32
 8020736:	f104 0418 	add.w	r4, r4, #24
 802073a:	d038      	beq.n	80207ae <etharp_output+0xf6>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 802073c:	7d25      	ldrb	r5, [r4, #20]
 802073e:	b2da      	uxtb	r2, r3
 8020740:	3301      	adds	r3, #1
 8020742:	2d01      	cmp	r5, #1
 8020744:	d9f6      	bls.n	8020734 <etharp_output+0x7c>
 8020746:	68a0      	ldr	r0, [r4, #8]
 8020748:	42b0      	cmp	r0, r6
 802074a:	d1f3      	bne.n	8020734 <etharp_output+0x7c>
          (arp_table[i].netif == netif) &&
 802074c:	f8d8 1000 	ldr.w	r1, [r8]
 8020750:	6860      	ldr	r0, [r4, #4]
 8020752:	4281      	cmp	r1, r0
 8020754:	d1ee      	bne.n	8020734 <etharp_output+0x7c>
        return etharp_output_to_arp_index(netif, q, i);
 8020756:	4649      	mov	r1, r9
 8020758:	4630      	mov	r0, r6
        ETHARP_SET_ADDRHINT(netif, i);
 802075a:	f88c 2000 	strb.w	r2, [ip]
        return etharp_output_to_arp_index(netif, q, i);
 802075e:	f7ff fcd9 	bl	8020114 <etharp_output_to_arp_index>
}
 8020762:	b004      	add	sp, #16
 8020764:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8020768:	f898 3001 	ldrb.w	r3, [r8, #1]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 802076c:	2401      	movs	r4, #1
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 802076e:	205e      	movs	r0, #94	; 0x5e
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8020770:	f898 1002 	ldrb.w	r1, [r8, #2]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8020774:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8020778:	f898 2003 	ldrb.w	r2, [r8, #3]
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 802077c:	f8ad 4008 	strh.w	r4, [sp, #8]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8020780:	f88d 300b 	strb.w	r3, [sp, #11]
    dest = &mcastaddr;
 8020784:	ab02      	add	r3, sp, #8
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8020786:	f88d 000a 	strb.w	r0, [sp, #10]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 802078a:	f88d 100c 	strb.w	r1, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 802078e:	f88d 200d 	strb.w	r2, [sp, #13]
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8020792:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8020796:	4649      	mov	r1, r9
 8020798:	f106 022e 	add.w	r2, r6, #46	; 0x2e
 802079c:	9000      	str	r0, [sp, #0]
 802079e:	4630      	mov	r0, r6
 80207a0:	f001 f9c6 	bl	8021b30 <ethernet_output>
}
 80207a4:	b004      	add	sp, #16
 80207a6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    dest = (const struct eth_addr *)&ethbroadcast;
 80207aa:	4b1d      	ldr	r3, [pc, #116]	; (8020820 <etharp_output+0x168>)
 80207ac:	e7f1      	b.n	8020792 <etharp_output+0xda>
    return etharp_query(netif, dst_addr, q);
 80207ae:	464a      	mov	r2, r9
 80207b0:	4641      	mov	r1, r8
 80207b2:	4630      	mov	r0, r6
 80207b4:	f7ff fe6c 	bl	8020490 <etharp_query>
}
 80207b8:	b004      	add	sp, #16
 80207ba:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
  LWIP_ASSERT("q != NULL", q != NULL);
 80207be:	4b19      	ldr	r3, [pc, #100]	; (8020824 <etharp_output+0x16c>)
 80207c0:	f240 321f 	movw	r2, #799	; 0x31f
 80207c4:	4918      	ldr	r1, [pc, #96]	; (8020828 <etharp_output+0x170>)
 80207c6:	4819      	ldr	r0, [pc, #100]	; (802082c <etharp_output+0x174>)
 80207c8:	f002 fe24 	bl	8023414 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80207cc:	f1b8 0f00 	cmp.w	r8, #0
 80207d0:	d181      	bne.n	80206d6 <etharp_output+0x1e>
 80207d2:	4b14      	ldr	r3, [pc, #80]	; (8020824 <etharp_output+0x16c>)
 80207d4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80207d8:	4915      	ldr	r1, [pc, #84]	; (8020830 <etharp_output+0x178>)
 80207da:	4814      	ldr	r0, [pc, #80]	; (802082c <etharp_output+0x174>)
 80207dc:	f002 fe1a 	bl	8023414 <iprintf>
 80207e0:	e779      	b.n	80206d6 <etharp_output+0x1e>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80207e2:	4b10      	ldr	r3, [pc, #64]	; (8020824 <etharp_output+0x16c>)
 80207e4:	f240 321e 	movw	r2, #798	; 0x31e
 80207e8:	4912      	ldr	r1, [pc, #72]	; (8020834 <etharp_output+0x17c>)
 80207ea:	4810      	ldr	r0, [pc, #64]	; (802082c <etharp_output+0x174>)
 80207ec:	f002 fe12 	bl	8023414 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80207f0:	f1b9 0f00 	cmp.w	r9, #0
 80207f4:	f47f af6c 	bne.w	80206d0 <etharp_output+0x18>
 80207f8:	e7e1      	b.n	80207be <etharp_output+0x106>
            (arp_table[etharp_cached_entry].netif == netif) &&
 80207fa:	685b      	ldr	r3, [r3, #4]
 80207fc:	f8d8 1000 	ldr.w	r1, [r8]
 8020800:	4299      	cmp	r1, r3
 8020802:	d194      	bne.n	802072e <etharp_output+0x76>
          ETHARP_STATS_INC(etharp.cachehit);
 8020804:	4c0c      	ldr	r4, [pc, #48]	; (8020838 <etharp_output+0x180>)
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8020806:	4649      	mov	r1, r9
 8020808:	4630      	mov	r0, r6
          ETHARP_STATS_INC(etharp.cachehit);
 802080a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 802080c:	3301      	adds	r3, #1
 802080e:	85e3      	strh	r3, [r4, #46]	; 0x2e
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8020810:	f7ff fc80 	bl	8020114 <etharp_output_to_arp_index>
 8020814:	e7c6      	b.n	80207a4 <etharp_output+0xec>
            return ERR_RTE;
 8020816:	f06f 0003 	mvn.w	r0, #3
 802081a:	e7c3      	b.n	80207a4 <etharp_output+0xec>
 802081c:	2001aa88 	.word	0x2001aa88
 8020820:	08042e14 	.word	0x08042e14
 8020824:	080428e4 	.word	0x080428e4
 8020828:	0804291c 	.word	0x0804291c
 802082c:	08029f34 	.word	0x08029f34
 8020830:	08042a24 	.word	0x08042a24
 8020834:	08029f24 	.word	0x08029f24
 8020838:	2002e394 	.word	0x2002e394
 802083c:	2001ad88 	.word	0x2001ad88

08020840 <etharp_request>:
{
 8020840:	b510      	push	{r4, lr}
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020842:	2301      	movs	r3, #1
{
 8020844:	b084      	sub	sp, #16
 8020846:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020848:	4c06      	ldr	r4, [pc, #24]	; (8020864 <etharp_request+0x24>)
 802084a:	e9cd 1302 	strd	r1, r3, [sp, #8]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 802084e:	3204      	adds	r2, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8020850:	f100 032e 	add.w	r3, r0, #46	; 0x2e
 8020854:	e9cd 2400 	strd	r2, r4, [sp]
 8020858:	4619      	mov	r1, r3
 802085a:	4a03      	ldr	r2, [pc, #12]	; (8020868 <etharp_request+0x28>)
 802085c:	f7ff fbd6 	bl	802000c <etharp_raw>
}
 8020860:	b004      	add	sp, #16
 8020862:	bd10      	pop	{r4, pc}
 8020864:	08042e1c 	.word	0x08042e1c
 8020868:	08042e14 	.word	0x08042e14

0802086c <icmp_send_response.isra.0>:
 *          p->payload pointing to the IP header
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
 802086c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020870:	4604      	mov	r4, r0
 8020872:	b086      	sub	sp, #24
 8020874:	460f      	mov	r7, r1
 8020876:	4690      	mov	r8, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8020878:	2124      	movs	r1, #36	; 0x24
 802087a:	f44f 7220 	mov.w	r2, #640	; 0x280
 802087e:	2022      	movs	r0, #34	; 0x22
 8020880:	f7f8 fd1e 	bl	80192c0 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 8020884:	2800      	cmp	r0, #0
 8020886:	d040      	beq.n	802090a <icmp_send_response.isra.0+0x9e>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8020888:	8943      	ldrh	r3, [r0, #10]
 802088a:	4605      	mov	r5, r0
 802088c:	2b23      	cmp	r3, #35	; 0x23
 802088e:	d93f      	bls.n	8020910 <icmp_send_response.isra.0+0xa4>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8020890:	6823      	ldr	r3, [r4, #0]
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
  icmphdr->type = type;
  icmphdr->code = code;
  icmphdr->id = 0;
 8020892:	2600      	movs	r6, #0
  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8020894:	686c      	ldr	r4, [r5, #4]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8020896:	a805      	add	r0, sp, #20
  icmphdr->type = type;
 8020898:	7027      	strb	r7, [r4, #0]
  icmphdr->code = code;
 802089a:	f884 8001 	strb.w	r8, [r4, #1]
  icmphdr->id = 0;
 802089e:	7126      	strb	r6, [r4, #4]
 80208a0:	7166      	strb	r6, [r4, #5]
  icmphdr->seqno = 0;
 80208a2:	71a6      	strb	r6, [r4, #6]
 80208a4:	71e6      	strb	r6, [r4, #7]
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80208a6:	681f      	ldr	r7, [r3, #0]
 80208a8:	6859      	ldr	r1, [r3, #4]
 80208aa:	689a      	ldr	r2, [r3, #8]
 80208ac:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80208b0:	60a7      	str	r7, [r4, #8]
 80208b2:	60e1      	str	r1, [r4, #12]
 80208b4:	6122      	str	r2, [r4, #16]
 80208b6:	f8c4 c014 	str.w	ip, [r4, #20]
 80208ba:	691f      	ldr	r7, [r3, #16]
 80208bc:	6959      	ldr	r1, [r3, #20]
 80208be:	699a      	ldr	r2, [r3, #24]
 80208c0:	61a7      	str	r7, [r4, #24]
 80208c2:	61e1      	str	r1, [r4, #28]
 80208c4:	6222      	str	r2, [r4, #32]
  ip4_addr_copy(iphdr_src, iphdr->src);
 80208c6:	68db      	ldr	r3, [r3, #12]
 80208c8:	9305      	str	r3, [sp, #20]
  netif = ip4_route(&iphdr_src);
 80208ca:	f000 f951 	bl	8020b70 <ip4_route>
#endif
  if (netif != NULL) {
 80208ce:	4607      	mov	r7, r0
 80208d0:	b1c0      	cbz	r0, 8020904 <icmp_send_response.isra.0+0x98>
    /* calculate checksum */
    icmphdr->chksum = 0;
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80208d2:	4620      	mov	r0, r4
 80208d4:	8969      	ldrh	r1, [r5, #10]
    icmphdr->chksum = 0;
 80208d6:	70a6      	strb	r6, [r4, #2]
 80208d8:	70e6      	strb	r6, [r4, #3]
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80208da:	f7f7 fbe3 	bl	80180a4 <inet_chksum>
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
 80208de:	f8df c04c 	ldr.w	ip, [pc, #76]	; 802092c <icmp_send_response.isra.0+0xc0>
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80208e2:	8060      	strh	r0, [r4, #2]
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80208e4:	f04f 0e01 	mov.w	lr, #1
    ICMP_STATS_INC(icmp.xmit);
 80208e8:	f8bc 4060 	ldrh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80208ec:	aa05      	add	r2, sp, #20
 80208ee:	9702      	str	r7, [sp, #8]
 80208f0:	4631      	mov	r1, r6
    ICMP_STATS_INC(icmp.xmit);
 80208f2:	4474      	add	r4, lr
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80208f4:	23ff      	movs	r3, #255	; 0xff
 80208f6:	4628      	mov	r0, r5
 80208f8:	e9cd 6e00 	strd	r6, lr, [sp]
    ICMP_STATS_INC(icmp.xmit);
 80208fc:	f8ac 4060 	strh.w	r4, [ip, #96]	; 0x60
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8020900:	f000 fb50 	bl	8020fa4 <ip4_output_if>
  }
  pbuf_free(q);
 8020904:	4628      	mov	r0, r5
 8020906:	f7f8 fc6d 	bl	80191e4 <pbuf_free>
}
 802090a:	b006      	add	sp, #24
 802090c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8020910:	4b03      	ldr	r3, [pc, #12]	; (8020920 <icmp_send_response.isra.0+0xb4>)
 8020912:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8020916:	4903      	ldr	r1, [pc, #12]	; (8020924 <icmp_send_response.isra.0+0xb8>)
 8020918:	4803      	ldr	r0, [pc, #12]	; (8020928 <icmp_send_response.isra.0+0xbc>)
 802091a:	f002 fd7b 	bl	8023414 <iprintf>
 802091e:	e7b7      	b.n	8020890 <icmp_send_response.isra.0+0x24>
 8020920:	08042a94 	.word	0x08042a94
 8020924:	08042acc 	.word	0x08042acc
 8020928:	08029f34 	.word	0x08029f34
 802092c:	2002e394 	.word	0x2002e394

08020930 <icmp_input>:
{
 8020930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ICMP_STATS_INC(icmp.recv);
 8020934:	4e76      	ldr	r6, [pc, #472]	; (8020b10 <icmp_input+0x1e0>)
{
 8020936:	b087      	sub	sp, #28
  iphdr_in = ip4_current_header();
 8020938:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 8020b28 <icmp_input+0x1f8>
{
 802093c:	4605      	mov	r5, r0
  ICMP_STATS_INC(icmp.recv);
 802093e:	f8b6 3062 	ldrh.w	r3, [r6, #98]	; 0x62
  iphdr_in = ip4_current_header();
 8020942:	f8d8 9008 	ldr.w	r9, [r8, #8]
  ICMP_STATS_INC(icmp.recv);
 8020946:	3301      	adds	r3, #1
 8020948:	f8a6 3062 	strh.w	r3, [r6, #98]	; 0x62
  hlen = IPH_HL_BYTES(iphdr_in);
 802094c:	f899 4000 	ldrb.w	r4, [r9]
 8020950:	f004 040f 	and.w	r4, r4, #15
 8020954:	00a4      	lsls	r4, r4, #2
  if (hlen < IP_HLEN) {
 8020956:	2c13      	cmp	r4, #19
 8020958:	d91c      	bls.n	8020994 <icmp_input+0x64>
  if (p->len < sizeof(u16_t) * 2) {
 802095a:	8943      	ldrh	r3, [r0, #10]
 802095c:	2b03      	cmp	r3, #3
 802095e:	d919      	bls.n	8020994 <icmp_input+0x64>
  type = *((u8_t *)p->payload);
 8020960:	6843      	ldr	r3, [r0, #4]
 8020962:	781b      	ldrb	r3, [r3, #0]
  switch (type) {
 8020964:	2b00      	cmp	r3, #0
 8020966:	f000 8092 	beq.w	8020a8e <icmp_input+0x15e>
 802096a:	2b08      	cmp	r3, #8
 802096c:	f040 80a9 	bne.w	8020ac2 <icmp_input+0x192>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8020970:	f8d8 0014 	ldr.w	r0, [r8, #20]
 8020974:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8020978:	2be0      	cmp	r3, #224	; 0xe0
 802097a:	f000 8099 	beq.w	8020ab0 <icmp_input+0x180>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 802097e:	460f      	mov	r7, r1
 8020980:	f8d8 1000 	ldr.w	r1, [r8]
 8020984:	f000 fb20 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 8020988:	2800      	cmp	r0, #0
 802098a:	f040 8091 	bne.w	8020ab0 <icmp_input+0x180>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 802098e:	892b      	ldrh	r3, [r5, #8]
 8020990:	2b07      	cmp	r3, #7
 8020992:	d80a      	bhi.n	80209aa <icmp_input+0x7a>
  pbuf_free(p);
 8020994:	4628      	mov	r0, r5
 8020996:	f7f8 fc25 	bl	80191e4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
 802099a:	f8b6 306a 	ldrh.w	r3, [r6, #106]	; 0x6a
 802099e:	3301      	adds	r3, #1
 80209a0:	f8a6 306a 	strh.w	r3, [r6, #106]	; 0x6a
}
 80209a4:	b007      	add	sp, #28
 80209a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (inet_chksum_pbuf(p) != 0) {
 80209aa:	4628      	mov	r0, r5
 80209ac:	f7f7 fb80 	bl	80180b0 <inet_chksum_pbuf>
 80209b0:	2800      	cmp	r0, #0
 80209b2:	f040 8096 	bne.w	8020ae2 <icmp_input+0x1b2>
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80209b6:	f104 010e 	add.w	r1, r4, #14
 80209ba:	4628      	mov	r0, r5
  hlen = IPH_HL_BYTES(iphdr_in);
 80209bc:	fa1f fa84 	uxth.w	sl, r4
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80209c0:	9105      	str	r1, [sp, #20]
 80209c2:	f7f8 fbcf 	bl	8019164 <pbuf_add_header>
 80209c6:	9905      	ldr	r1, [sp, #20]
 80209c8:	2800      	cmp	r0, #0
 80209ca:	d066      	beq.n	8020a9a <icmp_input+0x16a>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80209cc:	892b      	ldrh	r3, [r5, #8]
 80209ce:	eb03 010a 	add.w	r1, r3, sl
 80209d2:	b289      	uxth	r1, r1
        if (alloc_len < p->tot_len) {
 80209d4:	428b      	cmp	r3, r1
 80209d6:	d86b      	bhi.n	8020ab0 <icmp_input+0x180>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80209d8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80209dc:	200e      	movs	r0, #14
 80209de:	f7f8 fc6f 	bl	80192c0 <pbuf_alloc>
        if (r == NULL) {
 80209e2:	4683      	mov	fp, r0
 80209e4:	2800      	cmp	r0, #0
 80209e6:	d063      	beq.n	8020ab0 <icmp_input+0x180>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80209e8:	8942      	ldrh	r2, [r0, #10]
 80209ea:	f104 0308 	add.w	r3, r4, #8
 80209ee:	429a      	cmp	r2, r3
 80209f0:	f0c0 8081 	bcc.w	8020af6 <icmp_input+0x1c6>
        MEMCPY(r->payload, iphdr_in, hlen);
 80209f4:	4649      	mov	r1, r9
 80209f6:	4622      	mov	r2, r4
 80209f8:	6840      	ldr	r0, [r0, #4]
 80209fa:	f001 fd71 	bl	80224e0 <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 80209fe:	4621      	mov	r1, r4
 8020a00:	4658      	mov	r0, fp
 8020a02:	f7f8 fbb3 	bl	801916c <pbuf_remove_header>
 8020a06:	2800      	cmp	r0, #0
 8020a08:	d178      	bne.n	8020afc <icmp_input+0x1cc>
        if (pbuf_copy(r, p) != ERR_OK) {
 8020a0a:	4629      	mov	r1, r5
 8020a0c:	4658      	mov	r0, fp
 8020a0e:	f7f8 fdc5 	bl	801959c <pbuf_copy>
 8020a12:	2800      	cmp	r0, #0
 8020a14:	d16e      	bne.n	8020af4 <icmp_input+0x1c4>
        pbuf_free(p);
 8020a16:	4628      	mov	r0, r5
 8020a18:	465d      	mov	r5, fp
 8020a1a:	f7f8 fbe3 	bl	80191e4 <pbuf_free>
      if (pbuf_add_header(p, hlen)) {
 8020a1e:	4621      	mov	r1, r4
 8020a20:	4628      	mov	r0, r5
      iecho = (struct icmp_echo_hdr *)p->payload;
 8020a22:	f8d5 9004 	ldr.w	r9, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 8020a26:	f7f8 fb9d 	bl	8019164 <pbuf_add_header>
 8020a2a:	bb80      	cbnz	r0, 8020a8e <icmp_input+0x15e>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8020a2c:	686c      	ldr	r4, [r5, #4]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8020a2e:	f64f 72f7 	movw	r2, #65527	; 0xfff7
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8020a32:	f04f 0bff 	mov.w	fp, #255	; 0xff
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8020a36:	e9d8 3104 	ldrd	r3, r1, [r8, #16]
        IPH_CHKSUM_SET(iphdr, 0);
 8020a3a:	f04f 0800 	mov.w	r8, #0
        ip4_addr_copy(iphdr->src, *src);
 8020a3e:	60e1      	str	r1, [r4, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8020a40:	6123      	str	r3, [r4, #16]
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8020a42:	f8b9 3002 	ldrh.w	r3, [r9, #2]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8020a46:	f889 0000 	strb.w	r0, [r9]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8020a4a:	4620      	mov	r0, r4
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8020a4c:	4293      	cmp	r3, r2
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8020a4e:	bf8c      	ite	hi
 8020a50:	3309      	addhi	r3, #9
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8020a52:	3308      	addls	r3, #8
 8020a54:	b299      	uxth	r1, r3
 8020a56:	f8a9 1002 	strh.w	r1, [r9, #2]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8020a5a:	4651      	mov	r1, sl
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8020a5c:	f884 b008 	strb.w	fp, [r4, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8020a60:	f884 800a 	strb.w	r8, [r4, #10]
 8020a64:	f884 800b 	strb.w	r8, [r4, #11]
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8020a68:	f7f7 fb1c 	bl	80180a4 <inet_chksum>
        ICMP_STATS_INC(icmp.xmit);
 8020a6c:	f8b6 2060 	ldrh.w	r2, [r6, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8020a70:	2101      	movs	r1, #1
          IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, hlen));
 8020a72:	8160      	strh	r0, [r4, #10]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8020a74:	465b      	mov	r3, fp
 8020a76:	4628      	mov	r0, r5
        ICMP_STATS_INC(icmp.xmit);
 8020a78:	1854      	adds	r4, r2, r1
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8020a7a:	f8cd 8000 	str.w	r8, [sp]
 8020a7e:	4642      	mov	r2, r8
        ICMP_STATS_INC(icmp.xmit);
 8020a80:	f8a6 4060 	strh.w	r4, [r6, #96]	; 0x60
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8020a84:	e9cd 1701 	strd	r1, r7, [sp, #4]
 8020a88:	4922      	ldr	r1, [pc, #136]	; (8020b14 <icmp_input+0x1e4>)
 8020a8a:	f000 fa8b 	bl	8020fa4 <ip4_output_if>
  pbuf_free(p);
 8020a8e:	4628      	mov	r0, r5
}
 8020a90:	b007      	add	sp, #28
 8020a92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8020a96:	f7f8 bba5 	b.w	80191e4 <pbuf_free>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8020a9a:	4628      	mov	r0, r5
 8020a9c:	f7f8 fb66 	bl	801916c <pbuf_remove_header>
 8020aa0:	2800      	cmp	r0, #0
 8020aa2:	d0bc      	beq.n	8020a1e <icmp_input+0xee>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8020aa4:	4b1c      	ldr	r3, [pc, #112]	; (8020b18 <icmp_input+0x1e8>)
 8020aa6:	22c7      	movs	r2, #199	; 0xc7
 8020aa8:	491c      	ldr	r1, [pc, #112]	; (8020b1c <icmp_input+0x1ec>)
 8020aaa:	481d      	ldr	r0, [pc, #116]	; (8020b20 <icmp_input+0x1f0>)
 8020aac:	f002 fcb2 	bl	8023414 <iprintf>
  pbuf_free(p);
 8020ab0:	4628      	mov	r0, r5
 8020ab2:	f7f8 fb97 	bl	80191e4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
 8020ab6:	f8b6 3074 	ldrh.w	r3, [r6, #116]	; 0x74
 8020aba:	3301      	adds	r3, #1
 8020abc:	f8a6 3074 	strh.w	r3, [r6, #116]	; 0x74
  return;
 8020ac0:	e770      	b.n	80209a4 <icmp_input+0x74>
      ICMP_STATS_INC(icmp.proterr);
 8020ac2:	f8b6 2070 	ldrh.w	r2, [r6, #112]	; 0x70
  pbuf_free(p);
 8020ac6:	4628      	mov	r0, r5
      ICMP_STATS_INC(icmp.drop);
 8020ac8:	f8b6 3066 	ldrh.w	r3, [r6, #102]	; 0x66
      ICMP_STATS_INC(icmp.proterr);
 8020acc:	3201      	adds	r2, #1
      ICMP_STATS_INC(icmp.drop);
 8020ace:	3301      	adds	r3, #1
      ICMP_STATS_INC(icmp.proterr);
 8020ad0:	f8a6 2070 	strh.w	r2, [r6, #112]	; 0x70
      ICMP_STATS_INC(icmp.drop);
 8020ad4:	f8a6 3066 	strh.w	r3, [r6, #102]	; 0x66
}
 8020ad8:	b007      	add	sp, #28
 8020ada:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  pbuf_free(p);
 8020ade:	f7f8 bb81 	b.w	80191e4 <pbuf_free>
          pbuf_free(p);
 8020ae2:	4628      	mov	r0, r5
 8020ae4:	f7f8 fb7e 	bl	80191e4 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
 8020ae8:	f8b6 3068 	ldrh.w	r3, [r6, #104]	; 0x68
 8020aec:	3301      	adds	r3, #1
 8020aee:	f8a6 3068 	strh.w	r3, [r6, #104]	; 0x68
          return;
 8020af2:	e757      	b.n	80209a4 <icmp_input+0x74>
          pbuf_free(r);
 8020af4:	4658      	mov	r0, fp
 8020af6:	f7f8 fb75 	bl	80191e4 <pbuf_free>
          goto icmperr;
 8020afa:	e7d9      	b.n	8020ab0 <icmp_input+0x180>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8020afc:	4b06      	ldr	r3, [pc, #24]	; (8020b18 <icmp_input+0x1e8>)
 8020afe:	22b6      	movs	r2, #182	; 0xb6
 8020b00:	4908      	ldr	r1, [pc, #32]	; (8020b24 <icmp_input+0x1f4>)
 8020b02:	4807      	ldr	r0, [pc, #28]	; (8020b20 <icmp_input+0x1f0>)
 8020b04:	f002 fc86 	bl	8023414 <iprintf>
          pbuf_free(r);
 8020b08:	4658      	mov	r0, fp
 8020b0a:	f7f8 fb6b 	bl	80191e4 <pbuf_free>
          goto icmperr;
 8020b0e:	e7cf      	b.n	8020ab0 <icmp_input+0x180>
 8020b10:	2002e394 	.word	0x2002e394
 8020b14:	2001f480 	.word	0x2001f480
 8020b18:	08042a94 	.word	0x08042a94
 8020b1c:	08042b30 	.word	0x08042b30
 8020b20:	08029f34 	.word	0x08029f34
 8020b24:	08042af8 	.word	0x08042af8
 8020b28:	2001f46c 	.word	0x2001f46c

08020b2c <icmp_dest_unreach>:
{
 8020b2c:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 8020b2e:	3004      	adds	r0, #4
 8020b30:	2103      	movs	r1, #3
 8020b32:	f7ff be9b 	b.w	802086c <icmp_send_response.isra.0>
 8020b36:	bf00      	nop

08020b38 <icmp_time_exceeded>:
{
 8020b38:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 8020b3a:	3004      	adds	r0, #4
 8020b3c:	210b      	movs	r1, #11
 8020b3e:	f7ff be95 	b.w	802086c <icmp_send_response.isra.0>
 8020b42:	bf00      	nop

08020b44 <ip4_input_accept.part.0>:
}
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
 8020b44:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8020b46:	6843      	ldr	r3, [r0, #4]
 8020b48:	b15b      	cbz	r3, 8020b62 <ip4_input_accept.part.0+0x1e>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8020b4a:	4a08      	ldr	r2, [pc, #32]	; (8020b6c <ip4_input_accept.part.0+0x28>)
 8020b4c:	6952      	ldr	r2, [r2, #20]
 8020b4e:	4293      	cmp	r3, r2
 8020b50:	d009      	beq.n	8020b66 <ip4_input_accept.part.0+0x22>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8020b52:	4601      	mov	r1, r0
 8020b54:	4610      	mov	r0, r2
 8020b56:	f000 fa37 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8020b5a:	3800      	subs	r0, #0
 8020b5c:	bf18      	it	ne
 8020b5e:	2001      	movne	r0, #1
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
}
 8020b60:	bd08      	pop	{r3, pc}
  return 0;
 8020b62:	4618      	mov	r0, r3
}
 8020b64:	bd08      	pop	{r3, pc}
      return 1;
 8020b66:	2001      	movs	r0, #1
}
 8020b68:	bd08      	pop	{r3, pc}
 8020b6a:	bf00      	nop
 8020b6c:	2001f46c 	.word	0x2001f46c

08020b70 <ip4_route>:
  NETIF_FOREACH(netif) {
 8020b70:	4b18      	ldr	r3, [pc, #96]	; (8020bd4 <ip4_route+0x64>)
{
 8020b72:	b430      	push	{r4, r5}
  NETIF_FOREACH(netif) {
 8020b74:	681b      	ldr	r3, [r3, #0]
 8020b76:	b1ab      	cbz	r3, 8020ba4 <ip4_route+0x34>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8020b78:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8020b7c:	07d4      	lsls	r4, r2, #31
 8020b7e:	d5f9      	bpl.n	8020b74 <ip4_route+0x4>
 8020b80:	0751      	lsls	r1, r2, #29
 8020b82:	d5f7      	bpl.n	8020b74 <ip4_route+0x4>
 8020b84:	6859      	ldr	r1, [r3, #4]
 8020b86:	2900      	cmp	r1, #0
 8020b88:	d0f4      	beq.n	8020b74 <ip4_route+0x4>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8020b8a:	6804      	ldr	r4, [r0, #0]
 8020b8c:	689d      	ldr	r5, [r3, #8]
 8020b8e:	4061      	eors	r1, r4
 8020b90:	4229      	tst	r1, r5
 8020b92:	d004      	beq.n	8020b9e <ip4_route+0x2e>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8020b94:	0792      	lsls	r2, r2, #30
 8020b96:	d4ed      	bmi.n	8020b74 <ip4_route+0x4>
 8020b98:	68da      	ldr	r2, [r3, #12]
 8020b9a:	4294      	cmp	r4, r2
 8020b9c:	d1ea      	bne.n	8020b74 <ip4_route+0x4>
}
 8020b9e:	4618      	mov	r0, r3
 8020ba0:	bc30      	pop	{r4, r5}
 8020ba2:	4770      	bx	lr
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8020ba4:	4b0c      	ldr	r3, [pc, #48]	; (8020bd8 <ip4_route+0x68>)
 8020ba6:	681b      	ldr	r3, [r3, #0]
 8020ba8:	b153      	cbz	r3, 8020bc0 <ip4_route+0x50>
 8020baa:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8020bae:	f002 0205 	and.w	r2, r2, #5
 8020bb2:	2a05      	cmp	r2, #5
 8020bb4:	d104      	bne.n	8020bc0 <ip4_route+0x50>
 8020bb6:	685a      	ldr	r2, [r3, #4]
 8020bb8:	b112      	cbz	r2, 8020bc0 <ip4_route+0x50>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8020bba:	7802      	ldrb	r2, [r0, #0]
 8020bbc:	2a7f      	cmp	r2, #127	; 0x7f
 8020bbe:	d1ee      	bne.n	8020b9e <ip4_route+0x2e>
    IP_STATS_INC(ip.rterr);
 8020bc0:	4906      	ldr	r1, [pc, #24]	; (8020bdc <ip4_route+0x6c>)
    return NULL;
 8020bc2:	2300      	movs	r3, #0
    IP_STATS_INC(ip.rterr);
 8020bc4:	f8b1 2056 	ldrh.w	r2, [r1, #86]	; 0x56
}
 8020bc8:	4618      	mov	r0, r3
    IP_STATS_INC(ip.rterr);
 8020bca:	3201      	adds	r2, #1
}
 8020bcc:	bc30      	pop	{r4, r5}
    IP_STATS_INC(ip.rterr);
 8020bce:	f8a1 2056 	strh.w	r2, [r1, #86]	; 0x56
}
 8020bd2:	4770      	bx	lr
 8020bd4:	2002e388 	.word	0x2002e388
 8020bd8:	2002e38c 	.word	0x2002e38c
 8020bdc:	2002e394 	.word	0x2002e394

08020be0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8020be0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  raw_input_state_t raw_status;
#endif /* LWIP_RAW */

  LWIP_ASSERT_CORE_LOCKED();

  IP_STATS_INC(ip.recv);
 8020be4:	4d97      	ldr	r5, [pc, #604]	; (8020e44 <ip4_input+0x264>)
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8020be6:	f8d0 8004 	ldr.w	r8, [r0, #4]
  IP_STATS_INC(ip.recv);
 8020bea:	f8b5 304a 	ldrh.w	r3, [r5, #74]	; 0x4a
 8020bee:	3301      	adds	r3, #1
 8020bf0:	f8a5 304a 	strh.w	r3, [r5, #74]	; 0x4a
  if (IPH_V(iphdr) != 4) {
 8020bf4:	f898 3000 	ldrb.w	r3, [r8]
 8020bf8:	091a      	lsrs	r2, r3, #4
 8020bfa:	2a04      	cmp	r2, #4
 8020bfc:	d00e      	beq.n	8020c1c <ip4_input+0x3c>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8020bfe:	f7f8 faf1 	bl	80191e4 <pbuf_free>
    IP_STATS_INC(ip.err);
 8020c02:	f8b5 205c 	ldrh.w	r2, [r5, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 8020c06:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
    IP_STATS_INC(ip.err);
 8020c0a:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 8020c0c:	3301      	adds	r3, #1
    IP_STATS_INC(ip.err);
 8020c0e:	f8a5 205c 	strh.w	r2, [r5, #92]	; 0x5c
    IP_STATS_INC(ip.drop);
 8020c12:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 8020c16:	2000      	movs	r0, #0
 8020c18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8020c1c:	f003 030f 	and.w	r3, r3, #15
 8020c20:	4604      	mov	r4, r0
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8020c22:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 8020c26:	460f      	mov	r7, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8020c28:	ea4f 0983 	mov.w	r9, r3, lsl #2
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8020c2c:	f7f6 fc86 	bl	801753c <lwip_htons>
  if (iphdr_len < p->tot_len) {
 8020c30:	8923      	ldrh	r3, [r4, #8]
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8020c32:	464e      	mov	r6, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8020c34:	4682      	mov	sl, r0
  if (iphdr_len < p->tot_len) {
 8020c36:	4283      	cmp	r3, r0
 8020c38:	d834      	bhi.n	8020ca4 <ip4_input+0xc4>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8020c3a:	8963      	ldrh	r3, [r4, #10]
 8020c3c:	42b3      	cmp	r3, r6
 8020c3e:	d321      	bcc.n	8020c84 <ip4_input+0xa4>
 8020c40:	8923      	ldrh	r3, [r4, #8]
 8020c42:	4553      	cmp	r3, sl
 8020c44:	d31e      	bcc.n	8020c84 <ip4_input+0xa4>
 8020c46:	2e13      	cmp	r6, #19
 8020c48:	d91c      	bls.n	8020c84 <ip4_input+0xa4>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8020c4a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8020c4e:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 8020e4c <ip4_input+0x26c>
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8020c52:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8020c56:	f8ca 3014 	str.w	r3, [sl, #20]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8020c5a:	2ae0      	cmp	r2, #224	; 0xe0
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8020c5c:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8020c60:	f8ca 0010 	str.w	r0, [sl, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8020c64:	f000 80b4 	beq.w	8020dd0 <ip4_input+0x1f0>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8020c68:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8020c6c:	07d2      	lsls	r2, r2, #31
 8020c6e:	d523      	bpl.n	8020cb8 <ip4_input+0xd8>
 8020c70:	4638      	mov	r0, r7
 8020c72:	f7ff ff67 	bl	8020b44 <ip4_input_accept.part.0>
    if (ip4_input_accept(inp)) {
 8020c76:	b1e8      	cbz	r0, 8020cb4 <ip4_input+0xd4>
 8020c78:	f8da 0010 	ldr.w	r0, [sl, #16]
 8020c7c:	463e      	mov	r6, r7
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8020c7e:	2800      	cmp	r0, #0
 8020c80:	d048      	beq.n	8020d14 <ip4_input+0x134>
 8020c82:	e039      	b.n	8020cf8 <ip4_input+0x118>
    pbuf_free(p);
 8020c84:	4620      	mov	r0, r4
 8020c86:	f7f8 faad 	bl	80191e4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
 8020c8a:	f8b5 2052 	ldrh.w	r2, [r5, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 8020c8e:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
}
 8020c92:	2000      	movs	r0, #0
    IP_STATS_INC(ip.lenerr);
 8020c94:	3201      	adds	r2, #1
    IP_STATS_INC(ip.drop);
 8020c96:	3301      	adds	r3, #1
    IP_STATS_INC(ip.lenerr);
 8020c98:	f8a5 2052 	strh.w	r2, [r5, #82]	; 0x52
    IP_STATS_INC(ip.drop);
 8020c9c:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
}
 8020ca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pbuf_realloc(p, iphdr_len);
 8020ca4:	4601      	mov	r1, r0
 8020ca6:	4620      	mov	r0, r4
 8020ca8:	f7f8 fba8 	bl	80193fc <pbuf_realloc>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8020cac:	8963      	ldrh	r3, [r4, #10]
 8020cae:	42b3      	cmp	r3, r6
 8020cb0:	d2c6      	bcs.n	8020c40 <ip4_input+0x60>
 8020cb2:	e7e7      	b.n	8020c84 <ip4_input+0xa4>
 8020cb4:	f8da 3014 	ldr.w	r3, [sl, #20]
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8020cb8:	b2db      	uxtb	r3, r3
 8020cba:	2b7f      	cmp	r3, #127	; 0x7f
 8020cbc:	d011      	beq.n	8020ce2 <ip4_input+0x102>
        NETIF_FOREACH(netif) {
 8020cbe:	4b62      	ldr	r3, [pc, #392]	; (8020e48 <ip4_input+0x268>)
 8020cc0:	681e      	ldr	r6, [r3, #0]
 8020cc2:	b176      	cbz	r6, 8020ce2 <ip4_input+0x102>
          if (netif == inp) {
 8020cc4:	42b7      	cmp	r7, r6
 8020cc6:	4630      	mov	r0, r6
 8020cc8:	d008      	beq.n	8020cdc <ip4_input+0xfc>
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8020cca:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8020cce:	07db      	lsls	r3, r3, #31
 8020cd0:	d504      	bpl.n	8020cdc <ip4_input+0xfc>
 8020cd2:	f7ff ff37 	bl	8020b44 <ip4_input_accept.part.0>
          if (ip4_input_accept(netif)) {
 8020cd6:	2800      	cmp	r0, #0
 8020cd8:	f040 8097 	bne.w	8020e0a <ip4_input+0x22a>
        NETIF_FOREACH(netif) {
 8020cdc:	6836      	ldr	r6, [r6, #0]
 8020cde:	2e00      	cmp	r6, #0
 8020ce0:	d1f0      	bne.n	8020cc4 <ip4_input+0xe4>
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8020ce2:	f898 3009 	ldrb.w	r3, [r8, #9]
 8020ce6:	2b11      	cmp	r3, #17
 8020ce8:	f000 8086 	beq.w	8020df8 <ip4_input+0x218>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8020cec:	f8da 0010 	ldr.w	r0, [sl, #16]
 8020cf0:	2800      	cmp	r0, #0
 8020cf2:	f000 809e 	beq.w	8020e32 <ip4_input+0x252>
 8020cf6:	2600      	movs	r6, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8020cf8:	4639      	mov	r1, r7
 8020cfa:	f000 f965 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 8020cfe:	2800      	cmp	r0, #0
 8020d00:	d171      	bne.n	8020de6 <ip4_input+0x206>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8020d02:	f8da 3010 	ldr.w	r3, [sl, #16]
 8020d06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8020d0a:	2be0      	cmp	r3, #224	; 0xe0
 8020d0c:	d06b      	beq.n	8020de6 <ip4_input+0x206>
  if (netif == NULL) {
 8020d0e:	2e00      	cmp	r6, #0
 8020d10:	f000 808f 	beq.w	8020e32 <ip4_input+0x252>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8020d14:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8020d18:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8020d1c:	b143      	cbz	r3, 8020d30 <ip4_input+0x150>
    p = ip4_reass(p);
 8020d1e:	4620      	mov	r0, r4
 8020d20:	f000 fb56 	bl	80213d0 <ip4_reass>
    if (p == NULL) {
 8020d24:	4604      	mov	r4, r0
 8020d26:	2800      	cmp	r0, #0
 8020d28:	f43f af75 	beq.w	8020c16 <ip4_input+0x36>
    iphdr = (const struct ip_hdr *)p->payload;
 8020d2c:	f8d0 8004 	ldr.w	r8, [r0, #4]
  ip_data.current_netif = netif;
 8020d30:	f8ca 6000 	str.w	r6, [sl]
  raw_status = raw_input(p, inp);
 8020d34:	4639      	mov	r1, r7
  ip_data.current_input_netif = inp;
 8020d36:	f8ca 7004 	str.w	r7, [sl, #4]
  raw_status = raw_input(p, inp);
 8020d3a:	4620      	mov	r0, r4
  ip_data.current_ip4_header = iphdr;
 8020d3c:	f8ca 8008 	str.w	r8, [sl, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8020d40:	f898 3000 	ldrb.w	r3, [r8]
 8020d44:	f003 030f 	and.w	r3, r3, #15
 8020d48:	009b      	lsls	r3, r3, #2
 8020d4a:	f8aa 300c 	strh.w	r3, [sl, #12]
  raw_status = raw_input(p, inp);
 8020d4e:	f7f8 fe07 	bl	8019960 <raw_input>
  if (raw_status != RAW_INPUT_EATEN)
 8020d52:	2801      	cmp	r0, #1
  raw_status = raw_input(p, inp);
 8020d54:	4683      	mov	fp, r0
  if (raw_status != RAW_INPUT_EATEN)
 8020d56:	d02f      	beq.n	8020db8 <ip4_input+0x1d8>
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8020d58:	4649      	mov	r1, r9
 8020d5a:	4620      	mov	r0, r4
 8020d5c:	f7f8 fa06 	bl	801916c <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 8020d60:	f898 3009 	ldrb.w	r3, [r8, #9]
 8020d64:	2b06      	cmp	r3, #6
 8020d66:	d05f      	beq.n	8020e28 <ip4_input+0x248>
 8020d68:	2b11      	cmp	r3, #17
 8020d6a:	d058      	beq.n	8020e1e <ip4_input+0x23e>
 8020d6c:	2b01      	cmp	r3, #1
 8020d6e:	d051      	beq.n	8020e14 <ip4_input+0x234>
        if (raw_status == RAW_INPUT_DELIVERED) {
 8020d70:	f1bb 0f02 	cmp.w	fp, #2
 8020d74:	d01d      	beq.n	8020db2 <ip4_input+0x1d2>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8020d76:	4631      	mov	r1, r6
 8020d78:	f8da 0014 	ldr.w	r0, [sl, #20]
 8020d7c:	f000 f924 	bl	8020fc8 <ip4_addr_isbroadcast_u32>
 8020d80:	b968      	cbnz	r0, 8020d9e <ip4_input+0x1be>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8020d82:	f8da 3014 	ldr.w	r3, [sl, #20]
 8020d86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8020d8a:	2be0      	cmp	r3, #224	; 0xe0
 8020d8c:	d007      	beq.n	8020d9e <ip4_input+0x1be>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8020d8e:	4649      	mov	r1, r9
 8020d90:	4620      	mov	r0, r4
 8020d92:	f7f8 fa1f 	bl	80191d4 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8020d96:	2102      	movs	r1, #2
 8020d98:	4620      	mov	r0, r4
 8020d9a:	f7ff fec7 	bl	8020b2c <icmp_dest_unreach>
          IP_STATS_INC(ip.proterr);
 8020d9e:	f8b5 2058 	ldrh.w	r2, [r5, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 8020da2:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
          IP_STATS_INC(ip.proterr);
 8020da6:	3201      	adds	r2, #1
          IP_STATS_INC(ip.drop);
 8020da8:	3301      	adds	r3, #1
          IP_STATS_INC(ip.proterr);
 8020daa:	f8a5 2058 	strh.w	r2, [r5, #88]	; 0x58
          IP_STATS_INC(ip.drop);
 8020dae:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
        pbuf_free(p);
 8020db2:	4620      	mov	r0, r4
 8020db4:	f7f8 fa16 	bl	80191e4 <pbuf_free>
  ip_data.current_netif = NULL;
 8020db8:	2300      	movs	r3, #0
}
 8020dba:	2000      	movs	r0, #0
  ip_data.current_input_netif = NULL;
 8020dbc:	e9ca 3300 	strd	r3, r3, [sl]
  ip_data.current_ip4_header = NULL;
 8020dc0:	f8ca 3008 	str.w	r3, [sl, #8]
  ip_data.current_ip_header_tot_len = 0;
 8020dc4:	f8aa 300c 	strh.w	r3, [sl, #12]
  ip4_addr_set_any(ip4_current_dest_addr());
 8020dc8:	e9ca 3304 	strd	r3, r3, [sl, #16]
}
 8020dcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8020dd0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8020dd4:	07d9      	lsls	r1, r3, #31
 8020dd6:	d584      	bpl.n	8020ce2 <ip4_input+0x102>
 8020dd8:	687b      	ldr	r3, [r7, #4]
 8020dda:	2b00      	cmp	r3, #0
 8020ddc:	d081      	beq.n	8020ce2 <ip4_input+0x102>
 8020dde:	463e      	mov	r6, r7
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8020de0:	2800      	cmp	r0, #0
 8020de2:	d097      	beq.n	8020d14 <ip4_input+0x134>
 8020de4:	e788      	b.n	8020cf8 <ip4_input+0x118>
      pbuf_free(p);
 8020de6:	4620      	mov	r0, r4
 8020de8:	f7f8 f9fc 	bl	80191e4 <pbuf_free>
      IP_STATS_INC(ip.drop);
 8020dec:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
 8020df0:	3301      	adds	r3, #1
 8020df2:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
      return ERR_OK;
 8020df6:	e70e      	b.n	8020c16 <ip4_input+0x36>
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8020df8:	eb08 0309 	add.w	r3, r8, r9
 8020dfc:	885b      	ldrh	r3, [r3, #2]
 8020dfe:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8020e02:	f47f af73 	bne.w	8020cec <ip4_input+0x10c>
 8020e06:	463e      	mov	r6, r7
 8020e08:	e781      	b.n	8020d0e <ip4_input+0x12e>
 8020e0a:	f8da 0010 	ldr.w	r0, [sl, #16]
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8020e0e:	2800      	cmp	r0, #0
 8020e10:	d080      	beq.n	8020d14 <ip4_input+0x134>
 8020e12:	e771      	b.n	8020cf8 <ip4_input+0x118>
        icmp_input(p, inp);
 8020e14:	4639      	mov	r1, r7
 8020e16:	4620      	mov	r0, r4
 8020e18:	f7ff fd8a 	bl	8020930 <icmp_input>
        break;
 8020e1c:	e7cc      	b.n	8020db8 <ip4_input+0x1d8>
        udp_input(p, inp);
 8020e1e:	4639      	mov	r1, r7
 8020e20:	4620      	mov	r0, r4
 8020e22:	f7fd f953 	bl	801e0cc <udp_input>
        break;
 8020e26:	e7c7      	b.n	8020db8 <ip4_input+0x1d8>
        tcp_input(p, inp);
 8020e28:	4639      	mov	r1, r7
 8020e2a:	4620      	mov	r0, r4
 8020e2c:	f7fa fee8 	bl	801bc00 <tcp_input>
        break;
 8020e30:	e7c2      	b.n	8020db8 <ip4_input+0x1d8>
      IP_STATS_INC(ip.drop);
 8020e32:	f8b5 304e 	ldrh.w	r3, [r5, #78]	; 0x4e
    pbuf_free(p);
 8020e36:	4620      	mov	r0, r4
      IP_STATS_INC(ip.drop);
 8020e38:	3301      	adds	r3, #1
 8020e3a:	f8a5 304e 	strh.w	r3, [r5, #78]	; 0x4e
    pbuf_free(p);
 8020e3e:	f7f8 f9d1 	bl	80191e4 <pbuf_free>
    return ERR_OK;
 8020e42:	e6e8      	b.n	8020c16 <ip4_input+0x36>
 8020e44:	2002e394 	.word	0x2002e394
 8020e48:	2002e388 	.word	0x2002e388
 8020e4c:	2001f46c 	.word	0x2001f46c

08020e50 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8020e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020e54:	461d      	mov	r5, r3
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8020e56:	7b83      	ldrb	r3, [r0, #14]
{
 8020e58:	b083      	sub	sp, #12
 8020e5a:	4604      	mov	r4, r0
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8020e5c:	2b01      	cmp	r3, #1
{
 8020e5e:	4689      	mov	r9, r1
 8020e60:	4617      	mov	r7, r2
 8020e62:	f89d a030 	ldrb.w	sl, [sp, #48]	; 0x30
 8020e66:	f89d b034 	ldrb.w	fp, [sp, #52]	; 0x34
 8020e6a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8020e6e:	d15f      	bne.n	8020f30 <ip4_output_if_src+0xe0>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8020e70:	2f00      	cmp	r7, #0
 8020e72:	d066      	beq.n	8020f42 <ip4_output_if_src+0xf2>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8020e74:	2114      	movs	r1, #20
 8020e76:	4620      	mov	r0, r4
 8020e78:	f7f8 f974 	bl	8019164 <pbuf_add_header>
 8020e7c:	2800      	cmp	r0, #0
 8020e7e:	d17a      	bne.n	8020f76 <ip4_output_if_src+0x126>
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8020e80:	8963      	ldrh	r3, [r4, #10]
    iphdr = (struct ip_hdr *)p->payload;
 8020e82:	6866      	ldr	r6, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8020e84:	2b13      	cmp	r3, #19
 8020e86:	d964      	bls.n	8020f52 <ip4_output_if_src+0x102>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8020e88:	7235      	strb	r5, [r6, #8]
    IPH_PROTO_SET(iphdr, proto);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8020e8a:	ea4b 2505 	orr.w	r5, fp, r5, lsl #8
    IPH_PROTO_SET(iphdr, proto);
 8020e8e:	f886 b009 	strb.w	fp, [r6, #9]
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
    IPH_TOS_SET(iphdr, tos);
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8020e92:	ea4f 210a 	mov.w	r1, sl, lsl #8
    ip4_addr_copy(iphdr->dest, *dest);
 8020e96:	683a      	ldr	r2, [r7, #0]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8020e98:	122b      	asrs	r3, r5, #8
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8020e9a:	f041 0145 	orr.w	r1, r1, #69	; 0x45
    IPH_TOS_SET(iphdr, tos);
 8020e9e:	f886 a001 	strb.w	sl, [r6, #1]
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
 8020ea2:	0c10      	lsrs	r0, r2, #16
    ip4_addr_copy(iphdr->dest, *dest);
 8020ea4:	6132      	str	r2, [r6, #16]
    chk_sum += PP_NTOHS(proto | (ttl << 8));
 8020ea6:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8020eaa:	2345      	movs	r3, #69	; 0x45
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8020eac:	fa10 f282 	uxtah	r2, r0, r2
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8020eb0:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 8020fa0 <ip4_output_if_src+0x150>
    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8020eb4:	7033      	strb	r3, [r6, #0]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8020eb6:	440a      	add	r2, r1
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8020eb8:	8920      	ldrh	r0, [r4, #8]
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
 8020eba:	fa12 f585 	uxtah	r5, r2, r5
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8020ebe:	f7f6 fb3d 	bl	801753c <lwip_htons>
    IPH_OFFSET_SET(iphdr, 0);
 8020ec2:	2200      	movs	r2, #0
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8020ec4:	4603      	mov	r3, r0
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8020ec6:	f8ba 0000 	ldrh.w	r0, [sl]
    IPH_OFFSET_SET(iphdr, 0);
 8020eca:	71b2      	strb	r2, [r6, #6]
    chk_sum += iphdr->_len;
 8020ecc:	441d      	add	r5, r3
    IPH_OFFSET_SET(iphdr, 0);
 8020ece:	71f2      	strb	r2, [r6, #7]
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8020ed0:	8073      	strh	r3, [r6, #2]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8020ed2:	f7f6 fb33 	bl	801753c <lwip_htons>
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8020ed6:	f8ba 3000 	ldrh.w	r3, [sl]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8020eda:	80b0      	strh	r0, [r6, #4]
    ++ip_id;
 8020edc:	1c5a      	adds	r2, r3, #1
    chk_sum += iphdr->_id;
 8020ede:	1943      	adds	r3, r0, r5
    ++ip_id;
 8020ee0:	f8aa 2000 	strh.w	r2, [sl]

    if (src == NULL) {
 8020ee4:	f1b9 0f00 	cmp.w	r9, #0
 8020ee8:	d03b      	beq.n	8020f62 <ip4_output_if_src+0x112>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8020eea:	f8d9 2000 	ldr.w	r2, [r9]
    }

#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->src) & 0xFFFF;
 8020eee:	fa13 f382 	uxtah	r3, r3, r2
 8020ef2:	60f2      	str	r2, [r6, #12]
    chk_sum += ip4_addr_get_u32(&iphdr->src) >> 16;
 8020ef4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    chk_sum = (chk_sum >> 16) + (chk_sum & 0xFFFF);
 8020ef8:	b29a      	uxth	r2, r3
 8020efa:	eb02 4313 	add.w	r3, r2, r3, lsr #16
    chk_sum = (chk_sum >> 16) + chk_sum;
 8020efe:	eb03 4313 	add.w	r3, r3, r3, lsr #16
    chk_sum = ~chk_sum;
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      iphdr->_chksum = (u16_t)chk_sum; /* network order */
 8020f02:	43db      	mvns	r3, r3
 8020f04:	8173      	strh	r3, [r6, #10]
    iphdr = (struct ip_hdr *)p->payload;
    ip4_addr_copy(dest_addr, iphdr->dest);
    dest = &dest_addr;
  }

  IP_STATS_INC(ip.xmit);
 8020f06:	4a20      	ldr	r2, [pc, #128]	; (8020f88 <ip4_output_if_src+0x138>)
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8020f08:	f8b8 102c 	ldrh.w	r1, [r8, #44]	; 0x2c
  IP_STATS_INC(ip.xmit);
 8020f0c:	f8b2 3048 	ldrh.w	r3, [r2, #72]	; 0x48
 8020f10:	3301      	adds	r3, #1
 8020f12:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
    return ip4_frag(p, netif, dest);
 8020f16:	463a      	mov	r2, r7
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8020f18:	b111      	cbz	r1, 8020f20 <ip4_output_if_src+0xd0>
 8020f1a:	8923      	ldrh	r3, [r4, #8]
 8020f1c:	428b      	cmp	r3, r1
 8020f1e:	d823      	bhi.n	8020f68 <ip4_output_if_src+0x118>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8020f20:	4621      	mov	r1, r4
 8020f22:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8020f26:	4640      	mov	r0, r8
 8020f28:	4798      	blx	r3
}
 8020f2a:	b003      	add	sp, #12
 8020f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8020f30:	4b16      	ldr	r3, [pc, #88]	; (8020f8c <ip4_output_if_src+0x13c>)
 8020f32:	f44f 7255 	mov.w	r2, #852	; 0x354
 8020f36:	4916      	ldr	r1, [pc, #88]	; (8020f90 <ip4_output_if_src+0x140>)
 8020f38:	4816      	ldr	r0, [pc, #88]	; (8020f94 <ip4_output_if_src+0x144>)
 8020f3a:	f002 fa6b 	bl	8023414 <iprintf>
  if (dest != LWIP_IP_HDRINCL) {
 8020f3e:	2f00      	cmp	r7, #0
 8020f40:	d198      	bne.n	8020e74 <ip4_output_if_src+0x24>
    if (p->len < IP_HLEN) {
 8020f42:	8963      	ldrh	r3, [r4, #10]
 8020f44:	2b13      	cmp	r3, #19
 8020f46:	d916      	bls.n	8020f76 <ip4_output_if_src+0x126>
    ip4_addr_copy(dest_addr, iphdr->dest);
 8020f48:	6863      	ldr	r3, [r4, #4]
    dest = &dest_addr;
 8020f4a:	af01      	add	r7, sp, #4
    ip4_addr_copy(dest_addr, iphdr->dest);
 8020f4c:	691b      	ldr	r3, [r3, #16]
 8020f4e:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 8020f50:	e7d9      	b.n	8020f06 <ip4_output_if_src+0xb6>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8020f52:	4b0e      	ldr	r3, [pc, #56]	; (8020f8c <ip4_output_if_src+0x13c>)
 8020f54:	f44f 7262 	mov.w	r2, #904	; 0x388
 8020f58:	490f      	ldr	r1, [pc, #60]	; (8020f98 <ip4_output_if_src+0x148>)
 8020f5a:	480e      	ldr	r0, [pc, #56]	; (8020f94 <ip4_output_if_src+0x144>)
 8020f5c:	f002 fa5a 	bl	8023414 <iprintf>
 8020f60:	e792      	b.n	8020e88 <ip4_output_if_src+0x38>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8020f62:	4a0e      	ldr	r2, [pc, #56]	; (8020f9c <ip4_output_if_src+0x14c>)
 8020f64:	6812      	ldr	r2, [r2, #0]
 8020f66:	e7c2      	b.n	8020eee <ip4_output_if_src+0x9e>
    return ip4_frag(p, netif, dest);
 8020f68:	4641      	mov	r1, r8
 8020f6a:	4620      	mov	r0, r4
 8020f6c:	f000 fc70 	bl	8021850 <ip4_frag>
}
 8020f70:	b003      	add	sp, #12
 8020f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      IP_STATS_INC(ip.err);
 8020f76:	4a04      	ldr	r2, [pc, #16]	; (8020f88 <ip4_output_if_src+0x138>)
      return ERR_BUF;
 8020f78:	f06f 0001 	mvn.w	r0, #1
      IP_STATS_INC(ip.err);
 8020f7c:	f8b2 305c 	ldrh.w	r3, [r2, #92]	; 0x5c
 8020f80:	3301      	adds	r3, #1
 8020f82:	f8a2 305c 	strh.w	r3, [r2, #92]	; 0x5c
      return ERR_BUF;
 8020f86:	e7d0      	b.n	8020f2a <ip4_output_if_src+0xda>
 8020f88:	2002e394 	.word	0x2002e394
 8020f8c:	08042b64 	.word	0x08042b64
 8020f90:	08042b98 	.word	0x08042b98
 8020f94:	08029f34 	.word	0x08029f34
 8020f98:	08042ba4 	.word	0x08042ba4
 8020f9c:	08042c1c 	.word	0x08042c1c
 8020fa0:	2001ad8a 	.word	0x2001ad8a

08020fa4 <ip4_output_if>:
{
 8020fa4:	b4f0      	push	{r4, r5, r6, r7}
 8020fa6:	9c06      	ldr	r4, [sp, #24]
 8020fa8:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8020fac:	f89d 6014 	ldrb.w	r6, [sp, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8020fb0:	b11a      	cbz	r2, 8020fba <ip4_output_if+0x16>
    if (ip4_addr_isany(src)) {
 8020fb2:	b109      	cbz	r1, 8020fb8 <ip4_output_if+0x14>
 8020fb4:	680f      	ldr	r7, [r1, #0]
 8020fb6:	b907      	cbnz	r7, 8020fba <ip4_output_if+0x16>
      src_used = netif_ip4_addr(netif);
 8020fb8:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8020fba:	9504      	str	r5, [sp, #16]
 8020fbc:	e9cd 6405 	strd	r6, r4, [sp, #20]
}
 8020fc0:	bcf0      	pop	{r4, r5, r6, r7}
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8020fc2:	f7ff bf45 	b.w	8020e50 <ip4_output_if_src>
 8020fc6:	bf00      	nop

08020fc8 <ip4_addr_isbroadcast_u32>:
{
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8020fc8:	1e43      	subs	r3, r0, #1
{
 8020fca:	4602      	mov	r2, r0
  if ((~addr == IPADDR_ANY) ||
 8020fcc:	3303      	adds	r3, #3
 8020fce:	d815      	bhi.n	8020ffc <ip4_addr_isbroadcast_u32+0x34>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8020fd0:	f891 3035 	ldrb.w	r3, [r1, #53]	; 0x35
 8020fd4:	f013 0002 	ands.w	r0, r3, #2
 8020fd8:	d00f      	beq.n	8020ffa <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8020fda:	6848      	ldr	r0, [r1, #4]
 8020fdc:	4290      	cmp	r0, r2
 8020fde:	d00b      	beq.n	8020ff8 <ip4_addr_isbroadcast_u32+0x30>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8020fe0:	688b      	ldr	r3, [r1, #8]
 8020fe2:	4050      	eors	r0, r2
 8020fe4:	4218      	tst	r0, r3
 8020fe6:	d107      	bne.n	8020ff8 <ip4_addr_isbroadcast_u32+0x30>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8020fe8:	ea22 0203 	bic.w	r2, r2, r3
 8020fec:	43d8      	mvns	r0, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 8020fee:	1a10      	subs	r0, r2, r0
 8020ff0:	fab0 f080 	clz	r0, r0
 8020ff4:	0940      	lsrs	r0, r0, #5
 8020ff6:	4770      	bx	lr
 8020ff8:	2000      	movs	r0, #0
  }
}
 8020ffa:	4770      	bx	lr
    return 1;
 8020ffc:	2001      	movs	r0, #1
 8020ffe:	4770      	bx	lr

08021000 <ip4addr_aton>:
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8021000:	f8df c14c 	ldr.w	ip, [pc, #332]	; 8021150 <ip4addr_aton+0x150>
  c = *cp;
 8021004:	7803      	ldrb	r3, [r0, #0]
    if (!lwip_isdigit(c)) {
 8021006:	f81c 2003 	ldrb.w	r2, [ip, r3]
 802100a:	0752      	lsls	r2, r2, #29
 802100c:	f140 808e 	bpl.w	802112c <ip4addr_aton+0x12c>
{
 8021010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021014:	b084      	sub	sp, #16
 8021016:	460e      	mov	r6, r1
  u32_t *pp = parts;
 8021018:	46e9      	mov	r9, sp
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 802101a:	f10d 080c 	add.w	r8, sp, #12
  u32_t *pp = parts;
 802101e:	46ce      	mov	lr, r9
    if (c == '0') {
 8021020:	2b30      	cmp	r3, #48	; 0x30
 8021022:	d030      	beq.n	8021086 <ip4addr_aton+0x86>
    base = 10;
 8021024:	210a      	movs	r1, #10
 8021026:	2400      	movs	r4, #0
 8021028:	e003      	b.n	8021032 <ip4addr_aton+0x32>
        val = (val * base) + (u32_t)(c - '0');
 802102a:	f1a7 0430 	sub.w	r4, r7, #48	; 0x30
        c = *++cp;
 802102e:	7843      	ldrb	r3, [r0, #1]
 8021030:	3001      	adds	r0, #1
      if (lwip_isdigit(c)) {
 8021032:	f81c 2003 	ldrb.w	r2, [ip, r3]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8021036:	f103 050a 	add.w	r5, r3, #10
        val = (val * base) + (u32_t)(c - '0');
 802103a:	fb04 3701 	mla	r7, r4, r1, r3
      if (lwip_isdigit(c)) {
 802103e:	f012 0f04 	tst.w	r2, #4
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8021042:	f002 0a03 	and.w	sl, r2, #3
      if (lwip_isdigit(c)) {
 8021046:	d1f0      	bne.n	802102a <ip4addr_aton+0x2a>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8021048:	2910      	cmp	r1, #16
 802104a:	d10c      	bne.n	8021066 <ip4addr_aton+0x66>
 802104c:	f012 0f44 	tst.w	r2, #68	; 0x44
 8021050:	d009      	beq.n	8021066 <ip4addr_aton+0x66>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8021052:	f1ba 0f02 	cmp.w	sl, #2
        c = *++cp;
 8021056:	7843      	ldrb	r3, [r0, #1]
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8021058:	bf0c      	ite	eq
 802105a:	2261      	moveq	r2, #97	; 0x61
 802105c:	2241      	movne	r2, #65	; 0x41
 802105e:	1aad      	subs	r5, r5, r2
 8021060:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
        c = *++cp;
 8021064:	e7e4      	b.n	8021030 <ip4addr_aton+0x30>
    if (c == '.') {
 8021066:	2b2e      	cmp	r3, #46	; 0x2e
 8021068:	d119      	bne.n	802109e <ip4addr_aton+0x9e>
      if (pp >= parts + 3) {
 802106a:	45c6      	cmp	lr, r8
 802106c:	d007      	beq.n	802107e <ip4addr_aton+0x7e>
        return 0;
      }
      *pp++ = val;
      c = *++cp;
 802106e:	7843      	ldrb	r3, [r0, #1]
 8021070:	3001      	adds	r0, #1
      *pp++ = val;
 8021072:	f84e 4b04 	str.w	r4, [lr], #4
    if (!lwip_isdigit(c)) {
 8021076:	f81c 2003 	ldrb.w	r2, [ip, r3]
 802107a:	0752      	lsls	r2, r2, #29
 802107c:	d4d0      	bmi.n	8021020 <ip4addr_aton+0x20>
      return 0;
 802107e:	2000      	movs	r0, #0
  }
  if (addr) {
    ip4_addr_set_u32(addr, lwip_htonl(val));
  }
  return 1;
}
 8021080:	b004      	add	sp, #16
 8021082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      c = *++cp;
 8021086:	7843      	ldrb	r3, [r0, #1]
      if (c == 'x' || c == 'X') {
 8021088:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 802108c:	2a58      	cmp	r2, #88	; 0x58
 802108e:	d002      	beq.n	8021096 <ip4addr_aton+0x96>
      c = *++cp;
 8021090:	3001      	adds	r0, #1
        base = 8;
 8021092:	2108      	movs	r1, #8
 8021094:	e7c7      	b.n	8021026 <ip4addr_aton+0x26>
        c = *++cp;
 8021096:	7883      	ldrb	r3, [r0, #2]
        base = 16;
 8021098:	2110      	movs	r1, #16
        c = *++cp;
 802109a:	3002      	adds	r0, #2
 802109c:	e7c3      	b.n	8021026 <ip4addr_aton+0x26>
  if (c != '\0' && !lwip_isspace(c)) {
 802109e:	b10b      	cbz	r3, 80210a4 <ip4addr_aton+0xa4>
 80210a0:	0713      	lsls	r3, r2, #28
 80210a2:	d5ec      	bpl.n	802107e <ip4addr_aton+0x7e>
  switch (pp - parts + 1) {
 80210a4:	ebae 0009 	sub.w	r0, lr, r9
 80210a8:	1080      	asrs	r0, r0, #2
 80210aa:	3001      	adds	r0, #1
 80210ac:	2804      	cmp	r0, #4
 80210ae:	d841      	bhi.n	8021134 <ip4addr_aton+0x134>
 80210b0:	a301      	add	r3, pc, #4	; (adr r3, 80210b8 <ip4addr_aton+0xb8>)
 80210b2:	f853 f020 	ldr.w	pc, [r3, r0, lsl #2]
 80210b6:	bf00      	nop
 80210b8:	08021081 	.word	0x08021081
 80210bc:	080210ef 	.word	0x080210ef
 80210c0:	0802111b 	.word	0x0802111b
 80210c4:	080210ff 	.word	0x080210ff
 80210c8:	080210cd 	.word	0x080210cd
      if (val > 0xff) {
 80210cc:	2cff      	cmp	r4, #255	; 0xff
 80210ce:	d8d6      	bhi.n	802107e <ip4addr_aton+0x7e>
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 80210d0:	9900      	ldr	r1, [sp, #0]
 80210d2:	29ff      	cmp	r1, #255	; 0xff
 80210d4:	d8d3      	bhi.n	802107e <ip4addr_aton+0x7e>
 80210d6:	9b01      	ldr	r3, [sp, #4]
 80210d8:	2bff      	cmp	r3, #255	; 0xff
 80210da:	d8d0      	bhi.n	802107e <ip4addr_aton+0x7e>
 80210dc:	9a02      	ldr	r2, [sp, #8]
 80210de:	2aff      	cmp	r2, #255	; 0xff
 80210e0:	d8cd      	bhi.n	802107e <ip4addr_aton+0x7e>
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 80210e2:	041b      	lsls	r3, r3, #16
 80210e4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80210e8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80210ec:	431c      	orrs	r4, r3
  if (addr) {
 80210ee:	b1fe      	cbz	r6, 8021130 <ip4addr_aton+0x130>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 80210f0:	4620      	mov	r0, r4
 80210f2:	f7f6 fa27 	bl	8017544 <lwip_htonl>
 80210f6:	4603      	mov	r3, r0
  return 1;
 80210f8:	2001      	movs	r0, #1
    ip4_addr_set_u32(addr, lwip_htonl(val));
 80210fa:	6033      	str	r3, [r6, #0]
 80210fc:	e7c0      	b.n	8021080 <ip4addr_aton+0x80>
      if (val > 0xffff) {
 80210fe:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 8021102:	d2bc      	bcs.n	802107e <ip4addr_aton+0x7e>
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 8021104:	9a00      	ldr	r2, [sp, #0]
 8021106:	2aff      	cmp	r2, #255	; 0xff
 8021108:	d8b9      	bhi.n	802107e <ip4addr_aton+0x7e>
 802110a:	9b01      	ldr	r3, [sp, #4]
 802110c:	2bff      	cmp	r3, #255	; 0xff
 802110e:	d8b6      	bhi.n	802107e <ip4addr_aton+0x7e>
      val |= (parts[0] << 24) | (parts[1] << 16);
 8021110:	041b      	lsls	r3, r3, #16
 8021112:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8021116:	431c      	orrs	r4, r3
      break;
 8021118:	e7e9      	b.n	80210ee <ip4addr_aton+0xee>
      if (val > 0xffffffUL) {
 802111a:	f1b4 7f80 	cmp.w	r4, #16777216	; 0x1000000
 802111e:	d2ae      	bcs.n	802107e <ip4addr_aton+0x7e>
      if (parts[0] > 0xff) {
 8021120:	9b00      	ldr	r3, [sp, #0]
 8021122:	2bff      	cmp	r3, #255	; 0xff
 8021124:	d8ab      	bhi.n	802107e <ip4addr_aton+0x7e>
      val |= parts[0] << 24;
 8021126:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
      break;
 802112a:	e7e0      	b.n	80210ee <ip4addr_aton+0xee>
      return 0;
 802112c:	2000      	movs	r0, #0
}
 802112e:	4770      	bx	lr
  return 1;
 8021130:	2001      	movs	r0, #1
 8021132:	e7a5      	b.n	8021080 <ip4addr_aton+0x80>
      LWIP_ASSERT("unhandled", 0);
 8021134:	4b03      	ldr	r3, [pc, #12]	; (8021144 <ip4addr_aton+0x144>)
 8021136:	22f9      	movs	r2, #249	; 0xf9
 8021138:	4903      	ldr	r1, [pc, #12]	; (8021148 <ip4addr_aton+0x148>)
 802113a:	4804      	ldr	r0, [pc, #16]	; (802114c <ip4addr_aton+0x14c>)
 802113c:	f002 f96a 	bl	8023414 <iprintf>
      break;
 8021140:	e7d5      	b.n	80210ee <ip4addr_aton+0xee>
 8021142:	bf00      	nop
 8021144:	08042bd4 	.word	0x08042bd4
 8021148:	08042c10 	.word	0x08042c10
 802114c:	08029f34 	.word	0x08029f34
 8021150:	08042e79 	.word	0x08042e79

08021154 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8021154:	b538      	push	{r3, r4, r5, lr}
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8021156:	4b0f      	ldr	r3, [pc, #60]	; (8021194 <ip_reass_dequeue_datagram+0x40>)
{
 8021158:	4604      	mov	r4, r0
  if (reassdatagrams == ipr) {
 802115a:	681a      	ldr	r2, [r3, #0]
 802115c:	4282      	cmp	r2, r0
 802115e:	d009      	beq.n	8021174 <ip_reass_dequeue_datagram+0x20>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8021160:	460d      	mov	r5, r1
 8021162:	b179      	cbz	r1, 8021184 <ip_reass_dequeue_datagram+0x30>
    prev->next = ipr->next;
 8021164:	6823      	ldr	r3, [r4, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8021166:	4621      	mov	r1, r4
 8021168:	2005      	movs	r0, #5
    prev->next = ipr->next;
 802116a:	602b      	str	r3, [r5, #0]
}
 802116c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 8021170:	f7f7 bd68 	b.w	8018c44 <memp_free>
    reassdatagrams = ipr->next;
 8021174:	6802      	ldr	r2, [r0, #0]
  memp_free(MEMP_REASSDATA, ipr);
 8021176:	4621      	mov	r1, r4
 8021178:	2005      	movs	r0, #5
    reassdatagrams = ipr->next;
 802117a:	601a      	str	r2, [r3, #0]
}
 802117c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  memp_free(MEMP_REASSDATA, ipr);
 8021180:	f7f7 bd60 	b.w	8018c44 <memp_free>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8021184:	4b04      	ldr	r3, [pc, #16]	; (8021198 <ip_reass_dequeue_datagram+0x44>)
 8021186:	f240 1245 	movw	r2, #325	; 0x145
 802118a:	4904      	ldr	r1, [pc, #16]	; (802119c <ip_reass_dequeue_datagram+0x48>)
 802118c:	4804      	ldr	r0, [pc, #16]	; (80211a0 <ip_reass_dequeue_datagram+0x4c>)
 802118e:	f002 f941 	bl	8023414 <iprintf>
 8021192:	e7e7      	b.n	8021164 <ip_reass_dequeue_datagram+0x10>
 8021194:	2001ad90 	.word	0x2001ad90
 8021198:	08042c24 	.word	0x08042c24
 802119c:	08042c60 	.word	0x08042c60
 80211a0:	08029f34 	.word	0x08029f34

080211a4 <ip_reass_free_complete_datagram>:
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80211a4:	4281      	cmp	r1, r0
{
 80211a6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80211aa:	4606      	mov	r6, r0
 80211ac:	460f      	mov	r7, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80211ae:	d072      	beq.n	8021296 <ip_reass_free_complete_datagram+0xf2>
  if (prev != NULL) {
 80211b0:	b147      	cbz	r7, 80211c4 <ip_reass_free_complete_datagram+0x20>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80211b2:	683b      	ldr	r3, [r7, #0]
 80211b4:	42b3      	cmp	r3, r6
 80211b6:	d005      	beq.n	80211c4 <ip_reass_free_complete_datagram+0x20>
 80211b8:	4b3a      	ldr	r3, [pc, #232]	; (80212a4 <ip_reass_free_complete_datagram+0x100>)
 80211ba:	22ad      	movs	r2, #173	; 0xad
 80211bc:	493a      	ldr	r1, [pc, #232]	; (80212a8 <ip_reass_free_complete_datagram+0x104>)
 80211be:	483b      	ldr	r0, [pc, #236]	; (80212ac <ip_reass_free_complete_datagram+0x108>)
 80211c0:	f002 f928 	bl	8023414 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80211c4:	6875      	ldr	r5, [r6, #4]
 80211c6:	686b      	ldr	r3, [r5, #4]
  if (iprh->start == 0) {
 80211c8:	889a      	ldrh	r2, [r3, #4]
 80211ca:	2a00      	cmp	r2, #0
 80211cc:	d03f      	beq.n	802124e <ip_reass_free_complete_datagram+0xaa>
  u16_t pbufs_freed = 0;
 80211ce:	f04f 0b00 	mov.w	fp, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80211d2:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 80212a4 <ip_reass_free_complete_datagram+0x100>
 80211d6:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 80212bc <ip_reass_free_complete_datagram+0x118>
 80211da:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80212ac <ip_reass_free_complete_datagram+0x108>
 80211de:	e005      	b.n	80211ec <ip_reass_free_complete_datagram+0x48>
    pbuf_free(pcur);
 80211e0:	4628      	mov	r0, r5
  while (p != NULL) {
 80211e2:	4625      	mov	r5, r4
    pbuf_free(pcur);
 80211e4:	f7f7 fffe 	bl	80191e4 <pbuf_free>
  while (p != NULL) {
 80211e8:	b1b4      	cbz	r4, 8021218 <ip_reass_free_complete_datagram+0x74>
 80211ea:	6863      	ldr	r3, [r4, #4]
    clen = pbuf_clen(pcur);
 80211ec:	4628      	mov	r0, r5
    p = iprh->next_pbuf;
 80211ee:	681c      	ldr	r4, [r3, #0]
    clen = pbuf_clen(pcur);
 80211f0:	f7f8 f95c 	bl	80194ac <pbuf_clen>
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80211f4:	4458      	add	r0, fp
 80211f6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80211fa:	fa1f fb80 	uxth.w	fp, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80211fe:	dbef      	blt.n	80211e0 <ip_reass_free_complete_datagram+0x3c>
 8021200:	4653      	mov	r3, sl
 8021202:	22cc      	movs	r2, #204	; 0xcc
 8021204:	4649      	mov	r1, r9
 8021206:	4640      	mov	r0, r8
 8021208:	f002 f904 	bl	8023414 <iprintf>
    pbuf_free(pcur);
 802120c:	4628      	mov	r0, r5
  while (p != NULL) {
 802120e:	4625      	mov	r5, r4
    pbuf_free(pcur);
 8021210:	f7f7 ffe8 	bl	80191e4 <pbuf_free>
  while (p != NULL) {
 8021214:	2c00      	cmp	r4, #0
 8021216:	d1e8      	bne.n	80211ea <ip_reass_free_complete_datagram+0x46>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8021218:	4c25      	ldr	r4, [pc, #148]	; (80212b0 <ip_reass_free_complete_datagram+0x10c>)
  ip_reass_dequeue_datagram(ipr, prev);
 802121a:	4639      	mov	r1, r7
 802121c:	4630      	mov	r0, r6
 802121e:	f7ff ff99 	bl	8021154 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8021222:	8823      	ldrh	r3, [r4, #0]
 8021224:	455b      	cmp	r3, fp
 8021226:	d305      	bcc.n	8021234 <ip_reass_free_complete_datagram+0x90>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8021228:	eba3 030b 	sub.w	r3, r3, fp
}
 802122c:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 802122e:	8023      	strh	r3, [r4, #0]
}
 8021230:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8021234:	4b1b      	ldr	r3, [pc, #108]	; (80212a4 <ip_reass_free_complete_datagram+0x100>)
 8021236:	22d2      	movs	r2, #210	; 0xd2
 8021238:	491e      	ldr	r1, [pc, #120]	; (80212b4 <ip_reass_free_complete_datagram+0x110>)
 802123a:	481c      	ldr	r0, [pc, #112]	; (80212ac <ip_reass_free_complete_datagram+0x108>)
 802123c:	f002 f8ea 	bl	8023414 <iprintf>
 8021240:	8823      	ldrh	r3, [r4, #0]
}
 8021242:	4658      	mov	r0, fp
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8021244:	eba3 030b 	sub.w	r3, r3, fp
 8021248:	8023      	strh	r3, [r4, #0]
}
 802124a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 802124e:	4632      	mov	r2, r6
    ipr->p = iprh->next_pbuf;
 8021250:	6818      	ldr	r0, [r3, #0]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8021252:	2101      	movs	r1, #1
    ipr->p = iprh->next_pbuf;
 8021254:	6070      	str	r0, [r6, #4]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8021256:	4628      	mov	r0, r5
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8021258:	f852 4f08 	ldr.w	r4, [r2, #8]!
 802125c:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8021260:	f8d2 e008 	ldr.w	lr, [r2, #8]
 8021264:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8021268:	601c      	str	r4, [r3, #0]
 802126a:	f8c3 8004 	str.w	r8, [r3, #4]
 802126e:	f8c3 e008 	str.w	lr, [r3, #8]
 8021272:	f8c3 c00c 	str.w	ip, [r3, #12]
 8021276:	6914      	ldr	r4, [r2, #16]
 8021278:	611c      	str	r4, [r3, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 802127a:	f7ff fc5d 	bl	8020b38 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 802127e:	4628      	mov	r0, r5
 8021280:	f7f8 f914 	bl	80194ac <pbuf_clen>
 8021284:	4683      	mov	fp, r0
    pbuf_free(p);
 8021286:	4628      	mov	r0, r5
 8021288:	f7f7 ffac 	bl	80191e4 <pbuf_free>
  p = ipr->p;
 802128c:	6875      	ldr	r5, [r6, #4]
  while (p != NULL) {
 802128e:	2d00      	cmp	r5, #0
 8021290:	d0c2      	beq.n	8021218 <ip_reass_free_complete_datagram+0x74>
 8021292:	686b      	ldr	r3, [r5, #4]
 8021294:	e79d      	b.n	80211d2 <ip_reass_free_complete_datagram+0x2e>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 8021296:	4b03      	ldr	r3, [pc, #12]	; (80212a4 <ip_reass_free_complete_datagram+0x100>)
 8021298:	22ab      	movs	r2, #171	; 0xab
 802129a:	4907      	ldr	r1, [pc, #28]	; (80212b8 <ip_reass_free_complete_datagram+0x114>)
 802129c:	4803      	ldr	r0, [pc, #12]	; (80212ac <ip_reass_free_complete_datagram+0x108>)
 802129e:	f002 f8b9 	bl	8023414 <iprintf>
 80212a2:	e785      	b.n	80211b0 <ip_reass_free_complete_datagram+0xc>
 80212a4:	08042c24 	.word	0x08042c24
 80212a8:	08042c88 	.word	0x08042c88
 80212ac:	08029f34 	.word	0x08029f34
 80212b0:	2001ad8c 	.word	0x2001ad8c
 80212b4:	08042cbc 	.word	0x08042cbc
 80212b8:	08042c7c 	.word	0x08042c7c
 80212bc:	08042c9c 	.word	0x08042c9c

080212c0 <ip_reass_remove_oldest_datagram>:
{
 80212c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int pbufs_freed = 0, pbufs_freed_current;
 80212c4:	2700      	movs	r7, #0
 80212c6:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8021330 <ip_reass_remove_oldest_datagram+0x70>
{
 80212ca:	4605      	mov	r5, r0
 80212cc:	460e      	mov	r6, r1
    r = reassdatagrams;
 80212ce:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 80212d2:	b1f3      	cbz	r3, 8021312 <ip_reass_remove_oldest_datagram+0x52>
    other_datagrams = 0;
 80212d4:	2400      	movs	r4, #0
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80212d6:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    oldest_prev = NULL;
 80212da:	4621      	mov	r1, r4
    prev = NULL;
 80212dc:	46a4      	mov	ip, r4
    oldest = NULL;
 80212de:	4620      	mov	r0, r4
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80212e0:	695a      	ldr	r2, [r3, #20]
 80212e2:	4572      	cmp	r2, lr
 80212e4:	d018      	beq.n	8021318 <ip_reass_remove_oldest_datagram+0x58>
        other_datagrams++;
 80212e6:	3401      	adds	r4, #1
        if (oldest == NULL) {
 80212e8:	b120      	cbz	r0, 80212f4 <ip_reass_remove_oldest_datagram+0x34>
        } else if (r->timer <= oldest->timer) {
 80212ea:	f893 901f 	ldrb.w	r9, [r3, #31]
 80212ee:	7fc2      	ldrb	r2, [r0, #31]
 80212f0:	4591      	cmp	r9, r2
 80212f2:	d801      	bhi.n	80212f8 <ip_reass_remove_oldest_datagram+0x38>
 80212f4:	4661      	mov	r1, ip
 80212f6:	4618      	mov	r0, r3
      if (r->next != NULL) {
 80212f8:	681a      	ldr	r2, [r3, #0]
 80212fa:	469c      	mov	ip, r3
 80212fc:	4613      	mov	r3, r2
 80212fe:	2a00      	cmp	r2, #0
 8021300:	d1ee      	bne.n	80212e0 <ip_reass_remove_oldest_datagram+0x20>
    if (oldest != NULL) {
 8021302:	b110      	cbz	r0, 802130a <ip_reass_remove_oldest_datagram+0x4a>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8021304:	f7ff ff4e 	bl	80211a4 <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 8021308:	4407      	add	r7, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 802130a:	42b7      	cmp	r7, r6
 802130c:	da01      	bge.n	8021312 <ip_reass_remove_oldest_datagram+0x52>
 802130e:	2c01      	cmp	r4, #1
 8021310:	dcdd      	bgt.n	80212ce <ip_reass_remove_oldest_datagram+0xe>
}
 8021312:	4638      	mov	r0, r7
 8021314:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8021318:	f8d5 9010 	ldr.w	r9, [r5, #16]
 802131c:	699a      	ldr	r2, [r3, #24]
 802131e:	454a      	cmp	r2, r9
 8021320:	d1e1      	bne.n	80212e6 <ip_reass_remove_oldest_datagram+0x26>
 8021322:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 8021326:	88aa      	ldrh	r2, [r5, #4]
 8021328:	4591      	cmp	r9, r2
 802132a:	d1dc      	bne.n	80212e6 <ip_reass_remove_oldest_datagram+0x26>
 802132c:	e7e4      	b.n	80212f8 <ip_reass_remove_oldest_datagram+0x38>
 802132e:	bf00      	nop
 8021330:	2001ad90 	.word	0x2001ad90

08021334 <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8021334:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 8021336:	4604      	mov	r4, r0
 8021338:	b128      	cbz	r0, 8021346 <ip_frag_free_pbuf_custom_ref+0x12>
  memp_free(MEMP_FRAG_PBUF, p);
 802133a:	4621      	mov	r1, r4
 802133c:	2006      	movs	r0, #6
}
 802133e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 8021342:	f7f7 bc7f 	b.w	8018c44 <memp_free>
  LWIP_ASSERT("p != NULL", p != NULL);
 8021346:	4906      	ldr	r1, [pc, #24]	; (8021360 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8021348:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 802134c:	4b05      	ldr	r3, [pc, #20]	; (8021364 <ip_frag_free_pbuf_custom_ref+0x30>)
 802134e:	4806      	ldr	r0, [pc, #24]	; (8021368 <ip_frag_free_pbuf_custom_ref+0x34>)
 8021350:	f002 f860 	bl	8023414 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8021354:	4621      	mov	r1, r4
 8021356:	2006      	movs	r0, #6
}
 8021358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  memp_free(MEMP_FRAG_PBUF, p);
 802135c:	f7f7 bc72 	b.w	8018c44 <memp_free>
 8021360:	08042690 	.word	0x08042690
 8021364:	08042c24 	.word	0x08042c24
 8021368:	08029f34 	.word	0x08029f34

0802136c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 802136c:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 802136e:	4604      	mov	r4, r0
 8021370:	b140      	cbz	r0, 8021384 <ipfrag_free_pbuf_custom+0x18>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8021372:	6960      	ldr	r0, [r4, #20]
 8021374:	b108      	cbz	r0, 802137a <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8021376:	f7f7 ff35 	bl	80191e4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 802137a:	4620      	mov	r0, r4
}
 802137c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ip_frag_free_pbuf_custom_ref(pcr);
 8021380:	f7ff bfd8 	b.w	8021334 <ip_frag_free_pbuf_custom_ref>
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8021384:	4b03      	ldr	r3, [pc, #12]	; (8021394 <ipfrag_free_pbuf_custom+0x28>)
 8021386:	f240 22ce 	movw	r2, #718	; 0x2ce
 802138a:	4903      	ldr	r1, [pc, #12]	; (8021398 <ipfrag_free_pbuf_custom+0x2c>)
 802138c:	4803      	ldr	r0, [pc, #12]	; (802139c <ipfrag_free_pbuf_custom+0x30>)
 802138e:	f002 f841 	bl	8023414 <iprintf>
 8021392:	e7ee      	b.n	8021372 <ipfrag_free_pbuf_custom+0x6>
 8021394:	08042c24 	.word	0x08042c24
 8021398:	08042ce0 	.word	0x08042ce0
 802139c:	08029f34 	.word	0x08029f34

080213a0 <ip_reass_tmr>:
{
 80213a0:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 80213a2:	4b0a      	ldr	r3, [pc, #40]	; (80213cc <ip_reass_tmr+0x2c>)
 80213a4:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 80213a6:	b140      	cbz	r0, 80213ba <ip_reass_tmr+0x1a>
  struct ip_reassdata *r, *prev = NULL;
 80213a8:	2400      	movs	r4, #0
    if (r->timer > 0) {
 80213aa:	7fc3      	ldrb	r3, [r0, #31]
      r->timer--;
 80213ac:	1e5a      	subs	r2, r3, #1
    if (r->timer > 0) {
 80213ae:	b12b      	cbz	r3, 80213bc <ip_reass_tmr+0x1c>
 80213b0:	4604      	mov	r4, r0
      r->timer--;
 80213b2:	77c2      	strb	r2, [r0, #31]
      r = r->next;
 80213b4:	6800      	ldr	r0, [r0, #0]
  while (r != NULL) {
 80213b6:	2800      	cmp	r0, #0
 80213b8:	d1f7      	bne.n	80213aa <ip_reass_tmr+0xa>
}
 80213ba:	bd38      	pop	{r3, r4, r5, pc}
      r = r->next;
 80213bc:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 80213be:	4621      	mov	r1, r4
 80213c0:	f7ff fef0 	bl	80211a4 <ip_reass_free_complete_datagram>
      r = r->next;
 80213c4:	4628      	mov	r0, r5
  while (r != NULL) {
 80213c6:	2800      	cmp	r0, #0
 80213c8:	d1ef      	bne.n	80213aa <ip_reass_tmr+0xa>
 80213ca:	e7f6      	b.n	80213ba <ip_reass_tmr+0x1a>
 80213cc:	2001ad90 	.word	0x2001ad90

080213d0 <ip4_reass>:
{
 80213d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  IPFRAG_STATS_INC(ip_frag.recv);
 80213d4:	4dc1      	ldr	r5, [pc, #772]	; (80216dc <ip4_reass+0x30c>)
{
 80213d6:	b085      	sub	sp, #20
  fraghdr = (struct ip_hdr *)p->payload;
 80213d8:	f8d0 b004 	ldr.w	fp, [r0, #4]
{
 80213dc:	4606      	mov	r6, r0
  IPFRAG_STATS_INC(ip_frag.recv);
 80213de:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 80213e0:	3301      	adds	r3, #1
 80213e2:	866b      	strh	r3, [r5, #50]	; 0x32
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80213e4:	f89b 3000 	ldrb.w	r3, [fp]
 80213e8:	f003 030f 	and.w	r3, r3, #15
 80213ec:	2b05      	cmp	r3, #5
 80213ee:	f040 8089 	bne.w	8021504 <ip4_reass+0x134>
  offset = IPH_OFFSET_BYTES(fraghdr);
 80213f2:	f8bb 0006 	ldrh.w	r0, [fp, #6]
 80213f6:	f7f6 f8a1 	bl	801753c <lwip_htons>
 80213fa:	4680      	mov	r8, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80213fc:	f8bb 0002 	ldrh.w	r0, [fp, #2]
 8021400:	f7f6 f89c 	bl	801753c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8021404:	f89b 2000 	ldrb.w	r2, [fp]
 8021408:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 802140c:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 8021410:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8021414:	d36b      	bcc.n	80214ee <ip4_reass+0x11e>
  len = (u16_t)(len - hlen);
 8021416:	1ac3      	subs	r3, r0, r3
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8021418:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80216ec <ip4_reass+0x31c>
  clen = pbuf_clen(p);
 802141c:	4630      	mov	r0, r6
  len = (u16_t)(len - hlen);
 802141e:	b29b      	uxth	r3, r3
 8021420:	9300      	str	r3, [sp, #0]
  clen = pbuf_clen(p);
 8021422:	f7f8 f843 	bl	80194ac <pbuf_clen>
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8021426:	f8b9 3000 	ldrh.w	r3, [r9]
  clen = pbuf_clen(p);
 802142a:	4607      	mov	r7, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 802142c:	4403      	add	r3, r0
 802142e:	2b0a      	cmp	r3, #10
 8021430:	f300 80df 	bgt.w	80215f2 <ip4_reass+0x222>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8021434:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 80216f0 <ip4_reass+0x320>
 8021438:	f8da 4000 	ldr.w	r4, [sl]
 802143c:	2c00      	cmp	r4, #0
 802143e:	f000 80e7 	beq.w	8021610 <ip4_reass+0x240>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8021442:	f8db 200c 	ldr.w	r2, [fp, #12]
 8021446:	e003      	b.n	8021450 <ip4_reass+0x80>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8021448:	6824      	ldr	r4, [r4, #0]
 802144a:	2c00      	cmp	r4, #0
 802144c:	f000 80e0 	beq.w	8021610 <ip4_reass+0x240>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8021450:	6963      	ldr	r3, [r4, #20]
 8021452:	4293      	cmp	r3, r2
 8021454:	d1f8      	bne.n	8021448 <ip4_reass+0x78>
 8021456:	f8db 3010 	ldr.w	r3, [fp, #16]
 802145a:	69a1      	ldr	r1, [r4, #24]
 802145c:	4299      	cmp	r1, r3
 802145e:	d1f3      	bne.n	8021448 <ip4_reass+0x78>
 8021460:	89a1      	ldrh	r1, [r4, #12]
 8021462:	f8bb 3004 	ldrh.w	r3, [fp, #4]
 8021466:	4299      	cmp	r1, r3
 8021468:	d1ee      	bne.n	8021448 <ip4_reass+0x78>
      IPFRAG_STATS_INC(ip_frag.cachehit);
 802146a:	f8b5 3046 	ldrh.w	r3, [r5, #70]	; 0x46
 802146e:	3301      	adds	r3, #1
 8021470:	f8a5 3046 	strh.w	r3, [r5, #70]	; 0x46
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8021474:	f8bb 0006 	ldrh.w	r0, [fp, #6]
 8021478:	f7f6 f860 	bl	801753c <lwip_htons>
 802147c:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8021480:	2800      	cmp	r0, #0
 8021482:	f000 809e 	beq.w	80215c2 <ip4_reass+0x1f2>
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8021486:	f8bb 3006 	ldrh.w	r3, [fp, #6]
  offset = IPH_OFFSET_BYTES(fraghdr);
 802148a:	f3c8 080c 	ubfx	r8, r8, #0, #13
  if (is_last) {
 802148e:	f013 0320 	ands.w	r3, r3, #32
  offset = IPH_OFFSET_BYTES(fraghdr);
 8021492:	ea4f 02c8 	mov.w	r2, r8, lsl #3
  if (is_last) {
 8021496:	9301      	str	r3, [sp, #4]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8021498:	9202      	str	r2, [sp, #8]
  if (is_last) {
 802149a:	d108      	bne.n	80214ae <ip4_reass+0xde>
    u16_t datagram_len = (u16_t)(offset + len);
 802149c:	9b00      	ldr	r3, [sp, #0]
 802149e:	18d3      	adds	r3, r2, r3
 80214a0:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80214a2:	429a      	cmp	r2, r3
 80214a4:	d812      	bhi.n	80214cc <ip4_reass+0xfc>
 80214a6:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80214aa:	4293      	cmp	r3, r2
 80214ac:	d80e      	bhi.n	80214cc <ip4_reass+0xfc>
  fraghdr = (struct ip_hdr *)new_p->payload;
 80214ae:	f8d6 8004 	ldr.w	r8, [r6, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80214b2:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 80214b6:	f7f6 f841 	bl	801753c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 80214ba:	f898 2000 	ldrb.w	r2, [r8]
 80214be:	f002 020f 	and.w	r2, r2, #15
  if (hlen > len) {
 80214c2:	ebb0 0f82 	cmp.w	r0, r2, lsl #2
 80214c6:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80214ca:	d221      	bcs.n	8021510 <ip4_reass+0x140>
  if (ipr->p == NULL) {
 80214cc:	6863      	ldr	r3, [r4, #4]
 80214ce:	b973      	cbnz	r3, 80214ee <ip4_reass+0x11e>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80214d0:	f8da 3000 	ldr.w	r3, [sl]
 80214d4:	42a3      	cmp	r3, r4
 80214d6:	d006      	beq.n	80214e6 <ip4_reass+0x116>
 80214d8:	4b81      	ldr	r3, [pc, #516]	; (80216e0 <ip4_reass+0x310>)
 80214da:	f240 22ab 	movw	r2, #683	; 0x2ab
 80214de:	4981      	ldr	r1, [pc, #516]	; (80216e4 <ip4_reass+0x314>)
 80214e0:	4881      	ldr	r0, [pc, #516]	; (80216e8 <ip4_reass+0x318>)
 80214e2:	f001 ff97 	bl	8023414 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80214e6:	4620      	mov	r0, r4
 80214e8:	2100      	movs	r1, #0
 80214ea:	f7ff fe33 	bl	8021154 <ip_reass_dequeue_datagram>
  IPFRAG_STATS_INC(ip_frag.drop);
 80214ee:	8eeb      	ldrh	r3, [r5, #54]	; 0x36
  pbuf_free(p);
 80214f0:	4630      	mov	r0, r6
  return NULL;
 80214f2:	2600      	movs	r6, #0
  IPFRAG_STATS_INC(ip_frag.drop);
 80214f4:	3301      	adds	r3, #1
 80214f6:	86eb      	strh	r3, [r5, #54]	; 0x36
  pbuf_free(p);
 80214f8:	f7f7 fe74 	bl	80191e4 <pbuf_free>
}
 80214fc:	4630      	mov	r0, r6
 80214fe:	b005      	add	sp, #20
 8021500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    IPFRAG_STATS_INC(ip_frag.err);
 8021504:	f8b5 3044 	ldrh.w	r3, [r5, #68]	; 0x44
 8021508:	3301      	adds	r3, #1
 802150a:	f8a5 3044 	strh.w	r3, [r5, #68]	; 0x44
    goto nullreturn;
 802150e:	e7ee      	b.n	80214ee <ip4_reass+0x11e>
  len = (u16_t)(len - hlen);
 8021510:	1ac3      	subs	r3, r0, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 8021512:	f8b8 0006 	ldrh.w	r0, [r8, #6]
  len = (u16_t)(len - hlen);
 8021516:	fa1f fb83 	uxth.w	fp, r3
  offset = IPH_OFFSET_BYTES(fraghdr);
 802151a:	f7f6 f80f 	bl	801753c <lwip_htons>
 802151e:	f3c0 000c 	ubfx	r0, r0, #0, #13
  iprh = (struct ip_reass_helper *)new_p->payload;
 8021522:	f8d6 8004 	ldr.w	r8, [r6, #4]
  iprh->next_pbuf = NULL;
 8021526:	2300      	movs	r3, #0
  offset = IPH_OFFSET_BYTES(fraghdr);
 8021528:	00c2      	lsls	r2, r0, #3
  iprh->next_pbuf = NULL;
 802152a:	f888 3000 	strb.w	r3, [r8]
  iprh->end = (u16_t)(offset + len);
 802152e:	eb0b 0002 	add.w	r0, fp, r2
  iprh->next_pbuf = NULL;
 8021532:	f888 3001 	strb.w	r3, [r8, #1]
 8021536:	f888 3002 	strb.w	r3, [r8, #2]
  iprh->end = (u16_t)(offset + len);
 802153a:	b281      	uxth	r1, r0
  iprh->start = offset;
 802153c:	f8a8 2004 	strh.w	r2, [r8, #4]
  iprh->next_pbuf = NULL;
 8021540:	f888 3003 	strb.w	r3, [r8, #3]
  if (iprh->end < offset) {
 8021544:	428a      	cmp	r2, r1
  iprh->end = (u16_t)(offset + len);
 8021546:	9103      	str	r1, [sp, #12]
 8021548:	f8a8 0006 	strh.w	r0, [r8, #6]
  if (iprh->end < offset) {
 802154c:	d8be      	bhi.n	80214cc <ip4_reass+0xfc>
  for (q = ipr->p; q != NULL;) {
 802154e:	6861      	ldr	r1, [r4, #4]
 8021550:	2900      	cmp	r1, #0
 8021552:	f000 80e0 	beq.w	8021716 <ip4_reass+0x346>
  int valid = 1;
 8021556:	f04f 0b01 	mov.w	fp, #1
 802155a:	4694      	mov	ip, r2
 802155c:	e00e      	b.n	802157c <ip4_reass+0x1ac>
    } else if (iprh->start == iprh_tmp->start) {
 802155e:	d0c6      	beq.n	80214ee <ip4_reass+0x11e>
    } else if (iprh->start < iprh_tmp->end) {
 8021560:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 8021564:	45f4      	cmp	ip, lr
 8021566:	d3c2      	bcc.n	80214ee <ip4_reass+0x11e>
      if (iprh_prev != NULL) {
 8021568:	b122      	cbz	r2, 8021574 <ip4_reass+0x1a4>
        if (iprh_prev->end != iprh_tmp->start) {
 802156a:	88d2      	ldrh	r2, [r2, #6]
          valid = 0;
 802156c:	4282      	cmp	r2, r0
 802156e:	bf18      	it	ne
 8021570:	f04f 0b00 	movne.w	fp, #0
    q = iprh_tmp->next_pbuf;
 8021574:	6819      	ldr	r1, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 8021576:	2900      	cmp	r1, #0
 8021578:	f000 8098 	beq.w	80216ac <ip4_reass+0x2dc>
        if (iprh_prev->end != iprh_tmp->start) {
 802157c:	461a      	mov	r2, r3
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 802157e:	684b      	ldr	r3, [r1, #4]
    if (iprh->start < iprh_tmp->start) {
 8021580:	8898      	ldrh	r0, [r3, #4]
 8021582:	4584      	cmp	ip, r0
 8021584:	d2eb      	bcs.n	802155e <ip4_reass+0x18e>
      iprh->next_pbuf = q;
 8021586:	4613      	mov	r3, r2
 8021588:	f8c8 1000 	str.w	r1, [r8]
      if (iprh_prev != NULL) {
 802158c:	4662      	mov	r2, ip
 802158e:	469c      	mov	ip, r3
 8021590:	2b00      	cmp	r3, #0
 8021592:	d074      	beq.n	802167e <ip4_reass+0x2ae>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8021594:	9903      	ldr	r1, [sp, #12]
 8021596:	88db      	ldrh	r3, [r3, #6]
 8021598:	4281      	cmp	r1, r0
 802159a:	d8a8      	bhi.n	80214ee <ip4_reass+0x11e>
 802159c:	429a      	cmp	r2, r3
 802159e:	d3a6      	bcc.n	80214ee <ip4_reass+0x11e>
        iprh_prev->next_pbuf = new_p;
 80215a0:	f8cc 6000 	str.w	r6, [ip]
        if (iprh_prev->end != iprh->start) {
 80215a4:	d070      	beq.n	8021688 <ip4_reass+0x2b8>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80215a6:	9b01      	ldr	r3, [sp, #4]
 80215a8:	2b00      	cmp	r3, #0
 80215aa:	f000 80a6 	beq.w	80216fa <ip4_reass+0x32a>
 80215ae:	7fa3      	ldrb	r3, [r4, #30]
 80215b0:	07db      	lsls	r3, r3, #31
 80215b2:	d471      	bmi.n	8021698 <ip4_reass+0x2c8>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80215b4:	f8b9 3000 	ldrh.w	r3, [r9]
  return NULL;
 80215b8:	2600      	movs	r6, #0
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80215ba:	441f      	add	r7, r3
 80215bc:	f8a9 7000 	strh.w	r7, [r9]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80215c0:	e79c      	b.n	80214fc <ip4_reass+0x12c>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80215c2:	89e0      	ldrh	r0, [r4, #14]
 80215c4:	f7f5 ffba 	bl	801753c <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80215c8:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80215cc:	2800      	cmp	r0, #0
 80215ce:	f43f af5a 	beq.w	8021486 <ip4_reass+0xb6>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80215d2:	f8db 3000 	ldr.w	r3, [fp]
 80215d6:	f8db 0004 	ldr.w	r0, [fp, #4]
 80215da:	f8db 1008 	ldr.w	r1, [fp, #8]
 80215de:	f8db 200c 	ldr.w	r2, [fp, #12]
 80215e2:	60a3      	str	r3, [r4, #8]
 80215e4:	60e0      	str	r0, [r4, #12]
 80215e6:	6121      	str	r1, [r4, #16]
 80215e8:	6162      	str	r2, [r4, #20]
 80215ea:	f8db 3010 	ldr.w	r3, [fp, #16]
 80215ee:	61a3      	str	r3, [r4, #24]
 80215f0:	e749      	b.n	8021486 <ip4_reass+0xb6>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80215f2:	4601      	mov	r1, r0
 80215f4:	4658      	mov	r0, fp
 80215f6:	f7ff fe63 	bl	80212c0 <ip_reass_remove_oldest_datagram>
 80215fa:	b128      	cbz	r0, 8021608 <ip4_reass+0x238>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80215fc:	f8b9 3000 	ldrh.w	r3, [r9]
 8021600:	443b      	add	r3, r7
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8021602:	2b0a      	cmp	r3, #10
 8021604:	f77f af16 	ble.w	8021434 <ip4_reass+0x64>
      IPFRAG_STATS_INC(ip_frag.memerr);
 8021608:	8fab      	ldrh	r3, [r5, #60]	; 0x3c
 802160a:	3301      	adds	r3, #1
 802160c:	87ab      	strh	r3, [r5, #60]	; 0x3c
    if (ipr == NULL) {
 802160e:	e76e      	b.n	80214ee <ip4_reass+0x11e>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8021610:	f44f 728f 	mov.w	r2, #286	; 0x11e
 8021614:	4932      	ldr	r1, [pc, #200]	; (80216e0 <ip4_reass+0x310>)
 8021616:	2005      	movs	r0, #5
 8021618:	f7f7 faf0 	bl	8018bfc <memp_malloc_fn>
  if (ipr == NULL) {
 802161c:	4604      	mov	r4, r0
 802161e:	b1f0      	cbz	r0, 802165e <ip4_reass+0x28e>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8021620:	2300      	movs	r3, #0
  ipr->next = reassdatagrams;
 8021622:	f8da 2000 	ldr.w	r2, [sl]
  ipr->timer = IP_REASS_MAXAGE;
 8021626:	210f      	movs	r1, #15
  reassdatagrams = ipr;
 8021628:	f8ca 4000 	str.w	r4, [sl]
  memset(ipr, 0, sizeof(struct ip_reassdata));
 802162c:	61e3      	str	r3, [r4, #28]
 802162e:	60a3      	str	r3, [r4, #8]
 8021630:	60e3      	str	r3, [r4, #12]
 8021632:	6123      	str	r3, [r4, #16]
 8021634:	6163      	str	r3, [r4, #20]
 8021636:	61a3      	str	r3, [r4, #24]
 8021638:	6063      	str	r3, [r4, #4]
  ipr->timer = IP_REASS_MAXAGE;
 802163a:	77e1      	strb	r1, [r4, #31]
  ipr->next = reassdatagrams;
 802163c:	6022      	str	r2, [r4, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 802163e:	f8db 3000 	ldr.w	r3, [fp]
 8021642:	f8db 0004 	ldr.w	r0, [fp, #4]
 8021646:	f8db 1008 	ldr.w	r1, [fp, #8]
 802164a:	f8db 200c 	ldr.w	r2, [fp, #12]
 802164e:	60a3      	str	r3, [r4, #8]
 8021650:	60e0      	str	r0, [r4, #12]
 8021652:	6121      	str	r1, [r4, #16]
 8021654:	6162      	str	r2, [r4, #20]
 8021656:	f8db 3010 	ldr.w	r3, [fp, #16]
 802165a:	61a3      	str	r3, [r4, #24]
    if (ipr == NULL) {
 802165c:	e713      	b.n	8021486 <ip4_reass+0xb6>
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 802165e:	4639      	mov	r1, r7
 8021660:	4658      	mov	r0, fp
 8021662:	f7ff fe2d 	bl	80212c0 <ip_reass_remove_oldest_datagram>
 8021666:	4287      	cmp	r7, r0
 8021668:	dcce      	bgt.n	8021608 <ip4_reass+0x238>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 802166a:	f44f 7291 	mov.w	r2, #290	; 0x122
 802166e:	491c      	ldr	r1, [pc, #112]	; (80216e0 <ip4_reass+0x310>)
 8021670:	2005      	movs	r0, #5
 8021672:	f7f7 fac3 	bl	8018bfc <memp_malloc_fn>
    if (ipr == NULL)
 8021676:	4604      	mov	r4, r0
 8021678:	2800      	cmp	r0, #0
 802167a:	d1d1      	bne.n	8021620 <ip4_reass+0x250>
 802167c:	e7c4      	b.n	8021608 <ip4_reass+0x238>
        if (iprh->end > iprh_tmp->start) {
 802167e:	9b03      	ldr	r3, [sp, #12]
 8021680:	4283      	cmp	r3, r0
 8021682:	f63f af34 	bhi.w	80214ee <ip4_reass+0x11e>
        ipr->p = new_p;
 8021686:	6066      	str	r6, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8021688:	9b01      	ldr	r3, [sp, #4]
 802168a:	b1a3      	cbz	r3, 80216b6 <ip4_reass+0x2e6>
 802168c:	7fa3      	ldrb	r3, [r4, #30]
 802168e:	07d9      	lsls	r1, r3, #31
 8021690:	d590      	bpl.n	80215b4 <ip4_reass+0x1e4>
    if (valid) {
 8021692:	f1bb 0f00 	cmp.w	fp, #0
 8021696:	d146      	bne.n	8021726 <ip4_reass+0x356>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8021698:	f8b9 3000 	ldrh.w	r3, [r9]
 802169c:	441f      	add	r7, r3
 802169e:	f8a9 7000 	strh.w	r7, [r9]
  return NULL;
 80216a2:	2600      	movs	r6, #0
}
 80216a4:	4630      	mov	r0, r6
 80216a6:	b005      	add	sp, #20
 80216a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (iprh_prev->end != iprh->start) {
 80216ac:	45f4      	cmp	ip, lr
      iprh_prev->next_pbuf = new_p;
 80216ae:	601e      	str	r6, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80216b0:	f47f af79 	bne.w	80215a6 <ip4_reass+0x1d6>
 80216b4:	e7e8      	b.n	8021688 <ip4_reass+0x2b8>
    if (valid) {
 80216b6:	f1bb 0f00 	cmp.w	fp, #0
 80216ba:	d01e      	beq.n	80216fa <ip4_reass+0x32a>
 80216bc:	6863      	ldr	r3, [r4, #4]
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80216be:	b1e3      	cbz	r3, 80216fa <ip4_reass+0x32a>
 80216c0:	685a      	ldr	r2, [r3, #4]
 80216c2:	8893      	ldrh	r3, [r2, #4]
 80216c4:	2b00      	cmp	r3, #0
 80216c6:	d032      	beq.n	802172e <ip4_reass+0x35e>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80216c8:	f8b9 3000 	ldrh.w	r3, [r9]
 80216cc:	441f      	add	r7, r3
  if (is_last) {
 80216ce:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80216d0:	f8a9 7000 	strh.w	r7, [r9]
  if (is_last) {
 80216d4:	2b00      	cmp	r3, #0
 80216d6:	d1e4      	bne.n	80216a2 <ip4_reass+0x2d2>
 80216d8:	e014      	b.n	8021704 <ip4_reass+0x334>
 80216da:	bf00      	nop
 80216dc:	2002e394 	.word	0x2002e394
 80216e0:	08042c24 	.word	0x08042c24
 80216e4:	08042d3c 	.word	0x08042d3c
 80216e8:	08029f34 	.word	0x08029f34
 80216ec:	2001ad8c 	.word	0x2001ad8c
 80216f0:	2001ad90 	.word	0x2001ad90
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80216f4:	6872      	ldr	r2, [r6, #4]
 80216f6:	8893      	ldrh	r3, [r2, #4]
 80216f8:	b1cb      	cbz	r3, 802172e <ip4_reass+0x35e>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80216fa:	f8b9 3000 	ldrh.w	r3, [r9]
 80216fe:	441f      	add	r7, r3
 8021700:	f8a9 7000 	strh.w	r7, [r9]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8021704:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 8021706:	9a02      	ldr	r2, [sp, #8]
 8021708:	9900      	ldr	r1, [sp, #0]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 802170a:	f043 0301 	orr.w	r3, r3, #1
    u16_t datagram_len = (u16_t)(offset + len);
 802170e:	440a      	add	r2, r1
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8021710:	77a3      	strb	r3, [r4, #30]
    ipr->datagram_len = datagram_len;
 8021712:	83a2      	strh	r2, [r4, #28]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8021714:	e7c5      	b.n	80216a2 <ip4_reass+0x2d2>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8021716:	9b01      	ldr	r3, [sp, #4]
      ipr->p = new_p;
 8021718:	6066      	str	r6, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 802171a:	2b00      	cmp	r3, #0
 802171c:	d0ea      	beq.n	80216f4 <ip4_reass+0x324>
 802171e:	7fa3      	ldrb	r3, [r4, #30]
 8021720:	07da      	lsls	r2, r3, #31
 8021722:	f57f af47 	bpl.w	80215b4 <ip4_reass+0x1e4>
 8021726:	6863      	ldr	r3, [r4, #4]
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8021728:	2b00      	cmp	r3, #0
 802172a:	d0b5      	beq.n	8021698 <ip4_reass+0x2c8>
 802172c:	e7c8      	b.n	80216c0 <ip4_reass+0x2f0>
        q = iprh->next_pbuf;
 802172e:	f8d8 3000 	ldr.w	r3, [r8]
        while (q != NULL) {
 8021732:	b153      	cbz	r3, 802174a <ip4_reass+0x37a>
 8021734:	9803      	ldr	r0, [sp, #12]
 8021736:	e000      	b.n	802173a <ip4_reass+0x36a>
 8021738:	88c8      	ldrh	r0, [r1, #6]
          iprh = (struct ip_reass_helper *)q->payload;
 802173a:	6859      	ldr	r1, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 802173c:	888b      	ldrh	r3, [r1, #4]
 802173e:	4283      	cmp	r3, r0
 8021740:	d1c2      	bne.n	80216c8 <ip4_reass+0x2f8>
          q = iprh->next_pbuf;
 8021742:	680b      	ldr	r3, [r1, #0]
        while (q != NULL) {
 8021744:	2b00      	cmp	r3, #0
 8021746:	d1f7      	bne.n	8021738 <ip4_reass+0x368>
 8021748:	4688      	mov	r8, r1
          LWIP_ASSERT("sanity check",
 802174a:	4590      	cmp	r8, r2
 802174c:	d110      	bne.n	8021770 <ip4_reass+0x3a0>
 802174e:	4b3b      	ldr	r3, [pc, #236]	; (802183c <ip4_reass+0x46c>)
 8021750:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8021754:	493a      	ldr	r1, [pc, #232]	; (8021840 <ip4_reass+0x470>)
 8021756:	483b      	ldr	r0, [pc, #236]	; (8021844 <ip4_reass+0x474>)
 8021758:	f001 fe5c 	bl	8023414 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 802175c:	f8d8 3000 	ldr.w	r3, [r8]
 8021760:	b133      	cbz	r3, 8021770 <ip4_reass+0x3a0>
 8021762:	4b36      	ldr	r3, [pc, #216]	; (802183c <ip4_reass+0x46c>)
 8021764:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8021768:	4937      	ldr	r1, [pc, #220]	; (8021848 <ip4_reass+0x478>)
 802176a:	4836      	ldr	r0, [pc, #216]	; (8021844 <ip4_reass+0x474>)
 802176c:	f001 fe52 	bl	8023414 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8021770:	f8b9 3000 	ldrh.w	r3, [r9]
 8021774:	441f      	add	r7, r3
  if (is_last) {
 8021776:	9b01      	ldr	r3, [sp, #4]
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8021778:	f8a9 7000 	strh.w	r7, [r9]
  if (is_last) {
 802177c:	2b00      	cmp	r3, #0
 802177e:	d15a      	bne.n	8021836 <ip4_reass+0x466>
    u16_t datagram_len = (u16_t)(offset + len);
 8021780:	9b02      	ldr	r3, [sp, #8]
 8021782:	9a00      	ldr	r2, [sp, #0]
 8021784:	4413      	add	r3, r2
 8021786:	4618      	mov	r0, r3
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8021788:	7fa3      	ldrb	r3, [r4, #30]
    u16_t datagram_len = (u16_t)(offset + len);
 802178a:	b280      	uxth	r0, r0
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 802178c:	f043 0301 	orr.w	r3, r3, #1
    ipr->datagram_len = datagram_len;
 8021790:	83a0      	strh	r0, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8021792:	77a3      	strb	r3, [r4, #30]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8021794:	4623      	mov	r3, r4
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8021796:	6861      	ldr	r1, [r4, #4]
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8021798:	3014      	adds	r0, #20
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 802179a:	f853 2f08 	ldr.w	r2, [r3, #8]!
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 802179e:	684f      	ldr	r7, [r1, #4]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80217a0:	b280      	uxth	r0, r0
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80217a2:	685e      	ldr	r6, [r3, #4]
 80217a4:	689d      	ldr	r5, [r3, #8]
 80217a6:	68d9      	ldr	r1, [r3, #12]
 80217a8:	607e      	str	r6, [r7, #4]
 80217aa:	60bd      	str	r5, [r7, #8]
 80217ac:	60f9      	str	r1, [r7, #12]
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80217ae:	683d      	ldr	r5, [r7, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80217b0:	603a      	str	r2, [r7, #0]
 80217b2:	691a      	ldr	r2, [r3, #16]
 80217b4:	613a      	str	r2, [r7, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80217b6:	f7f5 fec1 	bl	801753c <lwip_htons>
    IPH_OFFSET_SET(fraghdr, 0);
 80217ba:	2300      	movs	r3, #0
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80217bc:	4602      	mov	r2, r0
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80217be:	2114      	movs	r1, #20
 80217c0:	4638      	mov	r0, r7
    IPH_OFFSET_SET(fraghdr, 0);
 80217c2:	71bb      	strb	r3, [r7, #6]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80217c4:	807a      	strh	r2, [r7, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80217c6:	71fb      	strb	r3, [r7, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80217c8:	72bb      	strb	r3, [r7, #10]
 80217ca:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80217cc:	f7f6 fc6a 	bl	80180a4 <inet_chksum>
    p = ipr->p;
 80217d0:	6866      	ldr	r6, [r4, #4]
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
 80217d2:	8178      	strh	r0, [r7, #10]
    while (r != NULL) {
 80217d4:	b15d      	cbz	r5, 80217ee <ip4_reass+0x41e>
      iprh = (struct ip_reass_helper *)r->payload;
 80217d6:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 80217d8:	2114      	movs	r1, #20
 80217da:	4628      	mov	r0, r5
 80217dc:	f7f7 fcc6 	bl	801916c <pbuf_remove_header>
      pbuf_cat(p, r);
 80217e0:	4629      	mov	r1, r5
 80217e2:	4630      	mov	r0, r6
 80217e4:	f7f7 fe80 	bl	80194e8 <pbuf_cat>
      r = iprh->next_pbuf;
 80217e8:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 80217ea:	2d00      	cmp	r5, #0
 80217ec:	d1f3      	bne.n	80217d6 <ip4_reass+0x406>
    if (ipr == reassdatagrams) {
 80217ee:	f8da 1000 	ldr.w	r1, [sl]
 80217f2:	42a1      	cmp	r1, r4
 80217f4:	d005      	beq.n	8021802 <ip4_reass+0x432>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80217f6:	b129      	cbz	r1, 8021804 <ip4_reass+0x434>
        if (ipr_prev->next == ipr) {
 80217f8:	680b      	ldr	r3, [r1, #0]
 80217fa:	42a3      	cmp	r3, r4
 80217fc:	d002      	beq.n	8021804 <ip4_reass+0x434>
 80217fe:	4619      	mov	r1, r3
 8021800:	e7f9      	b.n	80217f6 <ip4_reass+0x426>
      ipr_prev = NULL;
 8021802:	2100      	movs	r1, #0
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8021804:	4620      	mov	r0, r4
 8021806:	f7ff fca5 	bl	8021154 <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 802180a:	4630      	mov	r0, r6
 802180c:	f7f7 fe4e 	bl	80194ac <pbuf_clen>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8021810:	f8b9 3000 	ldrh.w	r3, [r9]
    clen = pbuf_clen(p);
 8021814:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8021816:	4283      	cmp	r3, r0
 8021818:	d303      	bcc.n	8021822 <ip4_reass+0x452>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 802181a:	1b1b      	subs	r3, r3, r4
 802181c:	f8a9 3000 	strh.w	r3, [r9]
    return p;
 8021820:	e66c      	b.n	80214fc <ip4_reass+0x12c>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8021822:	4b06      	ldr	r3, [pc, #24]	; (802183c <ip4_reass+0x46c>)
 8021824:	f240 229b 	movw	r2, #667	; 0x29b
 8021828:	4908      	ldr	r1, [pc, #32]	; (802184c <ip4_reass+0x47c>)
 802182a:	4806      	ldr	r0, [pc, #24]	; (8021844 <ip4_reass+0x474>)
 802182c:	f001 fdf2 	bl	8023414 <iprintf>
 8021830:	f8b9 3000 	ldrh.w	r3, [r9]
 8021834:	e7f1      	b.n	802181a <ip4_reass+0x44a>
 8021836:	8ba0      	ldrh	r0, [r4, #28]
 8021838:	e7ac      	b.n	8021794 <ip4_reass+0x3c4>
 802183a:	bf00      	nop
 802183c:	08042c24 	.word	0x08042c24
 8021840:	08042cec 	.word	0x08042cec
 8021844:	08029f34 	.word	0x08029f34
 8021848:	08042cfc 	.word	0x08042cfc
 802184c:	08042d20 	.word	0x08042d20

08021850 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8021850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8021854:	8d8b      	ldrh	r3, [r1, #44]	; 0x2c
{
 8021856:	b08d      	sub	sp, #52	; 0x34
 8021858:	4605      	mov	r5, r0
 802185a:	920a      	str	r2, [sp, #40]	; 0x28
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 802185c:	f1b3 0214 	subs.w	r2, r3, #20
{
 8021860:	9105      	str	r1, [sp, #20]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8021862:	bf48      	it	mi
 8021864:	f1a3 020d 	submi.w	r2, r3, #13
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8021868:	6843      	ldr	r3, [r0, #4]
 802186a:	9302      	str	r3, [sp, #8]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 802186c:	f3c2 02cf 	ubfx	r2, r2, #3, #16
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8021870:	781b      	ldrb	r3, [r3, #0]
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8021872:	9207      	str	r2, [sp, #28]
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8021874:	f003 030f 	and.w	r3, r3, #15
 8021878:	2b05      	cmp	r3, #5
 802187a:	ea4f 0683 	mov.w	r6, r3, lsl #2
 802187e:	f040 80da 	bne.w	8021a36 <ip4_frag+0x1e6>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8021882:	8943      	ldrh	r3, [r0, #10]
 8021884:	2b13      	cmp	r3, #19
 8021886:	f240 80d9 	bls.w	8021a3c <ip4_frag+0x1ec>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 802188a:	9b02      	ldr	r3, [sp, #8]
 802188c:	88d8      	ldrh	r0, [r3, #6]
 802188e:	f7f5 fe55 	bl	801753c <lwip_htons>
  ofo = tmp & IP_OFFMASK;
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;

  left = (u16_t)(p->tot_len - IP_HLEN);
 8021892:	892b      	ldrh	r3, [r5, #8]
  ofo = tmp & IP_OFFMASK;
 8021894:	f3c0 020c 	ubfx	r2, r0, #0, #13
  left = (u16_t)(p->tot_len - IP_HLEN);
 8021898:	3b14      	subs	r3, #20
  ofo = tmp & IP_OFFMASK;
 802189a:	9206      	str	r2, [sp, #24]
  mf_set = tmp & IP_MF;
 802189c:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
  left = (u16_t)(p->tot_len - IP_HLEN);
 80218a0:	b29b      	uxth	r3, r3
 80218a2:	920b      	str	r2, [sp, #44]	; 0x2c
 80218a4:	9303      	str	r3, [sp, #12]

  while (left) {
 80218a6:	2b00      	cmp	r3, #0
 80218a8:	f000 809e 	beq.w	80219e8 <ip4_frag+0x198>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80218ac:	9b07      	ldr	r3, [sp, #28]
  u16_t newpbuflen = 0;
 80218ae:	2400      	movs	r4, #0
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
    if (rambuf == NULL) {
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80218b0:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 8021a64 <ip4_frag+0x214>
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80218b4:	00db      	lsls	r3, r3, #3
 80218b6:	b29b      	uxth	r3, r3
 80218b8:	9308      	str	r3, [sp, #32]
 80218ba:	9b08      	ldr	r3, [sp, #32]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80218bc:	f44f 7220 	mov.w	r2, #640	; 0x280
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80218c0:	9f03      	ldr	r7, [sp, #12]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80218c2:	2114      	movs	r1, #20
 80218c4:	200e      	movs	r0, #14
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80218c6:	42bb      	cmp	r3, r7
 80218c8:	bf28      	it	cs
 80218ca:	463b      	movcs	r3, r7
 80218cc:	9304      	str	r3, [sp, #16]
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80218ce:	f7f7 fcf7 	bl	80192c0 <pbuf_alloc>
    if (rambuf == NULL) {
 80218d2:	4682      	mov	sl, r0
 80218d4:	2800      	cmp	r0, #0
 80218d6:	f000 809e 	beq.w	8021a16 <ip4_frag+0x1c6>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80218da:	8943      	ldrh	r3, [r0, #10]
 80218dc:	2b13      	cmp	r3, #19
 80218de:	f240 809f 	bls.w	8021a20 <ip4_frag+0x1d0>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80218e2:	9902      	ldr	r1, [sp, #8]
 80218e4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80218e8:	680a      	ldr	r2, [r1, #0]
 80218ea:	684f      	ldr	r7, [r1, #4]
 80218ec:	6888      	ldr	r0, [r1, #8]
 80218ee:	68c9      	ldr	r1, [r1, #12]
 80218f0:	601a      	str	r2, [r3, #0]
 80218f2:	60d9      	str	r1, [r3, #12]
 80218f4:	9902      	ldr	r1, [sp, #8]
 80218f6:	605f      	str	r7, [r3, #4]
 80218f8:	6098      	str	r0, [r3, #8]
 80218fa:	690a      	ldr	r2, [r1, #16]
 80218fc:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 80218fe:	f8da 3004 	ldr.w	r3, [sl, #4]
 8021902:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 8021904:	9b04      	ldr	r3, [sp, #16]
 8021906:	2b00      	cmp	r3, #0
 8021908:	d034      	beq.n	8021974 <ip4_frag+0x124>
 802190a:	4698      	mov	r8, r3
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 802190c:	896b      	ldrh	r3, [r5, #10]
 802190e:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8021910:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 8021912:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8021914:	d371      	bcc.n	80219fa <ip4_frag+0x1aa>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8021916:	4544      	cmp	r4, r8
 8021918:	bf28      	it	cs
 802191a:	4644      	movcs	r4, r8
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 802191c:	2c00      	cmp	r4, #0
 802191e:	d065      	beq.n	80219ec <ip4_frag+0x19c>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8021920:	f240 22bd 	movw	r2, #701	; 0x2bd
 8021924:	4649      	mov	r1, r9
 8021926:	2006      	movs	r0, #6
 8021928:	f7f7 f968 	bl	8018bfc <memp_malloc_fn>
 802192c:	4683      	mov	fp, r0
      if (pcr == NULL) {
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 802192e:	2241      	movs	r2, #65	; 0x41
 8021930:	4621      	mov	r1, r4
 8021932:	2000      	movs	r0, #0
      if (pcr == NULL) {
 8021934:	f1bb 0f00 	cmp.w	fp, #0
 8021938:	d06a      	beq.n	8021a10 <ip4_frag+0x1c0>
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 802193a:	9401      	str	r4, [sp, #4]
 802193c:	465b      	mov	r3, fp
 802193e:	686f      	ldr	r7, [r5, #4]
 8021940:	4437      	add	r7, r6
 8021942:	9700      	str	r7, [sp, #0]
 8021944:	f7f7 fbf2 	bl	801912c <pbuf_alloced_custom>
 8021948:	4607      	mov	r7, r0
      if (newpbuf == NULL) {
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 802194a:	4628      	mov	r0, r5
      if (newpbuf == NULL) {
 802194c:	2f00      	cmp	r7, #0
 802194e:	d05c      	beq.n	8021a0a <ip4_frag+0x1ba>

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8021950:	eba8 0804 	sub.w	r8, r8, r4
      pbuf_ref(p);
 8021954:	f7f7 fdb4 	bl	80194c0 <pbuf_ref>
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8021958:	4b3d      	ldr	r3, [pc, #244]	; (8021a50 <ip4_frag+0x200>)
      pbuf_cat(rambuf, newpbuf);
 802195a:	4639      	mov	r1, r7
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 802195c:	fa1f f888 	uxth.w	r8, r8
      pbuf_cat(rambuf, newpbuf);
 8021960:	4650      	mov	r0, sl
      pcr->original = p;
 8021962:	f8cb 5014 	str.w	r5, [fp, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8021966:	f8cb 3010 	str.w	r3, [fp, #16]
      pbuf_cat(rambuf, newpbuf);
 802196a:	f7f7 fdbd 	bl	80194e8 <pbuf_cat>
      if (left_to_copy) {
 802196e:	f1b8 0f00 	cmp.w	r8, #0
 8021972:	d13b      	bne.n	80219ec <ip4_frag+0x19c>
    }
    poff = (u16_t)(poff + newpbuflen);
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8021974:	9b05      	ldr	r3, [sp, #20]
    poff = (u16_t)(poff + newpbuflen);
 8021976:	4426      	add	r6, r4

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8021978:	9a06      	ldr	r2, [sp, #24]
    last = (left <= netif->mtu - IP_HLEN);
 802197a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    poff = (u16_t)(poff + newpbuflen);
 802197c:	b2b6      	uxth	r6, r6
    tmp = (IP_OFFMASK & (ofo));
 802197e:	f3c2 000c 	ubfx	r0, r2, #0, #13
    if (!last || mf_set) {
 8021982:	9a03      	ldr	r2, [sp, #12]
    last = (left <= netif->mtu - IP_HLEN);
 8021984:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8021986:	4293      	cmp	r3, r2
 8021988:	dd52      	ble.n	8021a30 <ip4_frag+0x1e0>
 802198a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802198c:	2b00      	cmp	r3, #0
 802198e:	d14f      	bne.n	8021a30 <ip4_frag+0x1e0>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8021990:	f7f5 fdd4 	bl	801753c <lwip_htons>
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8021994:	9b04      	ldr	r3, [sp, #16]
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8021996:	9f09      	ldr	r7, [sp, #36]	; 0x24
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8021998:	3314      	adds	r3, #20
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 802199a:	80f8      	strh	r0, [r7, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 802199c:	b298      	uxth	r0, r3
 802199e:	f7f5 fdcd 	bl	801753c <lwip_htons>
    IPH_CHKSUM_SET(iphdr, 0);
 80219a2:	2300      	movs	r3, #0
#if CHECKSUM_GEN_IP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80219a4:	2114      	movs	r1, #20
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80219a6:	8078      	strh	r0, [r7, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80219a8:	72bb      	strb	r3, [r7, #10]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80219aa:	4638      	mov	r0, r7
    IPH_CHKSUM_SET(iphdr, 0);
 80219ac:	72fb      	strb	r3, [r7, #11]
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80219ae:	f7f6 fb79 	bl	80180a4 <inet_chksum>
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80219b2:	9a05      	ldr	r2, [sp, #20]
 80219b4:	4651      	mov	r1, sl
 80219b6:	6953      	ldr	r3, [r2, #20]
 80219b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
      IPH_CHKSUM_SET(iphdr, inet_chksum(iphdr, IP_HLEN));
 80219ba:	8178      	strh	r0, [r7, #10]
    netif->output(netif, rambuf, dest);
 80219bc:	9805      	ldr	r0, [sp, #20]
 80219be:	4798      	blx	r3
    IPFRAG_STATS_INC(ip_frag.xmit);
 80219c0:	4a24      	ldr	r2, [pc, #144]	; (8021a54 <ip4_frag+0x204>)
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80219c2:	4650      	mov	r0, sl
    IPFRAG_STATS_INC(ip_frag.xmit);
 80219c4:	8e13      	ldrh	r3, [r2, #48]	; 0x30
 80219c6:	3301      	adds	r3, #1
 80219c8:	8613      	strh	r3, [r2, #48]	; 0x30
    pbuf_free(rambuf);
 80219ca:	f7f7 fc0b 	bl	80191e4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80219ce:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 80219d2:	1ad3      	subs	r3, r2, r3
    ofo = (u16_t)(ofo + nfb);
 80219d4:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
    left = (u16_t)(left - fragsize);
 80219d8:	b29b      	uxth	r3, r3
    ofo = (u16_t)(ofo + nfb);
 80219da:	440a      	add	r2, r1
    left = (u16_t)(left - fragsize);
 80219dc:	9303      	str	r3, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 80219de:	b292      	uxth	r2, r2
 80219e0:	9206      	str	r2, [sp, #24]
  while (left) {
 80219e2:	2b00      	cmp	r3, #0
 80219e4:	f47f af69 	bne.w	80218ba <ip4_frag+0x6a>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80219e8:	2000      	movs	r0, #0
 80219ea:	e016      	b.n	8021a1a <ip4_frag+0x1ca>
        p = p->next;
 80219ec:	682d      	ldr	r5, [r5, #0]
  u16_t newpbuflen = 0;
 80219ee:	2600      	movs	r6, #0
      u16_t plen = (u16_t)(p->len - poff);
 80219f0:	896b      	ldrh	r3, [r5, #10]
 80219f2:	1b9c      	subs	r4, r3, r6
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80219f4:	42b3      	cmp	r3, r6
      u16_t plen = (u16_t)(p->len - poff);
 80219f6:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80219f8:	d28d      	bcs.n	8021916 <ip4_frag+0xc6>
 80219fa:	464b      	mov	r3, r9
 80219fc:	f240 322d 	movw	r2, #813	; 0x32d
 8021a00:	4915      	ldr	r1, [pc, #84]	; (8021a58 <ip4_frag+0x208>)
 8021a02:	4816      	ldr	r0, [pc, #88]	; (8021a5c <ip4_frag+0x20c>)
 8021a04:	f001 fd06 	bl	8023414 <iprintf>
 8021a08:	e785      	b.n	8021916 <ip4_frag+0xc6>
        ip_frag_free_pbuf_custom_ref(pcr);
 8021a0a:	4658      	mov	r0, fp
 8021a0c:	f7ff fc92 	bl	8021334 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8021a10:	4650      	mov	r0, sl
 8021a12:	f7f7 fbe7 	bl	80191e4 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8021a16:	f04f 30ff 	mov.w	r0, #4294967295
}
 8021a1a:	b00d      	add	sp, #52	; 0x34
 8021a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8021a20:	464b      	mov	r3, r9
 8021a22:	f44f 7249 	mov.w	r2, #804	; 0x324
 8021a26:	490e      	ldr	r1, [pc, #56]	; (8021a60 <ip4_frag+0x210>)
 8021a28:	480c      	ldr	r0, [pc, #48]	; (8021a5c <ip4_frag+0x20c>)
 8021a2a:	f001 fcf3 	bl	8023414 <iprintf>
 8021a2e:	e758      	b.n	80218e2 <ip4_frag+0x92>
      tmp = tmp | IP_MF;
 8021a30:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 8021a34:	e7ac      	b.n	8021990 <ip4_frag+0x140>
    return ERR_VAL;
 8021a36:	f06f 0005 	mvn.w	r0, #5
 8021a3a:	e7ee      	b.n	8021a1a <ip4_frag+0x1ca>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8021a3c:	4b09      	ldr	r3, [pc, #36]	; (8021a64 <ip4_frag+0x214>)
 8021a3e:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8021a42:	4909      	ldr	r1, [pc, #36]	; (8021a68 <ip4_frag+0x218>)
 8021a44:	4805      	ldr	r0, [pc, #20]	; (8021a5c <ip4_frag+0x20c>)
 8021a46:	f001 fce5 	bl	8023414 <iprintf>
 8021a4a:	f06f 0005 	mvn.w	r0, #5
 8021a4e:	e7e4      	b.n	8021a1a <ip4_frag+0x1ca>
 8021a50:	0802136d 	.word	0x0802136d
 8021a54:	2002e394 	.word	0x2002e394
 8021a58:	08042d98 	.word	0x08042d98
 8021a5c:	08029f34 	.word	0x08029f34
 8021a60:	08042d78 	.word	0x08042d78
 8021a64:	08042c24 	.word	0x08042c24
 8021a68:	08042d5c 	.word	0x08042d5c

08021a6c <ethernet_input>:
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8021a6c:	8943      	ldrh	r3, [r0, #10]
 8021a6e:	2b0e      	cmp	r3, #14
{
 8021a70:	b570      	push	{r4, r5, r6, lr}
 8021a72:	4604      	mov	r4, r0
  if (p->len <= SIZEOF_ETH_HDR) {
 8021a74:	d91b      	bls.n	8021aae <ethernet_input+0x42>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8021a76:	7bc3      	ldrb	r3, [r0, #15]
 8021a78:	460d      	mov	r5, r1
 8021a7a:	b91b      	cbnz	r3, 8021a84 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 8021a7c:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 8021a80:	3301      	adds	r3, #1
 8021a82:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8021a84:	6860      	ldr	r0, [r4, #4]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8021a86:	7803      	ldrb	r3, [r0, #0]
  type = ethhdr->type;
 8021a88:	8986      	ldrh	r6, [r0, #12]
  if (ethhdr->dest.addr[0] & 1) {
 8021a8a:	07d9      	lsls	r1, r3, #31
 8021a8c:	d50a      	bpl.n	8021aa4 <ethernet_input+0x38>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8021a8e:	2b01      	cmp	r3, #1
 8021a90:	d039      	beq.n	8021b06 <ethernet_input+0x9a>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8021a92:	2206      	movs	r2, #6
 8021a94:	4924      	ldr	r1, [pc, #144]	; (8021b28 <ethernet_input+0xbc>)
 8021a96:	f000 fd15 	bl	80224c4 <memcmp>
 8021a9a:	b918      	cbnz	r0, 8021aa4 <ethernet_input+0x38>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8021a9c:	7b63      	ldrb	r3, [r4, #13]
 8021a9e:	f043 0308 	orr.w	r3, r3, #8
 8021aa2:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8021aa4:	2e08      	cmp	r6, #8
 8021aa6:	d01f      	beq.n	8021ae8 <ethernet_input+0x7c>
 8021aa8:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 8021aac:	d00b      	beq.n	8021ac6 <ethernet_input+0x5a>
#ifdef LWIP_HOOK_UNKNOWN_ETH_PROTOCOL
      if (LWIP_HOOK_UNKNOWN_ETH_PROTOCOL(p, netif) == ERR_OK) {
        break;
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
 8021aae:	4b1f      	ldr	r3, [pc, #124]	; (8021b2c <ethernet_input+0xc0>)
 8021ab0:	8d19      	ldrh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 8021ab2:	8bda      	ldrh	r2, [r3, #30]
      ETHARP_STATS_INC(etharp.proterr);
 8021ab4:	3101      	adds	r1, #1
      ETHARP_STATS_INC(etharp.drop);
 8021ab6:	3201      	adds	r2, #1
      ETHARP_STATS_INC(etharp.proterr);
 8021ab8:	8519      	strh	r1, [r3, #40]	; 0x28
      ETHARP_STATS_INC(etharp.drop);
 8021aba:	83da      	strh	r2, [r3, #30]
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 8021abc:	4620      	mov	r0, r4
 8021abe:	f7f7 fb91 	bl	80191e4 <pbuf_free>
  return ERR_OK;
}
 8021ac2:	2000      	movs	r0, #0
 8021ac4:	bd70      	pop	{r4, r5, r6, pc}
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8021ac6:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8021aca:	071b      	lsls	r3, r3, #28
 8021acc:	d5f6      	bpl.n	8021abc <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8021ace:	210e      	movs	r1, #14
 8021ad0:	4620      	mov	r0, r4
 8021ad2:	f7f7 fb4b 	bl	801916c <pbuf_remove_header>
 8021ad6:	b308      	cbz	r0, 8021b1c <ethernet_input+0xb0>
        ETHARP_STATS_INC(etharp.lenerr);
 8021ad8:	4b14      	ldr	r3, [pc, #80]	; (8021b2c <ethernet_input+0xc0>)
 8021ada:	8c59      	ldrh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 8021adc:	8bda      	ldrh	r2, [r3, #30]
        ETHARP_STATS_INC(etharp.lenerr);
 8021ade:	3101      	adds	r1, #1
        ETHARP_STATS_INC(etharp.drop);
 8021ae0:	3201      	adds	r2, #1
        ETHARP_STATS_INC(etharp.lenerr);
 8021ae2:	8459      	strh	r1, [r3, #34]	; 0x22
        ETHARP_STATS_INC(etharp.drop);
 8021ae4:	83da      	strh	r2, [r3, #30]
        goto free_and_return;
 8021ae6:	e7e9      	b.n	8021abc <ethernet_input+0x50>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8021ae8:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8021aec:	071a      	lsls	r2, r3, #28
 8021aee:	d5e5      	bpl.n	8021abc <ethernet_input+0x50>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8021af0:	210e      	movs	r1, #14
 8021af2:	4620      	mov	r0, r4
 8021af4:	f7f7 fb3a 	bl	801916c <pbuf_remove_header>
 8021af8:	2800      	cmp	r0, #0
 8021afa:	d1df      	bne.n	8021abc <ethernet_input+0x50>
        ip4_input(p, netif);
 8021afc:	4629      	mov	r1, r5
 8021afe:	4620      	mov	r0, r4
 8021b00:	f7ff f86e 	bl	8020be0 <ip4_input>
      break;
 8021b04:	e7dd      	b.n	8021ac2 <ethernet_input+0x56>
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8021b06:	7843      	ldrb	r3, [r0, #1]
 8021b08:	2b00      	cmp	r3, #0
 8021b0a:	d1cb      	bne.n	8021aa4 <ethernet_input+0x38>
 8021b0c:	7883      	ldrb	r3, [r0, #2]
 8021b0e:	2b5e      	cmp	r3, #94	; 0x5e
 8021b10:	d1c8      	bne.n	8021aa4 <ethernet_input+0x38>
        p->flags |= PBUF_FLAG_LLMCAST;
 8021b12:	7b63      	ldrb	r3, [r4, #13]
 8021b14:	f043 0310 	orr.w	r3, r3, #16
 8021b18:	7363      	strb	r3, [r4, #13]
 8021b1a:	e7c3      	b.n	8021aa4 <ethernet_input+0x38>
        etharp_input(p, netif);
 8021b1c:	4629      	mov	r1, r5
 8021b1e:	4620      	mov	r0, r4
 8021b20:	f7fe fbe0 	bl	80202e4 <etharp_input>
      break;
 8021b24:	e7cd      	b.n	8021ac2 <ethernet_input+0x56>
 8021b26:	bf00      	nop
 8021b28:	08042e14 	.word	0x08042e14
 8021b2c:	2002e394 	.word	0x2002e394

08021b30 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8021b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021b34:	460c      	mov	r4, r1
 8021b36:	4605      	mov	r5, r0
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8021b38:	f8bd 0018 	ldrh.w	r0, [sp, #24]
                u16_t eth_type) {
 8021b3c:	4616      	mov	r6, r2
 8021b3e:	461f      	mov	r7, r3
  u16_t eth_type_be = lwip_htons(eth_type);
 8021b40:	f7f5 fcfc 	bl	801753c <lwip_htons>

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8021b44:	210e      	movs	r1, #14
  u16_t eth_type_be = lwip_htons(eth_type);
 8021b46:	4680      	mov	r8, r0
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8021b48:	4620      	mov	r0, r4
 8021b4a:	f7f7 fb0b 	bl	8019164 <pbuf_add_header>
 8021b4e:	b9e0      	cbnz	r0, 8021b8a <ethernet_output+0x5a>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8021b50:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 8021b52:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8021b56:	683b      	ldr	r3, [r7, #0]
 8021b58:	600b      	str	r3, [r1, #0]
 8021b5a:	88bb      	ldrh	r3, [r7, #4]
 8021b5c:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8021b5e:	6833      	ldr	r3, [r6, #0]
 8021b60:	f8c1 3006 	str.w	r3, [r1, #6]
 8021b64:	88b3      	ldrh	r3, [r6, #4]
 8021b66:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8021b68:	f895 3034 	ldrb.w	r3, [r5, #52]	; 0x34
 8021b6c:	2b06      	cmp	r3, #6
 8021b6e:	d006      	beq.n	8021b7e <ethernet_output+0x4e>
 8021b70:	4b0a      	ldr	r3, [pc, #40]	; (8021b9c <ethernet_output+0x6c>)
 8021b72:	f44f 7299 	mov.w	r2, #306	; 0x132
 8021b76:	490a      	ldr	r1, [pc, #40]	; (8021ba0 <ethernet_output+0x70>)
 8021b78:	480a      	ldr	r0, [pc, #40]	; (8021ba4 <ethernet_output+0x74>)
 8021b7a:	f001 fc4b 	bl	8023414 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8021b7e:	4621      	mov	r1, r4
 8021b80:	69ab      	ldr	r3, [r5, #24]
 8021b82:	4628      	mov	r0, r5
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8021b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return netif->linkoutput(netif, p);
 8021b88:	4718      	bx	r3
  LINK_STATS_INC(link.lenerr);
 8021b8a:	4a07      	ldr	r2, [pc, #28]	; (8021ba8 <ethernet_output+0x78>)
}
 8021b8c:	f06f 0001 	mvn.w	r0, #1
  LINK_STATS_INC(link.lenerr);
 8021b90:	8953      	ldrh	r3, [r2, #10]
 8021b92:	3301      	adds	r3, #1
 8021b94:	8153      	strh	r3, [r2, #10]
}
 8021b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021b9a:	bf00      	nop
 8021b9c:	08042da8 	.word	0x08042da8
 8021ba0:	08042de0 	.word	0x08042de0
 8021ba4:	08029f34 	.word	0x08029f34
 8021ba8:	2002e394 	.word	0x2002e394

08021bac <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8021bac:	b530      	push	{r4, r5, lr}
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8021bae:	2300      	movs	r3, #0
{
 8021bb0:	b085      	sub	sp, #20
 8021bb2:	460d      	mov	r5, r1
  osMessageQDef(QUEUE, size, void *);
 8021bb4:	2204      	movs	r2, #4
{
 8021bb6:	4604      	mov	r4, r0
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8021bb8:	4619      	mov	r1, r3
 8021bba:	4668      	mov	r0, sp
  osMessageQDef(QUEUE, size, void *);
 8021bbc:	9201      	str	r2, [sp, #4]
 8021bbe:	9500      	str	r5, [sp, #0]
 8021bc0:	e9cd 3302 	strd	r3, r3, [sp, #8]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8021bc4:	f7f1 ff9c 	bl	8013b00 <osMessageCreate>
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
#endif
#if SYS_STATS
  ++lwip_stats.sys.mbox.used;
 8021bc8:	4a0a      	ldr	r2, [pc, #40]	; (8021bf4 <sys_mbox_new+0x48>)
 8021bca:	f8b2 3100 	ldrh.w	r3, [r2, #256]	; 0x100
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 8021bce:	f8b2 1102 	ldrh.w	r1, [r2, #258]	; 0x102
  ++lwip_stats.sys.mbox.used;
 8021bd2:	3301      	adds	r3, #1
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8021bd4:	6020      	str	r0, [r4, #0]
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8021bd6:	fab0 f080 	clz	r0, r0
  ++lwip_stats.sys.mbox.used;
 8021bda:	b29b      	uxth	r3, r3
  if(*mbox == NULL)
 8021bdc:	0940      	lsrs	r0, r0, #5
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
 8021bde:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mbox.used;
 8021be0:	f8a2 3100 	strh.w	r3, [r2, #256]	; 0x100
    return ERR_MEM;

  return ERR_OK;
}
 8021be4:	f1c0 0000 	rsb	r0, r0, #0
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
 8021be8:	bf38      	it	cc
 8021bea:	f8a2 3102 	strhcc.w	r3, [r2, #258]	; 0x102
}
 8021bee:	b005      	add	sp, #20
 8021bf0:	bd30      	pop	{r4, r5, pc}
 8021bf2:	bf00      	nop
 8021bf4:	2002e394 	.word	0x2002e394

08021bf8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8021bf8:	b508      	push	{r3, lr}
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8021bfa:	2200      	movs	r2, #0
 8021bfc:	6800      	ldr	r0, [r0, #0]
 8021bfe:	f7f1 ff93 	bl	8013b28 <osMessagePut>
 8021c02:	b900      	cbnz	r0, 8021c06 <sys_mbox_trypost+0xe>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8021c04:	bd08      	pop	{r3, pc}
    lwip_stats.sys.mbox.err++;
 8021c06:	4a04      	ldr	r2, [pc, #16]	; (8021c18 <sys_mbox_trypost+0x20>)
 8021c08:	f04f 30ff 	mov.w	r0, #4294967295
 8021c0c:	f8b2 3104 	ldrh.w	r3, [r2, #260]	; 0x104
 8021c10:	3301      	adds	r3, #1
 8021c12:	f8a2 3104 	strh.w	r3, [r2, #260]	; 0x104
}
 8021c16:	bd08      	pop	{r3, pc}
 8021c18:	2002e394 	.word	0x2002e394

08021c1c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8021c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021c1e:	4614      	mov	r4, r2
 8021c20:	b085      	sub	sp, #20
 8021c22:	4605      	mov	r5, r0
 8021c24:	460f      	mov	r7, r1
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8021c26:	f7f1 fe5b 	bl	80138e0 <osKernelSysTick>
 8021c2a:	4606      	mov	r6, r0
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8021c2c:	b15c      	cbz	r4, 8021c46 <sys_arch_mbox_fetch+0x2a>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8021c2e:	4622      	mov	r2, r4
 8021c30:	6829      	ldr	r1, [r5, #0]
 8021c32:	a801      	add	r0, sp, #4
 8021c34:	f7f1 ffa4 	bl	8013b80 <osMessageGet>

    if(event.status == osEventMessage)
 8021c38:	9b01      	ldr	r3, [sp, #4]
 8021c3a:	2b10      	cmp	r3, #16
 8021c3c:	d009      	beq.n	8021c52 <sys_arch_mbox_fetch+0x36>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8021c3e:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8021c42:	b005      	add	sp, #20
 8021c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    event = osMessageGet (*mbox, osWaitForever);
 8021c46:	6829      	ldr	r1, [r5, #0]
 8021c48:	f04f 32ff 	mov.w	r2, #4294967295
 8021c4c:	a801      	add	r0, sp, #4
 8021c4e:	f7f1 ff97 	bl	8013b80 <osMessageGet>
    *msg = (void *)event.value.v;
 8021c52:	9b02      	ldr	r3, [sp, #8]
 8021c54:	603b      	str	r3, [r7, #0]
    return (osKernelSysTick() - starttime);
 8021c56:	f7f1 fe43 	bl	80138e0 <osKernelSysTick>
 8021c5a:	1b80      	subs	r0, r0, r6
}
 8021c5c:	b005      	add	sp, #20
 8021c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08021c60 <sys_mbox_valid>:
 8021c60:	6800      	ldr	r0, [r0, #0]
 8021c62:	3800      	subs	r0, #0
 8021c64:	bf18      	it	ne
 8021c66:	2001      	movne	r0, #1
 8021c68:	4770      	bx	lr
 8021c6a:	bf00      	nop

08021c6c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8021c6c:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8021c6e:	4803      	ldr	r0, [pc, #12]	; (8021c7c <sys_init+0x10>)
 8021c70:	f7f1 fe96 	bl	80139a0 <osMutexCreate>
 8021c74:	4b02      	ldr	r3, [pc, #8]	; (8021c80 <sys_init+0x14>)
 8021c76:	6018      	str	r0, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8021c78:	bd08      	pop	{r3, pc}
 8021c7a:	bf00      	nop
 8021c7c:	08042e24 	.word	0x08042e24
 8021c80:	2002e4f4 	.word	0x2002e4f4

08021c84 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8021c84:	b530      	push	{r4, r5, lr}
 8021c86:	b083      	sub	sp, #12
 8021c88:	4605      	mov	r5, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 8021c8a:	2400      	movs	r4, #0
  *mutex = osMutexCreate(osMutex(MUTEX));
 8021c8c:	4668      	mov	r0, sp
  osMutexDef(MUTEX);
 8021c8e:	e9cd 4400 	strd	r4, r4, [sp]
  *mutex = osMutexCreate(osMutex(MUTEX));
 8021c92:	f7f1 fe85 	bl	80139a0 <osMutexCreate>
#endif

  if(*mutex == NULL)
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
 8021c96:	4a0d      	ldr	r2, [pc, #52]	; (8021ccc <sys_mutex_new+0x48>)
  *mutex = osMutexCreate(osMutex(MUTEX));
 8021c98:	6028      	str	r0, [r5, #0]
  if(*mutex == NULL)
 8021c9a:	b170      	cbz	r0, 8021cba <sys_mutex_new+0x36>
#endif /* SYS_STATS */
    return ERR_MEM;
  }

#if SYS_STATS
  ++lwip_stats.sys.mutex.used;
 8021c9c:	f8b2 30fa 	ldrh.w	r3, [r2, #250]	; 0xfa
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8021ca0:	4620      	mov	r0, r4
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 8021ca2:	f8b2 10fc 	ldrh.w	r1, [r2, #252]	; 0xfc
  ++lwip_stats.sys.mutex.used;
 8021ca6:	3301      	adds	r3, #1
 8021ca8:	b29b      	uxth	r3, r3
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
 8021caa:	4299      	cmp	r1, r3
  ++lwip_stats.sys.mutex.used;
 8021cac:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
 8021cb0:	bf38      	it	cc
 8021cb2:	f8a2 30fc 	strhcc.w	r3, [r2, #252]	; 0xfc
}
 8021cb6:	b003      	add	sp, #12
 8021cb8:	bd30      	pop	{r4, r5, pc}
    ++lwip_stats.sys.mutex.err;
 8021cba:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 8021cbe:	f04f 30ff 	mov.w	r0, #4294967295
    ++lwip_stats.sys.mutex.err;
 8021cc2:	3301      	adds	r3, #1
 8021cc4:	f8a2 30fe 	strh.w	r3, [r2, #254]	; 0xfe
    return ERR_MEM;
 8021cc8:	e7f5      	b.n	8021cb6 <sys_mutex_new+0x32>
 8021cca:	bf00      	nop
 8021ccc:	2002e394 	.word	0x2002e394

08021cd0 <sys_mutex_lock>:
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 8021cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8021cd4:	6800      	ldr	r0, [r0, #0]
 8021cd6:	f7f1 be6b 	b.w	80139b0 <osMutexWait>
 8021cda:	bf00      	nop

08021cdc <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
  osMutexRelease(*mutex);
 8021cdc:	6800      	ldr	r0, [r0, #0]
 8021cde:	f7f1 be93 	b.w	8013a08 <osMutexRelease>
 8021ce2:	bf00      	nop

08021ce4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8021ce4:	b530      	push	{r4, r5, lr}
 8021ce6:	b089      	sub	sp, #36	; 0x24
 8021ce8:	460d      	mov	r5, r1
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8021cea:	2400      	movs	r4, #0
  return osThreadCreate(&os_thread_def, arg);
 8021cec:	4611      	mov	r1, r2
{
 8021cee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8021cf0:	9001      	str	r0, [sp, #4]
  return osThreadCreate(&os_thread_def, arg);
 8021cf2:	a801      	add	r0, sp, #4
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8021cf4:	9502      	str	r5, [sp, #8]
 8021cf6:	9305      	str	r3, [sp, #20]
 8021cf8:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8021cfc:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8021d00:	f8ad 200c 	strh.w	r2, [sp, #12]
  return osThreadCreate(&os_thread_def, arg);
 8021d04:	f7f1 fdf4 	bl	80138f0 <osThreadCreate>
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8021d08:	b009      	add	sp, #36	; 0x24
 8021d0a:	bd30      	pop	{r4, r5, pc}

08021d0c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8021d0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8021d0e:	2200      	movs	r2, #0
 8021d10:	4917      	ldr	r1, [pc, #92]	; (8021d70 <MX_USB_DEVICE_Init+0x64>)
 8021d12:	4818      	ldr	r0, [pc, #96]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d14:	f7f1 f952 	bl	8012fbc <USBD_Init>
 8021d18:	b970      	cbnz	r0, 8021d38 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8021d1a:	4917      	ldr	r1, [pc, #92]	; (8021d78 <MX_USB_DEVICE_Init+0x6c>)
 8021d1c:	4815      	ldr	r0, [pc, #84]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d1e:	f7f1 f965 	bl	8012fec <USBD_RegisterClass>
 8021d22:	b988      	cbnz	r0, 8021d48 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8021d24:	4915      	ldr	r1, [pc, #84]	; (8021d7c <MX_USB_DEVICE_Init+0x70>)
 8021d26:	4813      	ldr	r0, [pc, #76]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d28:	f7f1 f914 	bl	8012f54 <USBD_CDC_RegisterInterface>
 8021d2c:	b9a0      	cbnz	r0, 8021d58 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8021d2e:	4811      	ldr	r0, [pc, #68]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d30:	f7f1 f972 	bl	8013018 <USBD_Start>
 8021d34:	b9b8      	cbnz	r0, 8021d66 <MX_USB_DEVICE_Init+0x5a>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8021d36:	bd08      	pop	{r3, pc}
    Error_Handler();
 8021d38:	f7e1 f82a 	bl	8002d90 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8021d3c:	490e      	ldr	r1, [pc, #56]	; (8021d78 <MX_USB_DEVICE_Init+0x6c>)
 8021d3e:	480d      	ldr	r0, [pc, #52]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d40:	f7f1 f954 	bl	8012fec <USBD_RegisterClass>
 8021d44:	2800      	cmp	r0, #0
 8021d46:	d0ed      	beq.n	8021d24 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8021d48:	f7e1 f822 	bl	8002d90 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8021d4c:	490b      	ldr	r1, [pc, #44]	; (8021d7c <MX_USB_DEVICE_Init+0x70>)
 8021d4e:	4809      	ldr	r0, [pc, #36]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d50:	f7f1 f900 	bl	8012f54 <USBD_CDC_RegisterInterface>
 8021d54:	2800      	cmp	r0, #0
 8021d56:	d0ea      	beq.n	8021d2e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8021d58:	f7e1 f81a 	bl	8002d90 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8021d5c:	4805      	ldr	r0, [pc, #20]	; (8021d74 <MX_USB_DEVICE_Init+0x68>)
 8021d5e:	f7f1 f95b 	bl	8013018 <USBD_Start>
 8021d62:	2800      	cmp	r0, #0
 8021d64:	d0e7      	beq.n	8021d36 <MX_USB_DEVICE_Init+0x2a>
}
 8021d66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8021d6a:	f7e1 b811 	b.w	8002d90 <Error_Handler>
 8021d6e:	bf00      	nop
 8021d70:	20000428 	.word	0x20000428
 8021d74:	2002e4f8 	.word	0x2002e4f8
 8021d78:	200002f8 	.word	0x200002f8
 8021d7c:	20000414 	.word	0x20000414

08021d80 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8021d80:	2000      	movs	r0, #0
 8021d82:	4770      	bx	lr

08021d84 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8021d84:	2000      	movs	r0, #0
 8021d86:	4770      	bx	lr

08021d88 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8021d88:	2000      	movs	r0, #0
 8021d8a:	4770      	bx	lr

08021d8c <CDC_Receive_FS>:
{
 8021d8c:	b510      	push	{r4, lr}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8021d8e:	4c05      	ldr	r4, [pc, #20]	; (8021da4 <CDC_Receive_FS+0x18>)
{
 8021d90:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8021d92:	4620      	mov	r0, r4
 8021d94:	f7f1 f8f0 	bl	8012f78 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8021d98:	4620      	mov	r0, r4
 8021d9a:	f7f1 f8f5 	bl	8012f88 <USBD_CDC_ReceivePacket>
}
 8021d9e:	2000      	movs	r0, #0
 8021da0:	bd10      	pop	{r4, pc}
 8021da2:	bf00      	nop
 8021da4:	2002e4f8 	.word	0x2002e4f8

08021da8 <CDC_Init_FS>:
{
 8021da8:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8021daa:	4c06      	ldr	r4, [pc, #24]	; (8021dc4 <CDC_Init_FS+0x1c>)
 8021dac:	2200      	movs	r2, #0
 8021dae:	4906      	ldr	r1, [pc, #24]	; (8021dc8 <CDC_Init_FS+0x20>)
 8021db0:	4620      	mov	r0, r4
 8021db2:	f7f1 f8d7 	bl	8012f64 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8021db6:	4620      	mov	r0, r4
 8021db8:	4904      	ldr	r1, [pc, #16]	; (8021dcc <CDC_Init_FS+0x24>)
 8021dba:	f7f1 f8dd 	bl	8012f78 <USBD_CDC_SetRxBuffer>
}
 8021dbe:	2000      	movs	r0, #0
 8021dc0:	bd10      	pop	{r4, pc}
 8021dc2:	bf00      	nop
 8021dc4:	2002e4f8 	.word	0x2002e4f8
 8021dc8:	2002efc8 	.word	0x2002efc8
 8021dcc:	2002e7c8 	.word	0x2002e7c8

08021dd0 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8021dd0:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 8021dd2:	4801      	ldr	r0, [pc, #4]	; (8021dd8 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8021dd4:	800b      	strh	r3, [r1, #0]
}
 8021dd6:	4770      	bx	lr
 8021dd8:	20000454 	.word	0x20000454

08021ddc <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8021ddc:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8021dde:	4801      	ldr	r0, [pc, #4]	; (8021de4 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8021de0:	800b      	strh	r3, [r1, #0]
}
 8021de2:	4770      	bx	lr
 8021de4:	20000468 	.word	0x20000468

08021de8 <USBD_FS_USR_BOSDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8021de8:	230c      	movs	r3, #12
  return (uint8_t*)USBD_FS_BOSDesc;
}
 8021dea:	4801      	ldr	r0, [pc, #4]	; (8021df0 <USBD_FS_USR_BOSDescriptor+0x8>)
  *length = sizeof(USBD_FS_BOSDesc);
 8021dec:	800b      	strh	r3, [r1, #0]
}
 8021dee:	4770      	bx	lr
 8021df0:	20000448 	.word	0x20000448

08021df4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8021df4:	b4f0      	push	{r4, r5, r6, r7}
 8021df6:	2400      	movs	r4, #0
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8021df8:	0052      	lsls	r2, r2, #1
 8021dfa:	1c4e      	adds	r6, r1, #1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8021dfc:	4627      	mov	r7, r4
    if (((value >> 28)) < 0xA)
 8021dfe:	0f03      	lsrs	r3, r0, #28
 8021e00:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
    value = value << 4;
 8021e04:	ea4f 1000 	mov.w	r0, r0, lsl #4
      pbuf[2 * idx] = (value >> 28) + '0';
 8021e08:	f103 0530 	add.w	r5, r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8021e0c:	f103 0337 	add.w	r3, r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 8021e10:	bf34      	ite	cc
 8021e12:	550d      	strbcc	r5, [r1, r4]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8021e14:	550b      	strbcs	r3, [r1, r4]
    pbuf[2 * idx + 1] = 0;
 8021e16:	5537      	strb	r7, [r6, r4]
 8021e18:	3402      	adds	r4, #2
  for (idx = 0; idx < len; idx++)
 8021e1a:	42a2      	cmp	r2, r4
 8021e1c:	d1ef      	bne.n	8021dfe <IntToUnicode+0xa>
  }
}
 8021e1e:	bcf0      	pop	{r4, r5, r6, r7}
 8021e20:	4770      	bx	lr
 8021e22:	bf00      	nop

08021e24 <USBD_FS_SerialStrDescriptor>:
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8021e24:	480b      	ldr	r0, [pc, #44]	; (8021e54 <USBD_FS_SerialStrDescriptor+0x30>)
  *length = USB_SIZ_STRING_SERIAL;
 8021e26:	221a      	movs	r2, #26
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8021e28:	4b0b      	ldr	r3, [pc, #44]	; (8021e58 <USBD_FS_SerialStrDescriptor+0x34>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8021e2a:	6800      	ldr	r0, [r0, #0]
  deviceserial0 += deviceserial2;
 8021e2c:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 8021e2e:	800a      	strh	r2, [r1, #0]
  if (deviceserial0 != 0)
 8021e30:	18c0      	adds	r0, r0, r3
 8021e32:	d101      	bne.n	8021e38 <USBD_FS_SerialStrDescriptor+0x14>
}
 8021e34:	4809      	ldr	r0, [pc, #36]	; (8021e5c <USBD_FS_SerialStrDescriptor+0x38>)
 8021e36:	4770      	bx	lr
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8021e38:	4b09      	ldr	r3, [pc, #36]	; (8021e60 <USBD_FS_SerialStrDescriptor+0x3c>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8021e3a:	2208      	movs	r2, #8
 8021e3c:	4909      	ldr	r1, [pc, #36]	; (8021e64 <USBD_FS_SerialStrDescriptor+0x40>)
{
 8021e3e:	b510      	push	{r4, lr}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8021e40:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8021e42:	f7ff ffd7 	bl	8021df4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8021e46:	2204      	movs	r2, #4
 8021e48:	4907      	ldr	r1, [pc, #28]	; (8021e68 <USBD_FS_SerialStrDescriptor+0x44>)
 8021e4a:	4620      	mov	r0, r4
 8021e4c:	f7ff ffd2 	bl	8021df4 <IntToUnicode>
}
 8021e50:	4802      	ldr	r0, [pc, #8]	; (8021e5c <USBD_FS_SerialStrDescriptor+0x38>)
 8021e52:	bd10      	pop	{r4, pc}
 8021e54:	1ff0f420 	.word	0x1ff0f420
 8021e58:	1ff0f428 	.word	0x1ff0f428
 8021e5c:	2000046c 	.word	0x2000046c
 8021e60:	1ff0f424 	.word	0x1ff0f424
 8021e64:	2000046e 	.word	0x2000046e
 8021e68:	2000047e 	.word	0x2000047e

08021e6c <USBD_FS_ManufacturerStrDescriptor>:
{
 8021e6c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8021e6e:	4c04      	ldr	r4, [pc, #16]	; (8021e80 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8021e70:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8021e72:	4804      	ldr	r0, [pc, #16]	; (8021e84 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8021e74:	4621      	mov	r1, r4
 8021e76:	f7f1 fc9b 	bl	80137b0 <USBD_GetString>
}
 8021e7a:	4620      	mov	r0, r4
 8021e7c:	bd10      	pop	{r4, pc}
 8021e7e:	bf00      	nop
 8021e80:	2002f7c8 	.word	0x2002f7c8
 8021e84:	08042e2c 	.word	0x08042e2c

08021e88 <USBD_FS_ProductStrDescriptor>:
{
 8021e88:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8021e8a:	4c04      	ldr	r4, [pc, #16]	; (8021e9c <USBD_FS_ProductStrDescriptor+0x14>)
{
 8021e8c:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8021e8e:	4804      	ldr	r0, [pc, #16]	; (8021ea0 <USBD_FS_ProductStrDescriptor+0x18>)
 8021e90:	4621      	mov	r1, r4
 8021e92:	f7f1 fc8d 	bl	80137b0 <USBD_GetString>
}
 8021e96:	4620      	mov	r0, r4
 8021e98:	bd10      	pop	{r4, pc}
 8021e9a:	bf00      	nop
 8021e9c:	2002f7c8 	.word	0x2002f7c8
 8021ea0:	08042e40 	.word	0x08042e40

08021ea4 <USBD_FS_ConfigStrDescriptor>:
{
 8021ea4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8021ea6:	4c04      	ldr	r4, [pc, #16]	; (8021eb8 <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8021ea8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8021eaa:	4804      	ldr	r0, [pc, #16]	; (8021ebc <USBD_FS_ConfigStrDescriptor+0x18>)
 8021eac:	4621      	mov	r1, r4
 8021eae:	f7f1 fc7f 	bl	80137b0 <USBD_GetString>
}
 8021eb2:	4620      	mov	r0, r4
 8021eb4:	bd10      	pop	{r4, pc}
 8021eb6:	bf00      	nop
 8021eb8:	2002f7c8 	.word	0x2002f7c8
 8021ebc:	08042e58 	.word	0x08042e58

08021ec0 <USBD_FS_InterfaceStrDescriptor>:
{
 8021ec0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8021ec2:	4c04      	ldr	r4, [pc, #16]	; (8021ed4 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8021ec4:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8021ec6:	4804      	ldr	r0, [pc, #16]	; (8021ed8 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8021ec8:	4621      	mov	r1, r4
 8021eca:	f7f1 fc71 	bl	80137b0 <USBD_GetString>
}
 8021ece:	4620      	mov	r0, r4
 8021ed0:	bd10      	pop	{r4, pc}
 8021ed2:	bf00      	nop
 8021ed4:	2002f7c8 	.word	0x2002f7c8
 8021ed8:	08042e64 	.word	0x08042e64

08021edc <HAL_PCD_MspInit>:
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(pcdHandle->Instance==USB_OTG_FS)
 8021edc:	6803      	ldr	r3, [r0, #0]
{
 8021ede:	b530      	push	{r4, r5, lr}
  if(pcdHandle->Instance==USB_OTG_FS)
 8021ee0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8021ee4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8021ee6:	f04f 0400 	mov.w	r4, #0
 8021eea:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8021eee:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8021ef2:	9407      	str	r4, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 8021ef4:	d001      	beq.n	8021efa <HAL_PCD_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8021ef6:	b009      	add	sp, #36	; 0x24
 8021ef8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021efa:	4d1e      	ldr	r5, [pc, #120]	; (8021f74 <HAL_PCD_MspInit+0x98>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8021efc:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021f00:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021f02:	2003      	movs	r0, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021f04:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8021f06:	f043 0301 	orr.w	r3, r3, #1
 8021f0a:	632b      	str	r3, [r5, #48]	; 0x30
 8021f0c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021f0e:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021f10:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021f14:	4818      	ldr	r0, [pc, #96]	; (8021f78 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021f16:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8021f18:	9300      	str	r3, [sp, #0]
 8021f1a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8021f1c:	e9cd 1203 	strd	r1, r2, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8021f20:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021f22:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8021f24:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8021f26:	f7e7 fead 	bl	8009c84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8021f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8021f2e:	a903      	add	r1, sp, #12
 8021f30:	4811      	ldr	r0, [pc, #68]	; (8021f78 <HAL_PCD_MspInit+0x9c>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8021f32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021f34:	e9cd 4404 	strd	r4, r4, [sp, #16]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8021f38:	f7e7 fea4 	bl	8009c84 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8021f3c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8021f3e:	4622      	mov	r2, r4
 8021f40:	2106      	movs	r1, #6
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8021f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8021f46:	2043      	movs	r0, #67	; 0x43
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8021f48:	636b      	str	r3, [r5, #52]	; 0x34
 8021f4a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8021f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021f50:	9301      	str	r3, [sp, #4]
 8021f52:	9b01      	ldr	r3, [sp, #4]
 8021f54:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8021f56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8021f5a:	646b      	str	r3, [r5, #68]	; 0x44
 8021f5c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8021f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8021f62:	9302      	str	r3, [sp, #8]
 8021f64:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 6, 0);
 8021f66:	f7e5 fbc3 	bl	80076f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8021f6a:	2043      	movs	r0, #67	; 0x43
 8021f6c:	f7e5 fc0a 	bl	8007784 <HAL_NVIC_EnableIRQ>
}
 8021f70:	b009      	add	sp, #36	; 0x24
 8021f72:	bd30      	pop	{r4, r5, pc}
 8021f74:	40023800 	.word	0x40023800
 8021f78:	40020000 	.word	0x40020000

08021f7c <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8021f7c:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 8021f80:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021f84:	f7f1 b85a 	b.w	801303c <USBD_LL_SetupStage>

08021f88 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8021f88:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8021f8c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8021f90:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021f94:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8021f98:	f7f1 b87e 	b.w	8013098 <USBD_LL_DataOutStage>

08021f9c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8021f9c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 8021fa0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8021fa4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021fa8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8021faa:	f7f1 b8ab 	b.w	8013104 <USBD_LL_DataInStage>
 8021fae:	bf00      	nop

08021fb0 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8021fb0:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021fb4:	f7f1 b93c 	b.w	8013230 <USBD_LL_SOF>

08021fb8 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8021fb8:	68c1      	ldr	r1, [r0, #12]
{
 8021fba:	b510      	push	{r4, lr}
 8021fbc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8021fbe:	b111      	cbz	r1, 8021fc6 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8021fc0:	2902      	cmp	r1, #2
 8021fc2:	d10a      	bne.n	8021fda <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 8021fc4:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8021fc6:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
 8021fca:	f7f1 f919 	bl	8013200 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8021fce:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
}
 8021fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8021fd6:	f7f1 b8eb 	b.w	80131b0 <USBD_LL_Reset>
    Error_Handler();
 8021fda:	f7e0 fed9 	bl	8002d90 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8021fde:	2101      	movs	r1, #1
 8021fe0:	e7f1      	b.n	8021fc6 <HAL_PCD_ResetCallback+0xe>
 8021fe2:	bf00      	nop

08021fe4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8021fe4:	b510      	push	{r4, lr}
 8021fe6:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8021fe8:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8021fec:	f7f1 f90c 	bl	8013208 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8021ff0:	6822      	ldr	r2, [r4, #0]
 8021ff2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8021ff6:	f043 0301 	orr.w	r3, r3, #1
 8021ffa:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8021ffe:	6a23      	ldr	r3, [r4, #32]
 8022000:	b123      	cbz	r3, 802200c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8022002:	4a03      	ldr	r2, [pc, #12]	; (8022010 <HAL_PCD_SuspendCallback+0x2c>)
 8022004:	6913      	ldr	r3, [r2, #16]
 8022006:	f043 0306 	orr.w	r3, r3, #6
 802200a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 802200c:	bd10      	pop	{r4, pc}
 802200e:	bf00      	nop
 8022010:	e000ed00 	.word	0xe000ed00

08022014 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8022014:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8022018:	f7f1 b900 	b.w	801321c <USBD_LL_Resume>

0802201c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 802201c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8022020:	f7f1 b916 	b.w	8013250 <USBD_LL_IsoOUTIncomplete>

08022024 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8022024:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8022028:	f7f1 b910 	b.w	801324c <USBD_LL_IsoINIncomplete>

0802202c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 802202c:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8022030:	f7f1 b910 	b.w	8013254 <USBD_LL_DevConnected>

08022034 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8022034:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
 8022038:	f7f1 b90e 	b.w	8013258 <USBD_LL_DevDisconnected>

0802203c <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 802203c:	7802      	ldrb	r2, [r0, #0]
 802203e:	b10a      	cbz	r2, 8022044 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 8022040:	2000      	movs	r0, #0
 8022042:	4770      	bx	lr
  hpcd_USB_OTG_FS.pData = pdev;
 8022044:	4b15      	ldr	r3, [pc, #84]	; (802209c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8022046:	2101      	movs	r1, #1
{
 8022048:	b570      	push	{r4, r5, r6, lr}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 802204a:	2402      	movs	r4, #2
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 802204c:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8022050:	2506      	movs	r5, #6
  hpcd_USB_OTG_FS.pData = pdev;
 8022052:	f8c3 0400 	str.w	r0, [r3, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8022056:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 802205a:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 802205c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 802205e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8022060:	60dc      	str	r4, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8022062:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8022064:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8022068:	e9c3 6500 	strd	r6, r5, [r3]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 802206c:	e9c3 4106 	strd	r4, r1, [r3, #24]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8022070:	f7e8 ff18 	bl	800aea4 <HAL_PCD_Init>
 8022074:	b978      	cbnz	r0, 8022096 <USBD_LL_Init+0x5a>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8022076:	2180      	movs	r1, #128	; 0x80
 8022078:	4808      	ldr	r0, [pc, #32]	; (802209c <USBD_LL_Init+0x60>)
 802207a:	f7e9 fc79 	bl	800b970 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 802207e:	2240      	movs	r2, #64	; 0x40
 8022080:	2100      	movs	r1, #0
 8022082:	4806      	ldr	r0, [pc, #24]	; (802209c <USBD_LL_Init+0x60>)
 8022084:	f7e9 fc50 	bl	800b928 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8022088:	2280      	movs	r2, #128	; 0x80
 802208a:	2101      	movs	r1, #1
 802208c:	4803      	ldr	r0, [pc, #12]	; (802209c <USBD_LL_Init+0x60>)
 802208e:	f7e9 fc4b 	bl	800b928 <HAL_PCDEx_SetTxFiFo>
}
 8022092:	2000      	movs	r0, #0
 8022094:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 8022096:	f7e0 fe7b 	bl	8002d90 <Error_Handler>
 802209a:	e7ec      	b.n	8022076 <USBD_LL_Init+0x3a>
 802209c:	2002f9c8 	.word	0x2002f9c8

080220a0 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 80220a0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80220a4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 80220a6:	f7e8 ffab 	bl	800b000 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 80220aa:	2803      	cmp	r0, #3
 80220ac:	d802      	bhi.n	80220b4 <USBD_LL_Start+0x14>
 80220ae:	4b02      	ldr	r3, [pc, #8]	; (80220b8 <USBD_LL_Start+0x18>)
 80220b0:	5c18      	ldrb	r0, [r3, r0]
}
 80220b2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 80220b4:	2003      	movs	r0, #3
}
 80220b6:	bd08      	pop	{r3, pc}
 80220b8:	08042e74 	.word	0x08042e74

080220bc <USBD_LL_OpenEP>:
{
 80220bc:	b510      	push	{r4, lr}
 80220be:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80220c0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80220c4:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80220c6:	4623      	mov	r3, r4
 80220c8:	f7e9 faea 	bl	800b6a0 <HAL_PCD_EP_Open>
  switch (hal_status)
 80220cc:	2803      	cmp	r0, #3
 80220ce:	d802      	bhi.n	80220d6 <USBD_LL_OpenEP+0x1a>
 80220d0:	4b02      	ldr	r3, [pc, #8]	; (80220dc <USBD_LL_OpenEP+0x20>)
 80220d2:	5c18      	ldrb	r0, [r3, r0]
}
 80220d4:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80220d6:	2003      	movs	r0, #3
}
 80220d8:	bd10      	pop	{r4, pc}
 80220da:	bf00      	nop
 80220dc:	08042e74 	.word	0x08042e74

080220e0 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80220e0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 80220e4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80220e6:	f7e9 fb15 	bl	800b714 <HAL_PCD_EP_Close>
  switch (hal_status)
 80220ea:	2803      	cmp	r0, #3
 80220ec:	d802      	bhi.n	80220f4 <USBD_LL_CloseEP+0x14>
 80220ee:	4b02      	ldr	r3, [pc, #8]	; (80220f8 <USBD_LL_CloseEP+0x18>)
 80220f0:	5c18      	ldrb	r0, [r3, r0]
}
 80220f2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80220f4:	2003      	movs	r0, #3
}
 80220f6:	bd08      	pop	{r3, pc}
 80220f8:	08042e74 	.word	0x08042e74

080220fc <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80220fc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8022100:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8022102:	f7e9 fb91 	bl	800b828 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 8022106:	2803      	cmp	r0, #3
 8022108:	d802      	bhi.n	8022110 <USBD_LL_StallEP+0x14>
 802210a:	4b02      	ldr	r3, [pc, #8]	; (8022114 <USBD_LL_StallEP+0x18>)
 802210c:	5c18      	ldrb	r0, [r3, r0]
}
 802210e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8022110:	2003      	movs	r0, #3
}
 8022112:	bd08      	pop	{r3, pc}
 8022114:	08042e74 	.word	0x08042e74

08022118 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8022118:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 802211c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802211e:	f7e9 fbc7 	bl	800b8b0 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 8022122:	2803      	cmp	r0, #3
 8022124:	d802      	bhi.n	802212c <USBD_LL_ClearStallEP+0x14>
 8022126:	4b02      	ldr	r3, [pc, #8]	; (8022130 <USBD_LL_ClearStallEP+0x18>)
 8022128:	5c18      	ldrb	r0, [r3, r0]
}
 802212a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802212c:	2003      	movs	r0, #3
}
 802212e:	bd08      	pop	{r3, pc}
 8022130:	08042e74 	.word	0x08042e74

08022134 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 8022134:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8022136:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 802213a:	d406      	bmi.n	802214a <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 802213c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8022140:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8022144:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 8022148:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 802214a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 802214e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8022152:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8022156:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 802215a:	4770      	bx	lr

0802215c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 802215c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8022160:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8022162:	f7e9 fa89 	bl	800b678 <HAL_PCD_SetAddress>
  switch (hal_status)
 8022166:	2803      	cmp	r0, #3
 8022168:	d802      	bhi.n	8022170 <USBD_LL_SetUSBAddress+0x14>
 802216a:	4b02      	ldr	r3, [pc, #8]	; (8022174 <USBD_LL_SetUSBAddress+0x18>)
 802216c:	5c18      	ldrb	r0, [r3, r0]
}
 802216e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8022170:	2003      	movs	r0, #3
}
 8022172:	bd08      	pop	{r3, pc}
 8022174:	08042e74 	.word	0x08042e74

08022178 <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8022178:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 802217c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 802217e:	f7e9 fb2f 	bl	800b7e0 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8022182:	2803      	cmp	r0, #3
 8022184:	d802      	bhi.n	802218c <USBD_LL_Transmit+0x14>
 8022186:	4b02      	ldr	r3, [pc, #8]	; (8022190 <USBD_LL_Transmit+0x18>)
 8022188:	5c18      	ldrb	r0, [r3, r0]
}
 802218a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 802218c:	2003      	movs	r0, #3
}
 802218e:	bd08      	pop	{r3, pc}
 8022190:	08042e74 	.word	0x08042e74

08022194 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8022194:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 8022198:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 802219a:	f7e9 faef 	bl	800b77c <HAL_PCD_EP_Receive>
  switch (hal_status)
 802219e:	2803      	cmp	r0, #3
 80221a0:	d802      	bhi.n	80221a8 <USBD_LL_PrepareReceive+0x14>
 80221a2:	4b02      	ldr	r3, [pc, #8]	; (80221ac <USBD_LL_PrepareReceive+0x18>)
 80221a4:	5c18      	ldrb	r0, [r3, r0]
}
 80221a6:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80221a8:	2003      	movs	r0, #3
}
 80221aa:	bd08      	pop	{r3, pc}
 80221ac:	08042e74 	.word	0x08042e74

080221b0 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80221b0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 80221b4:	f7e9 bb0a 	b.w	800b7cc <HAL_PCD_EP_GetRxCount>

080221b8 <HAL_PCDEx_LPM_Callback>:
{
 80221b8:	b510      	push	{r4, lr}
 80221ba:	4604      	mov	r4, r0
  switch (msg)
 80221bc:	b1a1      	cbz	r1, 80221e8 <HAL_PCDEx_LPM_Callback+0x30>
 80221be:	2901      	cmp	r1, #1
 80221c0:	d111      	bne.n	80221e6 <HAL_PCDEx_LPM_Callback+0x2e>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80221c2:	6802      	ldr	r2, [r0, #0]
    USBD_LL_Suspend(hpcd->pData);
 80221c4:	f8d0 0400 	ldr.w	r0, [r0, #1024]	; 0x400
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80221c8:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80221cc:	f043 0301 	orr.w	r3, r3, #1
 80221d0:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Suspend(hpcd->pData);
 80221d4:	f7f1 f818 	bl	8013208 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80221d8:	6a23      	ldr	r3, [r4, #32]
 80221da:	b123      	cbz	r3, 80221e6 <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80221dc:	4a0e      	ldr	r2, [pc, #56]	; (8022218 <HAL_PCDEx_LPM_Callback+0x60>)
 80221de:	6913      	ldr	r3, [r2, #16]
 80221e0:	f043 0306 	orr.w	r3, r3, #6
 80221e4:	6113      	str	r3, [r2, #16]
}
 80221e6:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 80221e8:	6a03      	ldr	r3, [r0, #32]
 80221ea:	b963      	cbnz	r3, 8022206 <HAL_PCDEx_LPM_Callback+0x4e>
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80221ec:	6822      	ldr	r2, [r4, #0]
    USBD_LL_Resume(hpcd->pData);
 80221ee:	f8d4 0400 	ldr.w	r0, [r4, #1024]	; 0x400
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80221f2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 80221f6:	f023 0301 	bic.w	r3, r3, #1
}
 80221fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80221fe:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    USBD_LL_Resume(hpcd->pData);
 8022202:	f7f1 b80b 	b.w	801321c <USBD_LL_Resume>
  SystemClock_Config();
 8022206:	f7e0 fdcb 	bl	8002da0 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 802220a:	4a03      	ldr	r2, [pc, #12]	; (8022218 <HAL_PCDEx_LPM_Callback+0x60>)
 802220c:	6913      	ldr	r3, [r2, #16]
 802220e:	f023 0306 	bic.w	r3, r3, #6
 8022212:	6113      	str	r3, [r2, #16]
 8022214:	e7ea      	b.n	80221ec <HAL_PCDEx_LPM_Callback+0x34>
 8022216:	bf00      	nop
 8022218:	e000ed00 	.word	0xe000ed00

0802221c <atoi>:
 802221c:	220a      	movs	r2, #10
 802221e:	2100      	movs	r1, #0
 8022220:	f002 b928 	b.w	8024474 <strtol>

08022224 <ctime>:
 8022224:	b508      	push	{r3, lr}
 8022226:	f000 f829 	bl	802227c <localtime>
 802222a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 802222e:	f002 bcbf 	b.w	8024bb0 <asctime>
	...

08022234 <__libc_init_array>:
 8022234:	b570      	push	{r4, r5, r6, lr}
 8022236:	4d0d      	ldr	r5, [pc, #52]	; (802226c <__libc_init_array+0x38>)
 8022238:	4c0d      	ldr	r4, [pc, #52]	; (8022270 <__libc_init_array+0x3c>)
 802223a:	1b64      	subs	r4, r4, r5
 802223c:	10a4      	asrs	r4, r4, #2
 802223e:	2600      	movs	r6, #0
 8022240:	42a6      	cmp	r6, r4
 8022242:	d109      	bne.n	8022258 <__libc_init_array+0x24>
 8022244:	4d0b      	ldr	r5, [pc, #44]	; (8022274 <__libc_init_array+0x40>)
 8022246:	4c0c      	ldr	r4, [pc, #48]	; (8022278 <__libc_init_array+0x44>)
 8022248:	f005 f996 	bl	8027578 <_init>
 802224c:	1b64      	subs	r4, r4, r5
 802224e:	10a4      	asrs	r4, r4, #2
 8022250:	2600      	movs	r6, #0
 8022252:	42a6      	cmp	r6, r4
 8022254:	d105      	bne.n	8022262 <__libc_init_array+0x2e>
 8022256:	bd70      	pop	{r4, r5, r6, pc}
 8022258:	f855 3b04 	ldr.w	r3, [r5], #4
 802225c:	4798      	blx	r3
 802225e:	3601      	adds	r6, #1
 8022260:	e7ee      	b.n	8022240 <__libc_init_array+0xc>
 8022262:	f855 3b04 	ldr.w	r3, [r5], #4
 8022266:	4798      	blx	r3
 8022268:	3601      	adds	r6, #1
 802226a:	e7f2      	b.n	8022252 <__libc_init_array+0x1e>
 802226c:	08043778 	.word	0x08043778
 8022270:	08043778 	.word	0x08043778
 8022274:	08043778 	.word	0x08043778
 8022278:	0804377c 	.word	0x0804377c

0802227c <localtime>:
 802227c:	b538      	push	{r3, r4, r5, lr}
 802227e:	4b0b      	ldr	r3, [pc, #44]	; (80222ac <localtime+0x30>)
 8022280:	681d      	ldr	r5, [r3, #0]
 8022282:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8022284:	4604      	mov	r4, r0
 8022286:	b953      	cbnz	r3, 802229e <localtime+0x22>
 8022288:	2024      	movs	r0, #36	; 0x24
 802228a:	f000 f90b 	bl	80224a4 <malloc>
 802228e:	4602      	mov	r2, r0
 8022290:	63e8      	str	r0, [r5, #60]	; 0x3c
 8022292:	b920      	cbnz	r0, 802229e <localtime+0x22>
 8022294:	4b06      	ldr	r3, [pc, #24]	; (80222b0 <localtime+0x34>)
 8022296:	4807      	ldr	r0, [pc, #28]	; (80222b4 <localtime+0x38>)
 8022298:	2132      	movs	r1, #50	; 0x32
 802229a:	f002 fcd1 	bl	8024c40 <__assert_func>
 802229e:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80222a0:	4620      	mov	r0, r4
 80222a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80222a6:	f000 b807 	b.w	80222b8 <localtime_r>
 80222aa:	bf00      	nop
 80222ac:	20000488 	.word	0x20000488
 80222b0:	08042f80 	.word	0x08042f80
 80222b4:	08042f97 	.word	0x08042f97

080222b8 <localtime_r>:
 80222b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80222bc:	4607      	mov	r7, r0
 80222be:	9101      	str	r1, [sp, #4]
 80222c0:	f003 fd22 	bl	8025d08 <__gettzinfo>
 80222c4:	9901      	ldr	r1, [sp, #4]
 80222c6:	4680      	mov	r8, r0
 80222c8:	4638      	mov	r0, r7
 80222ca:	f003 fd21 	bl	8025d10 <gmtime_r>
 80222ce:	6943      	ldr	r3, [r0, #20]
 80222d0:	079a      	lsls	r2, r3, #30
 80222d2:	4604      	mov	r4, r0
 80222d4:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 80222d8:	d105      	bne.n	80222e6 <localtime_r+0x2e>
 80222da:	2264      	movs	r2, #100	; 0x64
 80222dc:	fb96 f3f2 	sdiv	r3, r6, r2
 80222e0:	fb02 6313 	mls	r3, r2, r3, r6
 80222e4:	bb7b      	cbnz	r3, 8022346 <localtime_r+0x8e>
 80222e6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80222ea:	fb96 f5f3 	sdiv	r5, r6, r3
 80222ee:	fb03 6515 	mls	r5, r3, r5, r6
 80222f2:	fab5 f585 	clz	r5, r5
 80222f6:	096d      	lsrs	r5, r5, #5
 80222f8:	4b68      	ldr	r3, [pc, #416]	; (802249c <localtime_r+0x1e4>)
 80222fa:	2230      	movs	r2, #48	; 0x30
 80222fc:	fb02 3505 	mla	r5, r2, r5, r3
 8022300:	f002 f9f2 	bl	80246e8 <__tz_lock>
 8022304:	f002 f9fc 	bl	8024700 <_tzset_unlocked>
 8022308:	4b65      	ldr	r3, [pc, #404]	; (80224a0 <localtime_r+0x1e8>)
 802230a:	681b      	ldr	r3, [r3, #0]
 802230c:	b353      	cbz	r3, 8022364 <localtime_r+0xac>
 802230e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8022312:	42b3      	cmp	r3, r6
 8022314:	d119      	bne.n	802234a <localtime_r+0x92>
 8022316:	f8d8 1000 	ldr.w	r1, [r8]
 802231a:	e9d7 6700 	ldrd	r6, r7, [r7]
 802231e:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 8022322:	b9d1      	cbnz	r1, 802235a <localtime_r+0xa2>
 8022324:	4296      	cmp	r6, r2
 8022326:	eb77 0303 	sbcs.w	r3, r7, r3
 802232a:	da23      	bge.n	8022374 <localtime_r+0xbc>
 802232c:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8022330:	4296      	cmp	r6, r2
 8022332:	eb77 0303 	sbcs.w	r3, r7, r3
 8022336:	bfb4      	ite	lt
 8022338:	2301      	movlt	r3, #1
 802233a:	2300      	movge	r3, #0
 802233c:	6223      	str	r3, [r4, #32]
 802233e:	db1b      	blt.n	8022378 <localtime_r+0xc0>
 8022340:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8022344:	e01a      	b.n	802237c <localtime_r+0xc4>
 8022346:	2501      	movs	r5, #1
 8022348:	e7d6      	b.n	80222f8 <localtime_r+0x40>
 802234a:	4630      	mov	r0, r6
 802234c:	f002 f924 	bl	8024598 <__tzcalc_limits>
 8022350:	2800      	cmp	r0, #0
 8022352:	d1e0      	bne.n	8022316 <localtime_r+0x5e>
 8022354:	f04f 33ff 	mov.w	r3, #4294967295
 8022358:	e004      	b.n	8022364 <localtime_r+0xac>
 802235a:	4296      	cmp	r6, r2
 802235c:	eb77 0303 	sbcs.w	r3, r7, r3
 8022360:	da02      	bge.n	8022368 <localtime_r+0xb0>
 8022362:	2300      	movs	r3, #0
 8022364:	6223      	str	r3, [r4, #32]
 8022366:	e7eb      	b.n	8022340 <localtime_r+0x88>
 8022368:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 802236c:	4296      	cmp	r6, r2
 802236e:	eb77 0303 	sbcs.w	r3, r7, r3
 8022372:	daf6      	bge.n	8022362 <localtime_r+0xaa>
 8022374:	2301      	movs	r3, #1
 8022376:	6223      	str	r3, [r4, #32]
 8022378:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 802237c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8022380:	203c      	movs	r0, #60	; 0x3c
 8022382:	fb91 f6f3 	sdiv	r6, r1, r3
 8022386:	fb03 1316 	mls	r3, r3, r6, r1
 802238a:	6861      	ldr	r1, [r4, #4]
 802238c:	fb93 f2f0 	sdiv	r2, r3, r0
 8022390:	fb00 3012 	mls	r0, r0, r2, r3
 8022394:	6823      	ldr	r3, [r4, #0]
 8022396:	1a89      	subs	r1, r1, r2
 8022398:	68a2      	ldr	r2, [r4, #8]
 802239a:	6061      	str	r1, [r4, #4]
 802239c:	1a1b      	subs	r3, r3, r0
 802239e:	1b92      	subs	r2, r2, r6
 80223a0:	2b3b      	cmp	r3, #59	; 0x3b
 80223a2:	6023      	str	r3, [r4, #0]
 80223a4:	60a2      	str	r2, [r4, #8]
 80223a6:	dd35      	ble.n	8022414 <localtime_r+0x15c>
 80223a8:	3101      	adds	r1, #1
 80223aa:	6061      	str	r1, [r4, #4]
 80223ac:	3b3c      	subs	r3, #60	; 0x3c
 80223ae:	6023      	str	r3, [r4, #0]
 80223b0:	6863      	ldr	r3, [r4, #4]
 80223b2:	2b3b      	cmp	r3, #59	; 0x3b
 80223b4:	dd34      	ble.n	8022420 <localtime_r+0x168>
 80223b6:	3201      	adds	r2, #1
 80223b8:	60a2      	str	r2, [r4, #8]
 80223ba:	3b3c      	subs	r3, #60	; 0x3c
 80223bc:	6063      	str	r3, [r4, #4]
 80223be:	68a3      	ldr	r3, [r4, #8]
 80223c0:	2b17      	cmp	r3, #23
 80223c2:	dd33      	ble.n	802242c <localtime_r+0x174>
 80223c4:	69e2      	ldr	r2, [r4, #28]
 80223c6:	3201      	adds	r2, #1
 80223c8:	61e2      	str	r2, [r4, #28]
 80223ca:	69a2      	ldr	r2, [r4, #24]
 80223cc:	3201      	adds	r2, #1
 80223ce:	2a06      	cmp	r2, #6
 80223d0:	bfc8      	it	gt
 80223d2:	2200      	movgt	r2, #0
 80223d4:	61a2      	str	r2, [r4, #24]
 80223d6:	68e2      	ldr	r2, [r4, #12]
 80223d8:	3b18      	subs	r3, #24
 80223da:	3201      	adds	r2, #1
 80223dc:	60a3      	str	r3, [r4, #8]
 80223de:	6923      	ldr	r3, [r4, #16]
 80223e0:	60e2      	str	r2, [r4, #12]
 80223e2:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80223e6:	428a      	cmp	r2, r1
 80223e8:	dd0e      	ble.n	8022408 <localtime_r+0x150>
 80223ea:	2b0b      	cmp	r3, #11
 80223ec:	eba2 0201 	sub.w	r2, r2, r1
 80223f0:	60e2      	str	r2, [r4, #12]
 80223f2:	f103 0201 	add.w	r2, r3, #1
 80223f6:	bf09      	itett	eq
 80223f8:	6963      	ldreq	r3, [r4, #20]
 80223fa:	6122      	strne	r2, [r4, #16]
 80223fc:	2200      	moveq	r2, #0
 80223fe:	3301      	addeq	r3, #1
 8022400:	bf02      	ittt	eq
 8022402:	6122      	streq	r2, [r4, #16]
 8022404:	6163      	streq	r3, [r4, #20]
 8022406:	61e2      	streq	r2, [r4, #28]
 8022408:	f002 f974 	bl	80246f4 <__tz_unlock>
 802240c:	4620      	mov	r0, r4
 802240e:	b002      	add	sp, #8
 8022410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022414:	2b00      	cmp	r3, #0
 8022416:	dacb      	bge.n	80223b0 <localtime_r+0xf8>
 8022418:	3901      	subs	r1, #1
 802241a:	6061      	str	r1, [r4, #4]
 802241c:	333c      	adds	r3, #60	; 0x3c
 802241e:	e7c6      	b.n	80223ae <localtime_r+0xf6>
 8022420:	2b00      	cmp	r3, #0
 8022422:	dacc      	bge.n	80223be <localtime_r+0x106>
 8022424:	3a01      	subs	r2, #1
 8022426:	60a2      	str	r2, [r4, #8]
 8022428:	333c      	adds	r3, #60	; 0x3c
 802242a:	e7c7      	b.n	80223bc <localtime_r+0x104>
 802242c:	2b00      	cmp	r3, #0
 802242e:	daeb      	bge.n	8022408 <localtime_r+0x150>
 8022430:	69e2      	ldr	r2, [r4, #28]
 8022432:	3a01      	subs	r2, #1
 8022434:	61e2      	str	r2, [r4, #28]
 8022436:	69a2      	ldr	r2, [r4, #24]
 8022438:	3a01      	subs	r2, #1
 802243a:	bf48      	it	mi
 802243c:	2206      	movmi	r2, #6
 802243e:	61a2      	str	r2, [r4, #24]
 8022440:	68e2      	ldr	r2, [r4, #12]
 8022442:	3318      	adds	r3, #24
 8022444:	3a01      	subs	r2, #1
 8022446:	60e2      	str	r2, [r4, #12]
 8022448:	60a3      	str	r3, [r4, #8]
 802244a:	2a00      	cmp	r2, #0
 802244c:	d1dc      	bne.n	8022408 <localtime_r+0x150>
 802244e:	6923      	ldr	r3, [r4, #16]
 8022450:	3b01      	subs	r3, #1
 8022452:	d405      	bmi.n	8022460 <localtime_r+0x1a8>
 8022454:	6123      	str	r3, [r4, #16]
 8022456:	6923      	ldr	r3, [r4, #16]
 8022458:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 802245c:	60e3      	str	r3, [r4, #12]
 802245e:	e7d3      	b.n	8022408 <localtime_r+0x150>
 8022460:	230b      	movs	r3, #11
 8022462:	6123      	str	r3, [r4, #16]
 8022464:	6963      	ldr	r3, [r4, #20]
 8022466:	1e5a      	subs	r2, r3, #1
 8022468:	6162      	str	r2, [r4, #20]
 802246a:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 802246e:	0793      	lsls	r3, r2, #30
 8022470:	d105      	bne.n	802247e <localtime_r+0x1c6>
 8022472:	2164      	movs	r1, #100	; 0x64
 8022474:	fb92 f3f1 	sdiv	r3, r2, r1
 8022478:	fb01 2313 	mls	r3, r1, r3, r2
 802247c:	b963      	cbnz	r3, 8022498 <localtime_r+0x1e0>
 802247e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8022482:	fb92 f3f1 	sdiv	r3, r2, r1
 8022486:	fb01 2313 	mls	r3, r1, r3, r2
 802248a:	fab3 f383 	clz	r3, r3
 802248e:	095b      	lsrs	r3, r3, #5
 8022490:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8022494:	61e3      	str	r3, [r4, #28]
 8022496:	e7de      	b.n	8022456 <localtime_r+0x19e>
 8022498:	2301      	movs	r3, #1
 802249a:	e7f9      	b.n	8022490 <localtime_r+0x1d8>
 802249c:	08043058 	.word	0x08043058
 80224a0:	2001adb8 	.word	0x2001adb8

080224a4 <malloc>:
 80224a4:	4b02      	ldr	r3, [pc, #8]	; (80224b0 <malloc+0xc>)
 80224a6:	4601      	mov	r1, r0
 80224a8:	6818      	ldr	r0, [r3, #0]
 80224aa:	f000 bb17 	b.w	8022adc <_malloc_r>
 80224ae:	bf00      	nop
 80224b0:	20000488 	.word	0x20000488

080224b4 <free>:
 80224b4:	4b02      	ldr	r3, [pc, #8]	; (80224c0 <free+0xc>)
 80224b6:	4601      	mov	r1, r0
 80224b8:	6818      	ldr	r0, [r3, #0]
 80224ba:	f000 babf 	b.w	8022a3c <_free_r>
 80224be:	bf00      	nop
 80224c0:	20000488 	.word	0x20000488

080224c4 <memcmp>:
 80224c4:	b530      	push	{r4, r5, lr}
 80224c6:	3901      	subs	r1, #1
 80224c8:	2400      	movs	r4, #0
 80224ca:	42a2      	cmp	r2, r4
 80224cc:	d101      	bne.n	80224d2 <memcmp+0xe>
 80224ce:	2000      	movs	r0, #0
 80224d0:	e005      	b.n	80224de <memcmp+0x1a>
 80224d2:	5d03      	ldrb	r3, [r0, r4]
 80224d4:	3401      	adds	r4, #1
 80224d6:	5d0d      	ldrb	r5, [r1, r4]
 80224d8:	42ab      	cmp	r3, r5
 80224da:	d0f6      	beq.n	80224ca <memcmp+0x6>
 80224dc:	1b58      	subs	r0, r3, r5
 80224de:	bd30      	pop	{r4, r5, pc}

080224e0 <memcpy>:
 80224e0:	440a      	add	r2, r1
 80224e2:	4291      	cmp	r1, r2
 80224e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80224e8:	d100      	bne.n	80224ec <memcpy+0xc>
 80224ea:	4770      	bx	lr
 80224ec:	b510      	push	{r4, lr}
 80224ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80224f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80224f6:	4291      	cmp	r1, r2
 80224f8:	d1f9      	bne.n	80224ee <memcpy+0xe>
 80224fa:	bd10      	pop	{r4, pc}

080224fc <memmove>:
 80224fc:	4288      	cmp	r0, r1
 80224fe:	b510      	push	{r4, lr}
 8022500:	eb01 0402 	add.w	r4, r1, r2
 8022504:	d902      	bls.n	802250c <memmove+0x10>
 8022506:	4284      	cmp	r4, r0
 8022508:	4623      	mov	r3, r4
 802250a:	d807      	bhi.n	802251c <memmove+0x20>
 802250c:	1e43      	subs	r3, r0, #1
 802250e:	42a1      	cmp	r1, r4
 8022510:	d008      	beq.n	8022524 <memmove+0x28>
 8022512:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022516:	f803 2f01 	strb.w	r2, [r3, #1]!
 802251a:	e7f8      	b.n	802250e <memmove+0x12>
 802251c:	4402      	add	r2, r0
 802251e:	4601      	mov	r1, r0
 8022520:	428a      	cmp	r2, r1
 8022522:	d100      	bne.n	8022526 <memmove+0x2a>
 8022524:	bd10      	pop	{r4, pc}
 8022526:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802252a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802252e:	e7f7      	b.n	8022520 <memmove+0x24>

08022530 <memset>:
 8022530:	4402      	add	r2, r0
 8022532:	4603      	mov	r3, r0
 8022534:	4293      	cmp	r3, r2
 8022536:	d100      	bne.n	802253a <memset+0xa>
 8022538:	4770      	bx	lr
 802253a:	f803 1b01 	strb.w	r1, [r3], #1
 802253e:	e7f9      	b.n	8022534 <memset+0x4>

08022540 <validate_structure>:
 8022540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022542:	6801      	ldr	r1, [r0, #0]
 8022544:	293b      	cmp	r1, #59	; 0x3b
 8022546:	4604      	mov	r4, r0
 8022548:	d911      	bls.n	802256e <validate_structure+0x2e>
 802254a:	223c      	movs	r2, #60	; 0x3c
 802254c:	4668      	mov	r0, sp
 802254e:	f002 fba5 	bl	8024c9c <div>
 8022552:	9a01      	ldr	r2, [sp, #4]
 8022554:	6863      	ldr	r3, [r4, #4]
 8022556:	9900      	ldr	r1, [sp, #0]
 8022558:	2a00      	cmp	r2, #0
 802255a:	440b      	add	r3, r1
 802255c:	6063      	str	r3, [r4, #4]
 802255e:	bfbb      	ittet	lt
 8022560:	323c      	addlt	r2, #60	; 0x3c
 8022562:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8022566:	6022      	strge	r2, [r4, #0]
 8022568:	6022      	strlt	r2, [r4, #0]
 802256a:	bfb8      	it	lt
 802256c:	6063      	strlt	r3, [r4, #4]
 802256e:	6861      	ldr	r1, [r4, #4]
 8022570:	293b      	cmp	r1, #59	; 0x3b
 8022572:	d911      	bls.n	8022598 <validate_structure+0x58>
 8022574:	223c      	movs	r2, #60	; 0x3c
 8022576:	4668      	mov	r0, sp
 8022578:	f002 fb90 	bl	8024c9c <div>
 802257c:	9a01      	ldr	r2, [sp, #4]
 802257e:	68a3      	ldr	r3, [r4, #8]
 8022580:	9900      	ldr	r1, [sp, #0]
 8022582:	2a00      	cmp	r2, #0
 8022584:	440b      	add	r3, r1
 8022586:	60a3      	str	r3, [r4, #8]
 8022588:	bfbb      	ittet	lt
 802258a:	323c      	addlt	r2, #60	; 0x3c
 802258c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8022590:	6062      	strge	r2, [r4, #4]
 8022592:	6062      	strlt	r2, [r4, #4]
 8022594:	bfb8      	it	lt
 8022596:	60a3      	strlt	r3, [r4, #8]
 8022598:	68a1      	ldr	r1, [r4, #8]
 802259a:	2917      	cmp	r1, #23
 802259c:	d911      	bls.n	80225c2 <validate_structure+0x82>
 802259e:	2218      	movs	r2, #24
 80225a0:	4668      	mov	r0, sp
 80225a2:	f002 fb7b 	bl	8024c9c <div>
 80225a6:	9a01      	ldr	r2, [sp, #4]
 80225a8:	68e3      	ldr	r3, [r4, #12]
 80225aa:	9900      	ldr	r1, [sp, #0]
 80225ac:	2a00      	cmp	r2, #0
 80225ae:	440b      	add	r3, r1
 80225b0:	60e3      	str	r3, [r4, #12]
 80225b2:	bfbb      	ittet	lt
 80225b4:	3218      	addlt	r2, #24
 80225b6:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80225ba:	60a2      	strge	r2, [r4, #8]
 80225bc:	60a2      	strlt	r2, [r4, #8]
 80225be:	bfb8      	it	lt
 80225c0:	60e3      	strlt	r3, [r4, #12]
 80225c2:	6921      	ldr	r1, [r4, #16]
 80225c4:	290b      	cmp	r1, #11
 80225c6:	d911      	bls.n	80225ec <validate_structure+0xac>
 80225c8:	220c      	movs	r2, #12
 80225ca:	4668      	mov	r0, sp
 80225cc:	f002 fb66 	bl	8024c9c <div>
 80225d0:	9a01      	ldr	r2, [sp, #4]
 80225d2:	6963      	ldr	r3, [r4, #20]
 80225d4:	9900      	ldr	r1, [sp, #0]
 80225d6:	2a00      	cmp	r2, #0
 80225d8:	440b      	add	r3, r1
 80225da:	6163      	str	r3, [r4, #20]
 80225dc:	bfbb      	ittet	lt
 80225de:	320c      	addlt	r2, #12
 80225e0:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80225e4:	6122      	strge	r2, [r4, #16]
 80225e6:	6122      	strlt	r2, [r4, #16]
 80225e8:	bfb8      	it	lt
 80225ea:	6163      	strlt	r3, [r4, #20]
 80225ec:	6963      	ldr	r3, [r4, #20]
 80225ee:	0799      	lsls	r1, r3, #30
 80225f0:	d120      	bne.n	8022634 <validate_structure+0xf4>
 80225f2:	2164      	movs	r1, #100	; 0x64
 80225f4:	fb93 f2f1 	sdiv	r2, r3, r1
 80225f8:	fb01 3212 	mls	r2, r1, r2, r3
 80225fc:	b9e2      	cbnz	r2, 8022638 <validate_structure+0xf8>
 80225fe:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8022602:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8022606:	fb93 f2f1 	sdiv	r2, r3, r1
 802260a:	fb01 3312 	mls	r3, r1, r2, r3
 802260e:	2b00      	cmp	r3, #0
 8022610:	bf14      	ite	ne
 8022612:	231c      	movne	r3, #28
 8022614:	231d      	moveq	r3, #29
 8022616:	68e2      	ldr	r2, [r4, #12]
 8022618:	2a00      	cmp	r2, #0
 802261a:	dc0f      	bgt.n	802263c <validate_structure+0xfc>
 802261c:	4f33      	ldr	r7, [pc, #204]	; (80226ec <validate_structure+0x1ac>)
 802261e:	260b      	movs	r6, #11
 8022620:	2064      	movs	r0, #100	; 0x64
 8022622:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8022626:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 802262a:	f1bc 0f00 	cmp.w	ip, #0
 802262e:	dd31      	ble.n	8022694 <validate_structure+0x154>
 8022630:	b003      	add	sp, #12
 8022632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022634:	231c      	movs	r3, #28
 8022636:	e7ee      	b.n	8022616 <validate_structure+0xd6>
 8022638:	231d      	movs	r3, #29
 802263a:	e7ec      	b.n	8022616 <validate_structure+0xd6>
 802263c:	4f2b      	ldr	r7, [pc, #172]	; (80226ec <validate_structure+0x1ac>)
 802263e:	f04f 0c00 	mov.w	ip, #0
 8022642:	2564      	movs	r5, #100	; 0x64
 8022644:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8022648:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 802264c:	2a01      	cmp	r2, #1
 802264e:	bf14      	ite	ne
 8022650:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8022654:	4618      	moveq	r0, r3
 8022656:	4281      	cmp	r1, r0
 8022658:	ddea      	ble.n	8022630 <validate_structure+0xf0>
 802265a:	3201      	adds	r2, #1
 802265c:	1a09      	subs	r1, r1, r0
 802265e:	2a0c      	cmp	r2, #12
 8022660:	60e1      	str	r1, [r4, #12]
 8022662:	6122      	str	r2, [r4, #16]
 8022664:	d1f0      	bne.n	8022648 <validate_structure+0x108>
 8022666:	6963      	ldr	r3, [r4, #20]
 8022668:	1c5a      	adds	r2, r3, #1
 802266a:	0791      	lsls	r1, r2, #30
 802266c:	e9c4 c204 	strd	ip, r2, [r4, #16]
 8022670:	d137      	bne.n	80226e2 <validate_structure+0x1a2>
 8022672:	fb92 f1f5 	sdiv	r1, r2, r5
 8022676:	fb05 2211 	mls	r2, r5, r1, r2
 802267a:	2a00      	cmp	r2, #0
 802267c:	d133      	bne.n	80226e6 <validate_structure+0x1a6>
 802267e:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8022682:	fb93 f2f6 	sdiv	r2, r3, r6
 8022686:	fb06 3312 	mls	r3, r6, r2, r3
 802268a:	2b00      	cmp	r3, #0
 802268c:	bf14      	ite	ne
 802268e:	231c      	movne	r3, #28
 8022690:	231d      	moveq	r3, #29
 8022692:	e7d9      	b.n	8022648 <validate_structure+0x108>
 8022694:	6921      	ldr	r1, [r4, #16]
 8022696:	3901      	subs	r1, #1
 8022698:	6121      	str	r1, [r4, #16]
 802269a:	3101      	adds	r1, #1
 802269c:	d114      	bne.n	80226c8 <validate_structure+0x188>
 802269e:	6963      	ldr	r3, [r4, #20]
 80226a0:	1e59      	subs	r1, r3, #1
 80226a2:	078a      	lsls	r2, r1, #30
 80226a4:	e9c4 6104 	strd	r6, r1, [r4, #16]
 80226a8:	d117      	bne.n	80226da <validate_structure+0x19a>
 80226aa:	fb91 f2f0 	sdiv	r2, r1, r0
 80226ae:	fb00 1112 	mls	r1, r0, r2, r1
 80226b2:	b9a1      	cbnz	r1, 80226de <validate_structure+0x19e>
 80226b4:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80226b8:	fb93 f2f5 	sdiv	r2, r3, r5
 80226bc:	fb05 3312 	mls	r3, r5, r2, r3
 80226c0:	2b00      	cmp	r3, #0
 80226c2:	bf14      	ite	ne
 80226c4:	231c      	movne	r3, #28
 80226c6:	231d      	moveq	r3, #29
 80226c8:	6922      	ldr	r2, [r4, #16]
 80226ca:	2a01      	cmp	r2, #1
 80226cc:	bf14      	ite	ne
 80226ce:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 80226d2:	461a      	moveq	r2, r3
 80226d4:	4462      	add	r2, ip
 80226d6:	60e2      	str	r2, [r4, #12]
 80226d8:	e7a5      	b.n	8022626 <validate_structure+0xe6>
 80226da:	231c      	movs	r3, #28
 80226dc:	e7f4      	b.n	80226c8 <validate_structure+0x188>
 80226de:	231d      	movs	r3, #29
 80226e0:	e7f2      	b.n	80226c8 <validate_structure+0x188>
 80226e2:	231c      	movs	r3, #28
 80226e4:	e7b0      	b.n	8022648 <validate_structure+0x108>
 80226e6:	231d      	movs	r3, #29
 80226e8:	e7ae      	b.n	8022648 <validate_structure+0x108>
 80226ea:	bf00      	nop
 80226ec:	08042ff8 	.word	0x08042ff8

080226f0 <mktime>:
 80226f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80226f4:	b08b      	sub	sp, #44	; 0x2c
 80226f6:	4605      	mov	r5, r0
 80226f8:	f003 fb06 	bl	8025d08 <__gettzinfo>
 80226fc:	4607      	mov	r7, r0
 80226fe:	4628      	mov	r0, r5
 8022700:	f7ff ff1e 	bl	8022540 <validate_structure>
 8022704:	e9d5 2300 	ldrd	r2, r3, [r5]
 8022708:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 802270c:	68a8      	ldr	r0, [r5, #8]
 802270e:	696e      	ldr	r6, [r5, #20]
 8022710:	fb0a 2303 	mla	r3, sl, r3, r2
 8022714:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 8022718:	fb0a 3a00 	mla	sl, sl, r0, r3
 802271c:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 8022720:	4ac3      	ldr	r2, [pc, #780]	; (8022a30 <mktime+0x340>)
 8022722:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8022726:	3c01      	subs	r4, #1
 8022728:	2b01      	cmp	r3, #1
 802272a:	4414      	add	r4, r2
 802272c:	dd11      	ble.n	8022752 <mktime+0x62>
 802272e:	07b1      	lsls	r1, r6, #30
 8022730:	d10f      	bne.n	8022752 <mktime+0x62>
 8022732:	2264      	movs	r2, #100	; 0x64
 8022734:	fb96 f3f2 	sdiv	r3, r6, r2
 8022738:	fb02 6313 	mls	r3, r2, r3, r6
 802273c:	b943      	cbnz	r3, 8022750 <mktime+0x60>
 802273e:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8022742:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8022746:	fb91 f3f2 	sdiv	r3, r1, r2
 802274a:	fb02 1313 	mls	r3, r2, r3, r1
 802274e:	b903      	cbnz	r3, 8022752 <mktime+0x62>
 8022750:	3401      	adds	r4, #1
 8022752:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8022756:	3310      	adds	r3, #16
 8022758:	f644 6220 	movw	r2, #20000	; 0x4e20
 802275c:	4293      	cmp	r3, r2
 802275e:	61ec      	str	r4, [r5, #28]
 8022760:	f200 8161 	bhi.w	8022a26 <mktime+0x336>
 8022764:	2e46      	cmp	r6, #70	; 0x46
 8022766:	dd77      	ble.n	8022858 <mktime+0x168>
 8022768:	2346      	movs	r3, #70	; 0x46
 802276a:	f240 1e6d 	movw	lr, #365	; 0x16d
 802276e:	2164      	movs	r1, #100	; 0x64
 8022770:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8022774:	079a      	lsls	r2, r3, #30
 8022776:	d169      	bne.n	802284c <mktime+0x15c>
 8022778:	fb93 f2f1 	sdiv	r2, r3, r1
 802277c:	fb01 3212 	mls	r2, r1, r2, r3
 8022780:	2a00      	cmp	r2, #0
 8022782:	d166      	bne.n	8022852 <mktime+0x162>
 8022784:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8022788:	fb9c f2f0 	sdiv	r2, ip, r0
 802278c:	fb00 c212 	mls	r2, r0, r2, ip
 8022790:	2a00      	cmp	r2, #0
 8022792:	bf14      	ite	ne
 8022794:	4672      	movne	r2, lr
 8022796:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 802279a:	3301      	adds	r3, #1
 802279c:	429e      	cmp	r6, r3
 802279e:	4414      	add	r4, r2
 80227a0:	d1e8      	bne.n	8022774 <mktime+0x84>
 80227a2:	4ba4      	ldr	r3, [pc, #656]	; (8022a34 <mktime+0x344>)
 80227a4:	ea4f 7bea 	mov.w	fp, sl, asr #31
 80227a8:	fbc3 ab04 	smlal	sl, fp, r3, r4
 80227ac:	f001 ff9c 	bl	80246e8 <__tz_lock>
 80227b0:	f001 ffa6 	bl	8024700 <_tzset_unlocked>
 80227b4:	4ba0      	ldr	r3, [pc, #640]	; (8022a38 <mktime+0x348>)
 80227b6:	f8d3 9000 	ldr.w	r9, [r3]
 80227ba:	f1b9 0f00 	cmp.w	r9, #0
 80227be:	d03f      	beq.n	8022840 <mktime+0x150>
 80227c0:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80227c4:	6968      	ldr	r0, [r5, #20]
 80227c6:	687b      	ldr	r3, [r7, #4]
 80227c8:	f1b9 0f01 	cmp.w	r9, #1
 80227cc:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80227d0:	46c8      	mov	r8, r9
 80227d2:	bfa8      	it	ge
 80227d4:	f04f 0801 	movge.w	r8, #1
 80227d8:	4283      	cmp	r3, r0
 80227da:	d17f      	bne.n	80228dc <mktime+0x1ec>
 80227dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80227de:	4619      	mov	r1, r3
 80227e0:	17da      	asrs	r2, r3, #31
 80227e2:	e9cd 1200 	strd	r1, r2, [sp]
 80227e6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 80227ea:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80227ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80227f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80227f4:	1a80      	subs	r0, r0, r2
 80227f6:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 80227fa:	4582      	cmp	sl, r0
 80227fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8022800:	eb7b 0101 	sbcs.w	r1, fp, r1
 8022804:	da71      	bge.n	80228ea <mktime+0x1fa>
 8022806:	9800      	ldr	r0, [sp, #0]
 8022808:	6a39      	ldr	r1, [r7, #32]
 802280a:	1a09      	subs	r1, r1, r0
 802280c:	9104      	str	r1, [sp, #16]
 802280e:	9801      	ldr	r0, [sp, #4]
 8022810:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8022812:	eb61 0100 	sbc.w	r1, r1, r0
 8022816:	9105      	str	r1, [sp, #20]
 8022818:	6839      	ldr	r1, [r7, #0]
 802281a:	2900      	cmp	r1, #0
 802281c:	d075      	beq.n	802290a <mktime+0x21a>
 802281e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022822:	4582      	cmp	sl, r0
 8022824:	eb7b 0101 	sbcs.w	r1, fp, r1
 8022828:	db05      	blt.n	8022836 <mktime+0x146>
 802282a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802282e:	4582      	cmp	sl, r0
 8022830:	eb7b 0101 	sbcs.w	r1, fp, r1
 8022834:	db6f      	blt.n	8022916 <mktime+0x226>
 8022836:	f1b9 0f00 	cmp.w	r9, #0
 802283a:	f04f 0900 	mov.w	r9, #0
 802283e:	da6f      	bge.n	8022920 <mktime+0x230>
 8022840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022842:	eb1a 0a03 	adds.w	sl, sl, r3
 8022846:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 802284a:	e0ae      	b.n	80229aa <mktime+0x2ba>
 802284c:	f240 126d 	movw	r2, #365	; 0x16d
 8022850:	e7a3      	b.n	802279a <mktime+0xaa>
 8022852:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8022856:	e7a0      	b.n	802279a <mktime+0xaa>
 8022858:	d0a3      	beq.n	80227a2 <mktime+0xb2>
 802285a:	2345      	movs	r3, #69	; 0x45
 802285c:	f240 1e6d 	movw	lr, #365	; 0x16d
 8022860:	2164      	movs	r1, #100	; 0x64
 8022862:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8022866:	e012      	b.n	802288e <mktime+0x19e>
 8022868:	bb62      	cbnz	r2, 80228c4 <mktime+0x1d4>
 802286a:	fb93 f2f1 	sdiv	r2, r3, r1
 802286e:	fb01 3212 	mls	r2, r1, r2, r3
 8022872:	bb52      	cbnz	r2, 80228ca <mktime+0x1da>
 8022874:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8022878:	fb9c f2f0 	sdiv	r2, ip, r0
 802287c:	fb00 c212 	mls	r2, r0, r2, ip
 8022880:	2a00      	cmp	r2, #0
 8022882:	bf14      	ite	ne
 8022884:	4672      	movne	r2, lr
 8022886:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 802288a:	1aa4      	subs	r4, r4, r2
 802288c:	3b01      	subs	r3, #1
 802288e:	429e      	cmp	r6, r3
 8022890:	f003 0203 	and.w	r2, r3, #3
 8022894:	dbe8      	blt.n	8022868 <mktime+0x178>
 8022896:	b9da      	cbnz	r2, 80228d0 <mktime+0x1e0>
 8022898:	2264      	movs	r2, #100	; 0x64
 802289a:	fb96 f3f2 	sdiv	r3, r6, r2
 802289e:	fb02 6313 	mls	r3, r2, r3, r6
 80228a2:	b9c3      	cbnz	r3, 80228d6 <mktime+0x1e6>
 80228a4:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 80228a8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80228ac:	fb91 f3f2 	sdiv	r3, r1, r2
 80228b0:	fb02 1313 	mls	r3, r2, r3, r1
 80228b4:	2b00      	cmp	r3, #0
 80228b6:	f240 136d 	movw	r3, #365	; 0x16d
 80228ba:	bf08      	it	eq
 80228bc:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 80228c0:	1ae4      	subs	r4, r4, r3
 80228c2:	e76e      	b.n	80227a2 <mktime+0xb2>
 80228c4:	f240 126d 	movw	r2, #365	; 0x16d
 80228c8:	e7df      	b.n	802288a <mktime+0x19a>
 80228ca:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80228ce:	e7dc      	b.n	802288a <mktime+0x19a>
 80228d0:	f240 136d 	movw	r3, #365	; 0x16d
 80228d4:	e7f4      	b.n	80228c0 <mktime+0x1d0>
 80228d6:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 80228da:	e7f1      	b.n	80228c0 <mktime+0x1d0>
 80228dc:	f001 fe5c 	bl	8024598 <__tzcalc_limits>
 80228e0:	2800      	cmp	r0, #0
 80228e2:	f47f af7b 	bne.w	80227dc <mktime+0xec>
 80228e6:	46c1      	mov	r9, r8
 80228e8:	e054      	b.n	8022994 <mktime+0x2a4>
 80228ea:	9800      	ldr	r0, [sp, #0]
 80228ec:	9902      	ldr	r1, [sp, #8]
 80228ee:	1a09      	subs	r1, r1, r0
 80228f0:	9108      	str	r1, [sp, #32]
 80228f2:	9801      	ldr	r0, [sp, #4]
 80228f4:	9903      	ldr	r1, [sp, #12]
 80228f6:	eb61 0100 	sbc.w	r1, r1, r0
 80228fa:	9109      	str	r1, [sp, #36]	; 0x24
 80228fc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8022900:	4582      	cmp	sl, r0
 8022902:	eb7b 0101 	sbcs.w	r1, fp, r1
 8022906:	dbee      	blt.n	80228e6 <mktime+0x1f6>
 8022908:	e77d      	b.n	8022806 <mktime+0x116>
 802290a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802290e:	4582      	cmp	sl, r0
 8022910:	eb7b 0101 	sbcs.w	r1, fp, r1
 8022914:	db89      	blt.n	802282a <mktime+0x13a>
 8022916:	f1b9 0f00 	cmp.w	r9, #0
 802291a:	db3f      	blt.n	802299c <mktime+0x2ac>
 802291c:	f04f 0901 	mov.w	r9, #1
 8022920:	ea88 0809 	eor.w	r8, r8, r9
 8022924:	f1b8 0f01 	cmp.w	r8, #1
 8022928:	d134      	bne.n	8022994 <mktime+0x2a4>
 802292a:	f1b9 0f00 	cmp.w	r9, #0
 802292e:	d04f      	beq.n	80229d0 <mktime+0x2e0>
 8022930:	1ad3      	subs	r3, r2, r3
 8022932:	682a      	ldr	r2, [r5, #0]
 8022934:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8022938:	441a      	add	r2, r3
 802293a:	eb1a 0a03 	adds.w	sl, sl, r3
 802293e:	602a      	str	r2, [r5, #0]
 8022940:	4628      	mov	r0, r5
 8022942:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8022946:	f7ff fdfb 	bl	8022540 <validate_structure>
 802294a:	68ea      	ldr	r2, [r5, #12]
 802294c:	ebb2 0208 	subs.w	r2, r2, r8
 8022950:	d020      	beq.n	8022994 <mktime+0x2a4>
 8022952:	2a01      	cmp	r2, #1
 8022954:	dc3e      	bgt.n	80229d4 <mktime+0x2e4>
 8022956:	1c90      	adds	r0, r2, #2
 8022958:	bfd8      	it	le
 802295a:	2201      	movle	r2, #1
 802295c:	69eb      	ldr	r3, [r5, #28]
 802295e:	18d3      	adds	r3, r2, r3
 8022960:	4414      	add	r4, r2
 8022962:	d540      	bpl.n	80229e6 <mktime+0x2f6>
 8022964:	1e72      	subs	r2, r6, #1
 8022966:	0791      	lsls	r1, r2, #30
 8022968:	d137      	bne.n	80229da <mktime+0x2ea>
 802296a:	2164      	movs	r1, #100	; 0x64
 802296c:	fb92 f3f1 	sdiv	r3, r2, r1
 8022970:	fb01 2313 	mls	r3, r1, r3, r2
 8022974:	bba3      	cbnz	r3, 80229e0 <mktime+0x2f0>
 8022976:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 802297a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802297e:	fb96 f3f2 	sdiv	r3, r6, r2
 8022982:	fb02 6613 	mls	r6, r2, r3, r6
 8022986:	2e00      	cmp	r6, #0
 8022988:	f240 136d 	movw	r3, #365	; 0x16d
 802298c:	bf18      	it	ne
 802298e:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8022992:	61eb      	str	r3, [r5, #28]
 8022994:	f1b9 0f01 	cmp.w	r9, #1
 8022998:	f47f af52 	bne.w	8022840 <mktime+0x150>
 802299c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802299e:	eb1a 0a03 	adds.w	sl, sl, r3
 80229a2:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80229a6:	f04f 0901 	mov.w	r9, #1
 80229aa:	f001 fea3 	bl	80246f4 <__tz_unlock>
 80229ae:	3404      	adds	r4, #4
 80229b0:	2307      	movs	r3, #7
 80229b2:	fb94 f3f3 	sdiv	r3, r4, r3
 80229b6:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80229ba:	1ae4      	subs	r4, r4, r3
 80229bc:	bf48      	it	mi
 80229be:	3407      	addmi	r4, #7
 80229c0:	f8c5 9020 	str.w	r9, [r5, #32]
 80229c4:	61ac      	str	r4, [r5, #24]
 80229c6:	4650      	mov	r0, sl
 80229c8:	4659      	mov	r1, fp
 80229ca:	b00b      	add	sp, #44	; 0x2c
 80229cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80229d0:	1a9b      	subs	r3, r3, r2
 80229d2:	e7ae      	b.n	8022932 <mktime+0x242>
 80229d4:	f04f 32ff 	mov.w	r2, #4294967295
 80229d8:	e7c0      	b.n	802295c <mktime+0x26c>
 80229da:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 80229de:	e7d8      	b.n	8022992 <mktime+0x2a2>
 80229e0:	f240 136d 	movw	r3, #365	; 0x16d
 80229e4:	e7d5      	b.n	8022992 <mktime+0x2a2>
 80229e6:	07b2      	lsls	r2, r6, #30
 80229e8:	d117      	bne.n	8022a1a <mktime+0x32a>
 80229ea:	2164      	movs	r1, #100	; 0x64
 80229ec:	fb96 f2f1 	sdiv	r2, r6, r1
 80229f0:	fb01 6212 	mls	r2, r1, r2, r6
 80229f4:	b9a2      	cbnz	r2, 8022a20 <mktime+0x330>
 80229f6:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80229fa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80229fe:	fb96 f2f1 	sdiv	r2, r6, r1
 8022a02:	fb01 6612 	mls	r6, r1, r2, r6
 8022a06:	2e00      	cmp	r6, #0
 8022a08:	f240 126d 	movw	r2, #365	; 0x16d
 8022a0c:	bf08      	it	eq
 8022a0e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8022a12:	4293      	cmp	r3, r2
 8022a14:	bfa8      	it	ge
 8022a16:	1a9b      	subge	r3, r3, r2
 8022a18:	e7bb      	b.n	8022992 <mktime+0x2a2>
 8022a1a:	f240 126d 	movw	r2, #365	; 0x16d
 8022a1e:	e7f8      	b.n	8022a12 <mktime+0x322>
 8022a20:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8022a24:	e7f5      	b.n	8022a12 <mktime+0x322>
 8022a26:	f04f 3aff 	mov.w	sl, #4294967295
 8022a2a:	f04f 3bff 	mov.w	fp, #4294967295
 8022a2e:	e7ca      	b.n	80229c6 <mktime+0x2d6>
 8022a30:	08043028 	.word	0x08043028
 8022a34:	00015180 	.word	0x00015180
 8022a38:	2001adb8 	.word	0x2001adb8

08022a3c <_free_r>:
 8022a3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8022a3e:	2900      	cmp	r1, #0
 8022a40:	d048      	beq.n	8022ad4 <_free_r+0x98>
 8022a42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022a46:	9001      	str	r0, [sp, #4]
 8022a48:	2b00      	cmp	r3, #0
 8022a4a:	f1a1 0404 	sub.w	r4, r1, #4
 8022a4e:	bfb8      	it	lt
 8022a50:	18e4      	addlt	r4, r4, r3
 8022a52:	f003 faa3 	bl	8025f9c <__malloc_lock>
 8022a56:	4a20      	ldr	r2, [pc, #128]	; (8022ad8 <_free_r+0x9c>)
 8022a58:	9801      	ldr	r0, [sp, #4]
 8022a5a:	6813      	ldr	r3, [r2, #0]
 8022a5c:	4615      	mov	r5, r2
 8022a5e:	b933      	cbnz	r3, 8022a6e <_free_r+0x32>
 8022a60:	6063      	str	r3, [r4, #4]
 8022a62:	6014      	str	r4, [r2, #0]
 8022a64:	b003      	add	sp, #12
 8022a66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8022a6a:	f003 ba9d 	b.w	8025fa8 <__malloc_unlock>
 8022a6e:	42a3      	cmp	r3, r4
 8022a70:	d90b      	bls.n	8022a8a <_free_r+0x4e>
 8022a72:	6821      	ldr	r1, [r4, #0]
 8022a74:	1862      	adds	r2, r4, r1
 8022a76:	4293      	cmp	r3, r2
 8022a78:	bf04      	itt	eq
 8022a7a:	681a      	ldreq	r2, [r3, #0]
 8022a7c:	685b      	ldreq	r3, [r3, #4]
 8022a7e:	6063      	str	r3, [r4, #4]
 8022a80:	bf04      	itt	eq
 8022a82:	1852      	addeq	r2, r2, r1
 8022a84:	6022      	streq	r2, [r4, #0]
 8022a86:	602c      	str	r4, [r5, #0]
 8022a88:	e7ec      	b.n	8022a64 <_free_r+0x28>
 8022a8a:	461a      	mov	r2, r3
 8022a8c:	685b      	ldr	r3, [r3, #4]
 8022a8e:	b10b      	cbz	r3, 8022a94 <_free_r+0x58>
 8022a90:	42a3      	cmp	r3, r4
 8022a92:	d9fa      	bls.n	8022a8a <_free_r+0x4e>
 8022a94:	6811      	ldr	r1, [r2, #0]
 8022a96:	1855      	adds	r5, r2, r1
 8022a98:	42a5      	cmp	r5, r4
 8022a9a:	d10b      	bne.n	8022ab4 <_free_r+0x78>
 8022a9c:	6824      	ldr	r4, [r4, #0]
 8022a9e:	4421      	add	r1, r4
 8022aa0:	1854      	adds	r4, r2, r1
 8022aa2:	42a3      	cmp	r3, r4
 8022aa4:	6011      	str	r1, [r2, #0]
 8022aa6:	d1dd      	bne.n	8022a64 <_free_r+0x28>
 8022aa8:	681c      	ldr	r4, [r3, #0]
 8022aaa:	685b      	ldr	r3, [r3, #4]
 8022aac:	6053      	str	r3, [r2, #4]
 8022aae:	4421      	add	r1, r4
 8022ab0:	6011      	str	r1, [r2, #0]
 8022ab2:	e7d7      	b.n	8022a64 <_free_r+0x28>
 8022ab4:	d902      	bls.n	8022abc <_free_r+0x80>
 8022ab6:	230c      	movs	r3, #12
 8022ab8:	6003      	str	r3, [r0, #0]
 8022aba:	e7d3      	b.n	8022a64 <_free_r+0x28>
 8022abc:	6825      	ldr	r5, [r4, #0]
 8022abe:	1961      	adds	r1, r4, r5
 8022ac0:	428b      	cmp	r3, r1
 8022ac2:	bf04      	itt	eq
 8022ac4:	6819      	ldreq	r1, [r3, #0]
 8022ac6:	685b      	ldreq	r3, [r3, #4]
 8022ac8:	6063      	str	r3, [r4, #4]
 8022aca:	bf04      	itt	eq
 8022acc:	1949      	addeq	r1, r1, r5
 8022ace:	6021      	streq	r1, [r4, #0]
 8022ad0:	6054      	str	r4, [r2, #4]
 8022ad2:	e7c7      	b.n	8022a64 <_free_r+0x28>
 8022ad4:	b003      	add	sp, #12
 8022ad6:	bd30      	pop	{r4, r5, pc}
 8022ad8:	2001ad94 	.word	0x2001ad94

08022adc <_malloc_r>:
 8022adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022ade:	1ccd      	adds	r5, r1, #3
 8022ae0:	f025 0503 	bic.w	r5, r5, #3
 8022ae4:	3508      	adds	r5, #8
 8022ae6:	2d0c      	cmp	r5, #12
 8022ae8:	bf38      	it	cc
 8022aea:	250c      	movcc	r5, #12
 8022aec:	2d00      	cmp	r5, #0
 8022aee:	4606      	mov	r6, r0
 8022af0:	db01      	blt.n	8022af6 <_malloc_r+0x1a>
 8022af2:	42a9      	cmp	r1, r5
 8022af4:	d903      	bls.n	8022afe <_malloc_r+0x22>
 8022af6:	230c      	movs	r3, #12
 8022af8:	6033      	str	r3, [r6, #0]
 8022afa:	2000      	movs	r0, #0
 8022afc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022afe:	f003 fa4d 	bl	8025f9c <__malloc_lock>
 8022b02:	4921      	ldr	r1, [pc, #132]	; (8022b88 <_malloc_r+0xac>)
 8022b04:	680a      	ldr	r2, [r1, #0]
 8022b06:	4614      	mov	r4, r2
 8022b08:	b99c      	cbnz	r4, 8022b32 <_malloc_r+0x56>
 8022b0a:	4f20      	ldr	r7, [pc, #128]	; (8022b8c <_malloc_r+0xb0>)
 8022b0c:	683b      	ldr	r3, [r7, #0]
 8022b0e:	b923      	cbnz	r3, 8022b1a <_malloc_r+0x3e>
 8022b10:	4621      	mov	r1, r4
 8022b12:	4630      	mov	r0, r6
 8022b14:	f000 fdb2 	bl	802367c <_sbrk_r>
 8022b18:	6038      	str	r0, [r7, #0]
 8022b1a:	4629      	mov	r1, r5
 8022b1c:	4630      	mov	r0, r6
 8022b1e:	f000 fdad 	bl	802367c <_sbrk_r>
 8022b22:	1c43      	adds	r3, r0, #1
 8022b24:	d123      	bne.n	8022b6e <_malloc_r+0x92>
 8022b26:	230c      	movs	r3, #12
 8022b28:	6033      	str	r3, [r6, #0]
 8022b2a:	4630      	mov	r0, r6
 8022b2c:	f003 fa3c 	bl	8025fa8 <__malloc_unlock>
 8022b30:	e7e3      	b.n	8022afa <_malloc_r+0x1e>
 8022b32:	6823      	ldr	r3, [r4, #0]
 8022b34:	1b5b      	subs	r3, r3, r5
 8022b36:	d417      	bmi.n	8022b68 <_malloc_r+0x8c>
 8022b38:	2b0b      	cmp	r3, #11
 8022b3a:	d903      	bls.n	8022b44 <_malloc_r+0x68>
 8022b3c:	6023      	str	r3, [r4, #0]
 8022b3e:	441c      	add	r4, r3
 8022b40:	6025      	str	r5, [r4, #0]
 8022b42:	e004      	b.n	8022b4e <_malloc_r+0x72>
 8022b44:	6863      	ldr	r3, [r4, #4]
 8022b46:	42a2      	cmp	r2, r4
 8022b48:	bf0c      	ite	eq
 8022b4a:	600b      	streq	r3, [r1, #0]
 8022b4c:	6053      	strne	r3, [r2, #4]
 8022b4e:	4630      	mov	r0, r6
 8022b50:	f003 fa2a 	bl	8025fa8 <__malloc_unlock>
 8022b54:	f104 000b 	add.w	r0, r4, #11
 8022b58:	1d23      	adds	r3, r4, #4
 8022b5a:	f020 0007 	bic.w	r0, r0, #7
 8022b5e:	1ac2      	subs	r2, r0, r3
 8022b60:	d0cc      	beq.n	8022afc <_malloc_r+0x20>
 8022b62:	1a1b      	subs	r3, r3, r0
 8022b64:	50a3      	str	r3, [r4, r2]
 8022b66:	e7c9      	b.n	8022afc <_malloc_r+0x20>
 8022b68:	4622      	mov	r2, r4
 8022b6a:	6864      	ldr	r4, [r4, #4]
 8022b6c:	e7cc      	b.n	8022b08 <_malloc_r+0x2c>
 8022b6e:	1cc4      	adds	r4, r0, #3
 8022b70:	f024 0403 	bic.w	r4, r4, #3
 8022b74:	42a0      	cmp	r0, r4
 8022b76:	d0e3      	beq.n	8022b40 <_malloc_r+0x64>
 8022b78:	1a21      	subs	r1, r4, r0
 8022b7a:	4630      	mov	r0, r6
 8022b7c:	f000 fd7e 	bl	802367c <_sbrk_r>
 8022b80:	3001      	adds	r0, #1
 8022b82:	d1dd      	bne.n	8022b40 <_malloc_r+0x64>
 8022b84:	e7cf      	b.n	8022b26 <_malloc_r+0x4a>
 8022b86:	bf00      	nop
 8022b88:	2001ad94 	.word	0x2001ad94
 8022b8c:	2001ad98 	.word	0x2001ad98

08022b90 <__cvt>:
 8022b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022b92:	ed2d 8b02 	vpush	{d8}
 8022b96:	eeb0 8b40 	vmov.f64	d8, d0
 8022b9a:	b085      	sub	sp, #20
 8022b9c:	4617      	mov	r7, r2
 8022b9e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8022ba0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8022ba2:	ee18 2a90 	vmov	r2, s17
 8022ba6:	f025 0520 	bic.w	r5, r5, #32
 8022baa:	2a00      	cmp	r2, #0
 8022bac:	bfb6      	itet	lt
 8022bae:	222d      	movlt	r2, #45	; 0x2d
 8022bb0:	2200      	movge	r2, #0
 8022bb2:	eeb1 8b40 	vneglt.f64	d8, d0
 8022bb6:	2d46      	cmp	r5, #70	; 0x46
 8022bb8:	460c      	mov	r4, r1
 8022bba:	701a      	strb	r2, [r3, #0]
 8022bbc:	d004      	beq.n	8022bc8 <__cvt+0x38>
 8022bbe:	2d45      	cmp	r5, #69	; 0x45
 8022bc0:	d100      	bne.n	8022bc4 <__cvt+0x34>
 8022bc2:	3401      	adds	r4, #1
 8022bc4:	2102      	movs	r1, #2
 8022bc6:	e000      	b.n	8022bca <__cvt+0x3a>
 8022bc8:	2103      	movs	r1, #3
 8022bca:	ab03      	add	r3, sp, #12
 8022bcc:	9301      	str	r3, [sp, #4]
 8022bce:	ab02      	add	r3, sp, #8
 8022bd0:	9300      	str	r3, [sp, #0]
 8022bd2:	4622      	mov	r2, r4
 8022bd4:	4633      	mov	r3, r6
 8022bd6:	eeb0 0b48 	vmov.f64	d0, d8
 8022bda:	f002 f901 	bl	8024de0 <_dtoa_r>
 8022bde:	2d47      	cmp	r5, #71	; 0x47
 8022be0:	d109      	bne.n	8022bf6 <__cvt+0x66>
 8022be2:	07fb      	lsls	r3, r7, #31
 8022be4:	d407      	bmi.n	8022bf6 <__cvt+0x66>
 8022be6:	9b03      	ldr	r3, [sp, #12]
 8022be8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8022bea:	1a1b      	subs	r3, r3, r0
 8022bec:	6013      	str	r3, [r2, #0]
 8022bee:	b005      	add	sp, #20
 8022bf0:	ecbd 8b02 	vpop	{d8}
 8022bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022bf6:	2d46      	cmp	r5, #70	; 0x46
 8022bf8:	eb00 0204 	add.w	r2, r0, r4
 8022bfc:	d10c      	bne.n	8022c18 <__cvt+0x88>
 8022bfe:	7803      	ldrb	r3, [r0, #0]
 8022c00:	2b30      	cmp	r3, #48	; 0x30
 8022c02:	d107      	bne.n	8022c14 <__cvt+0x84>
 8022c04:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8022c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c0c:	bf1c      	itt	ne
 8022c0e:	f1c4 0401 	rsbne	r4, r4, #1
 8022c12:	6034      	strne	r4, [r6, #0]
 8022c14:	6833      	ldr	r3, [r6, #0]
 8022c16:	441a      	add	r2, r3
 8022c18:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8022c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c20:	bf08      	it	eq
 8022c22:	9203      	streq	r2, [sp, #12]
 8022c24:	2130      	movs	r1, #48	; 0x30
 8022c26:	9b03      	ldr	r3, [sp, #12]
 8022c28:	4293      	cmp	r3, r2
 8022c2a:	d2dc      	bcs.n	8022be6 <__cvt+0x56>
 8022c2c:	1c5c      	adds	r4, r3, #1
 8022c2e:	9403      	str	r4, [sp, #12]
 8022c30:	7019      	strb	r1, [r3, #0]
 8022c32:	e7f8      	b.n	8022c26 <__cvt+0x96>

08022c34 <__exponent>:
 8022c34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022c36:	4603      	mov	r3, r0
 8022c38:	2900      	cmp	r1, #0
 8022c3a:	bfb8      	it	lt
 8022c3c:	4249      	neglt	r1, r1
 8022c3e:	f803 2b02 	strb.w	r2, [r3], #2
 8022c42:	bfb4      	ite	lt
 8022c44:	222d      	movlt	r2, #45	; 0x2d
 8022c46:	222b      	movge	r2, #43	; 0x2b
 8022c48:	2909      	cmp	r1, #9
 8022c4a:	7042      	strb	r2, [r0, #1]
 8022c4c:	dd2a      	ble.n	8022ca4 <__exponent+0x70>
 8022c4e:	f10d 0407 	add.w	r4, sp, #7
 8022c52:	46a4      	mov	ip, r4
 8022c54:	270a      	movs	r7, #10
 8022c56:	46a6      	mov	lr, r4
 8022c58:	460a      	mov	r2, r1
 8022c5a:	fb91 f6f7 	sdiv	r6, r1, r7
 8022c5e:	fb07 1516 	mls	r5, r7, r6, r1
 8022c62:	3530      	adds	r5, #48	; 0x30
 8022c64:	2a63      	cmp	r2, #99	; 0x63
 8022c66:	f104 34ff 	add.w	r4, r4, #4294967295
 8022c6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8022c6e:	4631      	mov	r1, r6
 8022c70:	dcf1      	bgt.n	8022c56 <__exponent+0x22>
 8022c72:	3130      	adds	r1, #48	; 0x30
 8022c74:	f1ae 0502 	sub.w	r5, lr, #2
 8022c78:	f804 1c01 	strb.w	r1, [r4, #-1]
 8022c7c:	1c44      	adds	r4, r0, #1
 8022c7e:	4629      	mov	r1, r5
 8022c80:	4561      	cmp	r1, ip
 8022c82:	d30a      	bcc.n	8022c9a <__exponent+0x66>
 8022c84:	f10d 0209 	add.w	r2, sp, #9
 8022c88:	eba2 020e 	sub.w	r2, r2, lr
 8022c8c:	4565      	cmp	r5, ip
 8022c8e:	bf88      	it	hi
 8022c90:	2200      	movhi	r2, #0
 8022c92:	4413      	add	r3, r2
 8022c94:	1a18      	subs	r0, r3, r0
 8022c96:	b003      	add	sp, #12
 8022c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022c9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8022c9e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8022ca2:	e7ed      	b.n	8022c80 <__exponent+0x4c>
 8022ca4:	2330      	movs	r3, #48	; 0x30
 8022ca6:	3130      	adds	r1, #48	; 0x30
 8022ca8:	7083      	strb	r3, [r0, #2]
 8022caa:	70c1      	strb	r1, [r0, #3]
 8022cac:	1d03      	adds	r3, r0, #4
 8022cae:	e7f1      	b.n	8022c94 <__exponent+0x60>

08022cb0 <_printf_float>:
 8022cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022cb4:	b08b      	sub	sp, #44	; 0x2c
 8022cb6:	460c      	mov	r4, r1
 8022cb8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8022cbc:	4616      	mov	r6, r2
 8022cbe:	461f      	mov	r7, r3
 8022cc0:	4605      	mov	r5, r0
 8022cc2:	f003 f8d9 	bl	8025e78 <_localeconv_r>
 8022cc6:	f8d0 b000 	ldr.w	fp, [r0]
 8022cca:	4658      	mov	r0, fp
 8022ccc:	f7dd fac2 	bl	8000254 <strlen>
 8022cd0:	2300      	movs	r3, #0
 8022cd2:	9308      	str	r3, [sp, #32]
 8022cd4:	f8d8 3000 	ldr.w	r3, [r8]
 8022cd8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8022cdc:	6822      	ldr	r2, [r4, #0]
 8022cde:	3307      	adds	r3, #7
 8022ce0:	f023 0307 	bic.w	r3, r3, #7
 8022ce4:	f103 0108 	add.w	r1, r3, #8
 8022ce8:	f8c8 1000 	str.w	r1, [r8]
 8022cec:	4682      	mov	sl, r0
 8022cee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8022cf2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8022cf6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8022f58 <_printf_float+0x2a8>
 8022cfa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8022cfe:	eeb0 6bc0 	vabs.f64	d6, d0
 8022d02:	eeb4 6b47 	vcmp.f64	d6, d7
 8022d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d0a:	dd24      	ble.n	8022d56 <_printf_float+0xa6>
 8022d0c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8022d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d14:	d502      	bpl.n	8022d1c <_printf_float+0x6c>
 8022d16:	232d      	movs	r3, #45	; 0x2d
 8022d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8022d1c:	4b90      	ldr	r3, [pc, #576]	; (8022f60 <_printf_float+0x2b0>)
 8022d1e:	4891      	ldr	r0, [pc, #580]	; (8022f64 <_printf_float+0x2b4>)
 8022d20:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8022d24:	bf94      	ite	ls
 8022d26:	4698      	movls	r8, r3
 8022d28:	4680      	movhi	r8, r0
 8022d2a:	2303      	movs	r3, #3
 8022d2c:	6123      	str	r3, [r4, #16]
 8022d2e:	f022 0204 	bic.w	r2, r2, #4
 8022d32:	2300      	movs	r3, #0
 8022d34:	6022      	str	r2, [r4, #0]
 8022d36:	9304      	str	r3, [sp, #16]
 8022d38:	9700      	str	r7, [sp, #0]
 8022d3a:	4633      	mov	r3, r6
 8022d3c:	aa09      	add	r2, sp, #36	; 0x24
 8022d3e:	4621      	mov	r1, r4
 8022d40:	4628      	mov	r0, r5
 8022d42:	f000 f9d3 	bl	80230ec <_printf_common>
 8022d46:	3001      	adds	r0, #1
 8022d48:	f040 808a 	bne.w	8022e60 <_printf_float+0x1b0>
 8022d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8022d50:	b00b      	add	sp, #44	; 0x2c
 8022d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022d56:	eeb4 0b40 	vcmp.f64	d0, d0
 8022d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d5e:	d709      	bvc.n	8022d74 <_printf_float+0xc4>
 8022d60:	ee10 3a90 	vmov	r3, s1
 8022d64:	2b00      	cmp	r3, #0
 8022d66:	bfbc      	itt	lt
 8022d68:	232d      	movlt	r3, #45	; 0x2d
 8022d6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8022d6e:	487e      	ldr	r0, [pc, #504]	; (8022f68 <_printf_float+0x2b8>)
 8022d70:	4b7e      	ldr	r3, [pc, #504]	; (8022f6c <_printf_float+0x2bc>)
 8022d72:	e7d5      	b.n	8022d20 <_printf_float+0x70>
 8022d74:	6863      	ldr	r3, [r4, #4]
 8022d76:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8022d7a:	9104      	str	r1, [sp, #16]
 8022d7c:	1c59      	adds	r1, r3, #1
 8022d7e:	d13c      	bne.n	8022dfa <_printf_float+0x14a>
 8022d80:	2306      	movs	r3, #6
 8022d82:	6063      	str	r3, [r4, #4]
 8022d84:	2300      	movs	r3, #0
 8022d86:	9303      	str	r3, [sp, #12]
 8022d88:	ab08      	add	r3, sp, #32
 8022d8a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8022d8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8022d92:	ab07      	add	r3, sp, #28
 8022d94:	6861      	ldr	r1, [r4, #4]
 8022d96:	9300      	str	r3, [sp, #0]
 8022d98:	6022      	str	r2, [r4, #0]
 8022d9a:	f10d 031b 	add.w	r3, sp, #27
 8022d9e:	4628      	mov	r0, r5
 8022da0:	f7ff fef6 	bl	8022b90 <__cvt>
 8022da4:	9b04      	ldr	r3, [sp, #16]
 8022da6:	9907      	ldr	r1, [sp, #28]
 8022da8:	2b47      	cmp	r3, #71	; 0x47
 8022daa:	4680      	mov	r8, r0
 8022dac:	d108      	bne.n	8022dc0 <_printf_float+0x110>
 8022dae:	1cc8      	adds	r0, r1, #3
 8022db0:	db02      	blt.n	8022db8 <_printf_float+0x108>
 8022db2:	6863      	ldr	r3, [r4, #4]
 8022db4:	4299      	cmp	r1, r3
 8022db6:	dd41      	ble.n	8022e3c <_printf_float+0x18c>
 8022db8:	f1a9 0902 	sub.w	r9, r9, #2
 8022dbc:	fa5f f989 	uxtb.w	r9, r9
 8022dc0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8022dc4:	d820      	bhi.n	8022e08 <_printf_float+0x158>
 8022dc6:	3901      	subs	r1, #1
 8022dc8:	464a      	mov	r2, r9
 8022dca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8022dce:	9107      	str	r1, [sp, #28]
 8022dd0:	f7ff ff30 	bl	8022c34 <__exponent>
 8022dd4:	9a08      	ldr	r2, [sp, #32]
 8022dd6:	9004      	str	r0, [sp, #16]
 8022dd8:	1813      	adds	r3, r2, r0
 8022dda:	2a01      	cmp	r2, #1
 8022ddc:	6123      	str	r3, [r4, #16]
 8022dde:	dc02      	bgt.n	8022de6 <_printf_float+0x136>
 8022de0:	6822      	ldr	r2, [r4, #0]
 8022de2:	07d2      	lsls	r2, r2, #31
 8022de4:	d501      	bpl.n	8022dea <_printf_float+0x13a>
 8022de6:	3301      	adds	r3, #1
 8022de8:	6123      	str	r3, [r4, #16]
 8022dea:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8022dee:	2b00      	cmp	r3, #0
 8022df0:	d0a2      	beq.n	8022d38 <_printf_float+0x88>
 8022df2:	232d      	movs	r3, #45	; 0x2d
 8022df4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8022df8:	e79e      	b.n	8022d38 <_printf_float+0x88>
 8022dfa:	9904      	ldr	r1, [sp, #16]
 8022dfc:	2947      	cmp	r1, #71	; 0x47
 8022dfe:	d1c1      	bne.n	8022d84 <_printf_float+0xd4>
 8022e00:	2b00      	cmp	r3, #0
 8022e02:	d1bf      	bne.n	8022d84 <_printf_float+0xd4>
 8022e04:	2301      	movs	r3, #1
 8022e06:	e7bc      	b.n	8022d82 <_printf_float+0xd2>
 8022e08:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8022e0c:	d118      	bne.n	8022e40 <_printf_float+0x190>
 8022e0e:	2900      	cmp	r1, #0
 8022e10:	6863      	ldr	r3, [r4, #4]
 8022e12:	dd0b      	ble.n	8022e2c <_printf_float+0x17c>
 8022e14:	6121      	str	r1, [r4, #16]
 8022e16:	b913      	cbnz	r3, 8022e1e <_printf_float+0x16e>
 8022e18:	6822      	ldr	r2, [r4, #0]
 8022e1a:	07d0      	lsls	r0, r2, #31
 8022e1c:	d502      	bpl.n	8022e24 <_printf_float+0x174>
 8022e1e:	3301      	adds	r3, #1
 8022e20:	440b      	add	r3, r1
 8022e22:	6123      	str	r3, [r4, #16]
 8022e24:	2300      	movs	r3, #0
 8022e26:	65a1      	str	r1, [r4, #88]	; 0x58
 8022e28:	9304      	str	r3, [sp, #16]
 8022e2a:	e7de      	b.n	8022dea <_printf_float+0x13a>
 8022e2c:	b913      	cbnz	r3, 8022e34 <_printf_float+0x184>
 8022e2e:	6822      	ldr	r2, [r4, #0]
 8022e30:	07d2      	lsls	r2, r2, #31
 8022e32:	d501      	bpl.n	8022e38 <_printf_float+0x188>
 8022e34:	3302      	adds	r3, #2
 8022e36:	e7f4      	b.n	8022e22 <_printf_float+0x172>
 8022e38:	2301      	movs	r3, #1
 8022e3a:	e7f2      	b.n	8022e22 <_printf_float+0x172>
 8022e3c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8022e40:	9b08      	ldr	r3, [sp, #32]
 8022e42:	4299      	cmp	r1, r3
 8022e44:	db05      	blt.n	8022e52 <_printf_float+0x1a2>
 8022e46:	6823      	ldr	r3, [r4, #0]
 8022e48:	6121      	str	r1, [r4, #16]
 8022e4a:	07d8      	lsls	r0, r3, #31
 8022e4c:	d5ea      	bpl.n	8022e24 <_printf_float+0x174>
 8022e4e:	1c4b      	adds	r3, r1, #1
 8022e50:	e7e7      	b.n	8022e22 <_printf_float+0x172>
 8022e52:	2900      	cmp	r1, #0
 8022e54:	bfd4      	ite	le
 8022e56:	f1c1 0202 	rsble	r2, r1, #2
 8022e5a:	2201      	movgt	r2, #1
 8022e5c:	4413      	add	r3, r2
 8022e5e:	e7e0      	b.n	8022e22 <_printf_float+0x172>
 8022e60:	6823      	ldr	r3, [r4, #0]
 8022e62:	055a      	lsls	r2, r3, #21
 8022e64:	d407      	bmi.n	8022e76 <_printf_float+0x1c6>
 8022e66:	6923      	ldr	r3, [r4, #16]
 8022e68:	4642      	mov	r2, r8
 8022e6a:	4631      	mov	r1, r6
 8022e6c:	4628      	mov	r0, r5
 8022e6e:	47b8      	blx	r7
 8022e70:	3001      	adds	r0, #1
 8022e72:	d12a      	bne.n	8022eca <_printf_float+0x21a>
 8022e74:	e76a      	b.n	8022d4c <_printf_float+0x9c>
 8022e76:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8022e7a:	f240 80e2 	bls.w	8023042 <_printf_float+0x392>
 8022e7e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8022e82:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8022e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022e8a:	d133      	bne.n	8022ef4 <_printf_float+0x244>
 8022e8c:	4a38      	ldr	r2, [pc, #224]	; (8022f70 <_printf_float+0x2c0>)
 8022e8e:	2301      	movs	r3, #1
 8022e90:	4631      	mov	r1, r6
 8022e92:	4628      	mov	r0, r5
 8022e94:	47b8      	blx	r7
 8022e96:	3001      	adds	r0, #1
 8022e98:	f43f af58 	beq.w	8022d4c <_printf_float+0x9c>
 8022e9c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8022ea0:	429a      	cmp	r2, r3
 8022ea2:	db02      	blt.n	8022eaa <_printf_float+0x1fa>
 8022ea4:	6823      	ldr	r3, [r4, #0]
 8022ea6:	07d8      	lsls	r0, r3, #31
 8022ea8:	d50f      	bpl.n	8022eca <_printf_float+0x21a>
 8022eaa:	4653      	mov	r3, sl
 8022eac:	465a      	mov	r2, fp
 8022eae:	4631      	mov	r1, r6
 8022eb0:	4628      	mov	r0, r5
 8022eb2:	47b8      	blx	r7
 8022eb4:	3001      	adds	r0, #1
 8022eb6:	f43f af49 	beq.w	8022d4c <_printf_float+0x9c>
 8022eba:	f04f 0800 	mov.w	r8, #0
 8022ebe:	f104 091a 	add.w	r9, r4, #26
 8022ec2:	9b08      	ldr	r3, [sp, #32]
 8022ec4:	3b01      	subs	r3, #1
 8022ec6:	4543      	cmp	r3, r8
 8022ec8:	dc09      	bgt.n	8022ede <_printf_float+0x22e>
 8022eca:	6823      	ldr	r3, [r4, #0]
 8022ecc:	079b      	lsls	r3, r3, #30
 8022ece:	f100 8108 	bmi.w	80230e2 <_printf_float+0x432>
 8022ed2:	68e0      	ldr	r0, [r4, #12]
 8022ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022ed6:	4298      	cmp	r0, r3
 8022ed8:	bfb8      	it	lt
 8022eda:	4618      	movlt	r0, r3
 8022edc:	e738      	b.n	8022d50 <_printf_float+0xa0>
 8022ede:	2301      	movs	r3, #1
 8022ee0:	464a      	mov	r2, r9
 8022ee2:	4631      	mov	r1, r6
 8022ee4:	4628      	mov	r0, r5
 8022ee6:	47b8      	blx	r7
 8022ee8:	3001      	adds	r0, #1
 8022eea:	f43f af2f 	beq.w	8022d4c <_printf_float+0x9c>
 8022eee:	f108 0801 	add.w	r8, r8, #1
 8022ef2:	e7e6      	b.n	8022ec2 <_printf_float+0x212>
 8022ef4:	9b07      	ldr	r3, [sp, #28]
 8022ef6:	2b00      	cmp	r3, #0
 8022ef8:	dc3c      	bgt.n	8022f74 <_printf_float+0x2c4>
 8022efa:	4a1d      	ldr	r2, [pc, #116]	; (8022f70 <_printf_float+0x2c0>)
 8022efc:	2301      	movs	r3, #1
 8022efe:	4631      	mov	r1, r6
 8022f00:	4628      	mov	r0, r5
 8022f02:	47b8      	blx	r7
 8022f04:	3001      	adds	r0, #1
 8022f06:	f43f af21 	beq.w	8022d4c <_printf_float+0x9c>
 8022f0a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8022f0e:	4313      	orrs	r3, r2
 8022f10:	d102      	bne.n	8022f18 <_printf_float+0x268>
 8022f12:	6823      	ldr	r3, [r4, #0]
 8022f14:	07d9      	lsls	r1, r3, #31
 8022f16:	d5d8      	bpl.n	8022eca <_printf_float+0x21a>
 8022f18:	4653      	mov	r3, sl
 8022f1a:	465a      	mov	r2, fp
 8022f1c:	4631      	mov	r1, r6
 8022f1e:	4628      	mov	r0, r5
 8022f20:	47b8      	blx	r7
 8022f22:	3001      	adds	r0, #1
 8022f24:	f43f af12 	beq.w	8022d4c <_printf_float+0x9c>
 8022f28:	f04f 0900 	mov.w	r9, #0
 8022f2c:	f104 0a1a 	add.w	sl, r4, #26
 8022f30:	9b07      	ldr	r3, [sp, #28]
 8022f32:	425b      	negs	r3, r3
 8022f34:	454b      	cmp	r3, r9
 8022f36:	dc01      	bgt.n	8022f3c <_printf_float+0x28c>
 8022f38:	9b08      	ldr	r3, [sp, #32]
 8022f3a:	e795      	b.n	8022e68 <_printf_float+0x1b8>
 8022f3c:	2301      	movs	r3, #1
 8022f3e:	4652      	mov	r2, sl
 8022f40:	4631      	mov	r1, r6
 8022f42:	4628      	mov	r0, r5
 8022f44:	47b8      	blx	r7
 8022f46:	3001      	adds	r0, #1
 8022f48:	f43f af00 	beq.w	8022d4c <_printf_float+0x9c>
 8022f4c:	f109 0901 	add.w	r9, r9, #1
 8022f50:	e7ee      	b.n	8022f30 <_printf_float+0x280>
 8022f52:	bf00      	nop
 8022f54:	f3af 8000 	nop.w
 8022f58:	ffffffff 	.word	0xffffffff
 8022f5c:	7fefffff 	.word	0x7fefffff
 8022f60:	080430b8 	.word	0x080430b8
 8022f64:	080430bc 	.word	0x080430bc
 8022f68:	080430c4 	.word	0x080430c4
 8022f6c:	080430c0 	.word	0x080430c0
 8022f70:	08043759 	.word	0x08043759
 8022f74:	9a08      	ldr	r2, [sp, #32]
 8022f76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8022f78:	429a      	cmp	r2, r3
 8022f7a:	bfa8      	it	ge
 8022f7c:	461a      	movge	r2, r3
 8022f7e:	2a00      	cmp	r2, #0
 8022f80:	4691      	mov	r9, r2
 8022f82:	dc38      	bgt.n	8022ff6 <_printf_float+0x346>
 8022f84:	2300      	movs	r3, #0
 8022f86:	9305      	str	r3, [sp, #20]
 8022f88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8022f8c:	f104 021a 	add.w	r2, r4, #26
 8022f90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8022f92:	9905      	ldr	r1, [sp, #20]
 8022f94:	9304      	str	r3, [sp, #16]
 8022f96:	eba3 0309 	sub.w	r3, r3, r9
 8022f9a:	428b      	cmp	r3, r1
 8022f9c:	dc33      	bgt.n	8023006 <_printf_float+0x356>
 8022f9e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8022fa2:	429a      	cmp	r2, r3
 8022fa4:	db3c      	blt.n	8023020 <_printf_float+0x370>
 8022fa6:	6823      	ldr	r3, [r4, #0]
 8022fa8:	07da      	lsls	r2, r3, #31
 8022faa:	d439      	bmi.n	8023020 <_printf_float+0x370>
 8022fac:	9a08      	ldr	r2, [sp, #32]
 8022fae:	9b04      	ldr	r3, [sp, #16]
 8022fb0:	9907      	ldr	r1, [sp, #28]
 8022fb2:	1ad3      	subs	r3, r2, r3
 8022fb4:	eba2 0901 	sub.w	r9, r2, r1
 8022fb8:	4599      	cmp	r9, r3
 8022fba:	bfa8      	it	ge
 8022fbc:	4699      	movge	r9, r3
 8022fbe:	f1b9 0f00 	cmp.w	r9, #0
 8022fc2:	dc35      	bgt.n	8023030 <_printf_float+0x380>
 8022fc4:	f04f 0800 	mov.w	r8, #0
 8022fc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8022fcc:	f104 0a1a 	add.w	sl, r4, #26
 8022fd0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8022fd4:	1a9b      	subs	r3, r3, r2
 8022fd6:	eba3 0309 	sub.w	r3, r3, r9
 8022fda:	4543      	cmp	r3, r8
 8022fdc:	f77f af75 	ble.w	8022eca <_printf_float+0x21a>
 8022fe0:	2301      	movs	r3, #1
 8022fe2:	4652      	mov	r2, sl
 8022fe4:	4631      	mov	r1, r6
 8022fe6:	4628      	mov	r0, r5
 8022fe8:	47b8      	blx	r7
 8022fea:	3001      	adds	r0, #1
 8022fec:	f43f aeae 	beq.w	8022d4c <_printf_float+0x9c>
 8022ff0:	f108 0801 	add.w	r8, r8, #1
 8022ff4:	e7ec      	b.n	8022fd0 <_printf_float+0x320>
 8022ff6:	4613      	mov	r3, r2
 8022ff8:	4631      	mov	r1, r6
 8022ffa:	4642      	mov	r2, r8
 8022ffc:	4628      	mov	r0, r5
 8022ffe:	47b8      	blx	r7
 8023000:	3001      	adds	r0, #1
 8023002:	d1bf      	bne.n	8022f84 <_printf_float+0x2d4>
 8023004:	e6a2      	b.n	8022d4c <_printf_float+0x9c>
 8023006:	2301      	movs	r3, #1
 8023008:	4631      	mov	r1, r6
 802300a:	4628      	mov	r0, r5
 802300c:	9204      	str	r2, [sp, #16]
 802300e:	47b8      	blx	r7
 8023010:	3001      	adds	r0, #1
 8023012:	f43f ae9b 	beq.w	8022d4c <_printf_float+0x9c>
 8023016:	9b05      	ldr	r3, [sp, #20]
 8023018:	9a04      	ldr	r2, [sp, #16]
 802301a:	3301      	adds	r3, #1
 802301c:	9305      	str	r3, [sp, #20]
 802301e:	e7b7      	b.n	8022f90 <_printf_float+0x2e0>
 8023020:	4653      	mov	r3, sl
 8023022:	465a      	mov	r2, fp
 8023024:	4631      	mov	r1, r6
 8023026:	4628      	mov	r0, r5
 8023028:	47b8      	blx	r7
 802302a:	3001      	adds	r0, #1
 802302c:	d1be      	bne.n	8022fac <_printf_float+0x2fc>
 802302e:	e68d      	b.n	8022d4c <_printf_float+0x9c>
 8023030:	9a04      	ldr	r2, [sp, #16]
 8023032:	464b      	mov	r3, r9
 8023034:	4442      	add	r2, r8
 8023036:	4631      	mov	r1, r6
 8023038:	4628      	mov	r0, r5
 802303a:	47b8      	blx	r7
 802303c:	3001      	adds	r0, #1
 802303e:	d1c1      	bne.n	8022fc4 <_printf_float+0x314>
 8023040:	e684      	b.n	8022d4c <_printf_float+0x9c>
 8023042:	9a08      	ldr	r2, [sp, #32]
 8023044:	2a01      	cmp	r2, #1
 8023046:	dc01      	bgt.n	802304c <_printf_float+0x39c>
 8023048:	07db      	lsls	r3, r3, #31
 802304a:	d537      	bpl.n	80230bc <_printf_float+0x40c>
 802304c:	2301      	movs	r3, #1
 802304e:	4642      	mov	r2, r8
 8023050:	4631      	mov	r1, r6
 8023052:	4628      	mov	r0, r5
 8023054:	47b8      	blx	r7
 8023056:	3001      	adds	r0, #1
 8023058:	f43f ae78 	beq.w	8022d4c <_printf_float+0x9c>
 802305c:	4653      	mov	r3, sl
 802305e:	465a      	mov	r2, fp
 8023060:	4631      	mov	r1, r6
 8023062:	4628      	mov	r0, r5
 8023064:	47b8      	blx	r7
 8023066:	3001      	adds	r0, #1
 8023068:	f43f ae70 	beq.w	8022d4c <_printf_float+0x9c>
 802306c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8023070:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8023074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023078:	d01b      	beq.n	80230b2 <_printf_float+0x402>
 802307a:	9b08      	ldr	r3, [sp, #32]
 802307c:	f108 0201 	add.w	r2, r8, #1
 8023080:	3b01      	subs	r3, #1
 8023082:	4631      	mov	r1, r6
 8023084:	4628      	mov	r0, r5
 8023086:	47b8      	blx	r7
 8023088:	3001      	adds	r0, #1
 802308a:	d10e      	bne.n	80230aa <_printf_float+0x3fa>
 802308c:	e65e      	b.n	8022d4c <_printf_float+0x9c>
 802308e:	2301      	movs	r3, #1
 8023090:	464a      	mov	r2, r9
 8023092:	4631      	mov	r1, r6
 8023094:	4628      	mov	r0, r5
 8023096:	47b8      	blx	r7
 8023098:	3001      	adds	r0, #1
 802309a:	f43f ae57 	beq.w	8022d4c <_printf_float+0x9c>
 802309e:	f108 0801 	add.w	r8, r8, #1
 80230a2:	9b08      	ldr	r3, [sp, #32]
 80230a4:	3b01      	subs	r3, #1
 80230a6:	4543      	cmp	r3, r8
 80230a8:	dcf1      	bgt.n	802308e <_printf_float+0x3de>
 80230aa:	9b04      	ldr	r3, [sp, #16]
 80230ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80230b0:	e6db      	b.n	8022e6a <_printf_float+0x1ba>
 80230b2:	f04f 0800 	mov.w	r8, #0
 80230b6:	f104 091a 	add.w	r9, r4, #26
 80230ba:	e7f2      	b.n	80230a2 <_printf_float+0x3f2>
 80230bc:	2301      	movs	r3, #1
 80230be:	4642      	mov	r2, r8
 80230c0:	e7df      	b.n	8023082 <_printf_float+0x3d2>
 80230c2:	2301      	movs	r3, #1
 80230c4:	464a      	mov	r2, r9
 80230c6:	4631      	mov	r1, r6
 80230c8:	4628      	mov	r0, r5
 80230ca:	47b8      	blx	r7
 80230cc:	3001      	adds	r0, #1
 80230ce:	f43f ae3d 	beq.w	8022d4c <_printf_float+0x9c>
 80230d2:	f108 0801 	add.w	r8, r8, #1
 80230d6:	68e3      	ldr	r3, [r4, #12]
 80230d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80230da:	1a5b      	subs	r3, r3, r1
 80230dc:	4543      	cmp	r3, r8
 80230de:	dcf0      	bgt.n	80230c2 <_printf_float+0x412>
 80230e0:	e6f7      	b.n	8022ed2 <_printf_float+0x222>
 80230e2:	f04f 0800 	mov.w	r8, #0
 80230e6:	f104 0919 	add.w	r9, r4, #25
 80230ea:	e7f4      	b.n	80230d6 <_printf_float+0x426>

080230ec <_printf_common>:
 80230ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80230f0:	4616      	mov	r6, r2
 80230f2:	4699      	mov	r9, r3
 80230f4:	688a      	ldr	r2, [r1, #8]
 80230f6:	690b      	ldr	r3, [r1, #16]
 80230f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80230fc:	4293      	cmp	r3, r2
 80230fe:	bfb8      	it	lt
 8023100:	4613      	movlt	r3, r2
 8023102:	6033      	str	r3, [r6, #0]
 8023104:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8023108:	4607      	mov	r7, r0
 802310a:	460c      	mov	r4, r1
 802310c:	b10a      	cbz	r2, 8023112 <_printf_common+0x26>
 802310e:	3301      	adds	r3, #1
 8023110:	6033      	str	r3, [r6, #0]
 8023112:	6823      	ldr	r3, [r4, #0]
 8023114:	0699      	lsls	r1, r3, #26
 8023116:	bf42      	ittt	mi
 8023118:	6833      	ldrmi	r3, [r6, #0]
 802311a:	3302      	addmi	r3, #2
 802311c:	6033      	strmi	r3, [r6, #0]
 802311e:	6825      	ldr	r5, [r4, #0]
 8023120:	f015 0506 	ands.w	r5, r5, #6
 8023124:	d106      	bne.n	8023134 <_printf_common+0x48>
 8023126:	f104 0a19 	add.w	sl, r4, #25
 802312a:	68e3      	ldr	r3, [r4, #12]
 802312c:	6832      	ldr	r2, [r6, #0]
 802312e:	1a9b      	subs	r3, r3, r2
 8023130:	42ab      	cmp	r3, r5
 8023132:	dc26      	bgt.n	8023182 <_printf_common+0x96>
 8023134:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8023138:	1e13      	subs	r3, r2, #0
 802313a:	6822      	ldr	r2, [r4, #0]
 802313c:	bf18      	it	ne
 802313e:	2301      	movne	r3, #1
 8023140:	0692      	lsls	r2, r2, #26
 8023142:	d42b      	bmi.n	802319c <_printf_common+0xb0>
 8023144:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8023148:	4649      	mov	r1, r9
 802314a:	4638      	mov	r0, r7
 802314c:	47c0      	blx	r8
 802314e:	3001      	adds	r0, #1
 8023150:	d01e      	beq.n	8023190 <_printf_common+0xa4>
 8023152:	6823      	ldr	r3, [r4, #0]
 8023154:	68e5      	ldr	r5, [r4, #12]
 8023156:	6832      	ldr	r2, [r6, #0]
 8023158:	f003 0306 	and.w	r3, r3, #6
 802315c:	2b04      	cmp	r3, #4
 802315e:	bf08      	it	eq
 8023160:	1aad      	subeq	r5, r5, r2
 8023162:	68a3      	ldr	r3, [r4, #8]
 8023164:	6922      	ldr	r2, [r4, #16]
 8023166:	bf0c      	ite	eq
 8023168:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802316c:	2500      	movne	r5, #0
 802316e:	4293      	cmp	r3, r2
 8023170:	bfc4      	itt	gt
 8023172:	1a9b      	subgt	r3, r3, r2
 8023174:	18ed      	addgt	r5, r5, r3
 8023176:	2600      	movs	r6, #0
 8023178:	341a      	adds	r4, #26
 802317a:	42b5      	cmp	r5, r6
 802317c:	d11a      	bne.n	80231b4 <_printf_common+0xc8>
 802317e:	2000      	movs	r0, #0
 8023180:	e008      	b.n	8023194 <_printf_common+0xa8>
 8023182:	2301      	movs	r3, #1
 8023184:	4652      	mov	r2, sl
 8023186:	4649      	mov	r1, r9
 8023188:	4638      	mov	r0, r7
 802318a:	47c0      	blx	r8
 802318c:	3001      	adds	r0, #1
 802318e:	d103      	bne.n	8023198 <_printf_common+0xac>
 8023190:	f04f 30ff 	mov.w	r0, #4294967295
 8023194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023198:	3501      	adds	r5, #1
 802319a:	e7c6      	b.n	802312a <_printf_common+0x3e>
 802319c:	18e1      	adds	r1, r4, r3
 802319e:	1c5a      	adds	r2, r3, #1
 80231a0:	2030      	movs	r0, #48	; 0x30
 80231a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80231a6:	4422      	add	r2, r4
 80231a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80231ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80231b0:	3302      	adds	r3, #2
 80231b2:	e7c7      	b.n	8023144 <_printf_common+0x58>
 80231b4:	2301      	movs	r3, #1
 80231b6:	4622      	mov	r2, r4
 80231b8:	4649      	mov	r1, r9
 80231ba:	4638      	mov	r0, r7
 80231bc:	47c0      	blx	r8
 80231be:	3001      	adds	r0, #1
 80231c0:	d0e6      	beq.n	8023190 <_printf_common+0xa4>
 80231c2:	3601      	adds	r6, #1
 80231c4:	e7d9      	b.n	802317a <_printf_common+0x8e>
	...

080231c8 <_printf_i>:
 80231c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80231cc:	460c      	mov	r4, r1
 80231ce:	4691      	mov	r9, r2
 80231d0:	7e27      	ldrb	r7, [r4, #24]
 80231d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80231d4:	2f78      	cmp	r7, #120	; 0x78
 80231d6:	4680      	mov	r8, r0
 80231d8:	469a      	mov	sl, r3
 80231da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80231de:	d807      	bhi.n	80231f0 <_printf_i+0x28>
 80231e0:	2f62      	cmp	r7, #98	; 0x62
 80231e2:	d80a      	bhi.n	80231fa <_printf_i+0x32>
 80231e4:	2f00      	cmp	r7, #0
 80231e6:	f000 80d8 	beq.w	802339a <_printf_i+0x1d2>
 80231ea:	2f58      	cmp	r7, #88	; 0x58
 80231ec:	f000 80a3 	beq.w	8023336 <_printf_i+0x16e>
 80231f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80231f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80231f8:	e03a      	b.n	8023270 <_printf_i+0xa8>
 80231fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80231fe:	2b15      	cmp	r3, #21
 8023200:	d8f6      	bhi.n	80231f0 <_printf_i+0x28>
 8023202:	a001      	add	r0, pc, #4	; (adr r0, 8023208 <_printf_i+0x40>)
 8023204:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8023208:	08023261 	.word	0x08023261
 802320c:	08023275 	.word	0x08023275
 8023210:	080231f1 	.word	0x080231f1
 8023214:	080231f1 	.word	0x080231f1
 8023218:	080231f1 	.word	0x080231f1
 802321c:	080231f1 	.word	0x080231f1
 8023220:	08023275 	.word	0x08023275
 8023224:	080231f1 	.word	0x080231f1
 8023228:	080231f1 	.word	0x080231f1
 802322c:	080231f1 	.word	0x080231f1
 8023230:	080231f1 	.word	0x080231f1
 8023234:	08023381 	.word	0x08023381
 8023238:	080232a5 	.word	0x080232a5
 802323c:	08023363 	.word	0x08023363
 8023240:	080231f1 	.word	0x080231f1
 8023244:	080231f1 	.word	0x080231f1
 8023248:	080233a3 	.word	0x080233a3
 802324c:	080231f1 	.word	0x080231f1
 8023250:	080232a5 	.word	0x080232a5
 8023254:	080231f1 	.word	0x080231f1
 8023258:	080231f1 	.word	0x080231f1
 802325c:	0802336b 	.word	0x0802336b
 8023260:	680b      	ldr	r3, [r1, #0]
 8023262:	1d1a      	adds	r2, r3, #4
 8023264:	681b      	ldr	r3, [r3, #0]
 8023266:	600a      	str	r2, [r1, #0]
 8023268:	f104 0642 	add.w	r6, r4, #66	; 0x42
 802326c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8023270:	2301      	movs	r3, #1
 8023272:	e0a3      	b.n	80233bc <_printf_i+0x1f4>
 8023274:	6825      	ldr	r5, [r4, #0]
 8023276:	6808      	ldr	r0, [r1, #0]
 8023278:	062e      	lsls	r6, r5, #24
 802327a:	f100 0304 	add.w	r3, r0, #4
 802327e:	d50a      	bpl.n	8023296 <_printf_i+0xce>
 8023280:	6805      	ldr	r5, [r0, #0]
 8023282:	600b      	str	r3, [r1, #0]
 8023284:	2d00      	cmp	r5, #0
 8023286:	da03      	bge.n	8023290 <_printf_i+0xc8>
 8023288:	232d      	movs	r3, #45	; 0x2d
 802328a:	426d      	negs	r5, r5
 802328c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8023290:	485e      	ldr	r0, [pc, #376]	; (802340c <_printf_i+0x244>)
 8023292:	230a      	movs	r3, #10
 8023294:	e019      	b.n	80232ca <_printf_i+0x102>
 8023296:	f015 0f40 	tst.w	r5, #64	; 0x40
 802329a:	6805      	ldr	r5, [r0, #0]
 802329c:	600b      	str	r3, [r1, #0]
 802329e:	bf18      	it	ne
 80232a0:	b22d      	sxthne	r5, r5
 80232a2:	e7ef      	b.n	8023284 <_printf_i+0xbc>
 80232a4:	680b      	ldr	r3, [r1, #0]
 80232a6:	6825      	ldr	r5, [r4, #0]
 80232a8:	1d18      	adds	r0, r3, #4
 80232aa:	6008      	str	r0, [r1, #0]
 80232ac:	0628      	lsls	r0, r5, #24
 80232ae:	d501      	bpl.n	80232b4 <_printf_i+0xec>
 80232b0:	681d      	ldr	r5, [r3, #0]
 80232b2:	e002      	b.n	80232ba <_printf_i+0xf2>
 80232b4:	0669      	lsls	r1, r5, #25
 80232b6:	d5fb      	bpl.n	80232b0 <_printf_i+0xe8>
 80232b8:	881d      	ldrh	r5, [r3, #0]
 80232ba:	4854      	ldr	r0, [pc, #336]	; (802340c <_printf_i+0x244>)
 80232bc:	2f6f      	cmp	r7, #111	; 0x6f
 80232be:	bf0c      	ite	eq
 80232c0:	2308      	moveq	r3, #8
 80232c2:	230a      	movne	r3, #10
 80232c4:	2100      	movs	r1, #0
 80232c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80232ca:	6866      	ldr	r6, [r4, #4]
 80232cc:	60a6      	str	r6, [r4, #8]
 80232ce:	2e00      	cmp	r6, #0
 80232d0:	bfa2      	ittt	ge
 80232d2:	6821      	ldrge	r1, [r4, #0]
 80232d4:	f021 0104 	bicge.w	r1, r1, #4
 80232d8:	6021      	strge	r1, [r4, #0]
 80232da:	b90d      	cbnz	r5, 80232e0 <_printf_i+0x118>
 80232dc:	2e00      	cmp	r6, #0
 80232de:	d04d      	beq.n	802337c <_printf_i+0x1b4>
 80232e0:	4616      	mov	r6, r2
 80232e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80232e6:	fb03 5711 	mls	r7, r3, r1, r5
 80232ea:	5dc7      	ldrb	r7, [r0, r7]
 80232ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80232f0:	462f      	mov	r7, r5
 80232f2:	42bb      	cmp	r3, r7
 80232f4:	460d      	mov	r5, r1
 80232f6:	d9f4      	bls.n	80232e2 <_printf_i+0x11a>
 80232f8:	2b08      	cmp	r3, #8
 80232fa:	d10b      	bne.n	8023314 <_printf_i+0x14c>
 80232fc:	6823      	ldr	r3, [r4, #0]
 80232fe:	07df      	lsls	r7, r3, #31
 8023300:	d508      	bpl.n	8023314 <_printf_i+0x14c>
 8023302:	6923      	ldr	r3, [r4, #16]
 8023304:	6861      	ldr	r1, [r4, #4]
 8023306:	4299      	cmp	r1, r3
 8023308:	bfde      	ittt	le
 802330a:	2330      	movle	r3, #48	; 0x30
 802330c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8023310:	f106 36ff 	addle.w	r6, r6, #4294967295
 8023314:	1b92      	subs	r2, r2, r6
 8023316:	6122      	str	r2, [r4, #16]
 8023318:	f8cd a000 	str.w	sl, [sp]
 802331c:	464b      	mov	r3, r9
 802331e:	aa03      	add	r2, sp, #12
 8023320:	4621      	mov	r1, r4
 8023322:	4640      	mov	r0, r8
 8023324:	f7ff fee2 	bl	80230ec <_printf_common>
 8023328:	3001      	adds	r0, #1
 802332a:	d14c      	bne.n	80233c6 <_printf_i+0x1fe>
 802332c:	f04f 30ff 	mov.w	r0, #4294967295
 8023330:	b004      	add	sp, #16
 8023332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023336:	4835      	ldr	r0, [pc, #212]	; (802340c <_printf_i+0x244>)
 8023338:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 802333c:	6823      	ldr	r3, [r4, #0]
 802333e:	680e      	ldr	r6, [r1, #0]
 8023340:	061f      	lsls	r7, r3, #24
 8023342:	f856 5b04 	ldr.w	r5, [r6], #4
 8023346:	600e      	str	r6, [r1, #0]
 8023348:	d514      	bpl.n	8023374 <_printf_i+0x1ac>
 802334a:	07d9      	lsls	r1, r3, #31
 802334c:	bf44      	itt	mi
 802334e:	f043 0320 	orrmi.w	r3, r3, #32
 8023352:	6023      	strmi	r3, [r4, #0]
 8023354:	b91d      	cbnz	r5, 802335e <_printf_i+0x196>
 8023356:	6823      	ldr	r3, [r4, #0]
 8023358:	f023 0320 	bic.w	r3, r3, #32
 802335c:	6023      	str	r3, [r4, #0]
 802335e:	2310      	movs	r3, #16
 8023360:	e7b0      	b.n	80232c4 <_printf_i+0xfc>
 8023362:	6823      	ldr	r3, [r4, #0]
 8023364:	f043 0320 	orr.w	r3, r3, #32
 8023368:	6023      	str	r3, [r4, #0]
 802336a:	2378      	movs	r3, #120	; 0x78
 802336c:	4828      	ldr	r0, [pc, #160]	; (8023410 <_printf_i+0x248>)
 802336e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8023372:	e7e3      	b.n	802333c <_printf_i+0x174>
 8023374:	065e      	lsls	r6, r3, #25
 8023376:	bf48      	it	mi
 8023378:	b2ad      	uxthmi	r5, r5
 802337a:	e7e6      	b.n	802334a <_printf_i+0x182>
 802337c:	4616      	mov	r6, r2
 802337e:	e7bb      	b.n	80232f8 <_printf_i+0x130>
 8023380:	680b      	ldr	r3, [r1, #0]
 8023382:	6826      	ldr	r6, [r4, #0]
 8023384:	6960      	ldr	r0, [r4, #20]
 8023386:	1d1d      	adds	r5, r3, #4
 8023388:	600d      	str	r5, [r1, #0]
 802338a:	0635      	lsls	r5, r6, #24
 802338c:	681b      	ldr	r3, [r3, #0]
 802338e:	d501      	bpl.n	8023394 <_printf_i+0x1cc>
 8023390:	6018      	str	r0, [r3, #0]
 8023392:	e002      	b.n	802339a <_printf_i+0x1d2>
 8023394:	0671      	lsls	r1, r6, #25
 8023396:	d5fb      	bpl.n	8023390 <_printf_i+0x1c8>
 8023398:	8018      	strh	r0, [r3, #0]
 802339a:	2300      	movs	r3, #0
 802339c:	6123      	str	r3, [r4, #16]
 802339e:	4616      	mov	r6, r2
 80233a0:	e7ba      	b.n	8023318 <_printf_i+0x150>
 80233a2:	680b      	ldr	r3, [r1, #0]
 80233a4:	1d1a      	adds	r2, r3, #4
 80233a6:	600a      	str	r2, [r1, #0]
 80233a8:	681e      	ldr	r6, [r3, #0]
 80233aa:	6862      	ldr	r2, [r4, #4]
 80233ac:	2100      	movs	r1, #0
 80233ae:	4630      	mov	r0, r6
 80233b0:	f7dc ff5e 	bl	8000270 <memchr>
 80233b4:	b108      	cbz	r0, 80233ba <_printf_i+0x1f2>
 80233b6:	1b80      	subs	r0, r0, r6
 80233b8:	6060      	str	r0, [r4, #4]
 80233ba:	6863      	ldr	r3, [r4, #4]
 80233bc:	6123      	str	r3, [r4, #16]
 80233be:	2300      	movs	r3, #0
 80233c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80233c4:	e7a8      	b.n	8023318 <_printf_i+0x150>
 80233c6:	6923      	ldr	r3, [r4, #16]
 80233c8:	4632      	mov	r2, r6
 80233ca:	4649      	mov	r1, r9
 80233cc:	4640      	mov	r0, r8
 80233ce:	47d0      	blx	sl
 80233d0:	3001      	adds	r0, #1
 80233d2:	d0ab      	beq.n	802332c <_printf_i+0x164>
 80233d4:	6823      	ldr	r3, [r4, #0]
 80233d6:	079b      	lsls	r3, r3, #30
 80233d8:	d413      	bmi.n	8023402 <_printf_i+0x23a>
 80233da:	68e0      	ldr	r0, [r4, #12]
 80233dc:	9b03      	ldr	r3, [sp, #12]
 80233de:	4298      	cmp	r0, r3
 80233e0:	bfb8      	it	lt
 80233e2:	4618      	movlt	r0, r3
 80233e4:	e7a4      	b.n	8023330 <_printf_i+0x168>
 80233e6:	2301      	movs	r3, #1
 80233e8:	4632      	mov	r2, r6
 80233ea:	4649      	mov	r1, r9
 80233ec:	4640      	mov	r0, r8
 80233ee:	47d0      	blx	sl
 80233f0:	3001      	adds	r0, #1
 80233f2:	d09b      	beq.n	802332c <_printf_i+0x164>
 80233f4:	3501      	adds	r5, #1
 80233f6:	68e3      	ldr	r3, [r4, #12]
 80233f8:	9903      	ldr	r1, [sp, #12]
 80233fa:	1a5b      	subs	r3, r3, r1
 80233fc:	42ab      	cmp	r3, r5
 80233fe:	dcf2      	bgt.n	80233e6 <_printf_i+0x21e>
 8023400:	e7eb      	b.n	80233da <_printf_i+0x212>
 8023402:	2500      	movs	r5, #0
 8023404:	f104 0619 	add.w	r6, r4, #25
 8023408:	e7f5      	b.n	80233f6 <_printf_i+0x22e>
 802340a:	bf00      	nop
 802340c:	080430c8 	.word	0x080430c8
 8023410:	080430d9 	.word	0x080430d9

08023414 <iprintf>:
 8023414:	b40f      	push	{r0, r1, r2, r3}
 8023416:	4b0a      	ldr	r3, [pc, #40]	; (8023440 <iprintf+0x2c>)
 8023418:	b513      	push	{r0, r1, r4, lr}
 802341a:	681c      	ldr	r4, [r3, #0]
 802341c:	b124      	cbz	r4, 8023428 <iprintf+0x14>
 802341e:	69a3      	ldr	r3, [r4, #24]
 8023420:	b913      	cbnz	r3, 8023428 <iprintf+0x14>
 8023422:	4620      	mov	r0, r4
 8023424:	f002 fb7e 	bl	8025b24 <__sinit>
 8023428:	ab05      	add	r3, sp, #20
 802342a:	9a04      	ldr	r2, [sp, #16]
 802342c:	68a1      	ldr	r1, [r4, #8]
 802342e:	9301      	str	r3, [sp, #4]
 8023430:	4620      	mov	r0, r4
 8023432:	f003 fcc9 	bl	8026dc8 <_vfiprintf_r>
 8023436:	b002      	add	sp, #8
 8023438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802343c:	b004      	add	sp, #16
 802343e:	4770      	bx	lr
 8023440:	20000488 	.word	0x20000488

08023444 <putchar>:
 8023444:	4b09      	ldr	r3, [pc, #36]	; (802346c <putchar+0x28>)
 8023446:	b513      	push	{r0, r1, r4, lr}
 8023448:	681c      	ldr	r4, [r3, #0]
 802344a:	4601      	mov	r1, r0
 802344c:	b134      	cbz	r4, 802345c <putchar+0x18>
 802344e:	69a3      	ldr	r3, [r4, #24]
 8023450:	b923      	cbnz	r3, 802345c <putchar+0x18>
 8023452:	9001      	str	r0, [sp, #4]
 8023454:	4620      	mov	r0, r4
 8023456:	f002 fb65 	bl	8025b24 <__sinit>
 802345a:	9901      	ldr	r1, [sp, #4]
 802345c:	68a2      	ldr	r2, [r4, #8]
 802345e:	4620      	mov	r0, r4
 8023460:	b002      	add	sp, #8
 8023462:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8023466:	f003 bf2b 	b.w	80272c0 <_putc_r>
 802346a:	bf00      	nop
 802346c:	20000488 	.word	0x20000488

08023470 <_puts_r>:
 8023470:	b570      	push	{r4, r5, r6, lr}
 8023472:	460e      	mov	r6, r1
 8023474:	4605      	mov	r5, r0
 8023476:	b118      	cbz	r0, 8023480 <_puts_r+0x10>
 8023478:	6983      	ldr	r3, [r0, #24]
 802347a:	b90b      	cbnz	r3, 8023480 <_puts_r+0x10>
 802347c:	f002 fb52 	bl	8025b24 <__sinit>
 8023480:	69ab      	ldr	r3, [r5, #24]
 8023482:	68ac      	ldr	r4, [r5, #8]
 8023484:	b913      	cbnz	r3, 802348c <_puts_r+0x1c>
 8023486:	4628      	mov	r0, r5
 8023488:	f002 fb4c 	bl	8025b24 <__sinit>
 802348c:	4b2c      	ldr	r3, [pc, #176]	; (8023540 <_puts_r+0xd0>)
 802348e:	429c      	cmp	r4, r3
 8023490:	d120      	bne.n	80234d4 <_puts_r+0x64>
 8023492:	686c      	ldr	r4, [r5, #4]
 8023494:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8023496:	07db      	lsls	r3, r3, #31
 8023498:	d405      	bmi.n	80234a6 <_puts_r+0x36>
 802349a:	89a3      	ldrh	r3, [r4, #12]
 802349c:	0598      	lsls	r0, r3, #22
 802349e:	d402      	bmi.n	80234a6 <_puts_r+0x36>
 80234a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80234a2:	f002 fcef 	bl	8025e84 <__retarget_lock_acquire_recursive>
 80234a6:	89a3      	ldrh	r3, [r4, #12]
 80234a8:	0719      	lsls	r1, r3, #28
 80234aa:	d51d      	bpl.n	80234e8 <_puts_r+0x78>
 80234ac:	6923      	ldr	r3, [r4, #16]
 80234ae:	b1db      	cbz	r3, 80234e8 <_puts_r+0x78>
 80234b0:	3e01      	subs	r6, #1
 80234b2:	68a3      	ldr	r3, [r4, #8]
 80234b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80234b8:	3b01      	subs	r3, #1
 80234ba:	60a3      	str	r3, [r4, #8]
 80234bc:	bb39      	cbnz	r1, 802350e <_puts_r+0x9e>
 80234be:	2b00      	cmp	r3, #0
 80234c0:	da38      	bge.n	8023534 <_puts_r+0xc4>
 80234c2:	4622      	mov	r2, r4
 80234c4:	210a      	movs	r1, #10
 80234c6:	4628      	mov	r0, r5
 80234c8:	f001 fa9c 	bl	8024a04 <__swbuf_r>
 80234cc:	3001      	adds	r0, #1
 80234ce:	d011      	beq.n	80234f4 <_puts_r+0x84>
 80234d0:	250a      	movs	r5, #10
 80234d2:	e011      	b.n	80234f8 <_puts_r+0x88>
 80234d4:	4b1b      	ldr	r3, [pc, #108]	; (8023544 <_puts_r+0xd4>)
 80234d6:	429c      	cmp	r4, r3
 80234d8:	d101      	bne.n	80234de <_puts_r+0x6e>
 80234da:	68ac      	ldr	r4, [r5, #8]
 80234dc:	e7da      	b.n	8023494 <_puts_r+0x24>
 80234de:	4b1a      	ldr	r3, [pc, #104]	; (8023548 <_puts_r+0xd8>)
 80234e0:	429c      	cmp	r4, r3
 80234e2:	bf08      	it	eq
 80234e4:	68ec      	ldreq	r4, [r5, #12]
 80234e6:	e7d5      	b.n	8023494 <_puts_r+0x24>
 80234e8:	4621      	mov	r1, r4
 80234ea:	4628      	mov	r0, r5
 80234ec:	f001 faee 	bl	8024acc <__swsetup_r>
 80234f0:	2800      	cmp	r0, #0
 80234f2:	d0dd      	beq.n	80234b0 <_puts_r+0x40>
 80234f4:	f04f 35ff 	mov.w	r5, #4294967295
 80234f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80234fa:	07da      	lsls	r2, r3, #31
 80234fc:	d405      	bmi.n	802350a <_puts_r+0x9a>
 80234fe:	89a3      	ldrh	r3, [r4, #12]
 8023500:	059b      	lsls	r3, r3, #22
 8023502:	d402      	bmi.n	802350a <_puts_r+0x9a>
 8023504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8023506:	f002 fcbf 	bl	8025e88 <__retarget_lock_release_recursive>
 802350a:	4628      	mov	r0, r5
 802350c:	bd70      	pop	{r4, r5, r6, pc}
 802350e:	2b00      	cmp	r3, #0
 8023510:	da04      	bge.n	802351c <_puts_r+0xac>
 8023512:	69a2      	ldr	r2, [r4, #24]
 8023514:	429a      	cmp	r2, r3
 8023516:	dc06      	bgt.n	8023526 <_puts_r+0xb6>
 8023518:	290a      	cmp	r1, #10
 802351a:	d004      	beq.n	8023526 <_puts_r+0xb6>
 802351c:	6823      	ldr	r3, [r4, #0]
 802351e:	1c5a      	adds	r2, r3, #1
 8023520:	6022      	str	r2, [r4, #0]
 8023522:	7019      	strb	r1, [r3, #0]
 8023524:	e7c5      	b.n	80234b2 <_puts_r+0x42>
 8023526:	4622      	mov	r2, r4
 8023528:	4628      	mov	r0, r5
 802352a:	f001 fa6b 	bl	8024a04 <__swbuf_r>
 802352e:	3001      	adds	r0, #1
 8023530:	d1bf      	bne.n	80234b2 <_puts_r+0x42>
 8023532:	e7df      	b.n	80234f4 <_puts_r+0x84>
 8023534:	6823      	ldr	r3, [r4, #0]
 8023536:	250a      	movs	r5, #10
 8023538:	1c5a      	adds	r2, r3, #1
 802353a:	6022      	str	r2, [r4, #0]
 802353c:	701d      	strb	r5, [r3, #0]
 802353e:	e7db      	b.n	80234f8 <_puts_r+0x88>
 8023540:	0804359c 	.word	0x0804359c
 8023544:	080435bc 	.word	0x080435bc
 8023548:	0804357c 	.word	0x0804357c

0802354c <puts>:
 802354c:	4b02      	ldr	r3, [pc, #8]	; (8023558 <puts+0xc>)
 802354e:	4601      	mov	r1, r0
 8023550:	6818      	ldr	r0, [r3, #0]
 8023552:	f7ff bf8d 	b.w	8023470 <_puts_r>
 8023556:	bf00      	nop
 8023558:	20000488 	.word	0x20000488

0802355c <rand>:
 802355c:	4b17      	ldr	r3, [pc, #92]	; (80235bc <rand+0x60>)
 802355e:	b510      	push	{r4, lr}
 8023560:	681c      	ldr	r4, [r3, #0]
 8023562:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8023564:	b9b3      	cbnz	r3, 8023594 <rand+0x38>
 8023566:	2018      	movs	r0, #24
 8023568:	f7fe ff9c 	bl	80224a4 <malloc>
 802356c:	63a0      	str	r0, [r4, #56]	; 0x38
 802356e:	b928      	cbnz	r0, 802357c <rand+0x20>
 8023570:	4602      	mov	r2, r0
 8023572:	4b13      	ldr	r3, [pc, #76]	; (80235c0 <rand+0x64>)
 8023574:	4813      	ldr	r0, [pc, #76]	; (80235c4 <rand+0x68>)
 8023576:	214e      	movs	r1, #78	; 0x4e
 8023578:	f001 fb62 	bl	8024c40 <__assert_func>
 802357c:	4a12      	ldr	r2, [pc, #72]	; (80235c8 <rand+0x6c>)
 802357e:	4b13      	ldr	r3, [pc, #76]	; (80235cc <rand+0x70>)
 8023580:	e9c0 2300 	strd	r2, r3, [r0]
 8023584:	4b12      	ldr	r3, [pc, #72]	; (80235d0 <rand+0x74>)
 8023586:	6083      	str	r3, [r0, #8]
 8023588:	230b      	movs	r3, #11
 802358a:	8183      	strh	r3, [r0, #12]
 802358c:	2201      	movs	r2, #1
 802358e:	2300      	movs	r3, #0
 8023590:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8023594:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8023596:	480f      	ldr	r0, [pc, #60]	; (80235d4 <rand+0x78>)
 8023598:	690a      	ldr	r2, [r1, #16]
 802359a:	694b      	ldr	r3, [r1, #20]
 802359c:	4c0e      	ldr	r4, [pc, #56]	; (80235d8 <rand+0x7c>)
 802359e:	4350      	muls	r0, r2
 80235a0:	fb04 0003 	mla	r0, r4, r3, r0
 80235a4:	fba2 3404 	umull	r3, r4, r2, r4
 80235a8:	1c5a      	adds	r2, r3, #1
 80235aa:	4404      	add	r4, r0
 80235ac:	f144 0000 	adc.w	r0, r4, #0
 80235b0:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80235b4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80235b8:	bd10      	pop	{r4, pc}
 80235ba:	bf00      	nop
 80235bc:	20000488 	.word	0x20000488
 80235c0:	08042f80 	.word	0x08042f80
 80235c4:	080430ea 	.word	0x080430ea
 80235c8:	abcd330e 	.word	0xabcd330e
 80235cc:	e66d1234 	.word	0xe66d1234
 80235d0:	0005deec 	.word	0x0005deec
 80235d4:	5851f42d 	.word	0x5851f42d
 80235d8:	4c957f2d 	.word	0x4c957f2d

080235dc <realloc>:
 80235dc:	4b02      	ldr	r3, [pc, #8]	; (80235e8 <realloc+0xc>)
 80235de:	460a      	mov	r2, r1
 80235e0:	4601      	mov	r1, r0
 80235e2:	6818      	ldr	r0, [r3, #0]
 80235e4:	f003 b873 	b.w	80266ce <_realloc_r>
 80235e8:	20000488 	.word	0x20000488

080235ec <modf>:
 80235ec:	ee10 1a90 	vmov	r1, s1
 80235f0:	b570      	push	{r4, r5, r6, lr}
 80235f2:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80235f6:	f2a5 33ff 	subw	r3, r5, #1023	; 0x3ff
 80235fa:	2b13      	cmp	r3, #19
 80235fc:	ee10 4a10 	vmov	r4, s0
 8023600:	dc1f      	bgt.n	8023642 <modf+0x56>
 8023602:	2b00      	cmp	r3, #0
 8023604:	da05      	bge.n	8023612 <modf+0x26>
 8023606:	2200      	movs	r2, #0
 8023608:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 802360c:	e9c0 2300 	strd	r2, r3, [r0]
 8023610:	bd70      	pop	{r4, r5, r6, pc}
 8023612:	4d19      	ldr	r5, [pc, #100]	; (8023678 <modf+0x8c>)
 8023614:	411d      	asrs	r5, r3
 8023616:	ea01 0305 	and.w	r3, r1, r5
 802361a:	431c      	orrs	r4, r3
 802361c:	d107      	bne.n	802362e <modf+0x42>
 802361e:	ed80 0b00 	vstr	d0, [r0]
 8023622:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8023626:	4622      	mov	r2, r4
 8023628:	ec43 2b10 	vmov	d0, r2, r3
 802362c:	e7f0      	b.n	8023610 <modf+0x24>
 802362e:	2200      	movs	r2, #0
 8023630:	ea21 0305 	bic.w	r3, r1, r5
 8023634:	ec43 2b17 	vmov	d7, r2, r3
 8023638:	e9c0 2300 	strd	r2, r3, [r0]
 802363c:	ee30 0b47 	vsub.f64	d0, d0, d7
 8023640:	e7e6      	b.n	8023610 <modf+0x24>
 8023642:	2b33      	cmp	r3, #51	; 0x33
 8023644:	dd05      	ble.n	8023652 <modf+0x66>
 8023646:	ed80 0b00 	vstr	d0, [r0]
 802364a:	2200      	movs	r2, #0
 802364c:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8023650:	e7ea      	b.n	8023628 <modf+0x3c>
 8023652:	f2a5 4313 	subw	r3, r5, #1043	; 0x413
 8023656:	f04f 35ff 	mov.w	r5, #4294967295
 802365a:	40dd      	lsrs	r5, r3
 802365c:	ea15 0604 	ands.w	r6, r5, r4
 8023660:	d105      	bne.n	802366e <modf+0x82>
 8023662:	ed80 0b00 	vstr	d0, [r0]
 8023666:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 802366a:	4632      	mov	r2, r6
 802366c:	e7dc      	b.n	8023628 <modf+0x3c>
 802366e:	ee10 3a90 	vmov	r3, s1
 8023672:	ea24 0205 	bic.w	r2, r4, r5
 8023676:	e7dd      	b.n	8023634 <modf+0x48>
 8023678:	000fffff 	.word	0x000fffff

0802367c <_sbrk_r>:
 802367c:	b538      	push	{r3, r4, r5, lr}
 802367e:	4d06      	ldr	r5, [pc, #24]	; (8023698 <_sbrk_r+0x1c>)
 8023680:	2300      	movs	r3, #0
 8023682:	4604      	mov	r4, r0
 8023684:	4608      	mov	r0, r1
 8023686:	602b      	str	r3, [r5, #0]
 8023688:	f7e2 fdbe 	bl	8006208 <_sbrk>
 802368c:	1c43      	adds	r3, r0, #1
 802368e:	d102      	bne.n	8023696 <_sbrk_r+0x1a>
 8023690:	682b      	ldr	r3, [r5, #0]
 8023692:	b103      	cbz	r3, 8023696 <_sbrk_r+0x1a>
 8023694:	6023      	str	r3, [r4, #0]
 8023696:	bd38      	pop	{r3, r4, r5, pc}
 8023698:	2002e4f0 	.word	0x2002e4f0

0802369c <sniprintf>:
 802369c:	b40c      	push	{r2, r3}
 802369e:	b530      	push	{r4, r5, lr}
 80236a0:	4b17      	ldr	r3, [pc, #92]	; (8023700 <sniprintf+0x64>)
 80236a2:	1e0c      	subs	r4, r1, #0
 80236a4:	681d      	ldr	r5, [r3, #0]
 80236a6:	b09d      	sub	sp, #116	; 0x74
 80236a8:	da08      	bge.n	80236bc <sniprintf+0x20>
 80236aa:	238b      	movs	r3, #139	; 0x8b
 80236ac:	602b      	str	r3, [r5, #0]
 80236ae:	f04f 30ff 	mov.w	r0, #4294967295
 80236b2:	b01d      	add	sp, #116	; 0x74
 80236b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80236b8:	b002      	add	sp, #8
 80236ba:	4770      	bx	lr
 80236bc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80236c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80236c4:	bf14      	ite	ne
 80236c6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80236ca:	4623      	moveq	r3, r4
 80236cc:	9304      	str	r3, [sp, #16]
 80236ce:	9307      	str	r3, [sp, #28]
 80236d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80236d4:	9002      	str	r0, [sp, #8]
 80236d6:	9006      	str	r0, [sp, #24]
 80236d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80236dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80236de:	ab21      	add	r3, sp, #132	; 0x84
 80236e0:	a902      	add	r1, sp, #8
 80236e2:	4628      	mov	r0, r5
 80236e4:	9301      	str	r3, [sp, #4]
 80236e6:	f003 f873 	bl	80267d0 <_svfiprintf_r>
 80236ea:	1c43      	adds	r3, r0, #1
 80236ec:	bfbc      	itt	lt
 80236ee:	238b      	movlt	r3, #139	; 0x8b
 80236f0:	602b      	strlt	r3, [r5, #0]
 80236f2:	2c00      	cmp	r4, #0
 80236f4:	d0dd      	beq.n	80236b2 <sniprintf+0x16>
 80236f6:	9b02      	ldr	r3, [sp, #8]
 80236f8:	2200      	movs	r2, #0
 80236fa:	701a      	strb	r2, [r3, #0]
 80236fc:	e7d9      	b.n	80236b2 <sniprintf+0x16>
 80236fe:	bf00      	nop
 8023700:	20000488 	.word	0x20000488

08023704 <siprintf>:
 8023704:	b40e      	push	{r1, r2, r3}
 8023706:	b500      	push	{lr}
 8023708:	b09c      	sub	sp, #112	; 0x70
 802370a:	ab1d      	add	r3, sp, #116	; 0x74
 802370c:	9002      	str	r0, [sp, #8]
 802370e:	9006      	str	r0, [sp, #24]
 8023710:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8023714:	4809      	ldr	r0, [pc, #36]	; (802373c <siprintf+0x38>)
 8023716:	9107      	str	r1, [sp, #28]
 8023718:	9104      	str	r1, [sp, #16]
 802371a:	4909      	ldr	r1, [pc, #36]	; (8023740 <siprintf+0x3c>)
 802371c:	f853 2b04 	ldr.w	r2, [r3], #4
 8023720:	9105      	str	r1, [sp, #20]
 8023722:	6800      	ldr	r0, [r0, #0]
 8023724:	9301      	str	r3, [sp, #4]
 8023726:	a902      	add	r1, sp, #8
 8023728:	f003 f852 	bl	80267d0 <_svfiprintf_r>
 802372c:	9b02      	ldr	r3, [sp, #8]
 802372e:	2200      	movs	r2, #0
 8023730:	701a      	strb	r2, [r3, #0]
 8023732:	b01c      	add	sp, #112	; 0x70
 8023734:	f85d eb04 	ldr.w	lr, [sp], #4
 8023738:	b003      	add	sp, #12
 802373a:	4770      	bx	lr
 802373c:	20000488 	.word	0x20000488
 8023740:	ffff0208 	.word	0xffff0208

08023744 <siscanf>:
 8023744:	b40e      	push	{r1, r2, r3}
 8023746:	b510      	push	{r4, lr}
 8023748:	b09f      	sub	sp, #124	; 0x7c
 802374a:	ac21      	add	r4, sp, #132	; 0x84
 802374c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8023750:	f854 2b04 	ldr.w	r2, [r4], #4
 8023754:	9201      	str	r2, [sp, #4]
 8023756:	f8ad 101c 	strh.w	r1, [sp, #28]
 802375a:	9004      	str	r0, [sp, #16]
 802375c:	9008      	str	r0, [sp, #32]
 802375e:	f7dc fd79 	bl	8000254 <strlen>
 8023762:	4b0c      	ldr	r3, [pc, #48]	; (8023794 <siscanf+0x50>)
 8023764:	9005      	str	r0, [sp, #20]
 8023766:	9009      	str	r0, [sp, #36]	; 0x24
 8023768:	930d      	str	r3, [sp, #52]	; 0x34
 802376a:	480b      	ldr	r0, [pc, #44]	; (8023798 <siscanf+0x54>)
 802376c:	9a01      	ldr	r2, [sp, #4]
 802376e:	6800      	ldr	r0, [r0, #0]
 8023770:	9403      	str	r4, [sp, #12]
 8023772:	2300      	movs	r3, #0
 8023774:	9311      	str	r3, [sp, #68]	; 0x44
 8023776:	9316      	str	r3, [sp, #88]	; 0x58
 8023778:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802377c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8023780:	a904      	add	r1, sp, #16
 8023782:	4623      	mov	r3, r4
 8023784:	f003 f97e 	bl	8026a84 <__ssvfiscanf_r>
 8023788:	b01f      	add	sp, #124	; 0x7c
 802378a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802378e:	b003      	add	sp, #12
 8023790:	4770      	bx	lr
 8023792:	bf00      	nop
 8023794:	080237bf 	.word	0x080237bf
 8023798:	20000488 	.word	0x20000488

0802379c <__sread>:
 802379c:	b510      	push	{r4, lr}
 802379e:	460c      	mov	r4, r1
 80237a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80237a4:	f003 fdd4 	bl	8027350 <_read_r>
 80237a8:	2800      	cmp	r0, #0
 80237aa:	bfab      	itete	ge
 80237ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80237ae:	89a3      	ldrhlt	r3, [r4, #12]
 80237b0:	181b      	addge	r3, r3, r0
 80237b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80237b6:	bfac      	ite	ge
 80237b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80237ba:	81a3      	strhlt	r3, [r4, #12]
 80237bc:	bd10      	pop	{r4, pc}

080237be <__seofread>:
 80237be:	2000      	movs	r0, #0
 80237c0:	4770      	bx	lr

080237c2 <__swrite>:
 80237c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80237c6:	461f      	mov	r7, r3
 80237c8:	898b      	ldrh	r3, [r1, #12]
 80237ca:	05db      	lsls	r3, r3, #23
 80237cc:	4605      	mov	r5, r0
 80237ce:	460c      	mov	r4, r1
 80237d0:	4616      	mov	r6, r2
 80237d2:	d505      	bpl.n	80237e0 <__swrite+0x1e>
 80237d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80237d8:	2302      	movs	r3, #2
 80237da:	2200      	movs	r2, #0
 80237dc:	f002 fb56 	bl	8025e8c <_lseek_r>
 80237e0:	89a3      	ldrh	r3, [r4, #12]
 80237e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80237e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80237ea:	81a3      	strh	r3, [r4, #12]
 80237ec:	4632      	mov	r2, r6
 80237ee:	463b      	mov	r3, r7
 80237f0:	4628      	mov	r0, r5
 80237f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80237f6:	f001 b957 	b.w	8024aa8 <_write_r>

080237fa <__sseek>:
 80237fa:	b510      	push	{r4, lr}
 80237fc:	460c      	mov	r4, r1
 80237fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023802:	f002 fb43 	bl	8025e8c <_lseek_r>
 8023806:	1c43      	adds	r3, r0, #1
 8023808:	89a3      	ldrh	r3, [r4, #12]
 802380a:	bf15      	itete	ne
 802380c:	6560      	strne	r0, [r4, #84]	; 0x54
 802380e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8023812:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8023816:	81a3      	strheq	r3, [r4, #12]
 8023818:	bf18      	it	ne
 802381a:	81a3      	strhne	r3, [r4, #12]
 802381c:	bd10      	pop	{r4, pc}

0802381e <__sclose>:
 802381e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023822:	f001 ba2b 	b.w	8024c7c <_close_r>

08023826 <stpcpy>:
 8023826:	4603      	mov	r3, r0
 8023828:	f811 2b01 	ldrb.w	r2, [r1], #1
 802382c:	4618      	mov	r0, r3
 802382e:	f803 2b01 	strb.w	r2, [r3], #1
 8023832:	2a00      	cmp	r2, #0
 8023834:	d1f8      	bne.n	8023828 <stpcpy+0x2>
 8023836:	4770      	bx	lr

08023838 <strchr>:
 8023838:	b2c9      	uxtb	r1, r1
 802383a:	4603      	mov	r3, r0
 802383c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023840:	b11a      	cbz	r2, 802384a <strchr+0x12>
 8023842:	428a      	cmp	r2, r1
 8023844:	d1f9      	bne.n	802383a <strchr+0x2>
 8023846:	4618      	mov	r0, r3
 8023848:	4770      	bx	lr
 802384a:	2900      	cmp	r1, #0
 802384c:	bf18      	it	ne
 802384e:	2300      	movne	r3, #0
 8023850:	e7f9      	b.n	8023846 <strchr+0xe>

08023852 <strcpy>:
 8023852:	4603      	mov	r3, r0
 8023854:	f811 2b01 	ldrb.w	r2, [r1], #1
 8023858:	f803 2b01 	strb.w	r2, [r3], #1
 802385c:	2a00      	cmp	r2, #0
 802385e:	d1f9      	bne.n	8023854 <strcpy+0x2>
 8023860:	4770      	bx	lr
	...

08023864 <iso_year_adjust>:
 8023864:	6941      	ldr	r1, [r0, #20]
 8023866:	2900      	cmp	r1, #0
 8023868:	f240 736c 	movw	r3, #1900	; 0x76c
 802386c:	bfa8      	it	ge
 802386e:	f06f 0363 	mvnge.w	r3, #99	; 0x63
 8023872:	18ca      	adds	r2, r1, r3
 8023874:	078b      	lsls	r3, r1, #30
 8023876:	d105      	bne.n	8023884 <iso_year_adjust+0x20>
 8023878:	2164      	movs	r1, #100	; 0x64
 802387a:	fb92 f3f1 	sdiv	r3, r2, r1
 802387e:	fb01 2313 	mls	r3, r1, r3, r2
 8023882:	b9db      	cbnz	r3, 80238bc <iso_year_adjust+0x58>
 8023884:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8023888:	fb92 f3f1 	sdiv	r3, r2, r1
 802388c:	fb01 2313 	mls	r3, r1, r3, r2
 8023890:	fab3 f383 	clz	r3, r3
 8023894:	095b      	lsrs	r3, r3, #5
 8023896:	e9d0 0206 	ldrd	r0, r2, [r0, #24]
 802389a:	0040      	lsls	r0, r0, #1
 802389c:	eb00 1002 	add.w	r0, r0, r2, lsl #4
 80238a0:	4418      	add	r0, r3
 80238a2:	f241 63a2 	movw	r3, #5794	; 0x16a2
 80238a6:	4298      	cmp	r0, r3
 80238a8:	d03a      	beq.n	8023920 <iso_year_adjust+0xbc>
 80238aa:	dc21      	bgt.n	80238f0 <iso_year_adjust+0x8c>
 80238ac:	2801      	cmp	r0, #1
 80238ae:	dc1a      	bgt.n	80238e6 <iso_year_adjust+0x82>
 80238b0:	2800      	cmp	r0, #0
 80238b2:	bfb4      	ite	lt
 80238b4:	2000      	movlt	r0, #0
 80238b6:	f04f 30ff 	movge.w	r0, #4294967295
 80238ba:	4770      	bx	lr
 80238bc:	2301      	movs	r3, #1
 80238be:	e7ea      	b.n	8023896 <iso_year_adjust+0x32>
 80238c0:	2817      	cmp	r0, #23
 80238c2:	d813      	bhi.n	80238ec <iso_year_adjust+0x88>
 80238c4:	e8df f000 	tbb	[pc, r0]
 80238c8:	0c0c0c0c 	.word	0x0c0c0c0c
 80238cc:	0c0c1212 	.word	0x0c0c1212
 80238d0:	12121212 	.word	0x12121212
 80238d4:	12121212 	.word	0x12121212
 80238d8:	0c0c1212 	.word	0x0c0c1212
 80238dc:	0c0c1212 	.word	0x0c0c1212
 80238e0:	f04f 30ff 	mov.w	r0, #4294967295
 80238e4:	4770      	bx	lr
 80238e6:	380a      	subs	r0, #10
 80238e8:	2817      	cmp	r0, #23
 80238ea:	d9e9      	bls.n	80238c0 <iso_year_adjust+0x5c>
 80238ec:	2000      	movs	r0, #0
 80238ee:	4770      	bx	lr
 80238f0:	f241 63b4 	movw	r3, #5812	; 0x16b4
 80238f4:	4298      	cmp	r0, r3
 80238f6:	dc06      	bgt.n	8023906 <iso_year_adjust+0xa2>
 80238f8:	f241 63b1 	movw	r3, #5809	; 0x16b1
 80238fc:	4298      	cmp	r0, r3
 80238fe:	bfd4      	ite	le
 8023900:	2000      	movle	r0, #0
 8023902:	2001      	movgt	r0, #1
 8023904:	4770      	bx	lr
 8023906:	f5a0 50b6 	sub.w	r0, r0, #5824	; 0x16c0
 802390a:	3802      	subs	r0, #2
 802390c:	2815      	cmp	r0, #21
 802390e:	d8ed      	bhi.n	80238ec <iso_year_adjust+0x88>
 8023910:	2301      	movs	r3, #1
 8023912:	4083      	lsls	r3, r0
 8023914:	4803      	ldr	r0, [pc, #12]	; (8023924 <iso_year_adjust+0xc0>)
 8023916:	4018      	ands	r0, r3
 8023918:	3800      	subs	r0, #0
 802391a:	bf18      	it	ne
 802391c:	2001      	movne	r0, #1
 802391e:	4770      	bx	lr
 8023920:	2001      	movs	r0, #1
 8023922:	4770      	bx	lr
 8023924:	002a001f 	.word	0x002a001f

08023928 <__strftime>:
 8023928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802392c:	b091      	sub	sp, #68	; 0x44
 802392e:	461d      	mov	r5, r3
 8023930:	2300      	movs	r3, #0
 8023932:	4681      	mov	r9, r0
 8023934:	4688      	mov	r8, r1
 8023936:	9304      	str	r3, [sp, #16]
 8023938:	461c      	mov	r4, r3
 802393a:	7813      	ldrb	r3, [r2, #0]
 802393c:	2b00      	cmp	r3, #0
 802393e:	f000 84d1 	beq.w	80242e4 <__strftime+0x9bc>
 8023942:	2b25      	cmp	r3, #37	; 0x25
 8023944:	d11b      	bne.n	802397e <__strftime+0x56>
 8023946:	7857      	ldrb	r7, [r2, #1]
 8023948:	2f30      	cmp	r7, #48	; 0x30
 802394a:	d024      	beq.n	8023996 <__strftime+0x6e>
 802394c:	2f2b      	cmp	r7, #43	; 0x2b
 802394e:	d022      	beq.n	8023996 <__strftime+0x6e>
 8023950:	f102 0b01 	add.w	fp, r2, #1
 8023954:	2700      	movs	r7, #0
 8023956:	f89b 3000 	ldrb.w	r3, [fp]
 802395a:	3b31      	subs	r3, #49	; 0x31
 802395c:	2b08      	cmp	r3, #8
 802395e:	d81d      	bhi.n	802399c <__strftime+0x74>
 8023960:	4658      	mov	r0, fp
 8023962:	220a      	movs	r2, #10
 8023964:	a908      	add	r1, sp, #32
 8023966:	f000 fe0d 	bl	8024584 <strtoul>
 802396a:	f8dd b020 	ldr.w	fp, [sp, #32]
 802396e:	4606      	mov	r6, r0
 8023970:	f89b 3000 	ldrb.w	r3, [fp]
 8023974:	2b45      	cmp	r3, #69	; 0x45
 8023976:	d113      	bne.n	80239a0 <__strftime+0x78>
 8023978:	f10b 0b01 	add.w	fp, fp, #1
 802397c:	e012      	b.n	80239a4 <__strftime+0x7c>
 802397e:	f108 31ff 	add.w	r1, r8, #4294967295
 8023982:	42a1      	cmp	r1, r4
 8023984:	d802      	bhi.n	802398c <__strftime+0x64>
 8023986:	2400      	movs	r4, #0
 8023988:	f000 bcb2 	b.w	80242f0 <__strftime+0x9c8>
 802398c:	f809 3004 	strb.w	r3, [r9, r4]
 8023990:	3201      	adds	r2, #1
 8023992:	3401      	adds	r4, #1
 8023994:	e7d1      	b.n	802393a <__strftime+0x12>
 8023996:	f102 0b02 	add.w	fp, r2, #2
 802399a:	e7dc      	b.n	8023956 <__strftime+0x2e>
 802399c:	2600      	movs	r6, #0
 802399e:	e7e7      	b.n	8023970 <__strftime+0x48>
 80239a0:	2b4f      	cmp	r3, #79	; 0x4f
 80239a2:	d0e9      	beq.n	8023978 <__strftime+0x50>
 80239a4:	f89b 0000 	ldrb.w	r0, [fp]
 80239a8:	f1a0 0325 	sub.w	r3, r0, #37	; 0x25
 80239ac:	2b55      	cmp	r3, #85	; 0x55
 80239ae:	d8ea      	bhi.n	8023986 <__strftime+0x5e>
 80239b0:	a201      	add	r2, pc, #4	; (adr r2, 80239b8 <__strftime+0x90>)
 80239b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80239b6:	bf00      	nop
 80239b8:	080242d7 	.word	0x080242d7
 80239bc:	08023987 	.word	0x08023987
 80239c0:	08023987 	.word	0x08023987
 80239c4:	08023987 	.word	0x08023987
 80239c8:	08023987 	.word	0x08023987
 80239cc:	08023987 	.word	0x08023987
 80239d0:	08023987 	.word	0x08023987
 80239d4:	08023987 	.word	0x08023987
 80239d8:	08023987 	.word	0x08023987
 80239dc:	08023987 	.word	0x08023987
 80239e0:	08023987 	.word	0x08023987
 80239e4:	08023987 	.word	0x08023987
 80239e8:	08023987 	.word	0x08023987
 80239ec:	08023987 	.word	0x08023987
 80239f0:	08023987 	.word	0x08023987
 80239f4:	08023987 	.word	0x08023987
 80239f8:	08023987 	.word	0x08023987
 80239fc:	08023987 	.word	0x08023987
 8023a00:	08023987 	.word	0x08023987
 8023a04:	08023987 	.word	0x08023987
 8023a08:	08023987 	.word	0x08023987
 8023a0c:	08023987 	.word	0x08023987
 8023a10:	08023987 	.word	0x08023987
 8023a14:	08023987 	.word	0x08023987
 8023a18:	08023987 	.word	0x08023987
 8023a1c:	08023987 	.word	0x08023987
 8023a20:	08023987 	.word	0x08023987
 8023a24:	08023987 	.word	0x08023987
 8023a28:	08023b4f 	.word	0x08023b4f
 8023a2c:	08023ba9 	.word	0x08023ba9
 8023a30:	08023c1f 	.word	0x08023c1f
 8023a34:	08023cb9 	.word	0x08023cb9
 8023a38:	08023987 	.word	0x08023987
 8023a3c:	08023d05 	.word	0x08023d05
 8023a40:	08023de5 	.word	0x08023de5
 8023a44:	08023ee7 	.word	0x08023ee7
 8023a48:	08023ef5 	.word	0x08023ef5
 8023a4c:	08023987 	.word	0x08023987
 8023a50:	08023987 	.word	0x08023987
 8023a54:	08023987 	.word	0x08023987
 8023a58:	08023f25 	.word	0x08023f25
 8023a5c:	08023987 	.word	0x08023987
 8023a60:	08023987 	.word	0x08023987
 8023a64:	08023f3d 	.word	0x08023f3d
 8023a68:	08023987 	.word	0x08023987
 8023a6c:	08023f8b 	.word	0x08023f8b
 8023a70:	080240a1 	.word	0x080240a1
 8023a74:	080240b3 	.word	0x080240b3
 8023a78:	0802410b 	.word	0x0802410b
 8023a7c:	0802411b 	.word	0x0802411b
 8023a80:	08024191 	.word	0x08024191
 8023a84:	08023c17 	.word	0x08023c17
 8023a88:	080241c5 	.word	0x080241c5
 8023a8c:	08024283 	.word	0x08024283
 8023a90:	08023987 	.word	0x08023987
 8023a94:	08023987 	.word	0x08023987
 8023a98:	08023987 	.word	0x08023987
 8023a9c:	08023987 	.word	0x08023987
 8023aa0:	08023987 	.word	0x08023987
 8023aa4:	08023987 	.word	0x08023987
 8023aa8:	08023b11 	.word	0x08023b11
 8023aac:	08023b7d 	.word	0x08023b7d
 8023ab0:	08023bd7 	.word	0x08023bd7
 8023ab4:	08023c91 	.word	0x08023c91
 8023ab8:	08023c91 	.word	0x08023c91
 8023abc:	08023987 	.word	0x08023987
 8023ac0:	08023d4d 	.word	0x08023d4d
 8023ac4:	08023b7d 	.word	0x08023b7d
 8023ac8:	08023987 	.word	0x08023987
 8023acc:	08023f17 	.word	0x08023f17
 8023ad0:	08023ee7 	.word	0x08023ee7
 8023ad4:	08023ef5 	.word	0x08023ef5
 8023ad8:	08023f1f 	.word	0x08023f1f
 8023adc:	08023f29 	.word	0x08023f29
 8023ae0:	08023987 	.word	0x08023987
 8023ae4:	08023f3d 	.word	0x08023f3d
 8023ae8:	08023987 	.word	0x08023987
 8023aec:	08023c07 	.word	0x08023c07
 8023af0:	08023fa1 	.word	0x08023fa1
 8023af4:	080240a5 	.word	0x080240a5
 8023af8:	080240ed 	.word	0x080240ed
 8023afc:	08023987 	.word	0x08023987
 8023b00:	08024181 	.word	0x08024181
 8023b04:	08023c0f 	.word	0x08023c0f
 8023b08:	080241a9 	.word	0x080241a9
 8023b0c:	08024215 	.word	0x08024215
 8023b10:	69ab      	ldr	r3, [r5, #24]
 8023b12:	4aa7      	ldr	r2, [pc, #668]	; (8023db0 <__strftime+0x488>)
 8023b14:	3318      	adds	r3, #24
 8023b16:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8023b1a:	4630      	mov	r0, r6
 8023b1c:	f7dc fb9a 	bl	8000254 <strlen>
 8023b20:	3e01      	subs	r6, #1
 8023b22:	4420      	add	r0, r4
 8023b24:	f108 33ff 	add.w	r3, r8, #4294967295
 8023b28:	42a0      	cmp	r0, r4
 8023b2a:	d107      	bne.n	8023b3c <__strftime+0x214>
 8023b2c:	f89b 3000 	ldrb.w	r3, [fp]
 8023b30:	2b00      	cmp	r3, #0
 8023b32:	f000 83d7 	beq.w	80242e4 <__strftime+0x9bc>
 8023b36:	f10b 0201 	add.w	r2, fp, #1
 8023b3a:	e6fe      	b.n	802393a <__strftime+0x12>
 8023b3c:	42a3      	cmp	r3, r4
 8023b3e:	f67f af22 	bls.w	8023986 <__strftime+0x5e>
 8023b42:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8023b46:	f809 2004 	strb.w	r2, [r9, r4]
 8023b4a:	3401      	adds	r4, #1
 8023b4c:	e7ec      	b.n	8023b28 <__strftime+0x200>
 8023b4e:	69aa      	ldr	r2, [r5, #24]
 8023b50:	4b97      	ldr	r3, [pc, #604]	; (8023db0 <__strftime+0x488>)
 8023b52:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8023b56:	6fde      	ldr	r6, [r3, #124]	; 0x7c
 8023b58:	4630      	mov	r0, r6
 8023b5a:	f7dc fb7b 	bl	8000254 <strlen>
 8023b5e:	3e01      	subs	r6, #1
 8023b60:	4420      	add	r0, r4
 8023b62:	f108 33ff 	add.w	r3, r8, #4294967295
 8023b66:	42a0      	cmp	r0, r4
 8023b68:	d0e0      	beq.n	8023b2c <__strftime+0x204>
 8023b6a:	42a3      	cmp	r3, r4
 8023b6c:	f67f af0b 	bls.w	8023986 <__strftime+0x5e>
 8023b70:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8023b74:	f809 2004 	strb.w	r2, [r9, r4]
 8023b78:	3401      	adds	r4, #1
 8023b7a:	e7f4      	b.n	8023b66 <__strftime+0x23e>
 8023b7c:	4b8c      	ldr	r3, [pc, #560]	; (8023db0 <__strftime+0x488>)
 8023b7e:	692a      	ldr	r2, [r5, #16]
 8023b80:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8023b84:	4630      	mov	r0, r6
 8023b86:	f7dc fb65 	bl	8000254 <strlen>
 8023b8a:	3e01      	subs	r6, #1
 8023b8c:	4420      	add	r0, r4
 8023b8e:	f108 33ff 	add.w	r3, r8, #4294967295
 8023b92:	42a0      	cmp	r0, r4
 8023b94:	d0ca      	beq.n	8023b2c <__strftime+0x204>
 8023b96:	42a3      	cmp	r3, r4
 8023b98:	f67f aef5 	bls.w	8023986 <__strftime+0x5e>
 8023b9c:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8023ba0:	f809 2004 	strb.w	r2, [r9, r4]
 8023ba4:	3401      	adds	r4, #1
 8023ba6:	e7f4      	b.n	8023b92 <__strftime+0x26a>
 8023ba8:	692b      	ldr	r3, [r5, #16]
 8023baa:	4a81      	ldr	r2, [pc, #516]	; (8023db0 <__strftime+0x488>)
 8023bac:	330c      	adds	r3, #12
 8023bae:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8023bb2:	4630      	mov	r0, r6
 8023bb4:	f7dc fb4e 	bl	8000254 <strlen>
 8023bb8:	3e01      	subs	r6, #1
 8023bba:	4420      	add	r0, r4
 8023bbc:	f108 33ff 	add.w	r3, r8, #4294967295
 8023bc0:	42a0      	cmp	r0, r4
 8023bc2:	d0b3      	beq.n	8023b2c <__strftime+0x204>
 8023bc4:	42a3      	cmp	r3, r4
 8023bc6:	f67f aede 	bls.w	8023986 <__strftime+0x5e>
 8023bca:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 8023bce:	f809 2004 	strb.w	r2, [r9, r4]
 8023bd2:	3401      	adds	r4, #1
 8023bd4:	e7f4      	b.n	8023bc0 <__strftime+0x298>
 8023bd6:	4b76      	ldr	r3, [pc, #472]	; (8023db0 <__strftime+0x488>)
 8023bd8:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 8023bdc:	4630      	mov	r0, r6
 8023bde:	f7dc fb39 	bl	8000254 <strlen>
 8023be2:	7833      	ldrb	r3, [r6, #0]
 8023be4:	2b00      	cmp	r3, #0
 8023be6:	d0a1      	beq.n	8023b2c <__strftime+0x204>
 8023be8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8023bea:	9300      	str	r3, [sp, #0]
 8023bec:	4632      	mov	r2, r6
 8023bee:	462b      	mov	r3, r5
 8023bf0:	eba8 0104 	sub.w	r1, r8, r4
 8023bf4:	eb09 0004 	add.w	r0, r9, r4
 8023bf8:	f7ff fe96 	bl	8023928 <__strftime>
 8023bfc:	2800      	cmp	r0, #0
 8023bfe:	f77f aec2 	ble.w	8023986 <__strftime+0x5e>
 8023c02:	4404      	add	r4, r0
 8023c04:	e792      	b.n	8023b2c <__strftime+0x204>
 8023c06:	4b6a      	ldr	r3, [pc, #424]	; (8023db0 <__strftime+0x488>)
 8023c08:	f8d3 60e4 	ldr.w	r6, [r3, #228]	; 0xe4
 8023c0c:	e7e6      	b.n	8023bdc <__strftime+0x2b4>
 8023c0e:	4b68      	ldr	r3, [pc, #416]	; (8023db0 <__strftime+0x488>)
 8023c10:	f8d3 609c 	ldr.w	r6, [r3, #156]	; 0x9c
 8023c14:	e7e2      	b.n	8023bdc <__strftime+0x2b4>
 8023c16:	4b66      	ldr	r3, [pc, #408]	; (8023db0 <__strftime+0x488>)
 8023c18:	f8d3 6098 	ldr.w	r6, [r3, #152]	; 0x98
 8023c1c:	e7de      	b.n	8023bdc <__strftime+0x2b4>
 8023c1e:	4965      	ldr	r1, [pc, #404]	; (8023db4 <__strftime+0x48c>)
 8023c20:	f8d5 a014 	ldr.w	sl, [r5, #20]
 8023c24:	458a      	cmp	sl, r1
 8023c26:	bfac      	ite	ge
 8023c28:	2100      	movge	r1, #0
 8023c2a:	2101      	movlt	r1, #1
 8023c2c:	f1ba 0f00 	cmp.w	sl, #0
 8023c30:	db0e      	blt.n	8023c50 <__strftime+0x328>
 8023c32:	2064      	movs	r0, #100	; 0x64
 8023c34:	fb9a f0f0 	sdiv	r0, sl, r0
 8023c38:	3013      	adds	r0, #19
 8023c3a:	b19f      	cbz	r7, 8023c64 <__strftime+0x33c>
 8023c3c:	2863      	cmp	r0, #99	; 0x63
 8023c3e:	dd25      	ble.n	8023c8c <__strftime+0x364>
 8023c40:	4a5d      	ldr	r2, [pc, #372]	; (8023db8 <__strftime+0x490>)
 8023c42:	4b5e      	ldr	r3, [pc, #376]	; (8023dbc <__strftime+0x494>)
 8023c44:	2f2b      	cmp	r7, #43	; 0x2b
 8023c46:	bf14      	ite	ne
 8023c48:	4617      	movne	r7, r2
 8023c4a:	461f      	moveq	r7, r3
 8023c4c:	4a5c      	ldr	r2, [pc, #368]	; (8023dc0 <__strftime+0x498>)
 8023c4e:	e00b      	b.n	8023c68 <__strftime+0x340>
 8023c50:	f20a 706c 	addw	r0, sl, #1900	; 0x76c
 8023c54:	9105      	str	r1, [sp, #20]
 8023c56:	f000 ffa7 	bl	8024ba8 <abs>
 8023c5a:	2364      	movs	r3, #100	; 0x64
 8023c5c:	9905      	ldr	r1, [sp, #20]
 8023c5e:	fb90 f0f3 	sdiv	r0, r0, r3
 8023c62:	e7ea      	b.n	8023c3a <__strftime+0x312>
 8023c64:	4f54      	ldr	r7, [pc, #336]	; (8023db8 <__strftime+0x490>)
 8023c66:	4a57      	ldr	r2, [pc, #348]	; (8023dc4 <__strftime+0x49c>)
 8023c68:	4b57      	ldr	r3, [pc, #348]	; (8023dc8 <__strftime+0x4a0>)
 8023c6a:	9001      	str	r0, [sp, #4]
 8023c6c:	2e02      	cmp	r6, #2
 8023c6e:	bf2c      	ite	cs
 8023c70:	ebc1 0606 	rsbcs	r6, r1, r6
 8023c74:	f1c1 0602 	rsbcc	r6, r1, #2
 8023c78:	494e      	ldr	r1, [pc, #312]	; (8023db4 <__strftime+0x48c>)
 8023c7a:	9600      	str	r6, [sp, #0]
 8023c7c:	458a      	cmp	sl, r1
 8023c7e:	bfa8      	it	ge
 8023c80:	463b      	movge	r3, r7
 8023c82:	eba8 0104 	sub.w	r1, r8, r4
 8023c86:	eb09 0004 	add.w	r0, r9, r4
 8023c8a:	e02a      	b.n	8023ce2 <__strftime+0x3ba>
 8023c8c:	4f4a      	ldr	r7, [pc, #296]	; (8023db8 <__strftime+0x490>)
 8023c8e:	e7dd      	b.n	8023c4c <__strftime+0x324>
 8023c90:	494e      	ldr	r1, [pc, #312]	; (8023dcc <__strftime+0x4a4>)
 8023c92:	4a4f      	ldr	r2, [pc, #316]	; (8023dd0 <__strftime+0x4a8>)
 8023c94:	68eb      	ldr	r3, [r5, #12]
 8023c96:	2864      	cmp	r0, #100	; 0x64
 8023c98:	bf08      	it	eq
 8023c9a:	460a      	moveq	r2, r1
 8023c9c:	eba8 0104 	sub.w	r1, r8, r4
 8023ca0:	eb09 0004 	add.w	r0, r9, r4
 8023ca4:	f7ff fcfa 	bl	802369c <sniprintf>
 8023ca8:	2800      	cmp	r0, #0
 8023caa:	f6ff ae6c 	blt.w	8023986 <__strftime+0x5e>
 8023cae:	4404      	add	r4, r0
 8023cb0:	45a0      	cmp	r8, r4
 8023cb2:	f63f af3b 	bhi.w	8023b2c <__strftime+0x204>
 8023cb6:	e666      	b.n	8023986 <__strftime+0x5e>
 8023cb8:	6968      	ldr	r0, [r5, #20]
 8023cba:	692b      	ldr	r3, [r5, #16]
 8023cbc:	68ef      	ldr	r7, [r5, #12]
 8023cbe:	2800      	cmp	r0, #0
 8023cc0:	eb09 0604 	add.w	r6, r9, r4
 8023cc4:	eba8 0104 	sub.w	r1, r8, r4
 8023cc8:	f103 0301 	add.w	r3, r3, #1
 8023ccc:	db0c      	blt.n	8023ce8 <__strftime+0x3c0>
 8023cce:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023cd2:	fb90 f2fc 	sdiv	r2, r0, ip
 8023cd6:	fb0c 0212 	mls	r2, ip, r2, r0
 8023cda:	e9cd 7200 	strd	r7, r2, [sp]
 8023cde:	4a3d      	ldr	r2, [pc, #244]	; (8023dd4 <__strftime+0x4ac>)
 8023ce0:	4630      	mov	r0, r6
 8023ce2:	f7ff fcdb 	bl	802369c <sniprintf>
 8023ce6:	e7df      	b.n	8023ca8 <__strftime+0x380>
 8023ce8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8023cec:	e9cd 1305 	strd	r1, r3, [sp, #20]
 8023cf0:	f000 ff5a 	bl	8024ba8 <abs>
 8023cf4:	2264      	movs	r2, #100	; 0x64
 8023cf6:	e9dd 1305 	ldrd	r1, r3, [sp, #20]
 8023cfa:	fb90 fcf2 	sdiv	ip, r0, r2
 8023cfe:	fb0c 0212 	mls	r2, ip, r2, r0
 8023d02:	e7ea      	b.n	8023cda <__strftime+0x3b2>
 8023d04:	2325      	movs	r3, #37	; 0x25
 8023d06:	f88d 3020 	strb.w	r3, [sp, #32]
 8023d0a:	b187      	cbz	r7, 8023d2e <__strftime+0x406>
 8023d0c:	2e06      	cmp	r6, #6
 8023d0e:	bf38      	it	cc
 8023d10:	2606      	movcc	r6, #6
 8023d12:	1fb3      	subs	r3, r6, #6
 8023d14:	f88d 7021 	strb.w	r7, [sp, #33]	; 0x21
 8023d18:	d10c      	bne.n	8023d34 <__strftime+0x40c>
 8023d1a:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8023d1e:	492e      	ldr	r1, [pc, #184]	; (8023dd8 <__strftime+0x4b0>)
 8023d20:	f7ff fd97 	bl	8023852 <strcpy>
 8023d24:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8023d26:	9300      	str	r3, [sp, #0]
 8023d28:	aa08      	add	r2, sp, #32
 8023d2a:	462b      	mov	r3, r5
 8023d2c:	e760      	b.n	8023bf0 <__strftime+0x2c8>
 8023d2e:	272b      	movs	r7, #43	; 0x2b
 8023d30:	260a      	movs	r6, #10
 8023d32:	e7ee      	b.n	8023d12 <__strftime+0x3ea>
 8023d34:	4a29      	ldr	r2, [pc, #164]	; (8023ddc <__strftime+0x4b4>)
 8023d36:	211e      	movs	r1, #30
 8023d38:	f10d 0022 	add.w	r0, sp, #34	; 0x22
 8023d3c:	f7ff fcae 	bl	802369c <sniprintf>
 8023d40:	2800      	cmp	r0, #0
 8023d42:	ddea      	ble.n	8023d1a <__strftime+0x3f2>
 8023d44:	f10d 0322 	add.w	r3, sp, #34	; 0x22
 8023d48:	4418      	add	r0, r3
 8023d4a:	e7e8      	b.n	8023d1e <__strftime+0x3f6>
 8023d4c:	4628      	mov	r0, r5
 8023d4e:	f7ff fd89 	bl	8023864 <iso_year_adjust>
 8023d52:	4606      	mov	r6, r0
 8023d54:	6968      	ldr	r0, [r5, #20]
 8023d56:	2800      	cmp	r0, #0
 8023d58:	db11      	blt.n	8023d7e <__strftime+0x456>
 8023d5a:	2264      	movs	r2, #100	; 0x64
 8023d5c:	fb90 f3f2 	sdiv	r3, r0, r2
 8023d60:	fb02 0313 	mls	r3, r2, r3, r0
 8023d64:	441e      	add	r6, r3
 8023d66:	2364      	movs	r3, #100	; 0x64
 8023d68:	fb96 f0f3 	sdiv	r0, r6, r3
 8023d6c:	fb03 6610 	mls	r6, r3, r0, r6
 8023d70:	441e      	add	r6, r3
 8023d72:	fbb6 f2f3 	udiv	r2, r6, r3
 8023d76:	fb03 6312 	mls	r3, r3, r2, r6
 8023d7a:	4a14      	ldr	r2, [pc, #80]	; (8023dcc <__strftime+0x4a4>)
 8023d7c:	e78e      	b.n	8023c9c <__strftime+0x374>
 8023d7e:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8023d82:	f000 ff11 	bl	8024ba8 <abs>
 8023d86:	2364      	movs	r3, #100	; 0x64
 8023d88:	2e00      	cmp	r6, #0
 8023d8a:	fb90 f2f3 	sdiv	r2, r0, r3
 8023d8e:	fb02 0313 	mls	r3, r2, r3, r0
 8023d92:	da05      	bge.n	8023da0 <__strftime+0x478>
 8023d94:	6969      	ldr	r1, [r5, #20]
 8023d96:	4a12      	ldr	r2, [pc, #72]	; (8023de0 <__strftime+0x4b8>)
 8023d98:	4291      	cmp	r1, r2
 8023d9a:	bfb8      	it	lt
 8023d9c:	2601      	movlt	r6, #1
 8023d9e:	e7e1      	b.n	8023d64 <__strftime+0x43c>
 8023da0:	d0e0      	beq.n	8023d64 <__strftime+0x43c>
 8023da2:	6969      	ldr	r1, [r5, #20]
 8023da4:	4a03      	ldr	r2, [pc, #12]	; (8023db4 <__strftime+0x48c>)
 8023da6:	4291      	cmp	r1, r2
 8023da8:	bfb8      	it	lt
 8023daa:	f04f 36ff 	movlt.w	r6, #4294967295
 8023dae:	e7d9      	b.n	8023d64 <__strftime+0x43c>
 8023db0:	080432d0 	.word	0x080432d0
 8023db4:	fffff894 	.word	0xfffff894
 8023db8:	08043487 	.word	0x08043487
 8023dbc:	08043158 	.word	0x08043158
 8023dc0:	08043150 	.word	0x08043150
 8023dc4:	08043149 	.word	0x08043149
 8023dc8:	08043756 	.word	0x08043756
 8023dcc:	08043168 	.word	0x08043168
 8023dd0:	0804315a 	.word	0x0804315a
 8023dd4:	0804315e 	.word	0x0804315e
 8023dd8:	08043171 	.word	0x08043171
 8023ddc:	0804316d 	.word	0x0804316d
 8023de0:	fffff895 	.word	0xfffff895
 8023de4:	4bb6      	ldr	r3, [pc, #728]	; (80240c0 <__strftime+0x798>)
 8023de6:	6969      	ldr	r1, [r5, #20]
 8023de8:	4299      	cmp	r1, r3
 8023dea:	bfac      	ite	ge
 8023dec:	2300      	movge	r3, #0
 8023dee:	2301      	movlt	r3, #1
 8023df0:	4628      	mov	r0, r5
 8023df2:	e9cd 3105 	strd	r3, r1, [sp, #20]
 8023df6:	f7ff fd35 	bl	8023864 <iso_year_adjust>
 8023dfa:	9906      	ldr	r1, [sp, #24]
 8023dfc:	2900      	cmp	r1, #0
 8023dfe:	4682      	mov	sl, r0
 8023e00:	db27      	blt.n	8023e52 <__strftime+0x52a>
 8023e02:	2264      	movs	r2, #100	; 0x64
 8023e04:	fb91 f2f2 	sdiv	r2, r1, r2
 8023e08:	3213      	adds	r2, #19
 8023e0a:	6968      	ldr	r0, [r5, #20]
 8023e0c:	2800      	cmp	r0, #0
 8023e0e:	db2b      	blt.n	8023e68 <__strftime+0x540>
 8023e10:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023e14:	fb90 fefc 	sdiv	lr, r0, ip
 8023e18:	fb0c 001e 	mls	r0, ip, lr, r0
 8023e1c:	f1ba 0f00 	cmp.w	sl, #0
 8023e20:	da31      	bge.n	8023e86 <__strftime+0x55e>
 8023e22:	6969      	ldr	r1, [r5, #20]
 8023e24:	4ba7      	ldr	r3, [pc, #668]	; (80240c4 <__strftime+0x79c>)
 8023e26:	4299      	cmp	r1, r3
 8023e28:	db38      	blt.n	8023e9c <__strftime+0x574>
 8023e2a:	eb0a 0300 	add.w	r3, sl, r0
 8023e2e:	1c59      	adds	r1, r3, #1
 8023e30:	d139      	bne.n	8023ea6 <__strftime+0x57e>
 8023e32:	3a01      	subs	r2, #1
 8023e34:	2363      	movs	r3, #99	; 0x63
 8023e36:	2064      	movs	r0, #100	; 0x64
 8023e38:	fb00 3202 	mla	r2, r0, r2, r3
 8023e3c:	9b05      	ldr	r3, [sp, #20]
 8023e3e:	2b00      	cmp	r3, #0
 8023e40:	d036      	beq.n	8023eb0 <__strftime+0x588>
 8023e42:	232d      	movs	r3, #45	; 0x2d
 8023e44:	f88d 3020 	strb.w	r3, [sp, #32]
 8023e48:	b106      	cbz	r6, 8023e4c <__strftime+0x524>
 8023e4a:	3e01      	subs	r6, #1
 8023e4c:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 8023e50:	e038      	b.n	8023ec4 <__strftime+0x59c>
 8023e52:	f201 706c 	addw	r0, r1, #1900	; 0x76c
 8023e56:	9106      	str	r1, [sp, #24]
 8023e58:	f000 fea6 	bl	8024ba8 <abs>
 8023e5c:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023e60:	9906      	ldr	r1, [sp, #24]
 8023e62:	fb90 f2fc 	sdiv	r2, r0, ip
 8023e66:	e7d0      	b.n	8023e0a <__strftime+0x4e2>
 8023e68:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8023e6c:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8023e70:	f000 fe9a 	bl	8024ba8 <abs>
 8023e74:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8023e78:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8023e7c:	fb90 fefc 	sdiv	lr, r0, ip
 8023e80:	fb0e 001c 	mls	r0, lr, ip, r0
 8023e84:	e7ca      	b.n	8023e1c <__strftime+0x4f4>
 8023e86:	d0d0      	beq.n	8023e2a <__strftime+0x502>
 8023e88:	4b8d      	ldr	r3, [pc, #564]	; (80240c0 <__strftime+0x798>)
 8023e8a:	4299      	cmp	r1, r3
 8023e8c:	bfb4      	ite	lt
 8023e8e:	2301      	movlt	r3, #1
 8023e90:	2300      	movge	r3, #0
 8023e92:	9305      	str	r3, [sp, #20]
 8023e94:	bfb8      	it	lt
 8023e96:	f04f 3aff 	movlt.w	sl, #4294967295
 8023e9a:	e7c6      	b.n	8023e2a <__strftime+0x502>
 8023e9c:	f04f 0a01 	mov.w	sl, #1
 8023ea0:	f8cd a014 	str.w	sl, [sp, #20]
 8023ea4:	e7c1      	b.n	8023e2a <__strftime+0x502>
 8023ea6:	2b64      	cmp	r3, #100	; 0x64
 8023ea8:	bf04      	itt	eq
 8023eaa:	3201      	addeq	r2, #1
 8023eac:	2300      	moveq	r3, #0
 8023eae:	e7c2      	b.n	8023e36 <__strftime+0x50e>
 8023eb0:	2f2b      	cmp	r7, #43	; 0x2b
 8023eb2:	d106      	bne.n	8023ec2 <__strftime+0x59a>
 8023eb4:	f242 730f 	movw	r3, #9999	; 0x270f
 8023eb8:	429a      	cmp	r2, r3
 8023eba:	d902      	bls.n	8023ec2 <__strftime+0x59a>
 8023ebc:	f88d 7020 	strb.w	r7, [sp, #32]
 8023ec0:	e7c2      	b.n	8023e48 <__strftime+0x520>
 8023ec2:	ab08      	add	r3, sp, #32
 8023ec4:	2125      	movs	r1, #37	; 0x25
 8023ec6:	7019      	strb	r1, [r3, #0]
 8023ec8:	b94f      	cbnz	r7, 8023ede <__strftime+0x5b6>
 8023eca:	1c58      	adds	r0, r3, #1
 8023ecc:	497e      	ldr	r1, [pc, #504]	; (80240c8 <__strftime+0x7a0>)
 8023ece:	9205      	str	r2, [sp, #20]
 8023ed0:	f7ff fcbf 	bl	8023852 <strcpy>
 8023ed4:	9a05      	ldr	r2, [sp, #20]
 8023ed6:	9200      	str	r2, [sp, #0]
 8023ed8:	4633      	mov	r3, r6
 8023eda:	aa08      	add	r2, sp, #32
 8023edc:	e059      	b.n	8023f92 <__strftime+0x66a>
 8023ede:	2130      	movs	r1, #48	; 0x30
 8023ee0:	1c98      	adds	r0, r3, #2
 8023ee2:	7059      	strb	r1, [r3, #1]
 8023ee4:	e7f2      	b.n	8023ecc <__strftime+0x5a4>
 8023ee6:	4979      	ldr	r1, [pc, #484]	; (80240cc <__strftime+0x7a4>)
 8023ee8:	4a79      	ldr	r2, [pc, #484]	; (80240d0 <__strftime+0x7a8>)
 8023eea:	68ab      	ldr	r3, [r5, #8]
 8023eec:	286b      	cmp	r0, #107	; 0x6b
 8023eee:	bf08      	it	eq
 8023ef0:	460a      	moveq	r2, r1
 8023ef2:	e6d3      	b.n	8023c9c <__strftime+0x374>
 8023ef4:	68ab      	ldr	r3, [r5, #8]
 8023ef6:	b163      	cbz	r3, 8023f12 <__strftime+0x5ea>
 8023ef8:	2b0c      	cmp	r3, #12
 8023efa:	d004      	beq.n	8023f06 <__strftime+0x5de>
 8023efc:	210c      	movs	r1, #12
 8023efe:	fb93 f2f1 	sdiv	r2, r3, r1
 8023f02:	fb01 3312 	mls	r3, r1, r2, r3
 8023f06:	4972      	ldr	r1, [pc, #456]	; (80240d0 <__strftime+0x7a8>)
 8023f08:	4a70      	ldr	r2, [pc, #448]	; (80240cc <__strftime+0x7a4>)
 8023f0a:	2849      	cmp	r0, #73	; 0x49
 8023f0c:	bf08      	it	eq
 8023f0e:	460a      	moveq	r2, r1
 8023f10:	e6c4      	b.n	8023c9c <__strftime+0x374>
 8023f12:	230c      	movs	r3, #12
 8023f14:	e7f7      	b.n	8023f06 <__strftime+0x5de>
 8023f16:	69eb      	ldr	r3, [r5, #28]
 8023f18:	4a6e      	ldr	r2, [pc, #440]	; (80240d4 <__strftime+0x7ac>)
 8023f1a:	3301      	adds	r3, #1
 8023f1c:	e6be      	b.n	8023c9c <__strftime+0x374>
 8023f1e:	692b      	ldr	r3, [r5, #16]
 8023f20:	3301      	adds	r3, #1
 8023f22:	e72a      	b.n	8023d7a <__strftime+0x452>
 8023f24:	686b      	ldr	r3, [r5, #4]
 8023f26:	e728      	b.n	8023d7a <__strftime+0x452>
 8023f28:	f108 33ff 	add.w	r3, r8, #4294967295
 8023f2c:	42a3      	cmp	r3, r4
 8023f2e:	f67f ad2a 	bls.w	8023986 <__strftime+0x5e>
 8023f32:	230a      	movs	r3, #10
 8023f34:	f809 3004 	strb.w	r3, [r9, r4]
 8023f38:	3401      	adds	r4, #1
 8023f3a:	e5f7      	b.n	8023b2c <__strftime+0x204>
 8023f3c:	68ab      	ldr	r3, [r5, #8]
 8023f3e:	2b0b      	cmp	r3, #11
 8023f40:	bfcc      	ite	gt
 8023f42:	22a4      	movgt	r2, #164	; 0xa4
 8023f44:	22a0      	movle	r2, #160	; 0xa0
 8023f46:	4b64      	ldr	r3, [pc, #400]	; (80240d8 <__strftime+0x7b0>)
 8023f48:	4413      	add	r3, r2
 8023f4a:	685e      	ldr	r6, [r3, #4]
 8023f4c:	4630      	mov	r0, r6
 8023f4e:	f7dc f981 	bl	8000254 <strlen>
 8023f52:	1e72      	subs	r2, r6, #1
 8023f54:	4420      	add	r0, r4
 8023f56:	f108 36ff 	add.w	r6, r8, #4294967295
 8023f5a:	42a0      	cmp	r0, r4
 8023f5c:	f43f ade6 	beq.w	8023b2c <__strftime+0x204>
 8023f60:	42a6      	cmp	r6, r4
 8023f62:	f67f ad10 	bls.w	8023986 <__strftime+0x5e>
 8023f66:	f89b 1000 	ldrb.w	r1, [fp]
 8023f6a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8023f6e:	2950      	cmp	r1, #80	; 0x50
 8023f70:	d107      	bne.n	8023f82 <__strftime+0x65a>
 8023f72:	495a      	ldr	r1, [pc, #360]	; (80240dc <__strftime+0x7b4>)
 8023f74:	5cc9      	ldrb	r1, [r1, r3]
 8023f76:	f001 0103 	and.w	r1, r1, #3
 8023f7a:	2901      	cmp	r1, #1
 8023f7c:	bf08      	it	eq
 8023f7e:	3320      	addeq	r3, #32
 8023f80:	b2db      	uxtb	r3, r3
 8023f82:	f809 3004 	strb.w	r3, [r9, r4]
 8023f86:	3401      	adds	r4, #1
 8023f88:	e7e7      	b.n	8023f5a <__strftime+0x632>
 8023f8a:	686b      	ldr	r3, [r5, #4]
 8023f8c:	9300      	str	r3, [sp, #0]
 8023f8e:	4a54      	ldr	r2, [pc, #336]	; (80240e0 <__strftime+0x7b8>)
 8023f90:	68ab      	ldr	r3, [r5, #8]
 8023f92:	eba8 0104 	sub.w	r1, r8, r4
 8023f96:	eb09 0004 	add.w	r0, r9, r4
 8023f9a:	f7ff fb7f 	bl	802369c <sniprintf>
 8023f9e:	e683      	b.n	8023ca8 <__strftime+0x380>
 8023fa0:	6a2b      	ldr	r3, [r5, #32]
 8023fa2:	2b00      	cmp	r3, #0
 8023fa4:	db79      	blt.n	802409a <__strftime+0x772>
 8023fa6:	f000 fb9f 	bl	80246e8 <__tz_lock>
 8023faa:	9b04      	ldr	r3, [sp, #16]
 8023fac:	b90b      	cbnz	r3, 8023fb2 <__strftime+0x68a>
 8023fae:	f000 fba7 	bl	8024700 <_tzset_unlocked>
 8023fb2:	f001 fea9 	bl	8025d08 <__gettzinfo>
 8023fb6:	6a2b      	ldr	r3, [r5, #32]
 8023fb8:	2b00      	cmp	r3, #0
 8023fba:	bfcc      	ite	gt
 8023fbc:	2350      	movgt	r3, #80	; 0x50
 8023fbe:	2328      	movle	r3, #40	; 0x28
 8023fc0:	58c3      	ldr	r3, [r0, r3]
 8023fc2:	f1c3 0a00 	rsb	sl, r3, #0
 8023fc6:	f000 fb95 	bl	80246f4 <__tz_unlock>
 8023fca:	2301      	movs	r3, #1
 8023fcc:	9304      	str	r3, [sp, #16]
 8023fce:	f8d5 c014 	ldr.w	ip, [r5, #20]
 8023fd2:	4662      	mov	r2, ip
 8023fd4:	f1bc 0645 	subs.w	r6, ip, #69	; 0x45
 8023fd8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8023fdc:	9602      	str	r6, [sp, #8]
 8023fde:	f143 36ff 	adc.w	r6, r3, #4294967295
 8023fe2:	9603      	str	r6, [sp, #12]
 8023fe4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8023fe8:	2e00      	cmp	r6, #0
 8023fea:	f177 0600 	sbcs.w	r6, r7, #0
 8023fee:	eba8 0104 	sub.w	r1, r8, r4
 8023ff2:	eb09 0004 	add.w	r0, r9, r4
 8023ff6:	da05      	bge.n	8024004 <__strftime+0x6dc>
 8023ff8:	f1bc 0642 	subs.w	r6, ip, #66	; 0x42
 8023ffc:	f143 33ff 	adc.w	r3, r3, #4294967295
 8024000:	9602      	str	r6, [sp, #8]
 8024002:	9303      	str	r3, [sp, #12]
 8024004:	9b02      	ldr	r3, [sp, #8]
 8024006:	089e      	lsrs	r6, r3, #2
 8024008:	9b03      	ldr	r3, [sp, #12]
 802400a:	ea46 7683 	orr.w	r6, r6, r3, lsl #30
 802400e:	f10c 32ff 	add.w	r2, ip, #4294967295
 8024012:	109f      	asrs	r7, r3, #2
 8024014:	2364      	movs	r3, #100	; 0x64
 8024016:	fb92 f3f3 	sdiv	r3, r2, r3
 802401a:	1af6      	subs	r6, r6, r3
 802401c:	eb67 77e3 	sbc.w	r7, r7, r3, asr #31
 8024020:	f20c 122b 	addw	r2, ip, #299	; 0x12b
 8024024:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8024028:	fb92 f3f3 	sdiv	r3, r2, r3
 802402c:	18f6      	adds	r6, r6, r3
 802402e:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8024032:	f1ac 0c46 	sub.w	ip, ip, #70	; 0x46
 8024036:	f240 136d 	movw	r3, #365	; 0x16d
 802403a:	fb03 fc0c 	mul.w	ip, r3, ip
 802403e:	69eb      	ldr	r3, [r5, #28]
 8024040:	eb16 060c 	adds.w	r6, r6, ip
 8024044:	eb47 77ec 	adc.w	r7, r7, ip, asr #31
 8024048:	18f6      	adds	r6, r6, r3
 802404a:	f04f 0c18 	mov.w	ip, #24
 802404e:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8024052:	fba6 230c 	umull	r2, r3, r6, ip
 8024056:	68ae      	ldr	r6, [r5, #8]
 8024058:	fb0c 3307 	mla	r3, ip, r7, r3
 802405c:	1992      	adds	r2, r2, r6
 802405e:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
 8024062:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8024066:	fba2 670c 	umull	r6, r7, r2, ip
 802406a:	fb0c 7703 	mla	r7, ip, r3, r7
 802406e:	686b      	ldr	r3, [r5, #4]
 8024070:	18f6      	adds	r6, r6, r3
 8024072:	eb47 77e3 	adc.w	r7, r7, r3, asr #31
 8024076:	fba6 230c 	umull	r2, r3, r6, ip
 802407a:	682e      	ldr	r6, [r5, #0]
 802407c:	fb0c 3307 	mla	r3, ip, r7, r3
 8024080:	1992      	adds	r2, r2, r6
 8024082:	eb43 73e6 	adc.w	r3, r3, r6, asr #31
 8024086:	ebb2 020a 	subs.w	r2, r2, sl
 802408a:	eb63 73ea 	sbc.w	r3, r3, sl, asr #31
 802408e:	e9cd 2300 	strd	r2, r3, [sp]
 8024092:	4a14      	ldr	r2, [pc, #80]	; (80240e4 <__strftime+0x7bc>)
 8024094:	f7ff fb02 	bl	802369c <sniprintf>
 8024098:	e606      	b.n	8023ca8 <__strftime+0x380>
 802409a:	f04f 0a00 	mov.w	sl, #0
 802409e:	e796      	b.n	8023fce <__strftime+0x6a6>
 80240a0:	682b      	ldr	r3, [r5, #0]
 80240a2:	e66a      	b.n	8023d7a <__strftime+0x452>
 80240a4:	f108 33ff 	add.w	r3, r8, #4294967295
 80240a8:	42a3      	cmp	r3, r4
 80240aa:	f67f ac6c 	bls.w	8023986 <__strftime+0x5e>
 80240ae:	2309      	movs	r3, #9
 80240b0:	e740      	b.n	8023f34 <__strftime+0x60c>
 80240b2:	682b      	ldr	r3, [r5, #0]
 80240b4:	9301      	str	r3, [sp, #4]
 80240b6:	686b      	ldr	r3, [r5, #4]
 80240b8:	9300      	str	r3, [sp, #0]
 80240ba:	4a0b      	ldr	r2, [pc, #44]	; (80240e8 <__strftime+0x7c0>)
 80240bc:	68ab      	ldr	r3, [r5, #8]
 80240be:	e5e0      	b.n	8023c82 <__strftime+0x35a>
 80240c0:	fffff894 	.word	0xfffff894
 80240c4:	fffff895 	.word	0xfffff895
 80240c8:	08043179 	.word	0x08043179
 80240cc:	0804315a 	.word	0x0804315a
 80240d0:	08043168 	.word	0x08043168
 80240d4:	0804317d 	.word	0x0804317d
 80240d8:	080432d0 	.word	0x080432d0
 80240dc:	08042e79 	.word	0x08042e79
 80240e0:	0804318c 	.word	0x0804318c
 80240e4:	08043182 	.word	0x08043182
 80240e8:	08043187 	.word	0x08043187
 80240ec:	f108 33ff 	add.w	r3, r8, #4294967295
 80240f0:	42a3      	cmp	r3, r4
 80240f2:	f67f ac48 	bls.w	8023986 <__strftime+0x5e>
 80240f6:	69ab      	ldr	r3, [r5, #24]
 80240f8:	eb09 0204 	add.w	r2, r9, r4
 80240fc:	3401      	adds	r4, #1
 80240fe:	b913      	cbnz	r3, 8024106 <__strftime+0x7de>
 8024100:	2337      	movs	r3, #55	; 0x37
 8024102:	7013      	strb	r3, [r2, #0]
 8024104:	e512      	b.n	8023b2c <__strftime+0x204>
 8024106:	3330      	adds	r3, #48	; 0x30
 8024108:	e7fb      	b.n	8024102 <__strftime+0x7da>
 802410a:	69eb      	ldr	r3, [r5, #28]
 802410c:	69aa      	ldr	r2, [r5, #24]
 802410e:	3307      	adds	r3, #7
 8024110:	1a9b      	subs	r3, r3, r2
 8024112:	2207      	movs	r2, #7
 8024114:	fb93 f3f2 	sdiv	r3, r3, r2
 8024118:	e62f      	b.n	8023d7a <__strftime+0x452>
 802411a:	4628      	mov	r0, r5
 802411c:	f7ff fba2 	bl	8023864 <iso_year_adjust>
 8024120:	69aa      	ldr	r2, [r5, #24]
 8024122:	b132      	cbz	r2, 8024132 <__strftime+0x80a>
 8024124:	3a01      	subs	r2, #1
 8024126:	2800      	cmp	r0, #0
 8024128:	dc28      	bgt.n	802417c <__strftime+0x854>
 802412a:	69eb      	ldr	r3, [r5, #28]
 802412c:	d103      	bne.n	8024136 <__strftime+0x80e>
 802412e:	330a      	adds	r3, #10
 8024130:	e7ee      	b.n	8024110 <__strftime+0x7e8>
 8024132:	2206      	movs	r2, #6
 8024134:	e7f7      	b.n	8024126 <__strftime+0x7fe>
 8024136:	6968      	ldr	r0, [r5, #20]
 8024138:	2800      	cmp	r0, #0
 802413a:	eba2 0303 	sub.w	r3, r2, r3
 802413e:	f240 726b 	movw	r2, #1899	; 0x76b
 8024142:	bfa8      	it	ge
 8024144:	f06f 0264 	mvnge.w	r2, #100	; 0x64
 8024148:	4410      	add	r0, r2
 802414a:	0782      	lsls	r2, r0, #30
 802414c:	d105      	bne.n	802415a <__strftime+0x832>
 802414e:	2264      	movs	r2, #100	; 0x64
 8024150:	fb90 f1f2 	sdiv	r1, r0, r2
 8024154:	fb02 0111 	mls	r1, r2, r1, r0
 8024158:	b971      	cbnz	r1, 8024178 <__strftime+0x850>
 802415a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 802415e:	fb90 f2f1 	sdiv	r2, r0, r1
 8024162:	fb01 0212 	mls	r2, r1, r2, r0
 8024166:	fab2 f282 	clz	r2, r2
 802416a:	0952      	lsrs	r2, r2, #5
 802416c:	1a9a      	subs	r2, r3, r2
 802416e:	2a05      	cmp	r2, #5
 8024170:	bfb4      	ite	lt
 8024172:	2335      	movlt	r3, #53	; 0x35
 8024174:	2334      	movge	r3, #52	; 0x34
 8024176:	e600      	b.n	8023d7a <__strftime+0x452>
 8024178:	2201      	movs	r2, #1
 802417a:	e7f7      	b.n	802416c <__strftime+0x844>
 802417c:	2301      	movs	r3, #1
 802417e:	e5fc      	b.n	8023d7a <__strftime+0x452>
 8024180:	f108 33ff 	add.w	r3, r8, #4294967295
 8024184:	42a3      	cmp	r3, r4
 8024186:	f67f abfe 	bls.w	8023986 <__strftime+0x5e>
 802418a:	69ab      	ldr	r3, [r5, #24]
 802418c:	3330      	adds	r3, #48	; 0x30
 802418e:	e6d1      	b.n	8023f34 <__strftime+0x60c>
 8024190:	69ab      	ldr	r3, [r5, #24]
 8024192:	b13b      	cbz	r3, 80241a4 <__strftime+0x87c>
 8024194:	3b01      	subs	r3, #1
 8024196:	69ea      	ldr	r2, [r5, #28]
 8024198:	3207      	adds	r2, #7
 802419a:	1ad2      	subs	r2, r2, r3
 802419c:	2307      	movs	r3, #7
 802419e:	fb92 f3f3 	sdiv	r3, r2, r3
 80241a2:	e5ea      	b.n	8023d7a <__strftime+0x452>
 80241a4:	2306      	movs	r3, #6
 80241a6:	e7f6      	b.n	8024196 <__strftime+0x86e>
 80241a8:	6968      	ldr	r0, [r5, #20]
 80241aa:	2800      	cmp	r0, #0
 80241ac:	db05      	blt.n	80241ba <__strftime+0x892>
 80241ae:	2264      	movs	r2, #100	; 0x64
 80241b0:	fb90 f3f2 	sdiv	r3, r0, r2
 80241b4:	fb03 0312 	mls	r3, r3, r2, r0
 80241b8:	e5df      	b.n	8023d7a <__strftime+0x452>
 80241ba:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 80241be:	f000 fcf3 	bl	8024ba8 <abs>
 80241c2:	e7f4      	b.n	80241ae <__strftime+0x886>
 80241c4:	696b      	ldr	r3, [r5, #20]
 80241c6:	4a4c      	ldr	r2, [pc, #304]	; (80242f8 <__strftime+0x9d0>)
 80241c8:	4293      	cmp	r3, r2
 80241ca:	da09      	bge.n	80241e0 <__strftime+0x8b8>
 80241cc:	212d      	movs	r1, #45	; 0x2d
 80241ce:	f88d 1020 	strb.w	r1, [sp, #32]
 80241d2:	eba2 0a03 	sub.w	sl, r2, r3
 80241d6:	b106      	cbz	r6, 80241da <__strftime+0x8b2>
 80241d8:	3e01      	subs	r6, #1
 80241da:	f10d 0321 	add.w	r3, sp, #33	; 0x21
 80241de:	e00b      	b.n	80241f8 <__strftime+0x8d0>
 80241e0:	2f2b      	cmp	r7, #43	; 0x2b
 80241e2:	f203 7a6c 	addw	sl, r3, #1900	; 0x76c
 80241e6:	d106      	bne.n	80241f6 <__strftime+0x8ce>
 80241e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80241ec:	459a      	cmp	sl, r3
 80241ee:	d902      	bls.n	80241f6 <__strftime+0x8ce>
 80241f0:	f88d 7020 	strb.w	r7, [sp, #32]
 80241f4:	e7ef      	b.n	80241d6 <__strftime+0x8ae>
 80241f6:	ab08      	add	r3, sp, #32
 80241f8:	2225      	movs	r2, #37	; 0x25
 80241fa:	701a      	strb	r2, [r3, #0]
 80241fc:	b937      	cbnz	r7, 802420c <__strftime+0x8e4>
 80241fe:	1c58      	adds	r0, r3, #1
 8024200:	493e      	ldr	r1, [pc, #248]	; (80242fc <__strftime+0x9d4>)
 8024202:	f7ff fb26 	bl	8023852 <strcpy>
 8024206:	f8cd a000 	str.w	sl, [sp]
 802420a:	e665      	b.n	8023ed8 <__strftime+0x5b0>
 802420c:	2230      	movs	r2, #48	; 0x30
 802420e:	1c98      	adds	r0, r3, #2
 8024210:	705a      	strb	r2, [r3, #1]
 8024212:	e7f5      	b.n	8024200 <__strftime+0x8d8>
 8024214:	6a2b      	ldr	r3, [r5, #32]
 8024216:	2b00      	cmp	r3, #0
 8024218:	f6ff ac88 	blt.w	8023b2c <__strftime+0x204>
 802421c:	f000 fa64 	bl	80246e8 <__tz_lock>
 8024220:	9b04      	ldr	r3, [sp, #16]
 8024222:	b90b      	cbnz	r3, 8024228 <__strftime+0x900>
 8024224:	f000 fa6c 	bl	8024700 <_tzset_unlocked>
 8024228:	f001 fd6e 	bl	8025d08 <__gettzinfo>
 802422c:	6a2b      	ldr	r3, [r5, #32]
 802422e:	2b00      	cmp	r3, #0
 8024230:	bfcc      	ite	gt
 8024232:	2350      	movgt	r3, #80	; 0x50
 8024234:	2328      	movle	r3, #40	; 0x28
 8024236:	eb09 0704 	add.w	r7, r9, r4
 802423a:	58c6      	ldr	r6, [r0, r3]
 802423c:	f000 fa5a 	bl	80246f4 <__tz_unlock>
 8024240:	4276      	negs	r6, r6
 8024242:	233c      	movs	r3, #60	; 0x3c
 8024244:	fb96 f0f3 	sdiv	r0, r6, r3
 8024248:	f001 fe12 	bl	8025e70 <labs>
 802424c:	233c      	movs	r3, #60	; 0x3c
 802424e:	eba8 0a04 	sub.w	sl, r8, r4
 8024252:	fb90 f2f3 	sdiv	r2, r0, r3
 8024256:	fb02 0013 	mls	r0, r2, r3, r0
 802425a:	9000      	str	r0, [sp, #0]
 802425c:	4a28      	ldr	r2, [pc, #160]	; (8024300 <__strftime+0x9d8>)
 802425e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8024262:	4651      	mov	r1, sl
 8024264:	4638      	mov	r0, r7
 8024266:	fb96 f3f3 	sdiv	r3, r6, r3
 802426a:	f7ff fa17 	bl	802369c <sniprintf>
 802426e:	2800      	cmp	r0, #0
 8024270:	f6ff ab89 	blt.w	8023986 <__strftime+0x5e>
 8024274:	4404      	add	r4, r0
 8024276:	45a0      	cmp	r8, r4
 8024278:	f67f ab85 	bls.w	8023986 <__strftime+0x5e>
 802427c:	2301      	movs	r3, #1
 802427e:	9304      	str	r3, [sp, #16]
 8024280:	e454      	b.n	8023b2c <__strftime+0x204>
 8024282:	6a2b      	ldr	r3, [r5, #32]
 8024284:	2b00      	cmp	r3, #0
 8024286:	f6ff ac51 	blt.w	8023b2c <__strftime+0x204>
 802428a:	f000 fa2d 	bl	80246e8 <__tz_lock>
 802428e:	9b04      	ldr	r3, [sp, #16]
 8024290:	b90b      	cbnz	r3, 8024296 <__strftime+0x96e>
 8024292:	f000 fa35 	bl	8024700 <_tzset_unlocked>
 8024296:	6a2b      	ldr	r3, [r5, #32]
 8024298:	4a1a      	ldr	r2, [pc, #104]	; (8024304 <__strftime+0x9dc>)
 802429a:	2b00      	cmp	r3, #0
 802429c:	bfd4      	ite	le
 802429e:	2300      	movle	r3, #0
 80242a0:	2301      	movgt	r3, #1
 80242a2:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 80242a6:	4630      	mov	r0, r6
 80242a8:	f7db ffd4 	bl	8000254 <strlen>
 80242ac:	3e01      	subs	r6, #1
 80242ae:	4420      	add	r0, r4
 80242b0:	f108 33ff 	add.w	r3, r8, #4294967295
 80242b4:	42a0      	cmp	r0, r4
 80242b6:	d102      	bne.n	80242be <__strftime+0x996>
 80242b8:	f000 fa1c 	bl	80246f4 <__tz_unlock>
 80242bc:	e7de      	b.n	802427c <__strftime+0x954>
 80242be:	42a3      	cmp	r3, r4
 80242c0:	d905      	bls.n	80242ce <__strftime+0x9a6>
 80242c2:	f816 2f01 	ldrb.w	r2, [r6, #1]!
 80242c6:	f809 2004 	strb.w	r2, [r9, r4]
 80242ca:	3401      	adds	r4, #1
 80242cc:	e7f2      	b.n	80242b4 <__strftime+0x98c>
 80242ce:	f000 fa11 	bl	80246f4 <__tz_unlock>
 80242d2:	f7ff bb58 	b.w	8023986 <__strftime+0x5e>
 80242d6:	f108 33ff 	add.w	r3, r8, #4294967295
 80242da:	42a3      	cmp	r3, r4
 80242dc:	f67f ab53 	bls.w	8023986 <__strftime+0x5e>
 80242e0:	2325      	movs	r3, #37	; 0x25
 80242e2:	e627      	b.n	8023f34 <__strftime+0x60c>
 80242e4:	f1b8 0f00 	cmp.w	r8, #0
 80242e8:	d002      	beq.n	80242f0 <__strftime+0x9c8>
 80242ea:	2300      	movs	r3, #0
 80242ec:	f809 3004 	strb.w	r3, [r9, r4]
 80242f0:	4620      	mov	r0, r4
 80242f2:	b011      	add	sp, #68	; 0x44
 80242f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80242f8:	fffff894 	.word	0xfffff894
 80242fc:	08043179 	.word	0x08043179
 8024300:	08043196 	.word	0x08043196
 8024304:	200004ec 	.word	0x200004ec

08024308 <strftime>:
 8024308:	b513      	push	{r0, r1, r4, lr}
 802430a:	4c03      	ldr	r4, [pc, #12]	; (8024318 <strftime+0x10>)
 802430c:	9400      	str	r4, [sp, #0]
 802430e:	f7ff fb0b 	bl	8023928 <__strftime>
 8024312:	b002      	add	sp, #8
 8024314:	bd10      	pop	{r4, pc}
 8024316:	bf00      	nop
 8024318:	20000550 	.word	0x20000550

0802431c <strncmp>:
 802431c:	b510      	push	{r4, lr}
 802431e:	b16a      	cbz	r2, 802433c <strncmp+0x20>
 8024320:	3901      	subs	r1, #1
 8024322:	1884      	adds	r4, r0, r2
 8024324:	f810 3b01 	ldrb.w	r3, [r0], #1
 8024328:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 802432c:	4293      	cmp	r3, r2
 802432e:	d103      	bne.n	8024338 <strncmp+0x1c>
 8024330:	42a0      	cmp	r0, r4
 8024332:	d001      	beq.n	8024338 <strncmp+0x1c>
 8024334:	2b00      	cmp	r3, #0
 8024336:	d1f5      	bne.n	8024324 <strncmp+0x8>
 8024338:	1a98      	subs	r0, r3, r2
 802433a:	bd10      	pop	{r4, pc}
 802433c:	4610      	mov	r0, r2
 802433e:	e7fc      	b.n	802433a <strncmp+0x1e>

08024340 <strncpy>:
 8024340:	b510      	push	{r4, lr}
 8024342:	3901      	subs	r1, #1
 8024344:	4603      	mov	r3, r0
 8024346:	b132      	cbz	r2, 8024356 <strncpy+0x16>
 8024348:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802434c:	f803 4b01 	strb.w	r4, [r3], #1
 8024350:	3a01      	subs	r2, #1
 8024352:	2c00      	cmp	r4, #0
 8024354:	d1f7      	bne.n	8024346 <strncpy+0x6>
 8024356:	441a      	add	r2, r3
 8024358:	2100      	movs	r1, #0
 802435a:	4293      	cmp	r3, r2
 802435c:	d100      	bne.n	8024360 <strncpy+0x20>
 802435e:	bd10      	pop	{r4, pc}
 8024360:	f803 1b01 	strb.w	r1, [r3], #1
 8024364:	e7f9      	b.n	802435a <strncpy+0x1a>
	...

08024368 <_strtol_l.isra.0>:
 8024368:	2b01      	cmp	r3, #1
 802436a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802436e:	d001      	beq.n	8024374 <_strtol_l.isra.0+0xc>
 8024370:	2b24      	cmp	r3, #36	; 0x24
 8024372:	d906      	bls.n	8024382 <_strtol_l.isra.0+0x1a>
 8024374:	f001 fab6 	bl	80258e4 <__errno>
 8024378:	2316      	movs	r3, #22
 802437a:	6003      	str	r3, [r0, #0]
 802437c:	2000      	movs	r0, #0
 802437e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024382:	4f3a      	ldr	r7, [pc, #232]	; (802446c <_strtol_l.isra.0+0x104>)
 8024384:	468e      	mov	lr, r1
 8024386:	4676      	mov	r6, lr
 8024388:	f81e 4b01 	ldrb.w	r4, [lr], #1
 802438c:	5de5      	ldrb	r5, [r4, r7]
 802438e:	f015 0508 	ands.w	r5, r5, #8
 8024392:	d1f8      	bne.n	8024386 <_strtol_l.isra.0+0x1e>
 8024394:	2c2d      	cmp	r4, #45	; 0x2d
 8024396:	d134      	bne.n	8024402 <_strtol_l.isra.0+0x9a>
 8024398:	f89e 4000 	ldrb.w	r4, [lr]
 802439c:	f04f 0801 	mov.w	r8, #1
 80243a0:	f106 0e02 	add.w	lr, r6, #2
 80243a4:	2b00      	cmp	r3, #0
 80243a6:	d05c      	beq.n	8024462 <_strtol_l.isra.0+0xfa>
 80243a8:	2b10      	cmp	r3, #16
 80243aa:	d10c      	bne.n	80243c6 <_strtol_l.isra.0+0x5e>
 80243ac:	2c30      	cmp	r4, #48	; 0x30
 80243ae:	d10a      	bne.n	80243c6 <_strtol_l.isra.0+0x5e>
 80243b0:	f89e 4000 	ldrb.w	r4, [lr]
 80243b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80243b8:	2c58      	cmp	r4, #88	; 0x58
 80243ba:	d14d      	bne.n	8024458 <_strtol_l.isra.0+0xf0>
 80243bc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80243c0:	2310      	movs	r3, #16
 80243c2:	f10e 0e02 	add.w	lr, lr, #2
 80243c6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80243ca:	f10c 3cff 	add.w	ip, ip, #4294967295
 80243ce:	2600      	movs	r6, #0
 80243d0:	fbbc f9f3 	udiv	r9, ip, r3
 80243d4:	4635      	mov	r5, r6
 80243d6:	fb03 ca19 	mls	sl, r3, r9, ip
 80243da:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80243de:	2f09      	cmp	r7, #9
 80243e0:	d818      	bhi.n	8024414 <_strtol_l.isra.0+0xac>
 80243e2:	463c      	mov	r4, r7
 80243e4:	42a3      	cmp	r3, r4
 80243e6:	dd24      	ble.n	8024432 <_strtol_l.isra.0+0xca>
 80243e8:	2e00      	cmp	r6, #0
 80243ea:	db1f      	blt.n	802442c <_strtol_l.isra.0+0xc4>
 80243ec:	45a9      	cmp	r9, r5
 80243ee:	d31d      	bcc.n	802442c <_strtol_l.isra.0+0xc4>
 80243f0:	d101      	bne.n	80243f6 <_strtol_l.isra.0+0x8e>
 80243f2:	45a2      	cmp	sl, r4
 80243f4:	db1a      	blt.n	802442c <_strtol_l.isra.0+0xc4>
 80243f6:	fb05 4503 	mla	r5, r5, r3, r4
 80243fa:	2601      	movs	r6, #1
 80243fc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8024400:	e7eb      	b.n	80243da <_strtol_l.isra.0+0x72>
 8024402:	2c2b      	cmp	r4, #43	; 0x2b
 8024404:	bf08      	it	eq
 8024406:	f89e 4000 	ldrbeq.w	r4, [lr]
 802440a:	46a8      	mov	r8, r5
 802440c:	bf08      	it	eq
 802440e:	f106 0e02 	addeq.w	lr, r6, #2
 8024412:	e7c7      	b.n	80243a4 <_strtol_l.isra.0+0x3c>
 8024414:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8024418:	2f19      	cmp	r7, #25
 802441a:	d801      	bhi.n	8024420 <_strtol_l.isra.0+0xb8>
 802441c:	3c37      	subs	r4, #55	; 0x37
 802441e:	e7e1      	b.n	80243e4 <_strtol_l.isra.0+0x7c>
 8024420:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8024424:	2f19      	cmp	r7, #25
 8024426:	d804      	bhi.n	8024432 <_strtol_l.isra.0+0xca>
 8024428:	3c57      	subs	r4, #87	; 0x57
 802442a:	e7db      	b.n	80243e4 <_strtol_l.isra.0+0x7c>
 802442c:	f04f 36ff 	mov.w	r6, #4294967295
 8024430:	e7e4      	b.n	80243fc <_strtol_l.isra.0+0x94>
 8024432:	2e00      	cmp	r6, #0
 8024434:	da05      	bge.n	8024442 <_strtol_l.isra.0+0xda>
 8024436:	2322      	movs	r3, #34	; 0x22
 8024438:	6003      	str	r3, [r0, #0]
 802443a:	4665      	mov	r5, ip
 802443c:	b942      	cbnz	r2, 8024450 <_strtol_l.isra.0+0xe8>
 802443e:	4628      	mov	r0, r5
 8024440:	e79d      	b.n	802437e <_strtol_l.isra.0+0x16>
 8024442:	f1b8 0f00 	cmp.w	r8, #0
 8024446:	d000      	beq.n	802444a <_strtol_l.isra.0+0xe2>
 8024448:	426d      	negs	r5, r5
 802444a:	2a00      	cmp	r2, #0
 802444c:	d0f7      	beq.n	802443e <_strtol_l.isra.0+0xd6>
 802444e:	b10e      	cbz	r6, 8024454 <_strtol_l.isra.0+0xec>
 8024450:	f10e 31ff 	add.w	r1, lr, #4294967295
 8024454:	6011      	str	r1, [r2, #0]
 8024456:	e7f2      	b.n	802443e <_strtol_l.isra.0+0xd6>
 8024458:	2430      	movs	r4, #48	; 0x30
 802445a:	2b00      	cmp	r3, #0
 802445c:	d1b3      	bne.n	80243c6 <_strtol_l.isra.0+0x5e>
 802445e:	2308      	movs	r3, #8
 8024460:	e7b1      	b.n	80243c6 <_strtol_l.isra.0+0x5e>
 8024462:	2c30      	cmp	r4, #48	; 0x30
 8024464:	d0a4      	beq.n	80243b0 <_strtol_l.isra.0+0x48>
 8024466:	230a      	movs	r3, #10
 8024468:	e7ad      	b.n	80243c6 <_strtol_l.isra.0+0x5e>
 802446a:	bf00      	nop
 802446c:	08042e79 	.word	0x08042e79

08024470 <_strtol_r>:
 8024470:	f7ff bf7a 	b.w	8024368 <_strtol_l.isra.0>

08024474 <strtol>:
 8024474:	4613      	mov	r3, r2
 8024476:	460a      	mov	r2, r1
 8024478:	4601      	mov	r1, r0
 802447a:	4802      	ldr	r0, [pc, #8]	; (8024484 <strtol+0x10>)
 802447c:	6800      	ldr	r0, [r0, #0]
 802447e:	f7ff bf73 	b.w	8024368 <_strtol_l.isra.0>
 8024482:	bf00      	nop
 8024484:	20000488 	.word	0x20000488

08024488 <_strtoul_l.isra.0>:
 8024488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802448c:	4e3b      	ldr	r6, [pc, #236]	; (802457c <_strtoul_l.isra.0+0xf4>)
 802448e:	4686      	mov	lr, r0
 8024490:	468c      	mov	ip, r1
 8024492:	4660      	mov	r0, ip
 8024494:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8024498:	5da5      	ldrb	r5, [r4, r6]
 802449a:	f015 0508 	ands.w	r5, r5, #8
 802449e:	d1f8      	bne.n	8024492 <_strtoul_l.isra.0+0xa>
 80244a0:	2c2d      	cmp	r4, #45	; 0x2d
 80244a2:	d134      	bne.n	802450e <_strtoul_l.isra.0+0x86>
 80244a4:	f89c 4000 	ldrb.w	r4, [ip]
 80244a8:	f04f 0801 	mov.w	r8, #1
 80244ac:	f100 0c02 	add.w	ip, r0, #2
 80244b0:	2b00      	cmp	r3, #0
 80244b2:	d05e      	beq.n	8024572 <_strtoul_l.isra.0+0xea>
 80244b4:	2b10      	cmp	r3, #16
 80244b6:	d10c      	bne.n	80244d2 <_strtoul_l.isra.0+0x4a>
 80244b8:	2c30      	cmp	r4, #48	; 0x30
 80244ba:	d10a      	bne.n	80244d2 <_strtoul_l.isra.0+0x4a>
 80244bc:	f89c 0000 	ldrb.w	r0, [ip]
 80244c0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80244c4:	2858      	cmp	r0, #88	; 0x58
 80244c6:	d14f      	bne.n	8024568 <_strtoul_l.isra.0+0xe0>
 80244c8:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80244cc:	2310      	movs	r3, #16
 80244ce:	f10c 0c02 	add.w	ip, ip, #2
 80244d2:	f04f 37ff 	mov.w	r7, #4294967295
 80244d6:	2500      	movs	r5, #0
 80244d8:	fbb7 f7f3 	udiv	r7, r7, r3
 80244dc:	fb03 f907 	mul.w	r9, r3, r7
 80244e0:	ea6f 0909 	mvn.w	r9, r9
 80244e4:	4628      	mov	r0, r5
 80244e6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80244ea:	2e09      	cmp	r6, #9
 80244ec:	d818      	bhi.n	8024520 <_strtoul_l.isra.0+0x98>
 80244ee:	4634      	mov	r4, r6
 80244f0:	42a3      	cmp	r3, r4
 80244f2:	dd24      	ble.n	802453e <_strtoul_l.isra.0+0xb6>
 80244f4:	2d00      	cmp	r5, #0
 80244f6:	db1f      	blt.n	8024538 <_strtoul_l.isra.0+0xb0>
 80244f8:	4287      	cmp	r7, r0
 80244fa:	d31d      	bcc.n	8024538 <_strtoul_l.isra.0+0xb0>
 80244fc:	d101      	bne.n	8024502 <_strtoul_l.isra.0+0x7a>
 80244fe:	45a1      	cmp	r9, r4
 8024500:	db1a      	blt.n	8024538 <_strtoul_l.isra.0+0xb0>
 8024502:	fb00 4003 	mla	r0, r0, r3, r4
 8024506:	2501      	movs	r5, #1
 8024508:	f81c 4b01 	ldrb.w	r4, [ip], #1
 802450c:	e7eb      	b.n	80244e6 <_strtoul_l.isra.0+0x5e>
 802450e:	2c2b      	cmp	r4, #43	; 0x2b
 8024510:	bf08      	it	eq
 8024512:	f89c 4000 	ldrbeq.w	r4, [ip]
 8024516:	46a8      	mov	r8, r5
 8024518:	bf08      	it	eq
 802451a:	f100 0c02 	addeq.w	ip, r0, #2
 802451e:	e7c7      	b.n	80244b0 <_strtoul_l.isra.0+0x28>
 8024520:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8024524:	2e19      	cmp	r6, #25
 8024526:	d801      	bhi.n	802452c <_strtoul_l.isra.0+0xa4>
 8024528:	3c37      	subs	r4, #55	; 0x37
 802452a:	e7e1      	b.n	80244f0 <_strtoul_l.isra.0+0x68>
 802452c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8024530:	2e19      	cmp	r6, #25
 8024532:	d804      	bhi.n	802453e <_strtoul_l.isra.0+0xb6>
 8024534:	3c57      	subs	r4, #87	; 0x57
 8024536:	e7db      	b.n	80244f0 <_strtoul_l.isra.0+0x68>
 8024538:	f04f 35ff 	mov.w	r5, #4294967295
 802453c:	e7e4      	b.n	8024508 <_strtoul_l.isra.0+0x80>
 802453e:	2d00      	cmp	r5, #0
 8024540:	da07      	bge.n	8024552 <_strtoul_l.isra.0+0xca>
 8024542:	2322      	movs	r3, #34	; 0x22
 8024544:	f8ce 3000 	str.w	r3, [lr]
 8024548:	f04f 30ff 	mov.w	r0, #4294967295
 802454c:	b942      	cbnz	r2, 8024560 <_strtoul_l.isra.0+0xd8>
 802454e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8024552:	f1b8 0f00 	cmp.w	r8, #0
 8024556:	d000      	beq.n	802455a <_strtoul_l.isra.0+0xd2>
 8024558:	4240      	negs	r0, r0
 802455a:	2a00      	cmp	r2, #0
 802455c:	d0f7      	beq.n	802454e <_strtoul_l.isra.0+0xc6>
 802455e:	b10d      	cbz	r5, 8024564 <_strtoul_l.isra.0+0xdc>
 8024560:	f10c 31ff 	add.w	r1, ip, #4294967295
 8024564:	6011      	str	r1, [r2, #0]
 8024566:	e7f2      	b.n	802454e <_strtoul_l.isra.0+0xc6>
 8024568:	2430      	movs	r4, #48	; 0x30
 802456a:	2b00      	cmp	r3, #0
 802456c:	d1b1      	bne.n	80244d2 <_strtoul_l.isra.0+0x4a>
 802456e:	2308      	movs	r3, #8
 8024570:	e7af      	b.n	80244d2 <_strtoul_l.isra.0+0x4a>
 8024572:	2c30      	cmp	r4, #48	; 0x30
 8024574:	d0a2      	beq.n	80244bc <_strtoul_l.isra.0+0x34>
 8024576:	230a      	movs	r3, #10
 8024578:	e7ab      	b.n	80244d2 <_strtoul_l.isra.0+0x4a>
 802457a:	bf00      	nop
 802457c:	08042e79 	.word	0x08042e79

08024580 <_strtoul_r>:
 8024580:	f7ff bf82 	b.w	8024488 <_strtoul_l.isra.0>

08024584 <strtoul>:
 8024584:	4613      	mov	r3, r2
 8024586:	460a      	mov	r2, r1
 8024588:	4601      	mov	r1, r0
 802458a:	4802      	ldr	r0, [pc, #8]	; (8024594 <strtoul+0x10>)
 802458c:	6800      	ldr	r0, [r0, #0]
 802458e:	f7ff bf7b 	b.w	8024488 <_strtoul_l.isra.0>
 8024592:	bf00      	nop
 8024594:	20000488 	.word	0x20000488

08024598 <__tzcalc_limits>:
 8024598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802459c:	4680      	mov	r8, r0
 802459e:	f001 fbb3 	bl	8025d08 <__gettzinfo>
 80245a2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80245a6:	4598      	cmp	r8, r3
 80245a8:	f340 8098 	ble.w	80246dc <__tzcalc_limits+0x144>
 80245ac:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80245b0:	4443      	add	r3, r8
 80245b2:	109b      	asrs	r3, r3, #2
 80245b4:	f240 126d 	movw	r2, #365	; 0x16d
 80245b8:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 80245bc:	fb02 3505 	mla	r5, r2, r5, r3
 80245c0:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80245c4:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 80245c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80245cc:	441d      	add	r5, r3
 80245ce:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80245d2:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80245d6:	fb98 f7f3 	sdiv	r7, r8, r3
 80245da:	fb03 8717 	mls	r7, r3, r7, r8
 80245de:	4442      	add	r2, r8
 80245e0:	fab7 fc87 	clz	ip, r7
 80245e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80245e8:	f008 0303 	and.w	r3, r8, #3
 80245ec:	4415      	add	r5, r2
 80245ee:	2264      	movs	r2, #100	; 0x64
 80245f0:	f8c0 8004 	str.w	r8, [r0, #4]
 80245f4:	fb98 f6f2 	sdiv	r6, r8, r2
 80245f8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80245fc:	fb02 8616 	mls	r6, r2, r6, r8
 8024600:	4604      	mov	r4, r0
 8024602:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8024606:	9300      	str	r3, [sp, #0]
 8024608:	f04f 0e07 	mov.w	lr, #7
 802460c:	7a22      	ldrb	r2, [r4, #8]
 802460e:	6963      	ldr	r3, [r4, #20]
 8024610:	2a4a      	cmp	r2, #74	; 0x4a
 8024612:	d128      	bne.n	8024666 <__tzcalc_limits+0xce>
 8024614:	9900      	ldr	r1, [sp, #0]
 8024616:	18ea      	adds	r2, r5, r3
 8024618:	b901      	cbnz	r1, 802461c <__tzcalc_limits+0x84>
 802461a:	b906      	cbnz	r6, 802461e <__tzcalc_limits+0x86>
 802461c:	bb0f      	cbnz	r7, 8024662 <__tzcalc_limits+0xca>
 802461e:	2b3b      	cmp	r3, #59	; 0x3b
 8024620:	bfd4      	ite	le
 8024622:	2300      	movle	r3, #0
 8024624:	2301      	movgt	r3, #1
 8024626:	4413      	add	r3, r2
 8024628:	1e5a      	subs	r2, r3, #1
 802462a:	69a3      	ldr	r3, [r4, #24]
 802462c:	492c      	ldr	r1, [pc, #176]	; (80246e0 <__tzcalc_limits+0x148>)
 802462e:	fb01 3202 	mla	r2, r1, r2, r3
 8024632:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8024634:	4413      	add	r3, r2
 8024636:	461a      	mov	r2, r3
 8024638:	17db      	asrs	r3, r3, #31
 802463a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 802463e:	3428      	adds	r4, #40	; 0x28
 8024640:	45a3      	cmp	fp, r4
 8024642:	d1e3      	bne.n	802460c <__tzcalc_limits+0x74>
 8024644:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8024648:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 802464c:	4294      	cmp	r4, r2
 802464e:	eb75 0303 	sbcs.w	r3, r5, r3
 8024652:	bfb4      	ite	lt
 8024654:	2301      	movlt	r3, #1
 8024656:	2300      	movge	r3, #0
 8024658:	6003      	str	r3, [r0, #0]
 802465a:	2001      	movs	r0, #1
 802465c:	b003      	add	sp, #12
 802465e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024662:	2300      	movs	r3, #0
 8024664:	e7df      	b.n	8024626 <__tzcalc_limits+0x8e>
 8024666:	2a44      	cmp	r2, #68	; 0x44
 8024668:	d101      	bne.n	802466e <__tzcalc_limits+0xd6>
 802466a:	18ea      	adds	r2, r5, r3
 802466c:	e7dd      	b.n	802462a <__tzcalc_limits+0x92>
 802466e:	9a00      	ldr	r2, [sp, #0]
 8024670:	bb72      	cbnz	r2, 80246d0 <__tzcalc_limits+0x138>
 8024672:	2e00      	cmp	r6, #0
 8024674:	bf0c      	ite	eq
 8024676:	46e0      	moveq	r8, ip
 8024678:	f04f 0801 	movne.w	r8, #1
 802467c:	4919      	ldr	r1, [pc, #100]	; (80246e4 <__tzcalc_limits+0x14c>)
 802467e:	68e2      	ldr	r2, [r4, #12]
 8024680:	9201      	str	r2, [sp, #4]
 8024682:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8024686:	fb0a 1808 	mla	r8, sl, r8, r1
 802468a:	462a      	mov	r2, r5
 802468c:	f04f 0900 	mov.w	r9, #0
 8024690:	f1a8 0804 	sub.w	r8, r8, #4
 8024694:	9901      	ldr	r1, [sp, #4]
 8024696:	f109 0901 	add.w	r9, r9, #1
 802469a:	4549      	cmp	r1, r9
 802469c:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 80246a0:	dc18      	bgt.n	80246d4 <__tzcalc_limits+0x13c>
 80246a2:	f102 0804 	add.w	r8, r2, #4
 80246a6:	fb98 f9fe 	sdiv	r9, r8, lr
 80246aa:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 80246ae:	eba8 0909 	sub.w	r9, r8, r9
 80246b2:	ebb3 0909 	subs.w	r9, r3, r9
 80246b6:	6923      	ldr	r3, [r4, #16]
 80246b8:	f103 33ff 	add.w	r3, r3, #4294967295
 80246bc:	bf48      	it	mi
 80246be:	f109 0907 	addmi.w	r9, r9, #7
 80246c2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80246c6:	444b      	add	r3, r9
 80246c8:	4553      	cmp	r3, sl
 80246ca:	da05      	bge.n	80246d8 <__tzcalc_limits+0x140>
 80246cc:	441a      	add	r2, r3
 80246ce:	e7ac      	b.n	802462a <__tzcalc_limits+0x92>
 80246d0:	46e0      	mov	r8, ip
 80246d2:	e7d3      	b.n	802467c <__tzcalc_limits+0xe4>
 80246d4:	4452      	add	r2, sl
 80246d6:	e7dd      	b.n	8024694 <__tzcalc_limits+0xfc>
 80246d8:	3b07      	subs	r3, #7
 80246da:	e7f5      	b.n	80246c8 <__tzcalc_limits+0x130>
 80246dc:	2000      	movs	r0, #0
 80246de:	e7bd      	b.n	802465c <__tzcalc_limits+0xc4>
 80246e0:	00015180 	.word	0x00015180
 80246e4:	08043058 	.word	0x08043058

080246e8 <__tz_lock>:
 80246e8:	4801      	ldr	r0, [pc, #4]	; (80246f0 <__tz_lock+0x8>)
 80246ea:	f001 bbca 	b.w	8025e82 <__retarget_lock_acquire>
 80246ee:	bf00      	nop
 80246f0:	2002fdd3 	.word	0x2002fdd3

080246f4 <__tz_unlock>:
 80246f4:	4801      	ldr	r0, [pc, #4]	; (80246fc <__tz_unlock+0x8>)
 80246f6:	f001 bbc6 	b.w	8025e86 <__retarget_lock_release>
 80246fa:	bf00      	nop
 80246fc:	2002fdd3 	.word	0x2002fdd3

08024700 <_tzset_unlocked>:
 8024700:	4b01      	ldr	r3, [pc, #4]	; (8024708 <_tzset_unlocked+0x8>)
 8024702:	6818      	ldr	r0, [r3, #0]
 8024704:	f000 b802 	b.w	802470c <_tzset_unlocked_r>
 8024708:	20000488 	.word	0x20000488

0802470c <_tzset_unlocked_r>:
 802470c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024710:	b08d      	sub	sp, #52	; 0x34
 8024712:	4607      	mov	r7, r0
 8024714:	f001 faf8 	bl	8025d08 <__gettzinfo>
 8024718:	49ae      	ldr	r1, [pc, #696]	; (80249d4 <_tzset_unlocked_r+0x2c8>)
 802471a:	4eaf      	ldr	r6, [pc, #700]	; (80249d8 <_tzset_unlocked_r+0x2cc>)
 802471c:	4605      	mov	r5, r0
 802471e:	4638      	mov	r0, r7
 8024720:	f001 faea 	bl	8025cf8 <_getenv_r>
 8024724:	4604      	mov	r4, r0
 8024726:	b970      	cbnz	r0, 8024746 <_tzset_unlocked_r+0x3a>
 8024728:	4bac      	ldr	r3, [pc, #688]	; (80249dc <_tzset_unlocked_r+0x2d0>)
 802472a:	4aad      	ldr	r2, [pc, #692]	; (80249e0 <_tzset_unlocked_r+0x2d4>)
 802472c:	6018      	str	r0, [r3, #0]
 802472e:	4bad      	ldr	r3, [pc, #692]	; (80249e4 <_tzset_unlocked_r+0x2d8>)
 8024730:	6018      	str	r0, [r3, #0]
 8024732:	4bad      	ldr	r3, [pc, #692]	; (80249e8 <_tzset_unlocked_r+0x2dc>)
 8024734:	6830      	ldr	r0, [r6, #0]
 8024736:	e9c3 2200 	strd	r2, r2, [r3]
 802473a:	f7fd febb 	bl	80224b4 <free>
 802473e:	6034      	str	r4, [r6, #0]
 8024740:	b00d      	add	sp, #52	; 0x34
 8024742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024746:	6831      	ldr	r1, [r6, #0]
 8024748:	2900      	cmp	r1, #0
 802474a:	d15f      	bne.n	802480c <_tzset_unlocked_r+0x100>
 802474c:	6830      	ldr	r0, [r6, #0]
 802474e:	f7fd feb1 	bl	80224b4 <free>
 8024752:	4620      	mov	r0, r4
 8024754:	f7db fd7e 	bl	8000254 <strlen>
 8024758:	1c41      	adds	r1, r0, #1
 802475a:	4638      	mov	r0, r7
 802475c:	f7fe f9be 	bl	8022adc <_malloc_r>
 8024760:	6030      	str	r0, [r6, #0]
 8024762:	2800      	cmp	r0, #0
 8024764:	d157      	bne.n	8024816 <_tzset_unlocked_r+0x10a>
 8024766:	7823      	ldrb	r3, [r4, #0]
 8024768:	4aa0      	ldr	r2, [pc, #640]	; (80249ec <_tzset_unlocked_r+0x2e0>)
 802476a:	49a1      	ldr	r1, [pc, #644]	; (80249f0 <_tzset_unlocked_r+0x2e4>)
 802476c:	2b3a      	cmp	r3, #58	; 0x3a
 802476e:	bf08      	it	eq
 8024770:	3401      	addeq	r4, #1
 8024772:	ae0a      	add	r6, sp, #40	; 0x28
 8024774:	4633      	mov	r3, r6
 8024776:	4620      	mov	r0, r4
 8024778:	f7fe ffe4 	bl	8023744 <siscanf>
 802477c:	2800      	cmp	r0, #0
 802477e:	dddf      	ble.n	8024740 <_tzset_unlocked_r+0x34>
 8024780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024782:	18e7      	adds	r7, r4, r3
 8024784:	5ce3      	ldrb	r3, [r4, r3]
 8024786:	2b2d      	cmp	r3, #45	; 0x2d
 8024788:	d149      	bne.n	802481e <_tzset_unlocked_r+0x112>
 802478a:	3701      	adds	r7, #1
 802478c:	f04f 34ff 	mov.w	r4, #4294967295
 8024790:	f10d 0a20 	add.w	sl, sp, #32
 8024794:	f10d 0b1e 	add.w	fp, sp, #30
 8024798:	f04f 0800 	mov.w	r8, #0
 802479c:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80247a0:	4994      	ldr	r1, [pc, #592]	; (80249f4 <_tzset_unlocked_r+0x2e8>)
 80247a2:	9603      	str	r6, [sp, #12]
 80247a4:	f8cd b000 	str.w	fp, [sp]
 80247a8:	4633      	mov	r3, r6
 80247aa:	aa07      	add	r2, sp, #28
 80247ac:	4638      	mov	r0, r7
 80247ae:	f8ad 801e 	strh.w	r8, [sp, #30]
 80247b2:	f8ad 8020 	strh.w	r8, [sp, #32]
 80247b6:	f7fe ffc5 	bl	8023744 <siscanf>
 80247ba:	4540      	cmp	r0, r8
 80247bc:	ddc0      	ble.n	8024740 <_tzset_unlocked_r+0x34>
 80247be:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80247c2:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80247c6:	f8df 9238 	ldr.w	r9, [pc, #568]	; 8024a00 <_tzset_unlocked_r+0x2f4>
 80247ca:	213c      	movs	r1, #60	; 0x3c
 80247cc:	fb01 2203 	mla	r2, r1, r3, r2
 80247d0:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80247d4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80247d8:	fb01 2303 	mla	r3, r1, r3, r2
 80247dc:	435c      	muls	r4, r3
 80247de:	62ac      	str	r4, [r5, #40]	; 0x28
 80247e0:	4c81      	ldr	r4, [pc, #516]	; (80249e8 <_tzset_unlocked_r+0x2dc>)
 80247e2:	4b82      	ldr	r3, [pc, #520]	; (80249ec <_tzset_unlocked_r+0x2e0>)
 80247e4:	6023      	str	r3, [r4, #0]
 80247e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80247e8:	4981      	ldr	r1, [pc, #516]	; (80249f0 <_tzset_unlocked_r+0x2e4>)
 80247ea:	441f      	add	r7, r3
 80247ec:	464a      	mov	r2, r9
 80247ee:	4633      	mov	r3, r6
 80247f0:	4638      	mov	r0, r7
 80247f2:	f7fe ffa7 	bl	8023744 <siscanf>
 80247f6:	4540      	cmp	r0, r8
 80247f8:	dc16      	bgt.n	8024828 <_tzset_unlocked_r+0x11c>
 80247fa:	6823      	ldr	r3, [r4, #0]
 80247fc:	6063      	str	r3, [r4, #4]
 80247fe:	4b77      	ldr	r3, [pc, #476]	; (80249dc <_tzset_unlocked_r+0x2d0>)
 8024800:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8024802:	601a      	str	r2, [r3, #0]
 8024804:	4b77      	ldr	r3, [pc, #476]	; (80249e4 <_tzset_unlocked_r+0x2d8>)
 8024806:	f8c3 8000 	str.w	r8, [r3]
 802480a:	e799      	b.n	8024740 <_tzset_unlocked_r+0x34>
 802480c:	f7db fd18 	bl	8000240 <strcmp>
 8024810:	2800      	cmp	r0, #0
 8024812:	d19b      	bne.n	802474c <_tzset_unlocked_r+0x40>
 8024814:	e794      	b.n	8024740 <_tzset_unlocked_r+0x34>
 8024816:	4621      	mov	r1, r4
 8024818:	f7ff f81b 	bl	8023852 <strcpy>
 802481c:	e7a3      	b.n	8024766 <_tzset_unlocked_r+0x5a>
 802481e:	2b2b      	cmp	r3, #43	; 0x2b
 8024820:	bf08      	it	eq
 8024822:	3701      	addeq	r7, #1
 8024824:	2401      	movs	r4, #1
 8024826:	e7b3      	b.n	8024790 <_tzset_unlocked_r+0x84>
 8024828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802482a:	f8c4 9004 	str.w	r9, [r4, #4]
 802482e:	18fc      	adds	r4, r7, r3
 8024830:	5cfb      	ldrb	r3, [r7, r3]
 8024832:	2b2d      	cmp	r3, #45	; 0x2d
 8024834:	f040 808b 	bne.w	802494e <_tzset_unlocked_r+0x242>
 8024838:	3401      	adds	r4, #1
 802483a:	f04f 37ff 	mov.w	r7, #4294967295
 802483e:	2300      	movs	r3, #0
 8024840:	f8ad 301c 	strh.w	r3, [sp, #28]
 8024844:	f8ad 301e 	strh.w	r3, [sp, #30]
 8024848:	f8ad 3020 	strh.w	r3, [sp, #32]
 802484c:	930a      	str	r3, [sp, #40]	; 0x28
 802484e:	e9cd a602 	strd	sl, r6, [sp, #8]
 8024852:	e9cd b600 	strd	fp, r6, [sp]
 8024856:	4967      	ldr	r1, [pc, #412]	; (80249f4 <_tzset_unlocked_r+0x2e8>)
 8024858:	4633      	mov	r3, r6
 802485a:	aa07      	add	r2, sp, #28
 802485c:	4620      	mov	r0, r4
 802485e:	f7fe ff71 	bl	8023744 <siscanf>
 8024862:	2800      	cmp	r0, #0
 8024864:	dc78      	bgt.n	8024958 <_tzset_unlocked_r+0x24c>
 8024866:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8024868:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 802486c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802486e:	652f      	str	r7, [r5, #80]	; 0x50
 8024870:	441c      	add	r4, r3
 8024872:	462f      	mov	r7, r5
 8024874:	f04f 0900 	mov.w	r9, #0
 8024878:	7823      	ldrb	r3, [r4, #0]
 802487a:	2b2c      	cmp	r3, #44	; 0x2c
 802487c:	bf08      	it	eq
 802487e:	3401      	addeq	r4, #1
 8024880:	f894 8000 	ldrb.w	r8, [r4]
 8024884:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8024888:	d178      	bne.n	802497c <_tzset_unlocked_r+0x270>
 802488a:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 802488e:	e9cd 6301 	strd	r6, r3, [sp, #4]
 8024892:	ab09      	add	r3, sp, #36	; 0x24
 8024894:	9300      	str	r3, [sp, #0]
 8024896:	4958      	ldr	r1, [pc, #352]	; (80249f8 <_tzset_unlocked_r+0x2ec>)
 8024898:	9603      	str	r6, [sp, #12]
 802489a:	4633      	mov	r3, r6
 802489c:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80248a0:	4620      	mov	r0, r4
 80248a2:	f7fe ff4f 	bl	8023744 <siscanf>
 80248a6:	2803      	cmp	r0, #3
 80248a8:	f47f af4a 	bne.w	8024740 <_tzset_unlocked_r+0x34>
 80248ac:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80248b0:	1e4b      	subs	r3, r1, #1
 80248b2:	2b0b      	cmp	r3, #11
 80248b4:	f63f af44 	bhi.w	8024740 <_tzset_unlocked_r+0x34>
 80248b8:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80248bc:	1e53      	subs	r3, r2, #1
 80248be:	2b04      	cmp	r3, #4
 80248c0:	f63f af3e 	bhi.w	8024740 <_tzset_unlocked_r+0x34>
 80248c4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 80248c8:	2b06      	cmp	r3, #6
 80248ca:	f63f af39 	bhi.w	8024740 <_tzset_unlocked_r+0x34>
 80248ce:	e9c7 1203 	strd	r1, r2, [r7, #12]
 80248d2:	f887 8008 	strb.w	r8, [r7, #8]
 80248d6:	617b      	str	r3, [r7, #20]
 80248d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80248da:	eb04 0803 	add.w	r8, r4, r3
 80248de:	2302      	movs	r3, #2
 80248e0:	f8ad 301c 	strh.w	r3, [sp, #28]
 80248e4:	2300      	movs	r3, #0
 80248e6:	f8ad 301e 	strh.w	r3, [sp, #30]
 80248ea:	f8ad 3020 	strh.w	r3, [sp, #32]
 80248ee:	930a      	str	r3, [sp, #40]	; 0x28
 80248f0:	f898 3000 	ldrb.w	r3, [r8]
 80248f4:	2b2f      	cmp	r3, #47	; 0x2f
 80248f6:	d109      	bne.n	802490c <_tzset_unlocked_r+0x200>
 80248f8:	e9cd a602 	strd	sl, r6, [sp, #8]
 80248fc:	e9cd b600 	strd	fp, r6, [sp]
 8024900:	493e      	ldr	r1, [pc, #248]	; (80249fc <_tzset_unlocked_r+0x2f0>)
 8024902:	4633      	mov	r3, r6
 8024904:	aa07      	add	r2, sp, #28
 8024906:	4640      	mov	r0, r8
 8024908:	f7fe ff1c 	bl	8023744 <siscanf>
 802490c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8024910:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8024914:	213c      	movs	r1, #60	; 0x3c
 8024916:	fb01 2203 	mla	r2, r1, r3, r2
 802491a:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802491e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8024922:	fb01 2303 	mla	r3, r1, r3, r2
 8024926:	61bb      	str	r3, [r7, #24]
 8024928:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802492a:	3728      	adds	r7, #40	; 0x28
 802492c:	4444      	add	r4, r8
 802492e:	f1b9 0f00 	cmp.w	r9, #0
 8024932:	d020      	beq.n	8024976 <_tzset_unlocked_r+0x26a>
 8024934:	6868      	ldr	r0, [r5, #4]
 8024936:	f7ff fe2f 	bl	8024598 <__tzcalc_limits>
 802493a:	4b28      	ldr	r3, [pc, #160]	; (80249dc <_tzset_unlocked_r+0x2d0>)
 802493c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 802493e:	601a      	str	r2, [r3, #0]
 8024940:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8024942:	1a9b      	subs	r3, r3, r2
 8024944:	4a27      	ldr	r2, [pc, #156]	; (80249e4 <_tzset_unlocked_r+0x2d8>)
 8024946:	bf18      	it	ne
 8024948:	2301      	movne	r3, #1
 802494a:	6013      	str	r3, [r2, #0]
 802494c:	e6f8      	b.n	8024740 <_tzset_unlocked_r+0x34>
 802494e:	2b2b      	cmp	r3, #43	; 0x2b
 8024950:	bf08      	it	eq
 8024952:	3401      	addeq	r4, #1
 8024954:	2701      	movs	r7, #1
 8024956:	e772      	b.n	802483e <_tzset_unlocked_r+0x132>
 8024958:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 802495c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8024960:	213c      	movs	r1, #60	; 0x3c
 8024962:	fb01 2203 	mla	r2, r1, r3, r2
 8024966:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802496a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802496e:	fb01 2303 	mla	r3, r1, r3, r2
 8024972:	435f      	muls	r7, r3
 8024974:	e77a      	b.n	802486c <_tzset_unlocked_r+0x160>
 8024976:	f04f 0901 	mov.w	r9, #1
 802497a:	e77d      	b.n	8024878 <_tzset_unlocked_r+0x16c>
 802497c:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8024980:	bf06      	itte	eq
 8024982:	3401      	addeq	r4, #1
 8024984:	4643      	moveq	r3, r8
 8024986:	2344      	movne	r3, #68	; 0x44
 8024988:	220a      	movs	r2, #10
 802498a:	a90b      	add	r1, sp, #44	; 0x2c
 802498c:	4620      	mov	r0, r4
 802498e:	9305      	str	r3, [sp, #20]
 8024990:	f7ff fdf8 	bl	8024584 <strtoul>
 8024994:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8024998:	9b05      	ldr	r3, [sp, #20]
 802499a:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 802499e:	45a0      	cmp	r8, r4
 80249a0:	d114      	bne.n	80249cc <_tzset_unlocked_r+0x2c0>
 80249a2:	234d      	movs	r3, #77	; 0x4d
 80249a4:	f1b9 0f00 	cmp.w	r9, #0
 80249a8:	d107      	bne.n	80249ba <_tzset_unlocked_r+0x2ae>
 80249aa:	722b      	strb	r3, [r5, #8]
 80249ac:	2103      	movs	r1, #3
 80249ae:	2302      	movs	r3, #2
 80249b0:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80249b4:	f8c5 9014 	str.w	r9, [r5, #20]
 80249b8:	e791      	b.n	80248de <_tzset_unlocked_r+0x1d2>
 80249ba:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80249be:	220b      	movs	r2, #11
 80249c0:	2301      	movs	r3, #1
 80249c2:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80249c6:	2300      	movs	r3, #0
 80249c8:	63eb      	str	r3, [r5, #60]	; 0x3c
 80249ca:	e788      	b.n	80248de <_tzset_unlocked_r+0x1d2>
 80249cc:	b280      	uxth	r0, r0
 80249ce:	723b      	strb	r3, [r7, #8]
 80249d0:	6178      	str	r0, [r7, #20]
 80249d2:	e784      	b.n	80248de <_tzset_unlocked_r+0x1d2>
 80249d4:	080433cc 	.word	0x080433cc
 80249d8:	2001adb4 	.word	0x2001adb4
 80249dc:	2001adbc 	.word	0x2001adbc
 80249e0:	080433cf 	.word	0x080433cf
 80249e4:	2001adb8 	.word	0x2001adb8
 80249e8:	200004ec 	.word	0x200004ec
 80249ec:	2001ada7 	.word	0x2001ada7
 80249f0:	080433d3 	.word	0x080433d3
 80249f4:	080433f6 	.word	0x080433f6
 80249f8:	080433e2 	.word	0x080433e2
 80249fc:	080433f5 	.word	0x080433f5
 8024a00:	2001ad9c 	.word	0x2001ad9c

08024a04 <__swbuf_r>:
 8024a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024a06:	460e      	mov	r6, r1
 8024a08:	4614      	mov	r4, r2
 8024a0a:	4605      	mov	r5, r0
 8024a0c:	b118      	cbz	r0, 8024a16 <__swbuf_r+0x12>
 8024a0e:	6983      	ldr	r3, [r0, #24]
 8024a10:	b90b      	cbnz	r3, 8024a16 <__swbuf_r+0x12>
 8024a12:	f001 f887 	bl	8025b24 <__sinit>
 8024a16:	4b21      	ldr	r3, [pc, #132]	; (8024a9c <__swbuf_r+0x98>)
 8024a18:	429c      	cmp	r4, r3
 8024a1a:	d12b      	bne.n	8024a74 <__swbuf_r+0x70>
 8024a1c:	686c      	ldr	r4, [r5, #4]
 8024a1e:	69a3      	ldr	r3, [r4, #24]
 8024a20:	60a3      	str	r3, [r4, #8]
 8024a22:	89a3      	ldrh	r3, [r4, #12]
 8024a24:	071a      	lsls	r2, r3, #28
 8024a26:	d52f      	bpl.n	8024a88 <__swbuf_r+0x84>
 8024a28:	6923      	ldr	r3, [r4, #16]
 8024a2a:	b36b      	cbz	r3, 8024a88 <__swbuf_r+0x84>
 8024a2c:	6923      	ldr	r3, [r4, #16]
 8024a2e:	6820      	ldr	r0, [r4, #0]
 8024a30:	1ac0      	subs	r0, r0, r3
 8024a32:	6963      	ldr	r3, [r4, #20]
 8024a34:	b2f6      	uxtb	r6, r6
 8024a36:	4283      	cmp	r3, r0
 8024a38:	4637      	mov	r7, r6
 8024a3a:	dc04      	bgt.n	8024a46 <__swbuf_r+0x42>
 8024a3c:	4621      	mov	r1, r4
 8024a3e:	4628      	mov	r0, r5
 8024a40:	f000 ffdc 	bl	80259fc <_fflush_r>
 8024a44:	bb30      	cbnz	r0, 8024a94 <__swbuf_r+0x90>
 8024a46:	68a3      	ldr	r3, [r4, #8]
 8024a48:	3b01      	subs	r3, #1
 8024a4a:	60a3      	str	r3, [r4, #8]
 8024a4c:	6823      	ldr	r3, [r4, #0]
 8024a4e:	1c5a      	adds	r2, r3, #1
 8024a50:	6022      	str	r2, [r4, #0]
 8024a52:	701e      	strb	r6, [r3, #0]
 8024a54:	6963      	ldr	r3, [r4, #20]
 8024a56:	3001      	adds	r0, #1
 8024a58:	4283      	cmp	r3, r0
 8024a5a:	d004      	beq.n	8024a66 <__swbuf_r+0x62>
 8024a5c:	89a3      	ldrh	r3, [r4, #12]
 8024a5e:	07db      	lsls	r3, r3, #31
 8024a60:	d506      	bpl.n	8024a70 <__swbuf_r+0x6c>
 8024a62:	2e0a      	cmp	r6, #10
 8024a64:	d104      	bne.n	8024a70 <__swbuf_r+0x6c>
 8024a66:	4621      	mov	r1, r4
 8024a68:	4628      	mov	r0, r5
 8024a6a:	f000 ffc7 	bl	80259fc <_fflush_r>
 8024a6e:	b988      	cbnz	r0, 8024a94 <__swbuf_r+0x90>
 8024a70:	4638      	mov	r0, r7
 8024a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8024a74:	4b0a      	ldr	r3, [pc, #40]	; (8024aa0 <__swbuf_r+0x9c>)
 8024a76:	429c      	cmp	r4, r3
 8024a78:	d101      	bne.n	8024a7e <__swbuf_r+0x7a>
 8024a7a:	68ac      	ldr	r4, [r5, #8]
 8024a7c:	e7cf      	b.n	8024a1e <__swbuf_r+0x1a>
 8024a7e:	4b09      	ldr	r3, [pc, #36]	; (8024aa4 <__swbuf_r+0xa0>)
 8024a80:	429c      	cmp	r4, r3
 8024a82:	bf08      	it	eq
 8024a84:	68ec      	ldreq	r4, [r5, #12]
 8024a86:	e7ca      	b.n	8024a1e <__swbuf_r+0x1a>
 8024a88:	4621      	mov	r1, r4
 8024a8a:	4628      	mov	r0, r5
 8024a8c:	f000 f81e 	bl	8024acc <__swsetup_r>
 8024a90:	2800      	cmp	r0, #0
 8024a92:	d0cb      	beq.n	8024a2c <__swbuf_r+0x28>
 8024a94:	f04f 37ff 	mov.w	r7, #4294967295
 8024a98:	e7ea      	b.n	8024a70 <__swbuf_r+0x6c>
 8024a9a:	bf00      	nop
 8024a9c:	0804359c 	.word	0x0804359c
 8024aa0:	080435bc 	.word	0x080435bc
 8024aa4:	0804357c 	.word	0x0804357c

08024aa8 <_write_r>:
 8024aa8:	b538      	push	{r3, r4, r5, lr}
 8024aaa:	4d07      	ldr	r5, [pc, #28]	; (8024ac8 <_write_r+0x20>)
 8024aac:	4604      	mov	r4, r0
 8024aae:	4608      	mov	r0, r1
 8024ab0:	4611      	mov	r1, r2
 8024ab2:	2200      	movs	r2, #0
 8024ab4:	602a      	str	r2, [r5, #0]
 8024ab6:	461a      	mov	r2, r3
 8024ab8:	f7dd fb2e 	bl	8002118 <_write>
 8024abc:	1c43      	adds	r3, r0, #1
 8024abe:	d102      	bne.n	8024ac6 <_write_r+0x1e>
 8024ac0:	682b      	ldr	r3, [r5, #0]
 8024ac2:	b103      	cbz	r3, 8024ac6 <_write_r+0x1e>
 8024ac4:	6023      	str	r3, [r4, #0]
 8024ac6:	bd38      	pop	{r3, r4, r5, pc}
 8024ac8:	2002e4f0 	.word	0x2002e4f0

08024acc <__swsetup_r>:
 8024acc:	4b32      	ldr	r3, [pc, #200]	; (8024b98 <__swsetup_r+0xcc>)
 8024ace:	b570      	push	{r4, r5, r6, lr}
 8024ad0:	681d      	ldr	r5, [r3, #0]
 8024ad2:	4606      	mov	r6, r0
 8024ad4:	460c      	mov	r4, r1
 8024ad6:	b125      	cbz	r5, 8024ae2 <__swsetup_r+0x16>
 8024ad8:	69ab      	ldr	r3, [r5, #24]
 8024ada:	b913      	cbnz	r3, 8024ae2 <__swsetup_r+0x16>
 8024adc:	4628      	mov	r0, r5
 8024ade:	f001 f821 	bl	8025b24 <__sinit>
 8024ae2:	4b2e      	ldr	r3, [pc, #184]	; (8024b9c <__swsetup_r+0xd0>)
 8024ae4:	429c      	cmp	r4, r3
 8024ae6:	d10f      	bne.n	8024b08 <__swsetup_r+0x3c>
 8024ae8:	686c      	ldr	r4, [r5, #4]
 8024aea:	89a3      	ldrh	r3, [r4, #12]
 8024aec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8024af0:	0719      	lsls	r1, r3, #28
 8024af2:	d42c      	bmi.n	8024b4e <__swsetup_r+0x82>
 8024af4:	06dd      	lsls	r5, r3, #27
 8024af6:	d411      	bmi.n	8024b1c <__swsetup_r+0x50>
 8024af8:	2309      	movs	r3, #9
 8024afa:	6033      	str	r3, [r6, #0]
 8024afc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8024b00:	81a3      	strh	r3, [r4, #12]
 8024b02:	f04f 30ff 	mov.w	r0, #4294967295
 8024b06:	e03e      	b.n	8024b86 <__swsetup_r+0xba>
 8024b08:	4b25      	ldr	r3, [pc, #148]	; (8024ba0 <__swsetup_r+0xd4>)
 8024b0a:	429c      	cmp	r4, r3
 8024b0c:	d101      	bne.n	8024b12 <__swsetup_r+0x46>
 8024b0e:	68ac      	ldr	r4, [r5, #8]
 8024b10:	e7eb      	b.n	8024aea <__swsetup_r+0x1e>
 8024b12:	4b24      	ldr	r3, [pc, #144]	; (8024ba4 <__swsetup_r+0xd8>)
 8024b14:	429c      	cmp	r4, r3
 8024b16:	bf08      	it	eq
 8024b18:	68ec      	ldreq	r4, [r5, #12]
 8024b1a:	e7e6      	b.n	8024aea <__swsetup_r+0x1e>
 8024b1c:	0758      	lsls	r0, r3, #29
 8024b1e:	d512      	bpl.n	8024b46 <__swsetup_r+0x7a>
 8024b20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8024b22:	b141      	cbz	r1, 8024b36 <__swsetup_r+0x6a>
 8024b24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8024b28:	4299      	cmp	r1, r3
 8024b2a:	d002      	beq.n	8024b32 <__swsetup_r+0x66>
 8024b2c:	4630      	mov	r0, r6
 8024b2e:	f7fd ff85 	bl	8022a3c <_free_r>
 8024b32:	2300      	movs	r3, #0
 8024b34:	6363      	str	r3, [r4, #52]	; 0x34
 8024b36:	89a3      	ldrh	r3, [r4, #12]
 8024b38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8024b3c:	81a3      	strh	r3, [r4, #12]
 8024b3e:	2300      	movs	r3, #0
 8024b40:	6063      	str	r3, [r4, #4]
 8024b42:	6923      	ldr	r3, [r4, #16]
 8024b44:	6023      	str	r3, [r4, #0]
 8024b46:	89a3      	ldrh	r3, [r4, #12]
 8024b48:	f043 0308 	orr.w	r3, r3, #8
 8024b4c:	81a3      	strh	r3, [r4, #12]
 8024b4e:	6923      	ldr	r3, [r4, #16]
 8024b50:	b94b      	cbnz	r3, 8024b66 <__swsetup_r+0x9a>
 8024b52:	89a3      	ldrh	r3, [r4, #12]
 8024b54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8024b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8024b5c:	d003      	beq.n	8024b66 <__swsetup_r+0x9a>
 8024b5e:	4621      	mov	r1, r4
 8024b60:	4630      	mov	r0, r6
 8024b62:	f001 f9c9 	bl	8025ef8 <__smakebuf_r>
 8024b66:	89a0      	ldrh	r0, [r4, #12]
 8024b68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8024b6c:	f010 0301 	ands.w	r3, r0, #1
 8024b70:	d00a      	beq.n	8024b88 <__swsetup_r+0xbc>
 8024b72:	2300      	movs	r3, #0
 8024b74:	60a3      	str	r3, [r4, #8]
 8024b76:	6963      	ldr	r3, [r4, #20]
 8024b78:	425b      	negs	r3, r3
 8024b7a:	61a3      	str	r3, [r4, #24]
 8024b7c:	6923      	ldr	r3, [r4, #16]
 8024b7e:	b943      	cbnz	r3, 8024b92 <__swsetup_r+0xc6>
 8024b80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8024b84:	d1ba      	bne.n	8024afc <__swsetup_r+0x30>
 8024b86:	bd70      	pop	{r4, r5, r6, pc}
 8024b88:	0781      	lsls	r1, r0, #30
 8024b8a:	bf58      	it	pl
 8024b8c:	6963      	ldrpl	r3, [r4, #20]
 8024b8e:	60a3      	str	r3, [r4, #8]
 8024b90:	e7f4      	b.n	8024b7c <__swsetup_r+0xb0>
 8024b92:	2000      	movs	r0, #0
 8024b94:	e7f7      	b.n	8024b86 <__swsetup_r+0xba>
 8024b96:	bf00      	nop
 8024b98:	20000488 	.word	0x20000488
 8024b9c:	0804359c 	.word	0x0804359c
 8024ba0:	080435bc 	.word	0x080435bc
 8024ba4:	0804357c 	.word	0x0804357c

08024ba8 <abs>:
 8024ba8:	2800      	cmp	r0, #0
 8024baa:	bfb8      	it	lt
 8024bac:	4240      	neglt	r0, r0
 8024bae:	4770      	bx	lr

08024bb0 <asctime>:
 8024bb0:	4b0d      	ldr	r3, [pc, #52]	; (8024be8 <asctime+0x38>)
 8024bb2:	b570      	push	{r4, r5, r6, lr}
 8024bb4:	681d      	ldr	r5, [r3, #0]
 8024bb6:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 8024bb8:	4604      	mov	r4, r0
 8024bba:	b976      	cbnz	r6, 8024bda <asctime+0x2a>
 8024bbc:	201a      	movs	r0, #26
 8024bbe:	f7fd fc71 	bl	80224a4 <malloc>
 8024bc2:	4602      	mov	r2, r0
 8024bc4:	6428      	str	r0, [r5, #64]	; 0x40
 8024bc6:	b920      	cbnz	r0, 8024bd2 <asctime+0x22>
 8024bc8:	4b08      	ldr	r3, [pc, #32]	; (8024bec <asctime+0x3c>)
 8024bca:	4809      	ldr	r0, [pc, #36]	; (8024bf0 <asctime+0x40>)
 8024bcc:	2137      	movs	r1, #55	; 0x37
 8024bce:	f000 f837 	bl	8024c40 <__assert_func>
 8024bd2:	221a      	movs	r2, #26
 8024bd4:	4631      	mov	r1, r6
 8024bd6:	f7fd fcab 	bl	8022530 <memset>
 8024bda:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8024bdc:	4620      	mov	r0, r4
 8024bde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8024be2:	f000 b807 	b.w	8024bf4 <asctime_r>
 8024be6:	bf00      	nop
 8024be8:	20000488 	.word	0x20000488
 8024bec:	08042f80 	.word	0x08042f80
 8024bf0:	08043408 	.word	0x08043408

08024bf4 <asctime_r>:
 8024bf4:	b510      	push	{r4, lr}
 8024bf6:	460c      	mov	r4, r1
 8024bf8:	6941      	ldr	r1, [r0, #20]
 8024bfa:	6903      	ldr	r3, [r0, #16]
 8024bfc:	6982      	ldr	r2, [r0, #24]
 8024bfe:	b086      	sub	sp, #24
 8024c00:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 8024c04:	9104      	str	r1, [sp, #16]
 8024c06:	6801      	ldr	r1, [r0, #0]
 8024c08:	9103      	str	r1, [sp, #12]
 8024c0a:	6841      	ldr	r1, [r0, #4]
 8024c0c:	9102      	str	r1, [sp, #8]
 8024c0e:	6881      	ldr	r1, [r0, #8]
 8024c10:	9101      	str	r1, [sp, #4]
 8024c12:	68c1      	ldr	r1, [r0, #12]
 8024c14:	9100      	str	r1, [sp, #0]
 8024c16:	4907      	ldr	r1, [pc, #28]	; (8024c34 <asctime_r+0x40>)
 8024c18:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8024c1c:	440b      	add	r3, r1
 8024c1e:	4906      	ldr	r1, [pc, #24]	; (8024c38 <asctime_r+0x44>)
 8024c20:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8024c24:	440a      	add	r2, r1
 8024c26:	4620      	mov	r0, r4
 8024c28:	4904      	ldr	r1, [pc, #16]	; (8024c3c <asctime_r+0x48>)
 8024c2a:	f7fe fd6b 	bl	8023704 <siprintf>
 8024c2e:	4620      	mov	r0, r4
 8024c30:	b006      	add	sp, #24
 8024c32:	bd10      	pop	{r4, pc}
 8024c34:	0804349d 	.word	0x0804349d
 8024c38:	08043488 	.word	0x08043488
 8024c3c:	08043468 	.word	0x08043468

08024c40 <__assert_func>:
 8024c40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8024c42:	4614      	mov	r4, r2
 8024c44:	461a      	mov	r2, r3
 8024c46:	4b09      	ldr	r3, [pc, #36]	; (8024c6c <__assert_func+0x2c>)
 8024c48:	681b      	ldr	r3, [r3, #0]
 8024c4a:	4605      	mov	r5, r0
 8024c4c:	68d8      	ldr	r0, [r3, #12]
 8024c4e:	b14c      	cbz	r4, 8024c64 <__assert_func+0x24>
 8024c50:	4b07      	ldr	r3, [pc, #28]	; (8024c70 <__assert_func+0x30>)
 8024c52:	9100      	str	r1, [sp, #0]
 8024c54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8024c58:	4906      	ldr	r1, [pc, #24]	; (8024c74 <__assert_func+0x34>)
 8024c5a:	462b      	mov	r3, r5
 8024c5c:	f000 ffe0 	bl	8025c20 <fiprintf>
 8024c60:	f002 fc09 	bl	8027476 <abort>
 8024c64:	4b04      	ldr	r3, [pc, #16]	; (8024c78 <__assert_func+0x38>)
 8024c66:	461c      	mov	r4, r3
 8024c68:	e7f3      	b.n	8024c52 <__assert_func+0x12>
 8024c6a:	bf00      	nop
 8024c6c:	20000488 	.word	0x20000488
 8024c70:	080434c1 	.word	0x080434c1
 8024c74:	080434ce 	.word	0x080434ce
 8024c78:	08043487 	.word	0x08043487

08024c7c <_close_r>:
 8024c7c:	b538      	push	{r3, r4, r5, lr}
 8024c7e:	4d06      	ldr	r5, [pc, #24]	; (8024c98 <_close_r+0x1c>)
 8024c80:	2300      	movs	r3, #0
 8024c82:	4604      	mov	r4, r0
 8024c84:	4608      	mov	r0, r1
 8024c86:	602b      	str	r3, [r5, #0]
 8024c88:	f7e1 fab0 	bl	80061ec <_close>
 8024c8c:	1c43      	adds	r3, r0, #1
 8024c8e:	d102      	bne.n	8024c96 <_close_r+0x1a>
 8024c90:	682b      	ldr	r3, [r5, #0]
 8024c92:	b103      	cbz	r3, 8024c96 <_close_r+0x1a>
 8024c94:	6023      	str	r3, [r4, #0]
 8024c96:	bd38      	pop	{r3, r4, r5, pc}
 8024c98:	2002e4f0 	.word	0x2002e4f0

08024c9c <div>:
 8024c9c:	2900      	cmp	r1, #0
 8024c9e:	b510      	push	{r4, lr}
 8024ca0:	fb91 f4f2 	sdiv	r4, r1, r2
 8024ca4:	fb02 1314 	mls	r3, r2, r4, r1
 8024ca8:	db06      	blt.n	8024cb8 <div+0x1c>
 8024caa:	2b00      	cmp	r3, #0
 8024cac:	da01      	bge.n	8024cb2 <div+0x16>
 8024cae:	3401      	adds	r4, #1
 8024cb0:	1a9b      	subs	r3, r3, r2
 8024cb2:	e9c0 4300 	strd	r4, r3, [r0]
 8024cb6:	bd10      	pop	{r4, pc}
 8024cb8:	2b00      	cmp	r3, #0
 8024cba:	bfc4      	itt	gt
 8024cbc:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8024cc0:	189b      	addgt	r3, r3, r2
 8024cc2:	e7f6      	b.n	8024cb2 <div+0x16>

08024cc4 <quorem>:
 8024cc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024cc8:	6903      	ldr	r3, [r0, #16]
 8024cca:	690c      	ldr	r4, [r1, #16]
 8024ccc:	42a3      	cmp	r3, r4
 8024cce:	4607      	mov	r7, r0
 8024cd0:	f2c0 8081 	blt.w	8024dd6 <quorem+0x112>
 8024cd4:	3c01      	subs	r4, #1
 8024cd6:	f101 0814 	add.w	r8, r1, #20
 8024cda:	f100 0514 	add.w	r5, r0, #20
 8024cde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8024ce2:	9301      	str	r3, [sp, #4]
 8024ce4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8024ce8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8024cec:	3301      	adds	r3, #1
 8024cee:	429a      	cmp	r2, r3
 8024cf0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8024cf4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8024cf8:	fbb2 f6f3 	udiv	r6, r2, r3
 8024cfc:	d331      	bcc.n	8024d62 <quorem+0x9e>
 8024cfe:	f04f 0e00 	mov.w	lr, #0
 8024d02:	4640      	mov	r0, r8
 8024d04:	46ac      	mov	ip, r5
 8024d06:	46f2      	mov	sl, lr
 8024d08:	f850 2b04 	ldr.w	r2, [r0], #4
 8024d0c:	b293      	uxth	r3, r2
 8024d0e:	fb06 e303 	mla	r3, r6, r3, lr
 8024d12:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8024d16:	b29b      	uxth	r3, r3
 8024d18:	ebaa 0303 	sub.w	r3, sl, r3
 8024d1c:	0c12      	lsrs	r2, r2, #16
 8024d1e:	f8dc a000 	ldr.w	sl, [ip]
 8024d22:	fb06 e202 	mla	r2, r6, r2, lr
 8024d26:	fa13 f38a 	uxtah	r3, r3, sl
 8024d2a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8024d2e:	fa1f fa82 	uxth.w	sl, r2
 8024d32:	f8dc 2000 	ldr.w	r2, [ip]
 8024d36:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8024d3a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8024d3e:	b29b      	uxth	r3, r3
 8024d40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8024d44:	4581      	cmp	r9, r0
 8024d46:	f84c 3b04 	str.w	r3, [ip], #4
 8024d4a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8024d4e:	d2db      	bcs.n	8024d08 <quorem+0x44>
 8024d50:	f855 300b 	ldr.w	r3, [r5, fp]
 8024d54:	b92b      	cbnz	r3, 8024d62 <quorem+0x9e>
 8024d56:	9b01      	ldr	r3, [sp, #4]
 8024d58:	3b04      	subs	r3, #4
 8024d5a:	429d      	cmp	r5, r3
 8024d5c:	461a      	mov	r2, r3
 8024d5e:	d32e      	bcc.n	8024dbe <quorem+0xfa>
 8024d60:	613c      	str	r4, [r7, #16]
 8024d62:	4638      	mov	r0, r7
 8024d64:	f001 fba4 	bl	80264b0 <__mcmp>
 8024d68:	2800      	cmp	r0, #0
 8024d6a:	db24      	blt.n	8024db6 <quorem+0xf2>
 8024d6c:	3601      	adds	r6, #1
 8024d6e:	4628      	mov	r0, r5
 8024d70:	f04f 0c00 	mov.w	ip, #0
 8024d74:	f858 2b04 	ldr.w	r2, [r8], #4
 8024d78:	f8d0 e000 	ldr.w	lr, [r0]
 8024d7c:	b293      	uxth	r3, r2
 8024d7e:	ebac 0303 	sub.w	r3, ip, r3
 8024d82:	0c12      	lsrs	r2, r2, #16
 8024d84:	fa13 f38e 	uxtah	r3, r3, lr
 8024d88:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8024d8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8024d90:	b29b      	uxth	r3, r3
 8024d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8024d96:	45c1      	cmp	r9, r8
 8024d98:	f840 3b04 	str.w	r3, [r0], #4
 8024d9c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8024da0:	d2e8      	bcs.n	8024d74 <quorem+0xb0>
 8024da2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8024da6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8024daa:	b922      	cbnz	r2, 8024db6 <quorem+0xf2>
 8024dac:	3b04      	subs	r3, #4
 8024dae:	429d      	cmp	r5, r3
 8024db0:	461a      	mov	r2, r3
 8024db2:	d30a      	bcc.n	8024dca <quorem+0x106>
 8024db4:	613c      	str	r4, [r7, #16]
 8024db6:	4630      	mov	r0, r6
 8024db8:	b003      	add	sp, #12
 8024dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024dbe:	6812      	ldr	r2, [r2, #0]
 8024dc0:	3b04      	subs	r3, #4
 8024dc2:	2a00      	cmp	r2, #0
 8024dc4:	d1cc      	bne.n	8024d60 <quorem+0x9c>
 8024dc6:	3c01      	subs	r4, #1
 8024dc8:	e7c7      	b.n	8024d5a <quorem+0x96>
 8024dca:	6812      	ldr	r2, [r2, #0]
 8024dcc:	3b04      	subs	r3, #4
 8024dce:	2a00      	cmp	r2, #0
 8024dd0:	d1f0      	bne.n	8024db4 <quorem+0xf0>
 8024dd2:	3c01      	subs	r4, #1
 8024dd4:	e7eb      	b.n	8024dae <quorem+0xea>
 8024dd6:	2000      	movs	r0, #0
 8024dd8:	e7ee      	b.n	8024db8 <quorem+0xf4>
 8024dda:	0000      	movs	r0, r0
 8024ddc:	0000      	movs	r0, r0
	...

08024de0 <_dtoa_r>:
 8024de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024de4:	ec59 8b10 	vmov	r8, r9, d0
 8024de8:	b095      	sub	sp, #84	; 0x54
 8024dea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8024dec:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8024dee:	9107      	str	r1, [sp, #28]
 8024df0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8024df4:	4606      	mov	r6, r0
 8024df6:	9209      	str	r2, [sp, #36]	; 0x24
 8024df8:	9310      	str	r3, [sp, #64]	; 0x40
 8024dfa:	b975      	cbnz	r5, 8024e1a <_dtoa_r+0x3a>
 8024dfc:	2010      	movs	r0, #16
 8024dfe:	f7fd fb51 	bl	80224a4 <malloc>
 8024e02:	4602      	mov	r2, r0
 8024e04:	6270      	str	r0, [r6, #36]	; 0x24
 8024e06:	b920      	cbnz	r0, 8024e12 <_dtoa_r+0x32>
 8024e08:	4bab      	ldr	r3, [pc, #684]	; (80250b8 <_dtoa_r+0x2d8>)
 8024e0a:	21ea      	movs	r1, #234	; 0xea
 8024e0c:	48ab      	ldr	r0, [pc, #684]	; (80250bc <_dtoa_r+0x2dc>)
 8024e0e:	f7ff ff17 	bl	8024c40 <__assert_func>
 8024e12:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8024e16:	6005      	str	r5, [r0, #0]
 8024e18:	60c5      	str	r5, [r0, #12]
 8024e1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8024e1c:	6819      	ldr	r1, [r3, #0]
 8024e1e:	b151      	cbz	r1, 8024e36 <_dtoa_r+0x56>
 8024e20:	685a      	ldr	r2, [r3, #4]
 8024e22:	604a      	str	r2, [r1, #4]
 8024e24:	2301      	movs	r3, #1
 8024e26:	4093      	lsls	r3, r2
 8024e28:	608b      	str	r3, [r1, #8]
 8024e2a:	4630      	mov	r0, r6
 8024e2c:	f001 f902 	bl	8026034 <_Bfree>
 8024e30:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8024e32:	2200      	movs	r2, #0
 8024e34:	601a      	str	r2, [r3, #0]
 8024e36:	f1b9 0300 	subs.w	r3, r9, #0
 8024e3a:	bfbb      	ittet	lt
 8024e3c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8024e40:	9303      	strlt	r3, [sp, #12]
 8024e42:	2300      	movge	r3, #0
 8024e44:	2201      	movlt	r2, #1
 8024e46:	bfac      	ite	ge
 8024e48:	6023      	strge	r3, [r4, #0]
 8024e4a:	6022      	strlt	r2, [r4, #0]
 8024e4c:	4b9c      	ldr	r3, [pc, #624]	; (80250c0 <_dtoa_r+0x2e0>)
 8024e4e:	9c03      	ldr	r4, [sp, #12]
 8024e50:	43a3      	bics	r3, r4
 8024e52:	d11a      	bne.n	8024e8a <_dtoa_r+0xaa>
 8024e54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8024e56:	f242 730f 	movw	r3, #9999	; 0x270f
 8024e5a:	6013      	str	r3, [r2, #0]
 8024e5c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8024e60:	ea53 0308 	orrs.w	r3, r3, r8
 8024e64:	f000 8512 	beq.w	802588c <_dtoa_r+0xaac>
 8024e68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8024e6a:	b953      	cbnz	r3, 8024e82 <_dtoa_r+0xa2>
 8024e6c:	4b95      	ldr	r3, [pc, #596]	; (80250c4 <_dtoa_r+0x2e4>)
 8024e6e:	e01f      	b.n	8024eb0 <_dtoa_r+0xd0>
 8024e70:	4b95      	ldr	r3, [pc, #596]	; (80250c8 <_dtoa_r+0x2e8>)
 8024e72:	9300      	str	r3, [sp, #0]
 8024e74:	3308      	adds	r3, #8
 8024e76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8024e78:	6013      	str	r3, [r2, #0]
 8024e7a:	9800      	ldr	r0, [sp, #0]
 8024e7c:	b015      	add	sp, #84	; 0x54
 8024e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024e82:	4b90      	ldr	r3, [pc, #576]	; (80250c4 <_dtoa_r+0x2e4>)
 8024e84:	9300      	str	r3, [sp, #0]
 8024e86:	3303      	adds	r3, #3
 8024e88:	e7f5      	b.n	8024e76 <_dtoa_r+0x96>
 8024e8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8024e8e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8024e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024e96:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8024e9a:	d10b      	bne.n	8024eb4 <_dtoa_r+0xd4>
 8024e9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8024e9e:	2301      	movs	r3, #1
 8024ea0:	6013      	str	r3, [r2, #0]
 8024ea2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8024ea4:	2b00      	cmp	r3, #0
 8024ea6:	f000 84ee 	beq.w	8025886 <_dtoa_r+0xaa6>
 8024eaa:	4888      	ldr	r0, [pc, #544]	; (80250cc <_dtoa_r+0x2ec>)
 8024eac:	6018      	str	r0, [r3, #0]
 8024eae:	1e43      	subs	r3, r0, #1
 8024eb0:	9300      	str	r3, [sp, #0]
 8024eb2:	e7e2      	b.n	8024e7a <_dtoa_r+0x9a>
 8024eb4:	a913      	add	r1, sp, #76	; 0x4c
 8024eb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8024eba:	aa12      	add	r2, sp, #72	; 0x48
 8024ebc:	4630      	mov	r0, r6
 8024ebe:	f001 fb9b 	bl	80265f8 <__d2b>
 8024ec2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8024ec6:	4605      	mov	r5, r0
 8024ec8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8024eca:	2900      	cmp	r1, #0
 8024ecc:	d047      	beq.n	8024f5e <_dtoa_r+0x17e>
 8024ece:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8024ed0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8024ed4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8024ed8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8024edc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8024ee0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8024ee4:	2400      	movs	r4, #0
 8024ee6:	ec43 2b16 	vmov	d6, r2, r3
 8024eea:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8024eee:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80250a0 <_dtoa_r+0x2c0>
 8024ef2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8024ef6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 80250a8 <_dtoa_r+0x2c8>
 8024efa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8024efe:	eeb0 7b46 	vmov.f64	d7, d6
 8024f02:	ee06 1a90 	vmov	s13, r1
 8024f06:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8024f0a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80250b0 <_dtoa_r+0x2d0>
 8024f0e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8024f12:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8024f16:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8024f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024f1e:	ee16 ba90 	vmov	fp, s13
 8024f22:	9411      	str	r4, [sp, #68]	; 0x44
 8024f24:	d508      	bpl.n	8024f38 <_dtoa_r+0x158>
 8024f26:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8024f2a:	eeb4 6b47 	vcmp.f64	d6, d7
 8024f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024f32:	bf18      	it	ne
 8024f34:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8024f38:	f1bb 0f16 	cmp.w	fp, #22
 8024f3c:	d832      	bhi.n	8024fa4 <_dtoa_r+0x1c4>
 8024f3e:	4b64      	ldr	r3, [pc, #400]	; (80250d0 <_dtoa_r+0x2f0>)
 8024f40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8024f44:	ed93 7b00 	vldr	d7, [r3]
 8024f48:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8024f4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8024f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8024f54:	d501      	bpl.n	8024f5a <_dtoa_r+0x17a>
 8024f56:	f10b 3bff 	add.w	fp, fp, #4294967295
 8024f5a:	2300      	movs	r3, #0
 8024f5c:	e023      	b.n	8024fa6 <_dtoa_r+0x1c6>
 8024f5e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8024f60:	4401      	add	r1, r0
 8024f62:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8024f66:	2b20      	cmp	r3, #32
 8024f68:	bfc3      	ittte	gt
 8024f6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8024f6e:	fa04 f303 	lslgt.w	r3, r4, r3
 8024f72:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8024f76:	f1c3 0320 	rsble	r3, r3, #32
 8024f7a:	bfc6      	itte	gt
 8024f7c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8024f80:	ea43 0308 	orrgt.w	r3, r3, r8
 8024f84:	fa08 f303 	lslle.w	r3, r8, r3
 8024f88:	ee07 3a90 	vmov	s15, r3
 8024f8c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8024f90:	3901      	subs	r1, #1
 8024f92:	ed8d 7b00 	vstr	d7, [sp]
 8024f96:	9c01      	ldr	r4, [sp, #4]
 8024f98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8024f9c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8024fa0:	2401      	movs	r4, #1
 8024fa2:	e7a0      	b.n	8024ee6 <_dtoa_r+0x106>
 8024fa4:	2301      	movs	r3, #1
 8024fa6:	930f      	str	r3, [sp, #60]	; 0x3c
 8024fa8:	1a43      	subs	r3, r0, r1
 8024faa:	1e5a      	subs	r2, r3, #1
 8024fac:	bf45      	ittet	mi
 8024fae:	f1c3 0301 	rsbmi	r3, r3, #1
 8024fb2:	9305      	strmi	r3, [sp, #20]
 8024fb4:	2300      	movpl	r3, #0
 8024fb6:	2300      	movmi	r3, #0
 8024fb8:	9206      	str	r2, [sp, #24]
 8024fba:	bf54      	ite	pl
 8024fbc:	9305      	strpl	r3, [sp, #20]
 8024fbe:	9306      	strmi	r3, [sp, #24]
 8024fc0:	f1bb 0f00 	cmp.w	fp, #0
 8024fc4:	db18      	blt.n	8024ff8 <_dtoa_r+0x218>
 8024fc6:	9b06      	ldr	r3, [sp, #24]
 8024fc8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8024fcc:	445b      	add	r3, fp
 8024fce:	9306      	str	r3, [sp, #24]
 8024fd0:	2300      	movs	r3, #0
 8024fd2:	9a07      	ldr	r2, [sp, #28]
 8024fd4:	2a09      	cmp	r2, #9
 8024fd6:	d849      	bhi.n	802506c <_dtoa_r+0x28c>
 8024fd8:	2a05      	cmp	r2, #5
 8024fda:	bfc4      	itt	gt
 8024fdc:	3a04      	subgt	r2, #4
 8024fde:	9207      	strgt	r2, [sp, #28]
 8024fe0:	9a07      	ldr	r2, [sp, #28]
 8024fe2:	f1a2 0202 	sub.w	r2, r2, #2
 8024fe6:	bfcc      	ite	gt
 8024fe8:	2400      	movgt	r4, #0
 8024fea:	2401      	movle	r4, #1
 8024fec:	2a03      	cmp	r2, #3
 8024fee:	d848      	bhi.n	8025082 <_dtoa_r+0x2a2>
 8024ff0:	e8df f002 	tbb	[pc, r2]
 8024ff4:	3a2c2e0b 	.word	0x3a2c2e0b
 8024ff8:	9b05      	ldr	r3, [sp, #20]
 8024ffa:	2200      	movs	r2, #0
 8024ffc:	eba3 030b 	sub.w	r3, r3, fp
 8025000:	9305      	str	r3, [sp, #20]
 8025002:	920e      	str	r2, [sp, #56]	; 0x38
 8025004:	f1cb 0300 	rsb	r3, fp, #0
 8025008:	e7e3      	b.n	8024fd2 <_dtoa_r+0x1f2>
 802500a:	2200      	movs	r2, #0
 802500c:	9208      	str	r2, [sp, #32]
 802500e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8025010:	2a00      	cmp	r2, #0
 8025012:	dc39      	bgt.n	8025088 <_dtoa_r+0x2a8>
 8025014:	f04f 0a01 	mov.w	sl, #1
 8025018:	46d1      	mov	r9, sl
 802501a:	4652      	mov	r2, sl
 802501c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8025020:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8025022:	2100      	movs	r1, #0
 8025024:	6079      	str	r1, [r7, #4]
 8025026:	2004      	movs	r0, #4
 8025028:	f100 0c14 	add.w	ip, r0, #20
 802502c:	4594      	cmp	ip, r2
 802502e:	6879      	ldr	r1, [r7, #4]
 8025030:	d92f      	bls.n	8025092 <_dtoa_r+0x2b2>
 8025032:	4630      	mov	r0, r6
 8025034:	930c      	str	r3, [sp, #48]	; 0x30
 8025036:	f000 ffbd 	bl	8025fb4 <_Balloc>
 802503a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802503c:	9000      	str	r0, [sp, #0]
 802503e:	4602      	mov	r2, r0
 8025040:	2800      	cmp	r0, #0
 8025042:	d149      	bne.n	80250d8 <_dtoa_r+0x2f8>
 8025044:	4b23      	ldr	r3, [pc, #140]	; (80250d4 <_dtoa_r+0x2f4>)
 8025046:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 802504a:	e6df      	b.n	8024e0c <_dtoa_r+0x2c>
 802504c:	2201      	movs	r2, #1
 802504e:	e7dd      	b.n	802500c <_dtoa_r+0x22c>
 8025050:	2200      	movs	r2, #0
 8025052:	9208      	str	r2, [sp, #32]
 8025054:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8025056:	eb0b 0a02 	add.w	sl, fp, r2
 802505a:	f10a 0901 	add.w	r9, sl, #1
 802505e:	464a      	mov	r2, r9
 8025060:	2a01      	cmp	r2, #1
 8025062:	bfb8      	it	lt
 8025064:	2201      	movlt	r2, #1
 8025066:	e7db      	b.n	8025020 <_dtoa_r+0x240>
 8025068:	2201      	movs	r2, #1
 802506a:	e7f2      	b.n	8025052 <_dtoa_r+0x272>
 802506c:	2401      	movs	r4, #1
 802506e:	2200      	movs	r2, #0
 8025070:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8025074:	f04f 3aff 	mov.w	sl, #4294967295
 8025078:	2100      	movs	r1, #0
 802507a:	46d1      	mov	r9, sl
 802507c:	2212      	movs	r2, #18
 802507e:	9109      	str	r1, [sp, #36]	; 0x24
 8025080:	e7ce      	b.n	8025020 <_dtoa_r+0x240>
 8025082:	2201      	movs	r2, #1
 8025084:	9208      	str	r2, [sp, #32]
 8025086:	e7f5      	b.n	8025074 <_dtoa_r+0x294>
 8025088:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802508c:	46d1      	mov	r9, sl
 802508e:	4652      	mov	r2, sl
 8025090:	e7c6      	b.n	8025020 <_dtoa_r+0x240>
 8025092:	3101      	adds	r1, #1
 8025094:	6079      	str	r1, [r7, #4]
 8025096:	0040      	lsls	r0, r0, #1
 8025098:	e7c6      	b.n	8025028 <_dtoa_r+0x248>
 802509a:	bf00      	nop
 802509c:	f3af 8000 	nop.w
 80250a0:	636f4361 	.word	0x636f4361
 80250a4:	3fd287a7 	.word	0x3fd287a7
 80250a8:	8b60c8b3 	.word	0x8b60c8b3
 80250ac:	3fc68a28 	.word	0x3fc68a28
 80250b0:	509f79fb 	.word	0x509f79fb
 80250b4:	3fd34413 	.word	0x3fd34413
 80250b8:	08042f80 	.word	0x08042f80
 80250bc:	0804350a 	.word	0x0804350a
 80250c0:	7ff00000 	.word	0x7ff00000
 80250c4:	08043506 	.word	0x08043506
 80250c8:	080434fd 	.word	0x080434fd
 80250cc:	0804375a 	.word	0x0804375a
 80250d0:	08043670 	.word	0x08043670
 80250d4:	08043569 	.word	0x08043569
 80250d8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80250da:	9900      	ldr	r1, [sp, #0]
 80250dc:	6011      	str	r1, [r2, #0]
 80250de:	f1b9 0f0e 	cmp.w	r9, #14
 80250e2:	d872      	bhi.n	80251ca <_dtoa_r+0x3ea>
 80250e4:	2c00      	cmp	r4, #0
 80250e6:	d070      	beq.n	80251ca <_dtoa_r+0x3ea>
 80250e8:	f1bb 0f00 	cmp.w	fp, #0
 80250ec:	f340 80a6 	ble.w	802523c <_dtoa_r+0x45c>
 80250f0:	49ca      	ldr	r1, [pc, #808]	; (802541c <_dtoa_r+0x63c>)
 80250f2:	f00b 020f 	and.w	r2, fp, #15
 80250f6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80250fa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80250fe:	ed92 7b00 	vldr	d7, [r2]
 8025102:	ea4f 112b 	mov.w	r1, fp, asr #4
 8025106:	f000 808d 	beq.w	8025224 <_dtoa_r+0x444>
 802510a:	4ac5      	ldr	r2, [pc, #788]	; (8025420 <_dtoa_r+0x640>)
 802510c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8025110:	ed92 6b08 	vldr	d6, [r2, #32]
 8025114:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8025118:	ed8d 6b02 	vstr	d6, [sp, #8]
 802511c:	f001 010f 	and.w	r1, r1, #15
 8025120:	2203      	movs	r2, #3
 8025122:	48bf      	ldr	r0, [pc, #764]	; (8025420 <_dtoa_r+0x640>)
 8025124:	2900      	cmp	r1, #0
 8025126:	d17f      	bne.n	8025228 <_dtoa_r+0x448>
 8025128:	ed9d 6b02 	vldr	d6, [sp, #8]
 802512c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8025130:	ed8d 7b02 	vstr	d7, [sp, #8]
 8025134:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8025136:	2900      	cmp	r1, #0
 8025138:	f000 80b2 	beq.w	80252a0 <_dtoa_r+0x4c0>
 802513c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8025140:	ed9d 7b02 	vldr	d7, [sp, #8]
 8025144:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8025148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802514c:	f140 80a8 	bpl.w	80252a0 <_dtoa_r+0x4c0>
 8025150:	f1b9 0f00 	cmp.w	r9, #0
 8025154:	f000 80a4 	beq.w	80252a0 <_dtoa_r+0x4c0>
 8025158:	f1ba 0f00 	cmp.w	sl, #0
 802515c:	dd31      	ble.n	80251c2 <_dtoa_r+0x3e2>
 802515e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8025162:	ee27 7b06 	vmul.f64	d7, d7, d6
 8025166:	ed8d 7b02 	vstr	d7, [sp, #8]
 802516a:	f10b 37ff 	add.w	r7, fp, #4294967295
 802516e:	3201      	adds	r2, #1
 8025170:	4650      	mov	r0, sl
 8025172:	ed9d 6b02 	vldr	d6, [sp, #8]
 8025176:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 802517a:	ee07 2a90 	vmov	s15, r2
 802517e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8025182:	eea7 5b06 	vfma.f64	d5, d7, d6
 8025186:	ed8d 5b02 	vstr	d5, [sp, #8]
 802518a:	9c03      	ldr	r4, [sp, #12]
 802518c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8025190:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8025194:	2800      	cmp	r0, #0
 8025196:	f040 8086 	bne.w	80252a6 <_dtoa_r+0x4c6>
 802519a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 802519e:	ee36 6b47 	vsub.f64	d6, d6, d7
 80251a2:	ec42 1b17 	vmov	d7, r1, r2
 80251a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80251aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80251ae:	f300 8272 	bgt.w	8025696 <_dtoa_r+0x8b6>
 80251b2:	eeb1 7b47 	vneg.f64	d7, d7
 80251b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80251ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80251be:	f100 8267 	bmi.w	8025690 <_dtoa_r+0x8b0>
 80251c2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 80251c6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80251ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80251cc:	2a00      	cmp	r2, #0
 80251ce:	f2c0 8129 	blt.w	8025424 <_dtoa_r+0x644>
 80251d2:	f1bb 0f0e 	cmp.w	fp, #14
 80251d6:	f300 8125 	bgt.w	8025424 <_dtoa_r+0x644>
 80251da:	4b90      	ldr	r3, [pc, #576]	; (802541c <_dtoa_r+0x63c>)
 80251dc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80251e0:	ed93 6b00 	vldr	d6, [r3]
 80251e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80251e6:	2b00      	cmp	r3, #0
 80251e8:	f280 80c3 	bge.w	8025372 <_dtoa_r+0x592>
 80251ec:	f1b9 0f00 	cmp.w	r9, #0
 80251f0:	f300 80bf 	bgt.w	8025372 <_dtoa_r+0x592>
 80251f4:	f040 824c 	bne.w	8025690 <_dtoa_r+0x8b0>
 80251f8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80251fc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8025200:	ed9d 7b02 	vldr	d7, [sp, #8]
 8025204:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8025208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802520c:	464c      	mov	r4, r9
 802520e:	464f      	mov	r7, r9
 8025210:	f280 8222 	bge.w	8025658 <_dtoa_r+0x878>
 8025214:	f8dd 8000 	ldr.w	r8, [sp]
 8025218:	2331      	movs	r3, #49	; 0x31
 802521a:	f808 3b01 	strb.w	r3, [r8], #1
 802521e:	f10b 0b01 	add.w	fp, fp, #1
 8025222:	e21e      	b.n	8025662 <_dtoa_r+0x882>
 8025224:	2202      	movs	r2, #2
 8025226:	e77c      	b.n	8025122 <_dtoa_r+0x342>
 8025228:	07cc      	lsls	r4, r1, #31
 802522a:	d504      	bpl.n	8025236 <_dtoa_r+0x456>
 802522c:	ed90 6b00 	vldr	d6, [r0]
 8025230:	3201      	adds	r2, #1
 8025232:	ee27 7b06 	vmul.f64	d7, d7, d6
 8025236:	1049      	asrs	r1, r1, #1
 8025238:	3008      	adds	r0, #8
 802523a:	e773      	b.n	8025124 <_dtoa_r+0x344>
 802523c:	d02e      	beq.n	802529c <_dtoa_r+0x4bc>
 802523e:	f1cb 0100 	rsb	r1, fp, #0
 8025242:	4a76      	ldr	r2, [pc, #472]	; (802541c <_dtoa_r+0x63c>)
 8025244:	f001 000f 	and.w	r0, r1, #15
 8025248:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 802524c:	ed92 7b00 	vldr	d7, [r2]
 8025250:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8025254:	ee26 7b07 	vmul.f64	d7, d6, d7
 8025258:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 802525c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8025260:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8025264:	486e      	ldr	r0, [pc, #440]	; (8025420 <_dtoa_r+0x640>)
 8025266:	1109      	asrs	r1, r1, #4
 8025268:	2400      	movs	r4, #0
 802526a:	2202      	movs	r2, #2
 802526c:	b939      	cbnz	r1, 802527e <_dtoa_r+0x49e>
 802526e:	2c00      	cmp	r4, #0
 8025270:	f43f af60 	beq.w	8025134 <_dtoa_r+0x354>
 8025274:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8025278:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802527c:	e75a      	b.n	8025134 <_dtoa_r+0x354>
 802527e:	07cf      	lsls	r7, r1, #31
 8025280:	d509      	bpl.n	8025296 <_dtoa_r+0x4b6>
 8025282:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8025286:	ed90 7b00 	vldr	d7, [r0]
 802528a:	ee26 7b07 	vmul.f64	d7, d6, d7
 802528e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8025292:	3201      	adds	r2, #1
 8025294:	2401      	movs	r4, #1
 8025296:	1049      	asrs	r1, r1, #1
 8025298:	3008      	adds	r0, #8
 802529a:	e7e7      	b.n	802526c <_dtoa_r+0x48c>
 802529c:	2202      	movs	r2, #2
 802529e:	e749      	b.n	8025134 <_dtoa_r+0x354>
 80252a0:	465f      	mov	r7, fp
 80252a2:	4648      	mov	r0, r9
 80252a4:	e765      	b.n	8025172 <_dtoa_r+0x392>
 80252a6:	ec42 1b17 	vmov	d7, r1, r2
 80252aa:	4a5c      	ldr	r2, [pc, #368]	; (802541c <_dtoa_r+0x63c>)
 80252ac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80252b0:	ed12 4b02 	vldr	d4, [r2, #-8]
 80252b4:	9a00      	ldr	r2, [sp, #0]
 80252b6:	1814      	adds	r4, r2, r0
 80252b8:	9a08      	ldr	r2, [sp, #32]
 80252ba:	b352      	cbz	r2, 8025312 <_dtoa_r+0x532>
 80252bc:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80252c0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80252c4:	f8dd 8000 	ldr.w	r8, [sp]
 80252c8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80252cc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80252d0:	ee35 7b47 	vsub.f64	d7, d5, d7
 80252d4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80252d8:	ee14 2a90 	vmov	r2, s9
 80252dc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80252e0:	3230      	adds	r2, #48	; 0x30
 80252e2:	ee36 6b45 	vsub.f64	d6, d6, d5
 80252e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80252ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80252ee:	f808 2b01 	strb.w	r2, [r8], #1
 80252f2:	d439      	bmi.n	8025368 <_dtoa_r+0x588>
 80252f4:	ee32 5b46 	vsub.f64	d5, d2, d6
 80252f8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80252fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025300:	d472      	bmi.n	80253e8 <_dtoa_r+0x608>
 8025302:	45a0      	cmp	r8, r4
 8025304:	f43f af5d 	beq.w	80251c2 <_dtoa_r+0x3e2>
 8025308:	ee27 7b03 	vmul.f64	d7, d7, d3
 802530c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8025310:	e7e0      	b.n	80252d4 <_dtoa_r+0x4f4>
 8025312:	f8dd 8000 	ldr.w	r8, [sp]
 8025316:	ee27 7b04 	vmul.f64	d7, d7, d4
 802531a:	4621      	mov	r1, r4
 802531c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8025320:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8025324:	ee14 2a90 	vmov	r2, s9
 8025328:	3230      	adds	r2, #48	; 0x30
 802532a:	f808 2b01 	strb.w	r2, [r8], #1
 802532e:	45a0      	cmp	r8, r4
 8025330:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8025334:	ee36 6b45 	vsub.f64	d6, d6, d5
 8025338:	d118      	bne.n	802536c <_dtoa_r+0x58c>
 802533a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 802533e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8025342:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8025346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802534a:	dc4d      	bgt.n	80253e8 <_dtoa_r+0x608>
 802534c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8025350:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8025354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025358:	f57f af33 	bpl.w	80251c2 <_dtoa_r+0x3e2>
 802535c:	4688      	mov	r8, r1
 802535e:	3901      	subs	r1, #1
 8025360:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8025364:	2b30      	cmp	r3, #48	; 0x30
 8025366:	d0f9      	beq.n	802535c <_dtoa_r+0x57c>
 8025368:	46bb      	mov	fp, r7
 802536a:	e02a      	b.n	80253c2 <_dtoa_r+0x5e2>
 802536c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8025370:	e7d6      	b.n	8025320 <_dtoa_r+0x540>
 8025372:	ed9d 7b02 	vldr	d7, [sp, #8]
 8025376:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 802537a:	f8dd 8000 	ldr.w	r8, [sp]
 802537e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8025382:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8025386:	ee15 3a10 	vmov	r3, s10
 802538a:	3330      	adds	r3, #48	; 0x30
 802538c:	f808 3b01 	strb.w	r3, [r8], #1
 8025390:	9b00      	ldr	r3, [sp, #0]
 8025392:	eba8 0303 	sub.w	r3, r8, r3
 8025396:	4599      	cmp	r9, r3
 8025398:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 802539c:	eea3 7b46 	vfms.f64	d7, d3, d6
 80253a0:	d133      	bne.n	802540a <_dtoa_r+0x62a>
 80253a2:	ee37 7b07 	vadd.f64	d7, d7, d7
 80253a6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80253aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80253ae:	dc1a      	bgt.n	80253e6 <_dtoa_r+0x606>
 80253b0:	eeb4 7b46 	vcmp.f64	d7, d6
 80253b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80253b8:	d103      	bne.n	80253c2 <_dtoa_r+0x5e2>
 80253ba:	ee15 3a10 	vmov	r3, s10
 80253be:	07d9      	lsls	r1, r3, #31
 80253c0:	d411      	bmi.n	80253e6 <_dtoa_r+0x606>
 80253c2:	4629      	mov	r1, r5
 80253c4:	4630      	mov	r0, r6
 80253c6:	f000 fe35 	bl	8026034 <_Bfree>
 80253ca:	2300      	movs	r3, #0
 80253cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80253ce:	f888 3000 	strb.w	r3, [r8]
 80253d2:	f10b 0301 	add.w	r3, fp, #1
 80253d6:	6013      	str	r3, [r2, #0]
 80253d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80253da:	2b00      	cmp	r3, #0
 80253dc:	f43f ad4d 	beq.w	8024e7a <_dtoa_r+0x9a>
 80253e0:	f8c3 8000 	str.w	r8, [r3]
 80253e4:	e549      	b.n	8024e7a <_dtoa_r+0x9a>
 80253e6:	465f      	mov	r7, fp
 80253e8:	4643      	mov	r3, r8
 80253ea:	4698      	mov	r8, r3
 80253ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80253f0:	2a39      	cmp	r2, #57	; 0x39
 80253f2:	d106      	bne.n	8025402 <_dtoa_r+0x622>
 80253f4:	9a00      	ldr	r2, [sp, #0]
 80253f6:	429a      	cmp	r2, r3
 80253f8:	d1f7      	bne.n	80253ea <_dtoa_r+0x60a>
 80253fa:	9900      	ldr	r1, [sp, #0]
 80253fc:	2230      	movs	r2, #48	; 0x30
 80253fe:	3701      	adds	r7, #1
 8025400:	700a      	strb	r2, [r1, #0]
 8025402:	781a      	ldrb	r2, [r3, #0]
 8025404:	3201      	adds	r2, #1
 8025406:	701a      	strb	r2, [r3, #0]
 8025408:	e7ae      	b.n	8025368 <_dtoa_r+0x588>
 802540a:	ee27 7b04 	vmul.f64	d7, d7, d4
 802540e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8025412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025416:	d1b2      	bne.n	802537e <_dtoa_r+0x59e>
 8025418:	e7d3      	b.n	80253c2 <_dtoa_r+0x5e2>
 802541a:	bf00      	nop
 802541c:	08043670 	.word	0x08043670
 8025420:	08043648 	.word	0x08043648
 8025424:	9908      	ldr	r1, [sp, #32]
 8025426:	2900      	cmp	r1, #0
 8025428:	f000 80d1 	beq.w	80255ce <_dtoa_r+0x7ee>
 802542c:	9907      	ldr	r1, [sp, #28]
 802542e:	2901      	cmp	r1, #1
 8025430:	f300 80b4 	bgt.w	802559c <_dtoa_r+0x7bc>
 8025434:	9911      	ldr	r1, [sp, #68]	; 0x44
 8025436:	2900      	cmp	r1, #0
 8025438:	f000 80ac 	beq.w	8025594 <_dtoa_r+0x7b4>
 802543c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8025440:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8025444:	461c      	mov	r4, r3
 8025446:	930a      	str	r3, [sp, #40]	; 0x28
 8025448:	9b05      	ldr	r3, [sp, #20]
 802544a:	4413      	add	r3, r2
 802544c:	9305      	str	r3, [sp, #20]
 802544e:	9b06      	ldr	r3, [sp, #24]
 8025450:	2101      	movs	r1, #1
 8025452:	4413      	add	r3, r2
 8025454:	4630      	mov	r0, r6
 8025456:	9306      	str	r3, [sp, #24]
 8025458:	f000 fea8 	bl	80261ac <__i2b>
 802545c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802545e:	4607      	mov	r7, r0
 8025460:	f1b8 0f00 	cmp.w	r8, #0
 8025464:	dd0d      	ble.n	8025482 <_dtoa_r+0x6a2>
 8025466:	9a06      	ldr	r2, [sp, #24]
 8025468:	2a00      	cmp	r2, #0
 802546a:	dd0a      	ble.n	8025482 <_dtoa_r+0x6a2>
 802546c:	4542      	cmp	r2, r8
 802546e:	9905      	ldr	r1, [sp, #20]
 8025470:	bfa8      	it	ge
 8025472:	4642      	movge	r2, r8
 8025474:	1a89      	subs	r1, r1, r2
 8025476:	9105      	str	r1, [sp, #20]
 8025478:	9906      	ldr	r1, [sp, #24]
 802547a:	eba8 0802 	sub.w	r8, r8, r2
 802547e:	1a8a      	subs	r2, r1, r2
 8025480:	9206      	str	r2, [sp, #24]
 8025482:	b303      	cbz	r3, 80254c6 <_dtoa_r+0x6e6>
 8025484:	9a08      	ldr	r2, [sp, #32]
 8025486:	2a00      	cmp	r2, #0
 8025488:	f000 80a6 	beq.w	80255d8 <_dtoa_r+0x7f8>
 802548c:	2c00      	cmp	r4, #0
 802548e:	dd13      	ble.n	80254b8 <_dtoa_r+0x6d8>
 8025490:	4639      	mov	r1, r7
 8025492:	4622      	mov	r2, r4
 8025494:	4630      	mov	r0, r6
 8025496:	930c      	str	r3, [sp, #48]	; 0x30
 8025498:	f000 ff44 	bl	8026324 <__pow5mult>
 802549c:	462a      	mov	r2, r5
 802549e:	4601      	mov	r1, r0
 80254a0:	4607      	mov	r7, r0
 80254a2:	4630      	mov	r0, r6
 80254a4:	f000 fe98 	bl	80261d8 <__multiply>
 80254a8:	4629      	mov	r1, r5
 80254aa:	900a      	str	r0, [sp, #40]	; 0x28
 80254ac:	4630      	mov	r0, r6
 80254ae:	f000 fdc1 	bl	8026034 <_Bfree>
 80254b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80254b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80254b6:	4615      	mov	r5, r2
 80254b8:	1b1a      	subs	r2, r3, r4
 80254ba:	d004      	beq.n	80254c6 <_dtoa_r+0x6e6>
 80254bc:	4629      	mov	r1, r5
 80254be:	4630      	mov	r0, r6
 80254c0:	f000 ff30 	bl	8026324 <__pow5mult>
 80254c4:	4605      	mov	r5, r0
 80254c6:	2101      	movs	r1, #1
 80254c8:	4630      	mov	r0, r6
 80254ca:	f000 fe6f 	bl	80261ac <__i2b>
 80254ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80254d0:	2b00      	cmp	r3, #0
 80254d2:	4604      	mov	r4, r0
 80254d4:	f340 8082 	ble.w	80255dc <_dtoa_r+0x7fc>
 80254d8:	461a      	mov	r2, r3
 80254da:	4601      	mov	r1, r0
 80254dc:	4630      	mov	r0, r6
 80254de:	f000 ff21 	bl	8026324 <__pow5mult>
 80254e2:	9b07      	ldr	r3, [sp, #28]
 80254e4:	2b01      	cmp	r3, #1
 80254e6:	4604      	mov	r4, r0
 80254e8:	dd7b      	ble.n	80255e2 <_dtoa_r+0x802>
 80254ea:	2300      	movs	r3, #0
 80254ec:	930a      	str	r3, [sp, #40]	; 0x28
 80254ee:	6922      	ldr	r2, [r4, #16]
 80254f0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80254f4:	6910      	ldr	r0, [r2, #16]
 80254f6:	f000 fe09 	bl	802610c <__hi0bits>
 80254fa:	f1c0 0020 	rsb	r0, r0, #32
 80254fe:	9b06      	ldr	r3, [sp, #24]
 8025500:	4418      	add	r0, r3
 8025502:	f010 001f 	ands.w	r0, r0, #31
 8025506:	f000 808d 	beq.w	8025624 <_dtoa_r+0x844>
 802550a:	f1c0 0220 	rsb	r2, r0, #32
 802550e:	2a04      	cmp	r2, #4
 8025510:	f340 8086 	ble.w	8025620 <_dtoa_r+0x840>
 8025514:	f1c0 001c 	rsb	r0, r0, #28
 8025518:	9b05      	ldr	r3, [sp, #20]
 802551a:	4403      	add	r3, r0
 802551c:	9305      	str	r3, [sp, #20]
 802551e:	9b06      	ldr	r3, [sp, #24]
 8025520:	4403      	add	r3, r0
 8025522:	4480      	add	r8, r0
 8025524:	9306      	str	r3, [sp, #24]
 8025526:	9b05      	ldr	r3, [sp, #20]
 8025528:	2b00      	cmp	r3, #0
 802552a:	dd05      	ble.n	8025538 <_dtoa_r+0x758>
 802552c:	4629      	mov	r1, r5
 802552e:	461a      	mov	r2, r3
 8025530:	4630      	mov	r0, r6
 8025532:	f000 ff51 	bl	80263d8 <__lshift>
 8025536:	4605      	mov	r5, r0
 8025538:	9b06      	ldr	r3, [sp, #24]
 802553a:	2b00      	cmp	r3, #0
 802553c:	dd05      	ble.n	802554a <_dtoa_r+0x76a>
 802553e:	4621      	mov	r1, r4
 8025540:	461a      	mov	r2, r3
 8025542:	4630      	mov	r0, r6
 8025544:	f000 ff48 	bl	80263d8 <__lshift>
 8025548:	4604      	mov	r4, r0
 802554a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802554c:	2b00      	cmp	r3, #0
 802554e:	d06b      	beq.n	8025628 <_dtoa_r+0x848>
 8025550:	4621      	mov	r1, r4
 8025552:	4628      	mov	r0, r5
 8025554:	f000 ffac 	bl	80264b0 <__mcmp>
 8025558:	2800      	cmp	r0, #0
 802555a:	da65      	bge.n	8025628 <_dtoa_r+0x848>
 802555c:	2300      	movs	r3, #0
 802555e:	4629      	mov	r1, r5
 8025560:	220a      	movs	r2, #10
 8025562:	4630      	mov	r0, r6
 8025564:	f000 fd88 	bl	8026078 <__multadd>
 8025568:	9b08      	ldr	r3, [sp, #32]
 802556a:	f10b 3bff 	add.w	fp, fp, #4294967295
 802556e:	4605      	mov	r5, r0
 8025570:	2b00      	cmp	r3, #0
 8025572:	f000 8192 	beq.w	802589a <_dtoa_r+0xaba>
 8025576:	4639      	mov	r1, r7
 8025578:	2300      	movs	r3, #0
 802557a:	220a      	movs	r2, #10
 802557c:	4630      	mov	r0, r6
 802557e:	f000 fd7b 	bl	8026078 <__multadd>
 8025582:	f1ba 0f00 	cmp.w	sl, #0
 8025586:	4607      	mov	r7, r0
 8025588:	f300 808e 	bgt.w	80256a8 <_dtoa_r+0x8c8>
 802558c:	9b07      	ldr	r3, [sp, #28]
 802558e:	2b02      	cmp	r3, #2
 8025590:	dc51      	bgt.n	8025636 <_dtoa_r+0x856>
 8025592:	e089      	b.n	80256a8 <_dtoa_r+0x8c8>
 8025594:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8025596:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 802559a:	e751      	b.n	8025440 <_dtoa_r+0x660>
 802559c:	f109 34ff 	add.w	r4, r9, #4294967295
 80255a0:	42a3      	cmp	r3, r4
 80255a2:	bfbf      	itttt	lt
 80255a4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80255a6:	1ae3      	sublt	r3, r4, r3
 80255a8:	18d2      	addlt	r2, r2, r3
 80255aa:	4613      	movlt	r3, r2
 80255ac:	bfb7      	itett	lt
 80255ae:	930e      	strlt	r3, [sp, #56]	; 0x38
 80255b0:	1b1c      	subge	r4, r3, r4
 80255b2:	4623      	movlt	r3, r4
 80255b4:	2400      	movlt	r4, #0
 80255b6:	f1b9 0f00 	cmp.w	r9, #0
 80255ba:	bfb5      	itete	lt
 80255bc:	9a05      	ldrlt	r2, [sp, #20]
 80255be:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 80255c2:	eba2 0809 	sublt.w	r8, r2, r9
 80255c6:	464a      	movge	r2, r9
 80255c8:	bfb8      	it	lt
 80255ca:	2200      	movlt	r2, #0
 80255cc:	e73b      	b.n	8025446 <_dtoa_r+0x666>
 80255ce:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80255d2:	9f08      	ldr	r7, [sp, #32]
 80255d4:	461c      	mov	r4, r3
 80255d6:	e743      	b.n	8025460 <_dtoa_r+0x680>
 80255d8:	461a      	mov	r2, r3
 80255da:	e76f      	b.n	80254bc <_dtoa_r+0x6dc>
 80255dc:	9b07      	ldr	r3, [sp, #28]
 80255de:	2b01      	cmp	r3, #1
 80255e0:	dc18      	bgt.n	8025614 <_dtoa_r+0x834>
 80255e2:	9b02      	ldr	r3, [sp, #8]
 80255e4:	b9b3      	cbnz	r3, 8025614 <_dtoa_r+0x834>
 80255e6:	9b03      	ldr	r3, [sp, #12]
 80255e8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80255ec:	b9a2      	cbnz	r2, 8025618 <_dtoa_r+0x838>
 80255ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80255f2:	0d12      	lsrs	r2, r2, #20
 80255f4:	0512      	lsls	r2, r2, #20
 80255f6:	b18a      	cbz	r2, 802561c <_dtoa_r+0x83c>
 80255f8:	9b05      	ldr	r3, [sp, #20]
 80255fa:	3301      	adds	r3, #1
 80255fc:	9305      	str	r3, [sp, #20]
 80255fe:	9b06      	ldr	r3, [sp, #24]
 8025600:	3301      	adds	r3, #1
 8025602:	9306      	str	r3, [sp, #24]
 8025604:	2301      	movs	r3, #1
 8025606:	930a      	str	r3, [sp, #40]	; 0x28
 8025608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802560a:	2b00      	cmp	r3, #0
 802560c:	f47f af6f 	bne.w	80254ee <_dtoa_r+0x70e>
 8025610:	2001      	movs	r0, #1
 8025612:	e774      	b.n	80254fe <_dtoa_r+0x71e>
 8025614:	2300      	movs	r3, #0
 8025616:	e7f6      	b.n	8025606 <_dtoa_r+0x826>
 8025618:	9b02      	ldr	r3, [sp, #8]
 802561a:	e7f4      	b.n	8025606 <_dtoa_r+0x826>
 802561c:	920a      	str	r2, [sp, #40]	; 0x28
 802561e:	e7f3      	b.n	8025608 <_dtoa_r+0x828>
 8025620:	d081      	beq.n	8025526 <_dtoa_r+0x746>
 8025622:	4610      	mov	r0, r2
 8025624:	301c      	adds	r0, #28
 8025626:	e777      	b.n	8025518 <_dtoa_r+0x738>
 8025628:	f1b9 0f00 	cmp.w	r9, #0
 802562c:	dc37      	bgt.n	802569e <_dtoa_r+0x8be>
 802562e:	9b07      	ldr	r3, [sp, #28]
 8025630:	2b02      	cmp	r3, #2
 8025632:	dd34      	ble.n	802569e <_dtoa_r+0x8be>
 8025634:	46ca      	mov	sl, r9
 8025636:	f1ba 0f00 	cmp.w	sl, #0
 802563a:	d10d      	bne.n	8025658 <_dtoa_r+0x878>
 802563c:	4621      	mov	r1, r4
 802563e:	4653      	mov	r3, sl
 8025640:	2205      	movs	r2, #5
 8025642:	4630      	mov	r0, r6
 8025644:	f000 fd18 	bl	8026078 <__multadd>
 8025648:	4601      	mov	r1, r0
 802564a:	4604      	mov	r4, r0
 802564c:	4628      	mov	r0, r5
 802564e:	f000 ff2f 	bl	80264b0 <__mcmp>
 8025652:	2800      	cmp	r0, #0
 8025654:	f73f adde 	bgt.w	8025214 <_dtoa_r+0x434>
 8025658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802565a:	f8dd 8000 	ldr.w	r8, [sp]
 802565e:	ea6f 0b03 	mvn.w	fp, r3
 8025662:	f04f 0900 	mov.w	r9, #0
 8025666:	4621      	mov	r1, r4
 8025668:	4630      	mov	r0, r6
 802566a:	f000 fce3 	bl	8026034 <_Bfree>
 802566e:	2f00      	cmp	r7, #0
 8025670:	f43f aea7 	beq.w	80253c2 <_dtoa_r+0x5e2>
 8025674:	f1b9 0f00 	cmp.w	r9, #0
 8025678:	d005      	beq.n	8025686 <_dtoa_r+0x8a6>
 802567a:	45b9      	cmp	r9, r7
 802567c:	d003      	beq.n	8025686 <_dtoa_r+0x8a6>
 802567e:	4649      	mov	r1, r9
 8025680:	4630      	mov	r0, r6
 8025682:	f000 fcd7 	bl	8026034 <_Bfree>
 8025686:	4639      	mov	r1, r7
 8025688:	4630      	mov	r0, r6
 802568a:	f000 fcd3 	bl	8026034 <_Bfree>
 802568e:	e698      	b.n	80253c2 <_dtoa_r+0x5e2>
 8025690:	2400      	movs	r4, #0
 8025692:	4627      	mov	r7, r4
 8025694:	e7e0      	b.n	8025658 <_dtoa_r+0x878>
 8025696:	46bb      	mov	fp, r7
 8025698:	4604      	mov	r4, r0
 802569a:	4607      	mov	r7, r0
 802569c:	e5ba      	b.n	8025214 <_dtoa_r+0x434>
 802569e:	9b08      	ldr	r3, [sp, #32]
 80256a0:	46ca      	mov	sl, r9
 80256a2:	2b00      	cmp	r3, #0
 80256a4:	f000 8100 	beq.w	80258a8 <_dtoa_r+0xac8>
 80256a8:	f1b8 0f00 	cmp.w	r8, #0
 80256ac:	dd05      	ble.n	80256ba <_dtoa_r+0x8da>
 80256ae:	4639      	mov	r1, r7
 80256b0:	4642      	mov	r2, r8
 80256b2:	4630      	mov	r0, r6
 80256b4:	f000 fe90 	bl	80263d8 <__lshift>
 80256b8:	4607      	mov	r7, r0
 80256ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80256bc:	2b00      	cmp	r3, #0
 80256be:	d05d      	beq.n	802577c <_dtoa_r+0x99c>
 80256c0:	6879      	ldr	r1, [r7, #4]
 80256c2:	4630      	mov	r0, r6
 80256c4:	f000 fc76 	bl	8025fb4 <_Balloc>
 80256c8:	4680      	mov	r8, r0
 80256ca:	b928      	cbnz	r0, 80256d8 <_dtoa_r+0x8f8>
 80256cc:	4b82      	ldr	r3, [pc, #520]	; (80258d8 <_dtoa_r+0xaf8>)
 80256ce:	4602      	mov	r2, r0
 80256d0:	f240 21ea 	movw	r1, #746	; 0x2ea
 80256d4:	f7ff bb9a 	b.w	8024e0c <_dtoa_r+0x2c>
 80256d8:	693a      	ldr	r2, [r7, #16]
 80256da:	3202      	adds	r2, #2
 80256dc:	0092      	lsls	r2, r2, #2
 80256de:	f107 010c 	add.w	r1, r7, #12
 80256e2:	300c      	adds	r0, #12
 80256e4:	f7fc fefc 	bl	80224e0 <memcpy>
 80256e8:	2201      	movs	r2, #1
 80256ea:	4641      	mov	r1, r8
 80256ec:	4630      	mov	r0, r6
 80256ee:	f000 fe73 	bl	80263d8 <__lshift>
 80256f2:	9b00      	ldr	r3, [sp, #0]
 80256f4:	3301      	adds	r3, #1
 80256f6:	9305      	str	r3, [sp, #20]
 80256f8:	9b00      	ldr	r3, [sp, #0]
 80256fa:	4453      	add	r3, sl
 80256fc:	9309      	str	r3, [sp, #36]	; 0x24
 80256fe:	9b02      	ldr	r3, [sp, #8]
 8025700:	f003 0301 	and.w	r3, r3, #1
 8025704:	46b9      	mov	r9, r7
 8025706:	9308      	str	r3, [sp, #32]
 8025708:	4607      	mov	r7, r0
 802570a:	9b05      	ldr	r3, [sp, #20]
 802570c:	4621      	mov	r1, r4
 802570e:	3b01      	subs	r3, #1
 8025710:	4628      	mov	r0, r5
 8025712:	9302      	str	r3, [sp, #8]
 8025714:	f7ff fad6 	bl	8024cc4 <quorem>
 8025718:	4603      	mov	r3, r0
 802571a:	3330      	adds	r3, #48	; 0x30
 802571c:	9006      	str	r0, [sp, #24]
 802571e:	4649      	mov	r1, r9
 8025720:	4628      	mov	r0, r5
 8025722:	930a      	str	r3, [sp, #40]	; 0x28
 8025724:	f000 fec4 	bl	80264b0 <__mcmp>
 8025728:	463a      	mov	r2, r7
 802572a:	4682      	mov	sl, r0
 802572c:	4621      	mov	r1, r4
 802572e:	4630      	mov	r0, r6
 8025730:	f000 feda 	bl	80264e8 <__mdiff>
 8025734:	68c2      	ldr	r2, [r0, #12]
 8025736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025738:	4680      	mov	r8, r0
 802573a:	bb0a      	cbnz	r2, 8025780 <_dtoa_r+0x9a0>
 802573c:	4601      	mov	r1, r0
 802573e:	4628      	mov	r0, r5
 8025740:	f000 feb6 	bl	80264b0 <__mcmp>
 8025744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025746:	4602      	mov	r2, r0
 8025748:	4641      	mov	r1, r8
 802574a:	4630      	mov	r0, r6
 802574c:	920e      	str	r2, [sp, #56]	; 0x38
 802574e:	930a      	str	r3, [sp, #40]	; 0x28
 8025750:	f000 fc70 	bl	8026034 <_Bfree>
 8025754:	9b07      	ldr	r3, [sp, #28]
 8025756:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8025758:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802575c:	ea43 0102 	orr.w	r1, r3, r2
 8025760:	9b08      	ldr	r3, [sp, #32]
 8025762:	430b      	orrs	r3, r1
 8025764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8025766:	d10d      	bne.n	8025784 <_dtoa_r+0x9a4>
 8025768:	2b39      	cmp	r3, #57	; 0x39
 802576a:	d029      	beq.n	80257c0 <_dtoa_r+0x9e0>
 802576c:	f1ba 0f00 	cmp.w	sl, #0
 8025770:	dd01      	ble.n	8025776 <_dtoa_r+0x996>
 8025772:	9b06      	ldr	r3, [sp, #24]
 8025774:	3331      	adds	r3, #49	; 0x31
 8025776:	9a02      	ldr	r2, [sp, #8]
 8025778:	7013      	strb	r3, [r2, #0]
 802577a:	e774      	b.n	8025666 <_dtoa_r+0x886>
 802577c:	4638      	mov	r0, r7
 802577e:	e7b8      	b.n	80256f2 <_dtoa_r+0x912>
 8025780:	2201      	movs	r2, #1
 8025782:	e7e1      	b.n	8025748 <_dtoa_r+0x968>
 8025784:	f1ba 0f00 	cmp.w	sl, #0
 8025788:	db06      	blt.n	8025798 <_dtoa_r+0x9b8>
 802578a:	9907      	ldr	r1, [sp, #28]
 802578c:	ea41 0a0a 	orr.w	sl, r1, sl
 8025790:	9908      	ldr	r1, [sp, #32]
 8025792:	ea5a 0101 	orrs.w	r1, sl, r1
 8025796:	d120      	bne.n	80257da <_dtoa_r+0x9fa>
 8025798:	2a00      	cmp	r2, #0
 802579a:	ddec      	ble.n	8025776 <_dtoa_r+0x996>
 802579c:	4629      	mov	r1, r5
 802579e:	2201      	movs	r2, #1
 80257a0:	4630      	mov	r0, r6
 80257a2:	9305      	str	r3, [sp, #20]
 80257a4:	f000 fe18 	bl	80263d8 <__lshift>
 80257a8:	4621      	mov	r1, r4
 80257aa:	4605      	mov	r5, r0
 80257ac:	f000 fe80 	bl	80264b0 <__mcmp>
 80257b0:	2800      	cmp	r0, #0
 80257b2:	9b05      	ldr	r3, [sp, #20]
 80257b4:	dc02      	bgt.n	80257bc <_dtoa_r+0x9dc>
 80257b6:	d1de      	bne.n	8025776 <_dtoa_r+0x996>
 80257b8:	07da      	lsls	r2, r3, #31
 80257ba:	d5dc      	bpl.n	8025776 <_dtoa_r+0x996>
 80257bc:	2b39      	cmp	r3, #57	; 0x39
 80257be:	d1d8      	bne.n	8025772 <_dtoa_r+0x992>
 80257c0:	9a02      	ldr	r2, [sp, #8]
 80257c2:	2339      	movs	r3, #57	; 0x39
 80257c4:	7013      	strb	r3, [r2, #0]
 80257c6:	4643      	mov	r3, r8
 80257c8:	4698      	mov	r8, r3
 80257ca:	3b01      	subs	r3, #1
 80257cc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80257d0:	2a39      	cmp	r2, #57	; 0x39
 80257d2:	d051      	beq.n	8025878 <_dtoa_r+0xa98>
 80257d4:	3201      	adds	r2, #1
 80257d6:	701a      	strb	r2, [r3, #0]
 80257d8:	e745      	b.n	8025666 <_dtoa_r+0x886>
 80257da:	2a00      	cmp	r2, #0
 80257dc:	dd03      	ble.n	80257e6 <_dtoa_r+0xa06>
 80257de:	2b39      	cmp	r3, #57	; 0x39
 80257e0:	d0ee      	beq.n	80257c0 <_dtoa_r+0x9e0>
 80257e2:	3301      	adds	r3, #1
 80257e4:	e7c7      	b.n	8025776 <_dtoa_r+0x996>
 80257e6:	9a05      	ldr	r2, [sp, #20]
 80257e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80257ea:	f802 3c01 	strb.w	r3, [r2, #-1]
 80257ee:	428a      	cmp	r2, r1
 80257f0:	d02b      	beq.n	802584a <_dtoa_r+0xa6a>
 80257f2:	4629      	mov	r1, r5
 80257f4:	2300      	movs	r3, #0
 80257f6:	220a      	movs	r2, #10
 80257f8:	4630      	mov	r0, r6
 80257fa:	f000 fc3d 	bl	8026078 <__multadd>
 80257fe:	45b9      	cmp	r9, r7
 8025800:	4605      	mov	r5, r0
 8025802:	f04f 0300 	mov.w	r3, #0
 8025806:	f04f 020a 	mov.w	r2, #10
 802580a:	4649      	mov	r1, r9
 802580c:	4630      	mov	r0, r6
 802580e:	d107      	bne.n	8025820 <_dtoa_r+0xa40>
 8025810:	f000 fc32 	bl	8026078 <__multadd>
 8025814:	4681      	mov	r9, r0
 8025816:	4607      	mov	r7, r0
 8025818:	9b05      	ldr	r3, [sp, #20]
 802581a:	3301      	adds	r3, #1
 802581c:	9305      	str	r3, [sp, #20]
 802581e:	e774      	b.n	802570a <_dtoa_r+0x92a>
 8025820:	f000 fc2a 	bl	8026078 <__multadd>
 8025824:	4639      	mov	r1, r7
 8025826:	4681      	mov	r9, r0
 8025828:	2300      	movs	r3, #0
 802582a:	220a      	movs	r2, #10
 802582c:	4630      	mov	r0, r6
 802582e:	f000 fc23 	bl	8026078 <__multadd>
 8025832:	4607      	mov	r7, r0
 8025834:	e7f0      	b.n	8025818 <_dtoa_r+0xa38>
 8025836:	f1ba 0f00 	cmp.w	sl, #0
 802583a:	9a00      	ldr	r2, [sp, #0]
 802583c:	bfcc      	ite	gt
 802583e:	46d0      	movgt	r8, sl
 8025840:	f04f 0801 	movle.w	r8, #1
 8025844:	4490      	add	r8, r2
 8025846:	f04f 0900 	mov.w	r9, #0
 802584a:	4629      	mov	r1, r5
 802584c:	2201      	movs	r2, #1
 802584e:	4630      	mov	r0, r6
 8025850:	9302      	str	r3, [sp, #8]
 8025852:	f000 fdc1 	bl	80263d8 <__lshift>
 8025856:	4621      	mov	r1, r4
 8025858:	4605      	mov	r5, r0
 802585a:	f000 fe29 	bl	80264b0 <__mcmp>
 802585e:	2800      	cmp	r0, #0
 8025860:	dcb1      	bgt.n	80257c6 <_dtoa_r+0x9e6>
 8025862:	d102      	bne.n	802586a <_dtoa_r+0xa8a>
 8025864:	9b02      	ldr	r3, [sp, #8]
 8025866:	07db      	lsls	r3, r3, #31
 8025868:	d4ad      	bmi.n	80257c6 <_dtoa_r+0x9e6>
 802586a:	4643      	mov	r3, r8
 802586c:	4698      	mov	r8, r3
 802586e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8025872:	2a30      	cmp	r2, #48	; 0x30
 8025874:	d0fa      	beq.n	802586c <_dtoa_r+0xa8c>
 8025876:	e6f6      	b.n	8025666 <_dtoa_r+0x886>
 8025878:	9a00      	ldr	r2, [sp, #0]
 802587a:	429a      	cmp	r2, r3
 802587c:	d1a4      	bne.n	80257c8 <_dtoa_r+0x9e8>
 802587e:	f10b 0b01 	add.w	fp, fp, #1
 8025882:	2331      	movs	r3, #49	; 0x31
 8025884:	e778      	b.n	8025778 <_dtoa_r+0x998>
 8025886:	4b15      	ldr	r3, [pc, #84]	; (80258dc <_dtoa_r+0xafc>)
 8025888:	f7ff bb12 	b.w	8024eb0 <_dtoa_r+0xd0>
 802588c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 802588e:	2b00      	cmp	r3, #0
 8025890:	f47f aaee 	bne.w	8024e70 <_dtoa_r+0x90>
 8025894:	4b12      	ldr	r3, [pc, #72]	; (80258e0 <_dtoa_r+0xb00>)
 8025896:	f7ff bb0b 	b.w	8024eb0 <_dtoa_r+0xd0>
 802589a:	f1ba 0f00 	cmp.w	sl, #0
 802589e:	dc03      	bgt.n	80258a8 <_dtoa_r+0xac8>
 80258a0:	9b07      	ldr	r3, [sp, #28]
 80258a2:	2b02      	cmp	r3, #2
 80258a4:	f73f aec7 	bgt.w	8025636 <_dtoa_r+0x856>
 80258a8:	f8dd 8000 	ldr.w	r8, [sp]
 80258ac:	4621      	mov	r1, r4
 80258ae:	4628      	mov	r0, r5
 80258b0:	f7ff fa08 	bl	8024cc4 <quorem>
 80258b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80258b8:	f808 3b01 	strb.w	r3, [r8], #1
 80258bc:	9a00      	ldr	r2, [sp, #0]
 80258be:	eba8 0202 	sub.w	r2, r8, r2
 80258c2:	4592      	cmp	sl, r2
 80258c4:	ddb7      	ble.n	8025836 <_dtoa_r+0xa56>
 80258c6:	4629      	mov	r1, r5
 80258c8:	2300      	movs	r3, #0
 80258ca:	220a      	movs	r2, #10
 80258cc:	4630      	mov	r0, r6
 80258ce:	f000 fbd3 	bl	8026078 <__multadd>
 80258d2:	4605      	mov	r5, r0
 80258d4:	e7ea      	b.n	80258ac <_dtoa_r+0xacc>
 80258d6:	bf00      	nop
 80258d8:	08043569 	.word	0x08043569
 80258dc:	08043759 	.word	0x08043759
 80258e0:	080434fd 	.word	0x080434fd

080258e4 <__errno>:
 80258e4:	4b01      	ldr	r3, [pc, #4]	; (80258ec <__errno+0x8>)
 80258e6:	6818      	ldr	r0, [r3, #0]
 80258e8:	4770      	bx	lr
 80258ea:	bf00      	nop
 80258ec:	20000488 	.word	0x20000488

080258f0 <__sflush_r>:
 80258f0:	898a      	ldrh	r2, [r1, #12]
 80258f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80258f6:	4605      	mov	r5, r0
 80258f8:	0710      	lsls	r0, r2, #28
 80258fa:	460c      	mov	r4, r1
 80258fc:	d458      	bmi.n	80259b0 <__sflush_r+0xc0>
 80258fe:	684b      	ldr	r3, [r1, #4]
 8025900:	2b00      	cmp	r3, #0
 8025902:	dc05      	bgt.n	8025910 <__sflush_r+0x20>
 8025904:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8025906:	2b00      	cmp	r3, #0
 8025908:	dc02      	bgt.n	8025910 <__sflush_r+0x20>
 802590a:	2000      	movs	r0, #0
 802590c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8025912:	2e00      	cmp	r6, #0
 8025914:	d0f9      	beq.n	802590a <__sflush_r+0x1a>
 8025916:	2300      	movs	r3, #0
 8025918:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802591c:	682f      	ldr	r7, [r5, #0]
 802591e:	602b      	str	r3, [r5, #0]
 8025920:	d032      	beq.n	8025988 <__sflush_r+0x98>
 8025922:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8025924:	89a3      	ldrh	r3, [r4, #12]
 8025926:	075a      	lsls	r2, r3, #29
 8025928:	d505      	bpl.n	8025936 <__sflush_r+0x46>
 802592a:	6863      	ldr	r3, [r4, #4]
 802592c:	1ac0      	subs	r0, r0, r3
 802592e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8025930:	b10b      	cbz	r3, 8025936 <__sflush_r+0x46>
 8025932:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8025934:	1ac0      	subs	r0, r0, r3
 8025936:	2300      	movs	r3, #0
 8025938:	4602      	mov	r2, r0
 802593a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802593c:	6a21      	ldr	r1, [r4, #32]
 802593e:	4628      	mov	r0, r5
 8025940:	47b0      	blx	r6
 8025942:	1c43      	adds	r3, r0, #1
 8025944:	89a3      	ldrh	r3, [r4, #12]
 8025946:	d106      	bne.n	8025956 <__sflush_r+0x66>
 8025948:	6829      	ldr	r1, [r5, #0]
 802594a:	291d      	cmp	r1, #29
 802594c:	d82c      	bhi.n	80259a8 <__sflush_r+0xb8>
 802594e:	4a2a      	ldr	r2, [pc, #168]	; (80259f8 <__sflush_r+0x108>)
 8025950:	40ca      	lsrs	r2, r1
 8025952:	07d6      	lsls	r6, r2, #31
 8025954:	d528      	bpl.n	80259a8 <__sflush_r+0xb8>
 8025956:	2200      	movs	r2, #0
 8025958:	6062      	str	r2, [r4, #4]
 802595a:	04d9      	lsls	r1, r3, #19
 802595c:	6922      	ldr	r2, [r4, #16]
 802595e:	6022      	str	r2, [r4, #0]
 8025960:	d504      	bpl.n	802596c <__sflush_r+0x7c>
 8025962:	1c42      	adds	r2, r0, #1
 8025964:	d101      	bne.n	802596a <__sflush_r+0x7a>
 8025966:	682b      	ldr	r3, [r5, #0]
 8025968:	b903      	cbnz	r3, 802596c <__sflush_r+0x7c>
 802596a:	6560      	str	r0, [r4, #84]	; 0x54
 802596c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802596e:	602f      	str	r7, [r5, #0]
 8025970:	2900      	cmp	r1, #0
 8025972:	d0ca      	beq.n	802590a <__sflush_r+0x1a>
 8025974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025978:	4299      	cmp	r1, r3
 802597a:	d002      	beq.n	8025982 <__sflush_r+0x92>
 802597c:	4628      	mov	r0, r5
 802597e:	f7fd f85d 	bl	8022a3c <_free_r>
 8025982:	2000      	movs	r0, #0
 8025984:	6360      	str	r0, [r4, #52]	; 0x34
 8025986:	e7c1      	b.n	802590c <__sflush_r+0x1c>
 8025988:	6a21      	ldr	r1, [r4, #32]
 802598a:	2301      	movs	r3, #1
 802598c:	4628      	mov	r0, r5
 802598e:	47b0      	blx	r6
 8025990:	1c41      	adds	r1, r0, #1
 8025992:	d1c7      	bne.n	8025924 <__sflush_r+0x34>
 8025994:	682b      	ldr	r3, [r5, #0]
 8025996:	2b00      	cmp	r3, #0
 8025998:	d0c4      	beq.n	8025924 <__sflush_r+0x34>
 802599a:	2b1d      	cmp	r3, #29
 802599c:	d001      	beq.n	80259a2 <__sflush_r+0xb2>
 802599e:	2b16      	cmp	r3, #22
 80259a0:	d101      	bne.n	80259a6 <__sflush_r+0xb6>
 80259a2:	602f      	str	r7, [r5, #0]
 80259a4:	e7b1      	b.n	802590a <__sflush_r+0x1a>
 80259a6:	89a3      	ldrh	r3, [r4, #12]
 80259a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80259ac:	81a3      	strh	r3, [r4, #12]
 80259ae:	e7ad      	b.n	802590c <__sflush_r+0x1c>
 80259b0:	690f      	ldr	r7, [r1, #16]
 80259b2:	2f00      	cmp	r7, #0
 80259b4:	d0a9      	beq.n	802590a <__sflush_r+0x1a>
 80259b6:	0793      	lsls	r3, r2, #30
 80259b8:	680e      	ldr	r6, [r1, #0]
 80259ba:	bf08      	it	eq
 80259bc:	694b      	ldreq	r3, [r1, #20]
 80259be:	600f      	str	r7, [r1, #0]
 80259c0:	bf18      	it	ne
 80259c2:	2300      	movne	r3, #0
 80259c4:	eba6 0807 	sub.w	r8, r6, r7
 80259c8:	608b      	str	r3, [r1, #8]
 80259ca:	f1b8 0f00 	cmp.w	r8, #0
 80259ce:	dd9c      	ble.n	802590a <__sflush_r+0x1a>
 80259d0:	6a21      	ldr	r1, [r4, #32]
 80259d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80259d4:	4643      	mov	r3, r8
 80259d6:	463a      	mov	r2, r7
 80259d8:	4628      	mov	r0, r5
 80259da:	47b0      	blx	r6
 80259dc:	2800      	cmp	r0, #0
 80259de:	dc06      	bgt.n	80259ee <__sflush_r+0xfe>
 80259e0:	89a3      	ldrh	r3, [r4, #12]
 80259e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80259e6:	81a3      	strh	r3, [r4, #12]
 80259e8:	f04f 30ff 	mov.w	r0, #4294967295
 80259ec:	e78e      	b.n	802590c <__sflush_r+0x1c>
 80259ee:	4407      	add	r7, r0
 80259f0:	eba8 0800 	sub.w	r8, r8, r0
 80259f4:	e7e9      	b.n	80259ca <__sflush_r+0xda>
 80259f6:	bf00      	nop
 80259f8:	20400001 	.word	0x20400001

080259fc <_fflush_r>:
 80259fc:	b538      	push	{r3, r4, r5, lr}
 80259fe:	690b      	ldr	r3, [r1, #16]
 8025a00:	4605      	mov	r5, r0
 8025a02:	460c      	mov	r4, r1
 8025a04:	b913      	cbnz	r3, 8025a0c <_fflush_r+0x10>
 8025a06:	2500      	movs	r5, #0
 8025a08:	4628      	mov	r0, r5
 8025a0a:	bd38      	pop	{r3, r4, r5, pc}
 8025a0c:	b118      	cbz	r0, 8025a16 <_fflush_r+0x1a>
 8025a0e:	6983      	ldr	r3, [r0, #24]
 8025a10:	b90b      	cbnz	r3, 8025a16 <_fflush_r+0x1a>
 8025a12:	f000 f887 	bl	8025b24 <__sinit>
 8025a16:	4b14      	ldr	r3, [pc, #80]	; (8025a68 <_fflush_r+0x6c>)
 8025a18:	429c      	cmp	r4, r3
 8025a1a:	d11b      	bne.n	8025a54 <_fflush_r+0x58>
 8025a1c:	686c      	ldr	r4, [r5, #4]
 8025a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025a22:	2b00      	cmp	r3, #0
 8025a24:	d0ef      	beq.n	8025a06 <_fflush_r+0xa>
 8025a26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8025a28:	07d0      	lsls	r0, r2, #31
 8025a2a:	d404      	bmi.n	8025a36 <_fflush_r+0x3a>
 8025a2c:	0599      	lsls	r1, r3, #22
 8025a2e:	d402      	bmi.n	8025a36 <_fflush_r+0x3a>
 8025a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025a32:	f000 fa27 	bl	8025e84 <__retarget_lock_acquire_recursive>
 8025a36:	4628      	mov	r0, r5
 8025a38:	4621      	mov	r1, r4
 8025a3a:	f7ff ff59 	bl	80258f0 <__sflush_r>
 8025a3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8025a40:	07da      	lsls	r2, r3, #31
 8025a42:	4605      	mov	r5, r0
 8025a44:	d4e0      	bmi.n	8025a08 <_fflush_r+0xc>
 8025a46:	89a3      	ldrh	r3, [r4, #12]
 8025a48:	059b      	lsls	r3, r3, #22
 8025a4a:	d4dd      	bmi.n	8025a08 <_fflush_r+0xc>
 8025a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025a4e:	f000 fa1b 	bl	8025e88 <__retarget_lock_release_recursive>
 8025a52:	e7d9      	b.n	8025a08 <_fflush_r+0xc>
 8025a54:	4b05      	ldr	r3, [pc, #20]	; (8025a6c <_fflush_r+0x70>)
 8025a56:	429c      	cmp	r4, r3
 8025a58:	d101      	bne.n	8025a5e <_fflush_r+0x62>
 8025a5a:	68ac      	ldr	r4, [r5, #8]
 8025a5c:	e7df      	b.n	8025a1e <_fflush_r+0x22>
 8025a5e:	4b04      	ldr	r3, [pc, #16]	; (8025a70 <_fflush_r+0x74>)
 8025a60:	429c      	cmp	r4, r3
 8025a62:	bf08      	it	eq
 8025a64:	68ec      	ldreq	r4, [r5, #12]
 8025a66:	e7da      	b.n	8025a1e <_fflush_r+0x22>
 8025a68:	0804359c 	.word	0x0804359c
 8025a6c:	080435bc 	.word	0x080435bc
 8025a70:	0804357c 	.word	0x0804357c

08025a74 <std>:
 8025a74:	2300      	movs	r3, #0
 8025a76:	b510      	push	{r4, lr}
 8025a78:	4604      	mov	r4, r0
 8025a7a:	e9c0 3300 	strd	r3, r3, [r0]
 8025a7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8025a82:	6083      	str	r3, [r0, #8]
 8025a84:	8181      	strh	r1, [r0, #12]
 8025a86:	6643      	str	r3, [r0, #100]	; 0x64
 8025a88:	81c2      	strh	r2, [r0, #14]
 8025a8a:	6183      	str	r3, [r0, #24]
 8025a8c:	4619      	mov	r1, r3
 8025a8e:	2208      	movs	r2, #8
 8025a90:	305c      	adds	r0, #92	; 0x5c
 8025a92:	f7fc fd4d 	bl	8022530 <memset>
 8025a96:	4b05      	ldr	r3, [pc, #20]	; (8025aac <std+0x38>)
 8025a98:	6263      	str	r3, [r4, #36]	; 0x24
 8025a9a:	4b05      	ldr	r3, [pc, #20]	; (8025ab0 <std+0x3c>)
 8025a9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8025a9e:	4b05      	ldr	r3, [pc, #20]	; (8025ab4 <std+0x40>)
 8025aa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8025aa2:	4b05      	ldr	r3, [pc, #20]	; (8025ab8 <std+0x44>)
 8025aa4:	6224      	str	r4, [r4, #32]
 8025aa6:	6323      	str	r3, [r4, #48]	; 0x30
 8025aa8:	bd10      	pop	{r4, pc}
 8025aaa:	bf00      	nop
 8025aac:	0802379d 	.word	0x0802379d
 8025ab0:	080237c3 	.word	0x080237c3
 8025ab4:	080237fb 	.word	0x080237fb
 8025ab8:	0802381f 	.word	0x0802381f

08025abc <_cleanup_r>:
 8025abc:	4901      	ldr	r1, [pc, #4]	; (8025ac4 <_cleanup_r+0x8>)
 8025abe:	f000 b8c1 	b.w	8025c44 <_fwalk_reent>
 8025ac2:	bf00      	nop
 8025ac4:	080259fd 	.word	0x080259fd

08025ac8 <__sfmoreglue>:
 8025ac8:	b570      	push	{r4, r5, r6, lr}
 8025aca:	1e4a      	subs	r2, r1, #1
 8025acc:	2568      	movs	r5, #104	; 0x68
 8025ace:	4355      	muls	r5, r2
 8025ad0:	460e      	mov	r6, r1
 8025ad2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8025ad6:	f7fd f801 	bl	8022adc <_malloc_r>
 8025ada:	4604      	mov	r4, r0
 8025adc:	b140      	cbz	r0, 8025af0 <__sfmoreglue+0x28>
 8025ade:	2100      	movs	r1, #0
 8025ae0:	e9c0 1600 	strd	r1, r6, [r0]
 8025ae4:	300c      	adds	r0, #12
 8025ae6:	60a0      	str	r0, [r4, #8]
 8025ae8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8025aec:	f7fc fd20 	bl	8022530 <memset>
 8025af0:	4620      	mov	r0, r4
 8025af2:	bd70      	pop	{r4, r5, r6, pc}

08025af4 <__sfp_lock_acquire>:
 8025af4:	4801      	ldr	r0, [pc, #4]	; (8025afc <__sfp_lock_acquire+0x8>)
 8025af6:	f000 b9c5 	b.w	8025e84 <__retarget_lock_acquire_recursive>
 8025afa:	bf00      	nop
 8025afc:	2002fdd4 	.word	0x2002fdd4

08025b00 <__sfp_lock_release>:
 8025b00:	4801      	ldr	r0, [pc, #4]	; (8025b08 <__sfp_lock_release+0x8>)
 8025b02:	f000 b9c1 	b.w	8025e88 <__retarget_lock_release_recursive>
 8025b06:	bf00      	nop
 8025b08:	2002fdd4 	.word	0x2002fdd4

08025b0c <__sinit_lock_acquire>:
 8025b0c:	4801      	ldr	r0, [pc, #4]	; (8025b14 <__sinit_lock_acquire+0x8>)
 8025b0e:	f000 b9b9 	b.w	8025e84 <__retarget_lock_acquire_recursive>
 8025b12:	bf00      	nop
 8025b14:	2002fdcf 	.word	0x2002fdcf

08025b18 <__sinit_lock_release>:
 8025b18:	4801      	ldr	r0, [pc, #4]	; (8025b20 <__sinit_lock_release+0x8>)
 8025b1a:	f000 b9b5 	b.w	8025e88 <__retarget_lock_release_recursive>
 8025b1e:	bf00      	nop
 8025b20:	2002fdcf 	.word	0x2002fdcf

08025b24 <__sinit>:
 8025b24:	b510      	push	{r4, lr}
 8025b26:	4604      	mov	r4, r0
 8025b28:	f7ff fff0 	bl	8025b0c <__sinit_lock_acquire>
 8025b2c:	69a3      	ldr	r3, [r4, #24]
 8025b2e:	b11b      	cbz	r3, 8025b38 <__sinit+0x14>
 8025b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025b34:	f7ff bff0 	b.w	8025b18 <__sinit_lock_release>
 8025b38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8025b3c:	6523      	str	r3, [r4, #80]	; 0x50
 8025b3e:	4b13      	ldr	r3, [pc, #76]	; (8025b8c <__sinit+0x68>)
 8025b40:	4a13      	ldr	r2, [pc, #76]	; (8025b90 <__sinit+0x6c>)
 8025b42:	681b      	ldr	r3, [r3, #0]
 8025b44:	62a2      	str	r2, [r4, #40]	; 0x28
 8025b46:	42a3      	cmp	r3, r4
 8025b48:	bf04      	itt	eq
 8025b4a:	2301      	moveq	r3, #1
 8025b4c:	61a3      	streq	r3, [r4, #24]
 8025b4e:	4620      	mov	r0, r4
 8025b50:	f000 f820 	bl	8025b94 <__sfp>
 8025b54:	6060      	str	r0, [r4, #4]
 8025b56:	4620      	mov	r0, r4
 8025b58:	f000 f81c 	bl	8025b94 <__sfp>
 8025b5c:	60a0      	str	r0, [r4, #8]
 8025b5e:	4620      	mov	r0, r4
 8025b60:	f000 f818 	bl	8025b94 <__sfp>
 8025b64:	2200      	movs	r2, #0
 8025b66:	60e0      	str	r0, [r4, #12]
 8025b68:	2104      	movs	r1, #4
 8025b6a:	6860      	ldr	r0, [r4, #4]
 8025b6c:	f7ff ff82 	bl	8025a74 <std>
 8025b70:	68a0      	ldr	r0, [r4, #8]
 8025b72:	2201      	movs	r2, #1
 8025b74:	2109      	movs	r1, #9
 8025b76:	f7ff ff7d 	bl	8025a74 <std>
 8025b7a:	68e0      	ldr	r0, [r4, #12]
 8025b7c:	2202      	movs	r2, #2
 8025b7e:	2112      	movs	r1, #18
 8025b80:	f7ff ff78 	bl	8025a74 <std>
 8025b84:	2301      	movs	r3, #1
 8025b86:	61a3      	str	r3, [r4, #24]
 8025b88:	e7d2      	b.n	8025b30 <__sinit+0xc>
 8025b8a:	bf00      	nop
 8025b8c:	08042f7c 	.word	0x08042f7c
 8025b90:	08025abd 	.word	0x08025abd

08025b94 <__sfp>:
 8025b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025b96:	4607      	mov	r7, r0
 8025b98:	f7ff ffac 	bl	8025af4 <__sfp_lock_acquire>
 8025b9c:	4b1e      	ldr	r3, [pc, #120]	; (8025c18 <__sfp+0x84>)
 8025b9e:	681e      	ldr	r6, [r3, #0]
 8025ba0:	69b3      	ldr	r3, [r6, #24]
 8025ba2:	b913      	cbnz	r3, 8025baa <__sfp+0x16>
 8025ba4:	4630      	mov	r0, r6
 8025ba6:	f7ff ffbd 	bl	8025b24 <__sinit>
 8025baa:	3648      	adds	r6, #72	; 0x48
 8025bac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8025bb0:	3b01      	subs	r3, #1
 8025bb2:	d503      	bpl.n	8025bbc <__sfp+0x28>
 8025bb4:	6833      	ldr	r3, [r6, #0]
 8025bb6:	b30b      	cbz	r3, 8025bfc <__sfp+0x68>
 8025bb8:	6836      	ldr	r6, [r6, #0]
 8025bba:	e7f7      	b.n	8025bac <__sfp+0x18>
 8025bbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8025bc0:	b9d5      	cbnz	r5, 8025bf8 <__sfp+0x64>
 8025bc2:	4b16      	ldr	r3, [pc, #88]	; (8025c1c <__sfp+0x88>)
 8025bc4:	60e3      	str	r3, [r4, #12]
 8025bc6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8025bca:	6665      	str	r5, [r4, #100]	; 0x64
 8025bcc:	f000 f958 	bl	8025e80 <__retarget_lock_init_recursive>
 8025bd0:	f7ff ff96 	bl	8025b00 <__sfp_lock_release>
 8025bd4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8025bd8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8025bdc:	6025      	str	r5, [r4, #0]
 8025bde:	61a5      	str	r5, [r4, #24]
 8025be0:	2208      	movs	r2, #8
 8025be2:	4629      	mov	r1, r5
 8025be4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8025be8:	f7fc fca2 	bl	8022530 <memset>
 8025bec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8025bf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8025bf4:	4620      	mov	r0, r4
 8025bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025bf8:	3468      	adds	r4, #104	; 0x68
 8025bfa:	e7d9      	b.n	8025bb0 <__sfp+0x1c>
 8025bfc:	2104      	movs	r1, #4
 8025bfe:	4638      	mov	r0, r7
 8025c00:	f7ff ff62 	bl	8025ac8 <__sfmoreglue>
 8025c04:	4604      	mov	r4, r0
 8025c06:	6030      	str	r0, [r6, #0]
 8025c08:	2800      	cmp	r0, #0
 8025c0a:	d1d5      	bne.n	8025bb8 <__sfp+0x24>
 8025c0c:	f7ff ff78 	bl	8025b00 <__sfp_lock_release>
 8025c10:	230c      	movs	r3, #12
 8025c12:	603b      	str	r3, [r7, #0]
 8025c14:	e7ee      	b.n	8025bf4 <__sfp+0x60>
 8025c16:	bf00      	nop
 8025c18:	08042f7c 	.word	0x08042f7c
 8025c1c:	ffff0001 	.word	0xffff0001

08025c20 <fiprintf>:
 8025c20:	b40e      	push	{r1, r2, r3}
 8025c22:	b503      	push	{r0, r1, lr}
 8025c24:	4601      	mov	r1, r0
 8025c26:	ab03      	add	r3, sp, #12
 8025c28:	4805      	ldr	r0, [pc, #20]	; (8025c40 <fiprintf+0x20>)
 8025c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8025c2e:	6800      	ldr	r0, [r0, #0]
 8025c30:	9301      	str	r3, [sp, #4]
 8025c32:	f001 f8c9 	bl	8026dc8 <_vfiprintf_r>
 8025c36:	b002      	add	sp, #8
 8025c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8025c3c:	b003      	add	sp, #12
 8025c3e:	4770      	bx	lr
 8025c40:	20000488 	.word	0x20000488

08025c44 <_fwalk_reent>:
 8025c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8025c48:	4606      	mov	r6, r0
 8025c4a:	4688      	mov	r8, r1
 8025c4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8025c50:	2700      	movs	r7, #0
 8025c52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8025c56:	f1b9 0901 	subs.w	r9, r9, #1
 8025c5a:	d505      	bpl.n	8025c68 <_fwalk_reent+0x24>
 8025c5c:	6824      	ldr	r4, [r4, #0]
 8025c5e:	2c00      	cmp	r4, #0
 8025c60:	d1f7      	bne.n	8025c52 <_fwalk_reent+0xe>
 8025c62:	4638      	mov	r0, r7
 8025c64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8025c68:	89ab      	ldrh	r3, [r5, #12]
 8025c6a:	2b01      	cmp	r3, #1
 8025c6c:	d907      	bls.n	8025c7e <_fwalk_reent+0x3a>
 8025c6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8025c72:	3301      	adds	r3, #1
 8025c74:	d003      	beq.n	8025c7e <_fwalk_reent+0x3a>
 8025c76:	4629      	mov	r1, r5
 8025c78:	4630      	mov	r0, r6
 8025c7a:	47c0      	blx	r8
 8025c7c:	4307      	orrs	r7, r0
 8025c7e:	3568      	adds	r5, #104	; 0x68
 8025c80:	e7e9      	b.n	8025c56 <_fwalk_reent+0x12>
	...

08025c84 <_findenv_r>:
 8025c84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025c88:	4607      	mov	r7, r0
 8025c8a:	4689      	mov	r9, r1
 8025c8c:	4616      	mov	r6, r2
 8025c8e:	f001 fbf9 	bl	8027484 <__env_lock>
 8025c92:	4b18      	ldr	r3, [pc, #96]	; (8025cf4 <_findenv_r+0x70>)
 8025c94:	681c      	ldr	r4, [r3, #0]
 8025c96:	469a      	mov	sl, r3
 8025c98:	b134      	cbz	r4, 8025ca8 <_findenv_r+0x24>
 8025c9a:	464b      	mov	r3, r9
 8025c9c:	4698      	mov	r8, r3
 8025c9e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8025ca2:	b139      	cbz	r1, 8025cb4 <_findenv_r+0x30>
 8025ca4:	293d      	cmp	r1, #61	; 0x3d
 8025ca6:	d1f9      	bne.n	8025c9c <_findenv_r+0x18>
 8025ca8:	4638      	mov	r0, r7
 8025caa:	f001 fbf1 	bl	8027490 <__env_unlock>
 8025cae:	2000      	movs	r0, #0
 8025cb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025cb4:	eba8 0809 	sub.w	r8, r8, r9
 8025cb8:	46a3      	mov	fp, r4
 8025cba:	f854 0b04 	ldr.w	r0, [r4], #4
 8025cbe:	2800      	cmp	r0, #0
 8025cc0:	d0f2      	beq.n	8025ca8 <_findenv_r+0x24>
 8025cc2:	4642      	mov	r2, r8
 8025cc4:	4649      	mov	r1, r9
 8025cc6:	f7fe fb29 	bl	802431c <strncmp>
 8025cca:	2800      	cmp	r0, #0
 8025ccc:	d1f4      	bne.n	8025cb8 <_findenv_r+0x34>
 8025cce:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8025cd2:	eb03 0508 	add.w	r5, r3, r8
 8025cd6:	f813 3008 	ldrb.w	r3, [r3, r8]
 8025cda:	2b3d      	cmp	r3, #61	; 0x3d
 8025cdc:	d1ec      	bne.n	8025cb8 <_findenv_r+0x34>
 8025cde:	f8da 3000 	ldr.w	r3, [sl]
 8025ce2:	ebab 0303 	sub.w	r3, fp, r3
 8025ce6:	109b      	asrs	r3, r3, #2
 8025ce8:	4638      	mov	r0, r7
 8025cea:	6033      	str	r3, [r6, #0]
 8025cec:	f001 fbd0 	bl	8027490 <__env_unlock>
 8025cf0:	1c68      	adds	r0, r5, #1
 8025cf2:	e7dd      	b.n	8025cb0 <_findenv_r+0x2c>
 8025cf4:	20000278 	.word	0x20000278

08025cf8 <_getenv_r>:
 8025cf8:	b507      	push	{r0, r1, r2, lr}
 8025cfa:	aa01      	add	r2, sp, #4
 8025cfc:	f7ff ffc2 	bl	8025c84 <_findenv_r>
 8025d00:	b003      	add	sp, #12
 8025d02:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08025d08 <__gettzinfo>:
 8025d08:	4800      	ldr	r0, [pc, #0]	; (8025d0c <__gettzinfo+0x4>)
 8025d0a:	4770      	bx	lr
 8025d0c:	200004f8 	.word	0x200004f8

08025d10 <gmtime_r>:
 8025d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025d14:	e9d0 6700 	ldrd	r6, r7, [r0]
 8025d18:	460c      	mov	r4, r1
 8025d1a:	4a51      	ldr	r2, [pc, #324]	; (8025e60 <gmtime_r+0x150>)
 8025d1c:	2300      	movs	r3, #0
 8025d1e:	4630      	mov	r0, r6
 8025d20:	4639      	mov	r1, r7
 8025d22:	f7da faf5 	bl	8000310 <__aeabi_ldivmod>
 8025d26:	4639      	mov	r1, r7
 8025d28:	4605      	mov	r5, r0
 8025d2a:	4a4d      	ldr	r2, [pc, #308]	; (8025e60 <gmtime_r+0x150>)
 8025d2c:	4630      	mov	r0, r6
 8025d2e:	2300      	movs	r3, #0
 8025d30:	f7da faee 	bl	8000310 <__aeabi_ldivmod>
 8025d34:	2a00      	cmp	r2, #0
 8025d36:	bfbc      	itt	lt
 8025d38:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8025d3c:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8025d40:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8025d44:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8025d48:	fbb2 f3f1 	udiv	r3, r2, r1
 8025d4c:	fb01 2213 	mls	r2, r1, r3, r2
 8025d50:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8025d54:	bfac      	ite	ge
 8025d56:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 8025d5a:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 8025d5e:	60a3      	str	r3, [r4, #8]
 8025d60:	fbb2 f3f1 	udiv	r3, r2, r1
 8025d64:	fb01 2213 	mls	r2, r1, r3, r2
 8025d68:	6063      	str	r3, [r4, #4]
 8025d6a:	6022      	str	r2, [r4, #0]
 8025d6c:	1cc3      	adds	r3, r0, #3
 8025d6e:	2207      	movs	r2, #7
 8025d70:	fb93 f2f2 	sdiv	r2, r3, r2
 8025d74:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8025d78:	1a9b      	subs	r3, r3, r2
 8025d7a:	bf48      	it	mi
 8025d7c:	3307      	addmi	r3, #7
 8025d7e:	2800      	cmp	r0, #0
 8025d80:	61a3      	str	r3, [r4, #24]
 8025d82:	bfb8      	it	lt
 8025d84:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 8025d88:	4936      	ldr	r1, [pc, #216]	; (8025e64 <gmtime_r+0x154>)
 8025d8a:	bfae      	itee	ge
 8025d8c:	fb90 f1f1 	sdivge	r1, r0, r1
 8025d90:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 8025d94:	fb93 f1f1 	sdivlt	r1, r3, r1
 8025d98:	4b33      	ldr	r3, [pc, #204]	; (8025e68 <gmtime_r+0x158>)
 8025d9a:	fb03 0001 	mla	r0, r3, r1, r0
 8025d9e:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8025da2:	fbb0 f2f2 	udiv	r2, r0, r2
 8025da6:	4402      	add	r2, r0
 8025da8:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 8025dac:	fbb0 f3fc 	udiv	r3, r0, ip
 8025db0:	1ad2      	subs	r2, r2, r3
 8025db2:	f240 176d 	movw	r7, #365	; 0x16d
 8025db6:	4b2d      	ldr	r3, [pc, #180]	; (8025e6c <gmtime_r+0x15c>)
 8025db8:	fbb0 f3f3 	udiv	r3, r0, r3
 8025dbc:	2664      	movs	r6, #100	; 0x64
 8025dbe:	1ad3      	subs	r3, r2, r3
 8025dc0:	fbb3 f5f7 	udiv	r5, r3, r7
 8025dc4:	fbb3 f3fc 	udiv	r3, r3, ip
 8025dc8:	fbb5 f2f6 	udiv	r2, r5, r6
 8025dcc:	1ad3      	subs	r3, r2, r3
 8025dce:	4403      	add	r3, r0
 8025dd0:	fb07 3315 	mls	r3, r7, r5, r3
 8025dd4:	2099      	movs	r0, #153	; 0x99
 8025dd6:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8025dda:	f10c 0c02 	add.w	ip, ip, #2
 8025dde:	f103 0e01 	add.w	lr, r3, #1
 8025de2:	fbbc f7f0 	udiv	r7, ip, r0
 8025de6:	4378      	muls	r0, r7
 8025de8:	3002      	adds	r0, #2
 8025dea:	f04f 0805 	mov.w	r8, #5
 8025dee:	fbb0 f0f8 	udiv	r0, r0, r8
 8025df2:	ebae 0000 	sub.w	r0, lr, r0
 8025df6:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 8025dfa:	45f4      	cmp	ip, lr
 8025dfc:	bf94      	ite	ls
 8025dfe:	f04f 0c02 	movls.w	ip, #2
 8025e02:	f06f 0c09 	mvnhi.w	ip, #9
 8025e06:	4467      	add	r7, ip
 8025e08:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 8025e0c:	fb0c 5101 	mla	r1, ip, r1, r5
 8025e10:	2f01      	cmp	r7, #1
 8025e12:	bf98      	it	ls
 8025e14:	3101      	addls	r1, #1
 8025e16:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8025e1a:	d30c      	bcc.n	8025e36 <gmtime_r+0x126>
 8025e1c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8025e20:	61e3      	str	r3, [r4, #28]
 8025e22:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 8025e26:	2300      	movs	r3, #0
 8025e28:	60e0      	str	r0, [r4, #12]
 8025e2a:	e9c4 7104 	strd	r7, r1, [r4, #16]
 8025e2e:	6223      	str	r3, [r4, #32]
 8025e30:	4620      	mov	r0, r4
 8025e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025e36:	f015 0f03 	tst.w	r5, #3
 8025e3a:	d102      	bne.n	8025e42 <gmtime_r+0x132>
 8025e3c:	fb06 5212 	mls	r2, r6, r2, r5
 8025e40:	b95a      	cbnz	r2, 8025e5a <gmtime_r+0x14a>
 8025e42:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8025e46:	fbb5 f2f6 	udiv	r2, r5, r6
 8025e4a:	fb06 5212 	mls	r2, r6, r2, r5
 8025e4e:	fab2 f282 	clz	r2, r2
 8025e52:	0952      	lsrs	r2, r2, #5
 8025e54:	333b      	adds	r3, #59	; 0x3b
 8025e56:	4413      	add	r3, r2
 8025e58:	e7e2      	b.n	8025e20 <gmtime_r+0x110>
 8025e5a:	2201      	movs	r2, #1
 8025e5c:	e7fa      	b.n	8025e54 <gmtime_r+0x144>
 8025e5e:	bf00      	nop
 8025e60:	00015180 	.word	0x00015180
 8025e64:	00023ab1 	.word	0x00023ab1
 8025e68:	fffdc54f 	.word	0xfffdc54f
 8025e6c:	00023ab0 	.word	0x00023ab0

08025e70 <labs>:
 8025e70:	2800      	cmp	r0, #0
 8025e72:	bfb8      	it	lt
 8025e74:	4240      	neglt	r0, r0
 8025e76:	4770      	bx	lr

08025e78 <_localeconv_r>:
 8025e78:	4800      	ldr	r0, [pc, #0]	; (8025e7c <_localeconv_r+0x4>)
 8025e7a:	4770      	bx	lr
 8025e7c:	20000640 	.word	0x20000640

08025e80 <__retarget_lock_init_recursive>:
 8025e80:	4770      	bx	lr

08025e82 <__retarget_lock_acquire>:
 8025e82:	4770      	bx	lr

08025e84 <__retarget_lock_acquire_recursive>:
 8025e84:	4770      	bx	lr

08025e86 <__retarget_lock_release>:
 8025e86:	4770      	bx	lr

08025e88 <__retarget_lock_release_recursive>:
 8025e88:	4770      	bx	lr
	...

08025e8c <_lseek_r>:
 8025e8c:	b538      	push	{r3, r4, r5, lr}
 8025e8e:	4d07      	ldr	r5, [pc, #28]	; (8025eac <_lseek_r+0x20>)
 8025e90:	4604      	mov	r4, r0
 8025e92:	4608      	mov	r0, r1
 8025e94:	4611      	mov	r1, r2
 8025e96:	2200      	movs	r2, #0
 8025e98:	602a      	str	r2, [r5, #0]
 8025e9a:	461a      	mov	r2, r3
 8025e9c:	f7e0 f9b2 	bl	8006204 <_lseek>
 8025ea0:	1c43      	adds	r3, r0, #1
 8025ea2:	d102      	bne.n	8025eaa <_lseek_r+0x1e>
 8025ea4:	682b      	ldr	r3, [r5, #0]
 8025ea6:	b103      	cbz	r3, 8025eaa <_lseek_r+0x1e>
 8025ea8:	6023      	str	r3, [r4, #0]
 8025eaa:	bd38      	pop	{r3, r4, r5, pc}
 8025eac:	2002e4f0 	.word	0x2002e4f0

08025eb0 <__swhatbuf_r>:
 8025eb0:	b570      	push	{r4, r5, r6, lr}
 8025eb2:	460e      	mov	r6, r1
 8025eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8025eb8:	2900      	cmp	r1, #0
 8025eba:	b096      	sub	sp, #88	; 0x58
 8025ebc:	4614      	mov	r4, r2
 8025ebe:	461d      	mov	r5, r3
 8025ec0:	da07      	bge.n	8025ed2 <__swhatbuf_r+0x22>
 8025ec2:	2300      	movs	r3, #0
 8025ec4:	602b      	str	r3, [r5, #0]
 8025ec6:	89b3      	ldrh	r3, [r6, #12]
 8025ec8:	061a      	lsls	r2, r3, #24
 8025eca:	d410      	bmi.n	8025eee <__swhatbuf_r+0x3e>
 8025ecc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8025ed0:	e00e      	b.n	8025ef0 <__swhatbuf_r+0x40>
 8025ed2:	466a      	mov	r2, sp
 8025ed4:	f001 fae2 	bl	802749c <_fstat_r>
 8025ed8:	2800      	cmp	r0, #0
 8025eda:	dbf2      	blt.n	8025ec2 <__swhatbuf_r+0x12>
 8025edc:	9a01      	ldr	r2, [sp, #4]
 8025ede:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8025ee2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8025ee6:	425a      	negs	r2, r3
 8025ee8:	415a      	adcs	r2, r3
 8025eea:	602a      	str	r2, [r5, #0]
 8025eec:	e7ee      	b.n	8025ecc <__swhatbuf_r+0x1c>
 8025eee:	2340      	movs	r3, #64	; 0x40
 8025ef0:	2000      	movs	r0, #0
 8025ef2:	6023      	str	r3, [r4, #0]
 8025ef4:	b016      	add	sp, #88	; 0x58
 8025ef6:	bd70      	pop	{r4, r5, r6, pc}

08025ef8 <__smakebuf_r>:
 8025ef8:	898b      	ldrh	r3, [r1, #12]
 8025efa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8025efc:	079d      	lsls	r5, r3, #30
 8025efe:	4606      	mov	r6, r0
 8025f00:	460c      	mov	r4, r1
 8025f02:	d507      	bpl.n	8025f14 <__smakebuf_r+0x1c>
 8025f04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8025f08:	6023      	str	r3, [r4, #0]
 8025f0a:	6123      	str	r3, [r4, #16]
 8025f0c:	2301      	movs	r3, #1
 8025f0e:	6163      	str	r3, [r4, #20]
 8025f10:	b002      	add	sp, #8
 8025f12:	bd70      	pop	{r4, r5, r6, pc}
 8025f14:	ab01      	add	r3, sp, #4
 8025f16:	466a      	mov	r2, sp
 8025f18:	f7ff ffca 	bl	8025eb0 <__swhatbuf_r>
 8025f1c:	9900      	ldr	r1, [sp, #0]
 8025f1e:	4605      	mov	r5, r0
 8025f20:	4630      	mov	r0, r6
 8025f22:	f7fc fddb 	bl	8022adc <_malloc_r>
 8025f26:	b948      	cbnz	r0, 8025f3c <__smakebuf_r+0x44>
 8025f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025f2c:	059a      	lsls	r2, r3, #22
 8025f2e:	d4ef      	bmi.n	8025f10 <__smakebuf_r+0x18>
 8025f30:	f023 0303 	bic.w	r3, r3, #3
 8025f34:	f043 0302 	orr.w	r3, r3, #2
 8025f38:	81a3      	strh	r3, [r4, #12]
 8025f3a:	e7e3      	b.n	8025f04 <__smakebuf_r+0xc>
 8025f3c:	4b0d      	ldr	r3, [pc, #52]	; (8025f74 <__smakebuf_r+0x7c>)
 8025f3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8025f40:	89a3      	ldrh	r3, [r4, #12]
 8025f42:	6020      	str	r0, [r4, #0]
 8025f44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025f48:	81a3      	strh	r3, [r4, #12]
 8025f4a:	9b00      	ldr	r3, [sp, #0]
 8025f4c:	6163      	str	r3, [r4, #20]
 8025f4e:	9b01      	ldr	r3, [sp, #4]
 8025f50:	6120      	str	r0, [r4, #16]
 8025f52:	b15b      	cbz	r3, 8025f6c <__smakebuf_r+0x74>
 8025f54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8025f58:	4630      	mov	r0, r6
 8025f5a:	f001 fab1 	bl	80274c0 <_isatty_r>
 8025f5e:	b128      	cbz	r0, 8025f6c <__smakebuf_r+0x74>
 8025f60:	89a3      	ldrh	r3, [r4, #12]
 8025f62:	f023 0303 	bic.w	r3, r3, #3
 8025f66:	f043 0301 	orr.w	r3, r3, #1
 8025f6a:	81a3      	strh	r3, [r4, #12]
 8025f6c:	89a0      	ldrh	r0, [r4, #12]
 8025f6e:	4305      	orrs	r5, r0
 8025f70:	81a5      	strh	r5, [r4, #12]
 8025f72:	e7cd      	b.n	8025f10 <__smakebuf_r+0x18>
 8025f74:	08025abd 	.word	0x08025abd

08025f78 <__ascii_mbtowc>:
 8025f78:	b082      	sub	sp, #8
 8025f7a:	b901      	cbnz	r1, 8025f7e <__ascii_mbtowc+0x6>
 8025f7c:	a901      	add	r1, sp, #4
 8025f7e:	b142      	cbz	r2, 8025f92 <__ascii_mbtowc+0x1a>
 8025f80:	b14b      	cbz	r3, 8025f96 <__ascii_mbtowc+0x1e>
 8025f82:	7813      	ldrb	r3, [r2, #0]
 8025f84:	600b      	str	r3, [r1, #0]
 8025f86:	7812      	ldrb	r2, [r2, #0]
 8025f88:	1e10      	subs	r0, r2, #0
 8025f8a:	bf18      	it	ne
 8025f8c:	2001      	movne	r0, #1
 8025f8e:	b002      	add	sp, #8
 8025f90:	4770      	bx	lr
 8025f92:	4610      	mov	r0, r2
 8025f94:	e7fb      	b.n	8025f8e <__ascii_mbtowc+0x16>
 8025f96:	f06f 0001 	mvn.w	r0, #1
 8025f9a:	e7f8      	b.n	8025f8e <__ascii_mbtowc+0x16>

08025f9c <__malloc_lock>:
 8025f9c:	4801      	ldr	r0, [pc, #4]	; (8025fa4 <__malloc_lock+0x8>)
 8025f9e:	f7ff bf71 	b.w	8025e84 <__retarget_lock_acquire_recursive>
 8025fa2:	bf00      	nop
 8025fa4:	2002fdd0 	.word	0x2002fdd0

08025fa8 <__malloc_unlock>:
 8025fa8:	4801      	ldr	r0, [pc, #4]	; (8025fb0 <__malloc_unlock+0x8>)
 8025faa:	f7ff bf6d 	b.w	8025e88 <__retarget_lock_release_recursive>
 8025fae:	bf00      	nop
 8025fb0:	2002fdd0 	.word	0x2002fdd0

08025fb4 <_Balloc>:
 8025fb4:	b570      	push	{r4, r5, r6, lr}
 8025fb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8025fb8:	4604      	mov	r4, r0
 8025fba:	460d      	mov	r5, r1
 8025fbc:	b976      	cbnz	r6, 8025fdc <_Balloc+0x28>
 8025fbe:	2010      	movs	r0, #16
 8025fc0:	f7fc fa70 	bl	80224a4 <malloc>
 8025fc4:	4602      	mov	r2, r0
 8025fc6:	6260      	str	r0, [r4, #36]	; 0x24
 8025fc8:	b920      	cbnz	r0, 8025fd4 <_Balloc+0x20>
 8025fca:	4b18      	ldr	r3, [pc, #96]	; (802602c <_Balloc+0x78>)
 8025fcc:	4818      	ldr	r0, [pc, #96]	; (8026030 <_Balloc+0x7c>)
 8025fce:	2166      	movs	r1, #102	; 0x66
 8025fd0:	f7fe fe36 	bl	8024c40 <__assert_func>
 8025fd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8025fd8:	6006      	str	r6, [r0, #0]
 8025fda:	60c6      	str	r6, [r0, #12]
 8025fdc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8025fde:	68f3      	ldr	r3, [r6, #12]
 8025fe0:	b183      	cbz	r3, 8026004 <_Balloc+0x50>
 8025fe2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025fe4:	68db      	ldr	r3, [r3, #12]
 8025fe6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8025fea:	b9b8      	cbnz	r0, 802601c <_Balloc+0x68>
 8025fec:	2101      	movs	r1, #1
 8025fee:	fa01 f605 	lsl.w	r6, r1, r5
 8025ff2:	1d72      	adds	r2, r6, #5
 8025ff4:	0092      	lsls	r2, r2, #2
 8025ff6:	4620      	mov	r0, r4
 8025ff8:	f000 fb5a 	bl	80266b0 <_calloc_r>
 8025ffc:	b160      	cbz	r0, 8026018 <_Balloc+0x64>
 8025ffe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8026002:	e00e      	b.n	8026022 <_Balloc+0x6e>
 8026004:	2221      	movs	r2, #33	; 0x21
 8026006:	2104      	movs	r1, #4
 8026008:	4620      	mov	r0, r4
 802600a:	f000 fb51 	bl	80266b0 <_calloc_r>
 802600e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8026010:	60f0      	str	r0, [r6, #12]
 8026012:	68db      	ldr	r3, [r3, #12]
 8026014:	2b00      	cmp	r3, #0
 8026016:	d1e4      	bne.n	8025fe2 <_Balloc+0x2e>
 8026018:	2000      	movs	r0, #0
 802601a:	bd70      	pop	{r4, r5, r6, pc}
 802601c:	6802      	ldr	r2, [r0, #0]
 802601e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8026022:	2300      	movs	r3, #0
 8026024:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8026028:	e7f7      	b.n	802601a <_Balloc+0x66>
 802602a:	bf00      	nop
 802602c:	08042f80 	.word	0x08042f80
 8026030:	080435e6 	.word	0x080435e6

08026034 <_Bfree>:
 8026034:	b570      	push	{r4, r5, r6, lr}
 8026036:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8026038:	4605      	mov	r5, r0
 802603a:	460c      	mov	r4, r1
 802603c:	b976      	cbnz	r6, 802605c <_Bfree+0x28>
 802603e:	2010      	movs	r0, #16
 8026040:	f7fc fa30 	bl	80224a4 <malloc>
 8026044:	4602      	mov	r2, r0
 8026046:	6268      	str	r0, [r5, #36]	; 0x24
 8026048:	b920      	cbnz	r0, 8026054 <_Bfree+0x20>
 802604a:	4b09      	ldr	r3, [pc, #36]	; (8026070 <_Bfree+0x3c>)
 802604c:	4809      	ldr	r0, [pc, #36]	; (8026074 <_Bfree+0x40>)
 802604e:	218a      	movs	r1, #138	; 0x8a
 8026050:	f7fe fdf6 	bl	8024c40 <__assert_func>
 8026054:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8026058:	6006      	str	r6, [r0, #0]
 802605a:	60c6      	str	r6, [r0, #12]
 802605c:	b13c      	cbz	r4, 802606e <_Bfree+0x3a>
 802605e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8026060:	6862      	ldr	r2, [r4, #4]
 8026062:	68db      	ldr	r3, [r3, #12]
 8026064:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8026068:	6021      	str	r1, [r4, #0]
 802606a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802606e:	bd70      	pop	{r4, r5, r6, pc}
 8026070:	08042f80 	.word	0x08042f80
 8026074:	080435e6 	.word	0x080435e6

08026078 <__multadd>:
 8026078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802607c:	690e      	ldr	r6, [r1, #16]
 802607e:	4607      	mov	r7, r0
 8026080:	4698      	mov	r8, r3
 8026082:	460c      	mov	r4, r1
 8026084:	f101 0014 	add.w	r0, r1, #20
 8026088:	2300      	movs	r3, #0
 802608a:	6805      	ldr	r5, [r0, #0]
 802608c:	b2a9      	uxth	r1, r5
 802608e:	fb02 8101 	mla	r1, r2, r1, r8
 8026092:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8026096:	0c2d      	lsrs	r5, r5, #16
 8026098:	fb02 c505 	mla	r5, r2, r5, ip
 802609c:	b289      	uxth	r1, r1
 802609e:	3301      	adds	r3, #1
 80260a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80260a4:	429e      	cmp	r6, r3
 80260a6:	f840 1b04 	str.w	r1, [r0], #4
 80260aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80260ae:	dcec      	bgt.n	802608a <__multadd+0x12>
 80260b0:	f1b8 0f00 	cmp.w	r8, #0
 80260b4:	d022      	beq.n	80260fc <__multadd+0x84>
 80260b6:	68a3      	ldr	r3, [r4, #8]
 80260b8:	42b3      	cmp	r3, r6
 80260ba:	dc19      	bgt.n	80260f0 <__multadd+0x78>
 80260bc:	6861      	ldr	r1, [r4, #4]
 80260be:	4638      	mov	r0, r7
 80260c0:	3101      	adds	r1, #1
 80260c2:	f7ff ff77 	bl	8025fb4 <_Balloc>
 80260c6:	4605      	mov	r5, r0
 80260c8:	b928      	cbnz	r0, 80260d6 <__multadd+0x5e>
 80260ca:	4602      	mov	r2, r0
 80260cc:	4b0d      	ldr	r3, [pc, #52]	; (8026104 <__multadd+0x8c>)
 80260ce:	480e      	ldr	r0, [pc, #56]	; (8026108 <__multadd+0x90>)
 80260d0:	21b5      	movs	r1, #181	; 0xb5
 80260d2:	f7fe fdb5 	bl	8024c40 <__assert_func>
 80260d6:	6922      	ldr	r2, [r4, #16]
 80260d8:	3202      	adds	r2, #2
 80260da:	f104 010c 	add.w	r1, r4, #12
 80260de:	0092      	lsls	r2, r2, #2
 80260e0:	300c      	adds	r0, #12
 80260e2:	f7fc f9fd 	bl	80224e0 <memcpy>
 80260e6:	4621      	mov	r1, r4
 80260e8:	4638      	mov	r0, r7
 80260ea:	f7ff ffa3 	bl	8026034 <_Bfree>
 80260ee:	462c      	mov	r4, r5
 80260f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80260f4:	3601      	adds	r6, #1
 80260f6:	f8c3 8014 	str.w	r8, [r3, #20]
 80260fa:	6126      	str	r6, [r4, #16]
 80260fc:	4620      	mov	r0, r4
 80260fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026102:	bf00      	nop
 8026104:	08043569 	.word	0x08043569
 8026108:	080435e6 	.word	0x080435e6

0802610c <__hi0bits>:
 802610c:	0c03      	lsrs	r3, r0, #16
 802610e:	041b      	lsls	r3, r3, #16
 8026110:	b9d3      	cbnz	r3, 8026148 <__hi0bits+0x3c>
 8026112:	0400      	lsls	r0, r0, #16
 8026114:	2310      	movs	r3, #16
 8026116:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 802611a:	bf04      	itt	eq
 802611c:	0200      	lsleq	r0, r0, #8
 802611e:	3308      	addeq	r3, #8
 8026120:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8026124:	bf04      	itt	eq
 8026126:	0100      	lsleq	r0, r0, #4
 8026128:	3304      	addeq	r3, #4
 802612a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 802612e:	bf04      	itt	eq
 8026130:	0080      	lsleq	r0, r0, #2
 8026132:	3302      	addeq	r3, #2
 8026134:	2800      	cmp	r0, #0
 8026136:	db05      	blt.n	8026144 <__hi0bits+0x38>
 8026138:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 802613c:	f103 0301 	add.w	r3, r3, #1
 8026140:	bf08      	it	eq
 8026142:	2320      	moveq	r3, #32
 8026144:	4618      	mov	r0, r3
 8026146:	4770      	bx	lr
 8026148:	2300      	movs	r3, #0
 802614a:	e7e4      	b.n	8026116 <__hi0bits+0xa>

0802614c <__lo0bits>:
 802614c:	6803      	ldr	r3, [r0, #0]
 802614e:	f013 0207 	ands.w	r2, r3, #7
 8026152:	4601      	mov	r1, r0
 8026154:	d00b      	beq.n	802616e <__lo0bits+0x22>
 8026156:	07da      	lsls	r2, r3, #31
 8026158:	d424      	bmi.n	80261a4 <__lo0bits+0x58>
 802615a:	0798      	lsls	r0, r3, #30
 802615c:	bf49      	itett	mi
 802615e:	085b      	lsrmi	r3, r3, #1
 8026160:	089b      	lsrpl	r3, r3, #2
 8026162:	2001      	movmi	r0, #1
 8026164:	600b      	strmi	r3, [r1, #0]
 8026166:	bf5c      	itt	pl
 8026168:	600b      	strpl	r3, [r1, #0]
 802616a:	2002      	movpl	r0, #2
 802616c:	4770      	bx	lr
 802616e:	b298      	uxth	r0, r3
 8026170:	b9b0      	cbnz	r0, 80261a0 <__lo0bits+0x54>
 8026172:	0c1b      	lsrs	r3, r3, #16
 8026174:	2010      	movs	r0, #16
 8026176:	f013 0fff 	tst.w	r3, #255	; 0xff
 802617a:	bf04      	itt	eq
 802617c:	0a1b      	lsreq	r3, r3, #8
 802617e:	3008      	addeq	r0, #8
 8026180:	071a      	lsls	r2, r3, #28
 8026182:	bf04      	itt	eq
 8026184:	091b      	lsreq	r3, r3, #4
 8026186:	3004      	addeq	r0, #4
 8026188:	079a      	lsls	r2, r3, #30
 802618a:	bf04      	itt	eq
 802618c:	089b      	lsreq	r3, r3, #2
 802618e:	3002      	addeq	r0, #2
 8026190:	07da      	lsls	r2, r3, #31
 8026192:	d403      	bmi.n	802619c <__lo0bits+0x50>
 8026194:	085b      	lsrs	r3, r3, #1
 8026196:	f100 0001 	add.w	r0, r0, #1
 802619a:	d005      	beq.n	80261a8 <__lo0bits+0x5c>
 802619c:	600b      	str	r3, [r1, #0]
 802619e:	4770      	bx	lr
 80261a0:	4610      	mov	r0, r2
 80261a2:	e7e8      	b.n	8026176 <__lo0bits+0x2a>
 80261a4:	2000      	movs	r0, #0
 80261a6:	4770      	bx	lr
 80261a8:	2020      	movs	r0, #32
 80261aa:	4770      	bx	lr

080261ac <__i2b>:
 80261ac:	b510      	push	{r4, lr}
 80261ae:	460c      	mov	r4, r1
 80261b0:	2101      	movs	r1, #1
 80261b2:	f7ff feff 	bl	8025fb4 <_Balloc>
 80261b6:	4602      	mov	r2, r0
 80261b8:	b928      	cbnz	r0, 80261c6 <__i2b+0x1a>
 80261ba:	4b05      	ldr	r3, [pc, #20]	; (80261d0 <__i2b+0x24>)
 80261bc:	4805      	ldr	r0, [pc, #20]	; (80261d4 <__i2b+0x28>)
 80261be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80261c2:	f7fe fd3d 	bl	8024c40 <__assert_func>
 80261c6:	2301      	movs	r3, #1
 80261c8:	6144      	str	r4, [r0, #20]
 80261ca:	6103      	str	r3, [r0, #16]
 80261cc:	bd10      	pop	{r4, pc}
 80261ce:	bf00      	nop
 80261d0:	08043569 	.word	0x08043569
 80261d4:	080435e6 	.word	0x080435e6

080261d8 <__multiply>:
 80261d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80261dc:	4614      	mov	r4, r2
 80261de:	690a      	ldr	r2, [r1, #16]
 80261e0:	6923      	ldr	r3, [r4, #16]
 80261e2:	429a      	cmp	r2, r3
 80261e4:	bfb8      	it	lt
 80261e6:	460b      	movlt	r3, r1
 80261e8:	460d      	mov	r5, r1
 80261ea:	bfbc      	itt	lt
 80261ec:	4625      	movlt	r5, r4
 80261ee:	461c      	movlt	r4, r3
 80261f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80261f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80261f8:	68ab      	ldr	r3, [r5, #8]
 80261fa:	6869      	ldr	r1, [r5, #4]
 80261fc:	eb0a 0709 	add.w	r7, sl, r9
 8026200:	42bb      	cmp	r3, r7
 8026202:	b085      	sub	sp, #20
 8026204:	bfb8      	it	lt
 8026206:	3101      	addlt	r1, #1
 8026208:	f7ff fed4 	bl	8025fb4 <_Balloc>
 802620c:	b930      	cbnz	r0, 802621c <__multiply+0x44>
 802620e:	4602      	mov	r2, r0
 8026210:	4b42      	ldr	r3, [pc, #264]	; (802631c <__multiply+0x144>)
 8026212:	4843      	ldr	r0, [pc, #268]	; (8026320 <__multiply+0x148>)
 8026214:	f240 115d 	movw	r1, #349	; 0x15d
 8026218:	f7fe fd12 	bl	8024c40 <__assert_func>
 802621c:	f100 0614 	add.w	r6, r0, #20
 8026220:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8026224:	4633      	mov	r3, r6
 8026226:	2200      	movs	r2, #0
 8026228:	4543      	cmp	r3, r8
 802622a:	d31e      	bcc.n	802626a <__multiply+0x92>
 802622c:	f105 0c14 	add.w	ip, r5, #20
 8026230:	f104 0314 	add.w	r3, r4, #20
 8026234:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8026238:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 802623c:	9202      	str	r2, [sp, #8]
 802623e:	ebac 0205 	sub.w	r2, ip, r5
 8026242:	3a15      	subs	r2, #21
 8026244:	f022 0203 	bic.w	r2, r2, #3
 8026248:	3204      	adds	r2, #4
 802624a:	f105 0115 	add.w	r1, r5, #21
 802624e:	458c      	cmp	ip, r1
 8026250:	bf38      	it	cc
 8026252:	2204      	movcc	r2, #4
 8026254:	9201      	str	r2, [sp, #4]
 8026256:	9a02      	ldr	r2, [sp, #8]
 8026258:	9303      	str	r3, [sp, #12]
 802625a:	429a      	cmp	r2, r3
 802625c:	d808      	bhi.n	8026270 <__multiply+0x98>
 802625e:	2f00      	cmp	r7, #0
 8026260:	dc55      	bgt.n	802630e <__multiply+0x136>
 8026262:	6107      	str	r7, [r0, #16]
 8026264:	b005      	add	sp, #20
 8026266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802626a:	f843 2b04 	str.w	r2, [r3], #4
 802626e:	e7db      	b.n	8026228 <__multiply+0x50>
 8026270:	f8b3 a000 	ldrh.w	sl, [r3]
 8026274:	f1ba 0f00 	cmp.w	sl, #0
 8026278:	d020      	beq.n	80262bc <__multiply+0xe4>
 802627a:	f105 0e14 	add.w	lr, r5, #20
 802627e:	46b1      	mov	r9, r6
 8026280:	2200      	movs	r2, #0
 8026282:	f85e 4b04 	ldr.w	r4, [lr], #4
 8026286:	f8d9 b000 	ldr.w	fp, [r9]
 802628a:	b2a1      	uxth	r1, r4
 802628c:	fa1f fb8b 	uxth.w	fp, fp
 8026290:	fb0a b101 	mla	r1, sl, r1, fp
 8026294:	4411      	add	r1, r2
 8026296:	f8d9 2000 	ldr.w	r2, [r9]
 802629a:	0c24      	lsrs	r4, r4, #16
 802629c:	0c12      	lsrs	r2, r2, #16
 802629e:	fb0a 2404 	mla	r4, sl, r4, r2
 80262a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80262a6:	b289      	uxth	r1, r1
 80262a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80262ac:	45f4      	cmp	ip, lr
 80262ae:	f849 1b04 	str.w	r1, [r9], #4
 80262b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80262b6:	d8e4      	bhi.n	8026282 <__multiply+0xaa>
 80262b8:	9901      	ldr	r1, [sp, #4]
 80262ba:	5072      	str	r2, [r6, r1]
 80262bc:	9a03      	ldr	r2, [sp, #12]
 80262be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80262c2:	3304      	adds	r3, #4
 80262c4:	f1b9 0f00 	cmp.w	r9, #0
 80262c8:	d01f      	beq.n	802630a <__multiply+0x132>
 80262ca:	6834      	ldr	r4, [r6, #0]
 80262cc:	f105 0114 	add.w	r1, r5, #20
 80262d0:	46b6      	mov	lr, r6
 80262d2:	f04f 0a00 	mov.w	sl, #0
 80262d6:	880a      	ldrh	r2, [r1, #0]
 80262d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80262dc:	fb09 b202 	mla	r2, r9, r2, fp
 80262e0:	4492      	add	sl, r2
 80262e2:	b2a4      	uxth	r4, r4
 80262e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80262e8:	f84e 4b04 	str.w	r4, [lr], #4
 80262ec:	f851 4b04 	ldr.w	r4, [r1], #4
 80262f0:	f8be 2000 	ldrh.w	r2, [lr]
 80262f4:	0c24      	lsrs	r4, r4, #16
 80262f6:	fb09 2404 	mla	r4, r9, r4, r2
 80262fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80262fe:	458c      	cmp	ip, r1
 8026300:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8026304:	d8e7      	bhi.n	80262d6 <__multiply+0xfe>
 8026306:	9a01      	ldr	r2, [sp, #4]
 8026308:	50b4      	str	r4, [r6, r2]
 802630a:	3604      	adds	r6, #4
 802630c:	e7a3      	b.n	8026256 <__multiply+0x7e>
 802630e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8026312:	2b00      	cmp	r3, #0
 8026314:	d1a5      	bne.n	8026262 <__multiply+0x8a>
 8026316:	3f01      	subs	r7, #1
 8026318:	e7a1      	b.n	802625e <__multiply+0x86>
 802631a:	bf00      	nop
 802631c:	08043569 	.word	0x08043569
 8026320:	080435e6 	.word	0x080435e6

08026324 <__pow5mult>:
 8026324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8026328:	4615      	mov	r5, r2
 802632a:	f012 0203 	ands.w	r2, r2, #3
 802632e:	4606      	mov	r6, r0
 8026330:	460f      	mov	r7, r1
 8026332:	d007      	beq.n	8026344 <__pow5mult+0x20>
 8026334:	4c25      	ldr	r4, [pc, #148]	; (80263cc <__pow5mult+0xa8>)
 8026336:	3a01      	subs	r2, #1
 8026338:	2300      	movs	r3, #0
 802633a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802633e:	f7ff fe9b 	bl	8026078 <__multadd>
 8026342:	4607      	mov	r7, r0
 8026344:	10ad      	asrs	r5, r5, #2
 8026346:	d03d      	beq.n	80263c4 <__pow5mult+0xa0>
 8026348:	6a74      	ldr	r4, [r6, #36]	; 0x24
 802634a:	b97c      	cbnz	r4, 802636c <__pow5mult+0x48>
 802634c:	2010      	movs	r0, #16
 802634e:	f7fc f8a9 	bl	80224a4 <malloc>
 8026352:	4602      	mov	r2, r0
 8026354:	6270      	str	r0, [r6, #36]	; 0x24
 8026356:	b928      	cbnz	r0, 8026364 <__pow5mult+0x40>
 8026358:	4b1d      	ldr	r3, [pc, #116]	; (80263d0 <__pow5mult+0xac>)
 802635a:	481e      	ldr	r0, [pc, #120]	; (80263d4 <__pow5mult+0xb0>)
 802635c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8026360:	f7fe fc6e 	bl	8024c40 <__assert_func>
 8026364:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8026368:	6004      	str	r4, [r0, #0]
 802636a:	60c4      	str	r4, [r0, #12]
 802636c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8026370:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8026374:	b94c      	cbnz	r4, 802638a <__pow5mult+0x66>
 8026376:	f240 2171 	movw	r1, #625	; 0x271
 802637a:	4630      	mov	r0, r6
 802637c:	f7ff ff16 	bl	80261ac <__i2b>
 8026380:	2300      	movs	r3, #0
 8026382:	f8c8 0008 	str.w	r0, [r8, #8]
 8026386:	4604      	mov	r4, r0
 8026388:	6003      	str	r3, [r0, #0]
 802638a:	f04f 0900 	mov.w	r9, #0
 802638e:	07eb      	lsls	r3, r5, #31
 8026390:	d50a      	bpl.n	80263a8 <__pow5mult+0x84>
 8026392:	4639      	mov	r1, r7
 8026394:	4622      	mov	r2, r4
 8026396:	4630      	mov	r0, r6
 8026398:	f7ff ff1e 	bl	80261d8 <__multiply>
 802639c:	4639      	mov	r1, r7
 802639e:	4680      	mov	r8, r0
 80263a0:	4630      	mov	r0, r6
 80263a2:	f7ff fe47 	bl	8026034 <_Bfree>
 80263a6:	4647      	mov	r7, r8
 80263a8:	106d      	asrs	r5, r5, #1
 80263aa:	d00b      	beq.n	80263c4 <__pow5mult+0xa0>
 80263ac:	6820      	ldr	r0, [r4, #0]
 80263ae:	b938      	cbnz	r0, 80263c0 <__pow5mult+0x9c>
 80263b0:	4622      	mov	r2, r4
 80263b2:	4621      	mov	r1, r4
 80263b4:	4630      	mov	r0, r6
 80263b6:	f7ff ff0f 	bl	80261d8 <__multiply>
 80263ba:	6020      	str	r0, [r4, #0]
 80263bc:	f8c0 9000 	str.w	r9, [r0]
 80263c0:	4604      	mov	r4, r0
 80263c2:	e7e4      	b.n	802638e <__pow5mult+0x6a>
 80263c4:	4638      	mov	r0, r7
 80263c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80263ca:	bf00      	nop
 80263cc:	08043738 	.word	0x08043738
 80263d0:	08042f80 	.word	0x08042f80
 80263d4:	080435e6 	.word	0x080435e6

080263d8 <__lshift>:
 80263d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80263dc:	460c      	mov	r4, r1
 80263de:	6849      	ldr	r1, [r1, #4]
 80263e0:	6923      	ldr	r3, [r4, #16]
 80263e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80263e6:	68a3      	ldr	r3, [r4, #8]
 80263e8:	4607      	mov	r7, r0
 80263ea:	4691      	mov	r9, r2
 80263ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80263f0:	f108 0601 	add.w	r6, r8, #1
 80263f4:	42b3      	cmp	r3, r6
 80263f6:	db0b      	blt.n	8026410 <__lshift+0x38>
 80263f8:	4638      	mov	r0, r7
 80263fa:	f7ff fddb 	bl	8025fb4 <_Balloc>
 80263fe:	4605      	mov	r5, r0
 8026400:	b948      	cbnz	r0, 8026416 <__lshift+0x3e>
 8026402:	4602      	mov	r2, r0
 8026404:	4b28      	ldr	r3, [pc, #160]	; (80264a8 <__lshift+0xd0>)
 8026406:	4829      	ldr	r0, [pc, #164]	; (80264ac <__lshift+0xd4>)
 8026408:	f240 11d9 	movw	r1, #473	; 0x1d9
 802640c:	f7fe fc18 	bl	8024c40 <__assert_func>
 8026410:	3101      	adds	r1, #1
 8026412:	005b      	lsls	r3, r3, #1
 8026414:	e7ee      	b.n	80263f4 <__lshift+0x1c>
 8026416:	2300      	movs	r3, #0
 8026418:	f100 0114 	add.w	r1, r0, #20
 802641c:	f100 0210 	add.w	r2, r0, #16
 8026420:	4618      	mov	r0, r3
 8026422:	4553      	cmp	r3, sl
 8026424:	db33      	blt.n	802648e <__lshift+0xb6>
 8026426:	6920      	ldr	r0, [r4, #16]
 8026428:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802642c:	f104 0314 	add.w	r3, r4, #20
 8026430:	f019 091f 	ands.w	r9, r9, #31
 8026434:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8026438:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 802643c:	d02b      	beq.n	8026496 <__lshift+0xbe>
 802643e:	f1c9 0e20 	rsb	lr, r9, #32
 8026442:	468a      	mov	sl, r1
 8026444:	2200      	movs	r2, #0
 8026446:	6818      	ldr	r0, [r3, #0]
 8026448:	fa00 f009 	lsl.w	r0, r0, r9
 802644c:	4302      	orrs	r2, r0
 802644e:	f84a 2b04 	str.w	r2, [sl], #4
 8026452:	f853 2b04 	ldr.w	r2, [r3], #4
 8026456:	459c      	cmp	ip, r3
 8026458:	fa22 f20e 	lsr.w	r2, r2, lr
 802645c:	d8f3      	bhi.n	8026446 <__lshift+0x6e>
 802645e:	ebac 0304 	sub.w	r3, ip, r4
 8026462:	3b15      	subs	r3, #21
 8026464:	f023 0303 	bic.w	r3, r3, #3
 8026468:	3304      	adds	r3, #4
 802646a:	f104 0015 	add.w	r0, r4, #21
 802646e:	4584      	cmp	ip, r0
 8026470:	bf38      	it	cc
 8026472:	2304      	movcc	r3, #4
 8026474:	50ca      	str	r2, [r1, r3]
 8026476:	b10a      	cbz	r2, 802647c <__lshift+0xa4>
 8026478:	f108 0602 	add.w	r6, r8, #2
 802647c:	3e01      	subs	r6, #1
 802647e:	4638      	mov	r0, r7
 8026480:	612e      	str	r6, [r5, #16]
 8026482:	4621      	mov	r1, r4
 8026484:	f7ff fdd6 	bl	8026034 <_Bfree>
 8026488:	4628      	mov	r0, r5
 802648a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802648e:	f842 0f04 	str.w	r0, [r2, #4]!
 8026492:	3301      	adds	r3, #1
 8026494:	e7c5      	b.n	8026422 <__lshift+0x4a>
 8026496:	3904      	subs	r1, #4
 8026498:	f853 2b04 	ldr.w	r2, [r3], #4
 802649c:	f841 2f04 	str.w	r2, [r1, #4]!
 80264a0:	459c      	cmp	ip, r3
 80264a2:	d8f9      	bhi.n	8026498 <__lshift+0xc0>
 80264a4:	e7ea      	b.n	802647c <__lshift+0xa4>
 80264a6:	bf00      	nop
 80264a8:	08043569 	.word	0x08043569
 80264ac:	080435e6 	.word	0x080435e6

080264b0 <__mcmp>:
 80264b0:	b530      	push	{r4, r5, lr}
 80264b2:	6902      	ldr	r2, [r0, #16]
 80264b4:	690c      	ldr	r4, [r1, #16]
 80264b6:	1b12      	subs	r2, r2, r4
 80264b8:	d10e      	bne.n	80264d8 <__mcmp+0x28>
 80264ba:	f100 0314 	add.w	r3, r0, #20
 80264be:	3114      	adds	r1, #20
 80264c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80264c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80264c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80264cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80264d0:	42a5      	cmp	r5, r4
 80264d2:	d003      	beq.n	80264dc <__mcmp+0x2c>
 80264d4:	d305      	bcc.n	80264e2 <__mcmp+0x32>
 80264d6:	2201      	movs	r2, #1
 80264d8:	4610      	mov	r0, r2
 80264da:	bd30      	pop	{r4, r5, pc}
 80264dc:	4283      	cmp	r3, r0
 80264de:	d3f3      	bcc.n	80264c8 <__mcmp+0x18>
 80264e0:	e7fa      	b.n	80264d8 <__mcmp+0x28>
 80264e2:	f04f 32ff 	mov.w	r2, #4294967295
 80264e6:	e7f7      	b.n	80264d8 <__mcmp+0x28>

080264e8 <__mdiff>:
 80264e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80264ec:	460c      	mov	r4, r1
 80264ee:	4606      	mov	r6, r0
 80264f0:	4611      	mov	r1, r2
 80264f2:	4620      	mov	r0, r4
 80264f4:	4617      	mov	r7, r2
 80264f6:	f7ff ffdb 	bl	80264b0 <__mcmp>
 80264fa:	1e05      	subs	r5, r0, #0
 80264fc:	d110      	bne.n	8026520 <__mdiff+0x38>
 80264fe:	4629      	mov	r1, r5
 8026500:	4630      	mov	r0, r6
 8026502:	f7ff fd57 	bl	8025fb4 <_Balloc>
 8026506:	b930      	cbnz	r0, 8026516 <__mdiff+0x2e>
 8026508:	4b39      	ldr	r3, [pc, #228]	; (80265f0 <__mdiff+0x108>)
 802650a:	4602      	mov	r2, r0
 802650c:	f240 2132 	movw	r1, #562	; 0x232
 8026510:	4838      	ldr	r0, [pc, #224]	; (80265f4 <__mdiff+0x10c>)
 8026512:	f7fe fb95 	bl	8024c40 <__assert_func>
 8026516:	2301      	movs	r3, #1
 8026518:	e9c0 3504 	strd	r3, r5, [r0, #16]
 802651c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026520:	bfa4      	itt	ge
 8026522:	463b      	movge	r3, r7
 8026524:	4627      	movge	r7, r4
 8026526:	4630      	mov	r0, r6
 8026528:	6879      	ldr	r1, [r7, #4]
 802652a:	bfa6      	itte	ge
 802652c:	461c      	movge	r4, r3
 802652e:	2500      	movge	r5, #0
 8026530:	2501      	movlt	r5, #1
 8026532:	f7ff fd3f 	bl	8025fb4 <_Balloc>
 8026536:	b920      	cbnz	r0, 8026542 <__mdiff+0x5a>
 8026538:	4b2d      	ldr	r3, [pc, #180]	; (80265f0 <__mdiff+0x108>)
 802653a:	4602      	mov	r2, r0
 802653c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8026540:	e7e6      	b.n	8026510 <__mdiff+0x28>
 8026542:	693e      	ldr	r6, [r7, #16]
 8026544:	60c5      	str	r5, [r0, #12]
 8026546:	6925      	ldr	r5, [r4, #16]
 8026548:	f107 0114 	add.w	r1, r7, #20
 802654c:	f104 0914 	add.w	r9, r4, #20
 8026550:	f100 0e14 	add.w	lr, r0, #20
 8026554:	f107 0210 	add.w	r2, r7, #16
 8026558:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 802655c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8026560:	46f2      	mov	sl, lr
 8026562:	2700      	movs	r7, #0
 8026564:	f859 3b04 	ldr.w	r3, [r9], #4
 8026568:	f852 bf04 	ldr.w	fp, [r2, #4]!
 802656c:	fa1f f883 	uxth.w	r8, r3
 8026570:	fa17 f78b 	uxtah	r7, r7, fp
 8026574:	0c1b      	lsrs	r3, r3, #16
 8026576:	eba7 0808 	sub.w	r8, r7, r8
 802657a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 802657e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8026582:	fa1f f888 	uxth.w	r8, r8
 8026586:	141f      	asrs	r7, r3, #16
 8026588:	454d      	cmp	r5, r9
 802658a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 802658e:	f84a 3b04 	str.w	r3, [sl], #4
 8026592:	d8e7      	bhi.n	8026564 <__mdiff+0x7c>
 8026594:	1b2b      	subs	r3, r5, r4
 8026596:	3b15      	subs	r3, #21
 8026598:	f023 0303 	bic.w	r3, r3, #3
 802659c:	3304      	adds	r3, #4
 802659e:	3415      	adds	r4, #21
 80265a0:	42a5      	cmp	r5, r4
 80265a2:	bf38      	it	cc
 80265a4:	2304      	movcc	r3, #4
 80265a6:	4419      	add	r1, r3
 80265a8:	4473      	add	r3, lr
 80265aa:	469e      	mov	lr, r3
 80265ac:	460d      	mov	r5, r1
 80265ae:	4565      	cmp	r5, ip
 80265b0:	d30e      	bcc.n	80265d0 <__mdiff+0xe8>
 80265b2:	f10c 0203 	add.w	r2, ip, #3
 80265b6:	1a52      	subs	r2, r2, r1
 80265b8:	f022 0203 	bic.w	r2, r2, #3
 80265bc:	3903      	subs	r1, #3
 80265be:	458c      	cmp	ip, r1
 80265c0:	bf38      	it	cc
 80265c2:	2200      	movcc	r2, #0
 80265c4:	441a      	add	r2, r3
 80265c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80265ca:	b17b      	cbz	r3, 80265ec <__mdiff+0x104>
 80265cc:	6106      	str	r6, [r0, #16]
 80265ce:	e7a5      	b.n	802651c <__mdiff+0x34>
 80265d0:	f855 8b04 	ldr.w	r8, [r5], #4
 80265d4:	fa17 f488 	uxtah	r4, r7, r8
 80265d8:	1422      	asrs	r2, r4, #16
 80265da:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80265de:	b2a4      	uxth	r4, r4
 80265e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80265e4:	f84e 4b04 	str.w	r4, [lr], #4
 80265e8:	1417      	asrs	r7, r2, #16
 80265ea:	e7e0      	b.n	80265ae <__mdiff+0xc6>
 80265ec:	3e01      	subs	r6, #1
 80265ee:	e7ea      	b.n	80265c6 <__mdiff+0xde>
 80265f0:	08043569 	.word	0x08043569
 80265f4:	080435e6 	.word	0x080435e6

080265f8 <__d2b>:
 80265f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80265fc:	4689      	mov	r9, r1
 80265fe:	2101      	movs	r1, #1
 8026600:	ec57 6b10 	vmov	r6, r7, d0
 8026604:	4690      	mov	r8, r2
 8026606:	f7ff fcd5 	bl	8025fb4 <_Balloc>
 802660a:	4604      	mov	r4, r0
 802660c:	b930      	cbnz	r0, 802661c <__d2b+0x24>
 802660e:	4602      	mov	r2, r0
 8026610:	4b25      	ldr	r3, [pc, #148]	; (80266a8 <__d2b+0xb0>)
 8026612:	4826      	ldr	r0, [pc, #152]	; (80266ac <__d2b+0xb4>)
 8026614:	f240 310a 	movw	r1, #778	; 0x30a
 8026618:	f7fe fb12 	bl	8024c40 <__assert_func>
 802661c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8026620:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8026624:	bb35      	cbnz	r5, 8026674 <__d2b+0x7c>
 8026626:	2e00      	cmp	r6, #0
 8026628:	9301      	str	r3, [sp, #4]
 802662a:	d028      	beq.n	802667e <__d2b+0x86>
 802662c:	4668      	mov	r0, sp
 802662e:	9600      	str	r6, [sp, #0]
 8026630:	f7ff fd8c 	bl	802614c <__lo0bits>
 8026634:	9900      	ldr	r1, [sp, #0]
 8026636:	b300      	cbz	r0, 802667a <__d2b+0x82>
 8026638:	9a01      	ldr	r2, [sp, #4]
 802663a:	f1c0 0320 	rsb	r3, r0, #32
 802663e:	fa02 f303 	lsl.w	r3, r2, r3
 8026642:	430b      	orrs	r3, r1
 8026644:	40c2      	lsrs	r2, r0
 8026646:	6163      	str	r3, [r4, #20]
 8026648:	9201      	str	r2, [sp, #4]
 802664a:	9b01      	ldr	r3, [sp, #4]
 802664c:	61a3      	str	r3, [r4, #24]
 802664e:	2b00      	cmp	r3, #0
 8026650:	bf14      	ite	ne
 8026652:	2202      	movne	r2, #2
 8026654:	2201      	moveq	r2, #1
 8026656:	6122      	str	r2, [r4, #16]
 8026658:	b1d5      	cbz	r5, 8026690 <__d2b+0x98>
 802665a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 802665e:	4405      	add	r5, r0
 8026660:	f8c9 5000 	str.w	r5, [r9]
 8026664:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8026668:	f8c8 0000 	str.w	r0, [r8]
 802666c:	4620      	mov	r0, r4
 802666e:	b003      	add	sp, #12
 8026670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8026678:	e7d5      	b.n	8026626 <__d2b+0x2e>
 802667a:	6161      	str	r1, [r4, #20]
 802667c:	e7e5      	b.n	802664a <__d2b+0x52>
 802667e:	a801      	add	r0, sp, #4
 8026680:	f7ff fd64 	bl	802614c <__lo0bits>
 8026684:	9b01      	ldr	r3, [sp, #4]
 8026686:	6163      	str	r3, [r4, #20]
 8026688:	2201      	movs	r2, #1
 802668a:	6122      	str	r2, [r4, #16]
 802668c:	3020      	adds	r0, #32
 802668e:	e7e3      	b.n	8026658 <__d2b+0x60>
 8026690:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8026694:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8026698:	f8c9 0000 	str.w	r0, [r9]
 802669c:	6918      	ldr	r0, [r3, #16]
 802669e:	f7ff fd35 	bl	802610c <__hi0bits>
 80266a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80266a6:	e7df      	b.n	8026668 <__d2b+0x70>
 80266a8:	08043569 	.word	0x08043569
 80266ac:	080435e6 	.word	0x080435e6

080266b0 <_calloc_r>:
 80266b0:	b513      	push	{r0, r1, r4, lr}
 80266b2:	434a      	muls	r2, r1
 80266b4:	4611      	mov	r1, r2
 80266b6:	9201      	str	r2, [sp, #4]
 80266b8:	f7fc fa10 	bl	8022adc <_malloc_r>
 80266bc:	4604      	mov	r4, r0
 80266be:	b118      	cbz	r0, 80266c8 <_calloc_r+0x18>
 80266c0:	9a01      	ldr	r2, [sp, #4]
 80266c2:	2100      	movs	r1, #0
 80266c4:	f7fb ff34 	bl	8022530 <memset>
 80266c8:	4620      	mov	r0, r4
 80266ca:	b002      	add	sp, #8
 80266cc:	bd10      	pop	{r4, pc}

080266ce <_realloc_r>:
 80266ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80266d0:	4607      	mov	r7, r0
 80266d2:	4614      	mov	r4, r2
 80266d4:	460e      	mov	r6, r1
 80266d6:	b921      	cbnz	r1, 80266e2 <_realloc_r+0x14>
 80266d8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80266dc:	4611      	mov	r1, r2
 80266de:	f7fc b9fd 	b.w	8022adc <_malloc_r>
 80266e2:	b922      	cbnz	r2, 80266ee <_realloc_r+0x20>
 80266e4:	f7fc f9aa 	bl	8022a3c <_free_r>
 80266e8:	4625      	mov	r5, r4
 80266ea:	4628      	mov	r0, r5
 80266ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80266ee:	f000 fef7 	bl	80274e0 <_malloc_usable_size_r>
 80266f2:	42a0      	cmp	r0, r4
 80266f4:	d20f      	bcs.n	8026716 <_realloc_r+0x48>
 80266f6:	4621      	mov	r1, r4
 80266f8:	4638      	mov	r0, r7
 80266fa:	f7fc f9ef 	bl	8022adc <_malloc_r>
 80266fe:	4605      	mov	r5, r0
 8026700:	2800      	cmp	r0, #0
 8026702:	d0f2      	beq.n	80266ea <_realloc_r+0x1c>
 8026704:	4631      	mov	r1, r6
 8026706:	4622      	mov	r2, r4
 8026708:	f7fb feea 	bl	80224e0 <memcpy>
 802670c:	4631      	mov	r1, r6
 802670e:	4638      	mov	r0, r7
 8026710:	f7fc f994 	bl	8022a3c <_free_r>
 8026714:	e7e9      	b.n	80266ea <_realloc_r+0x1c>
 8026716:	4635      	mov	r5, r6
 8026718:	e7e7      	b.n	80266ea <_realloc_r+0x1c>

0802671a <__ssputs_r>:
 802671a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802671e:	688e      	ldr	r6, [r1, #8]
 8026720:	429e      	cmp	r6, r3
 8026722:	4682      	mov	sl, r0
 8026724:	460c      	mov	r4, r1
 8026726:	4690      	mov	r8, r2
 8026728:	461f      	mov	r7, r3
 802672a:	d838      	bhi.n	802679e <__ssputs_r+0x84>
 802672c:	898a      	ldrh	r2, [r1, #12]
 802672e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8026732:	d032      	beq.n	802679a <__ssputs_r+0x80>
 8026734:	6825      	ldr	r5, [r4, #0]
 8026736:	6909      	ldr	r1, [r1, #16]
 8026738:	eba5 0901 	sub.w	r9, r5, r1
 802673c:	6965      	ldr	r5, [r4, #20]
 802673e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8026742:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8026746:	3301      	adds	r3, #1
 8026748:	444b      	add	r3, r9
 802674a:	106d      	asrs	r5, r5, #1
 802674c:	429d      	cmp	r5, r3
 802674e:	bf38      	it	cc
 8026750:	461d      	movcc	r5, r3
 8026752:	0553      	lsls	r3, r2, #21
 8026754:	d531      	bpl.n	80267ba <__ssputs_r+0xa0>
 8026756:	4629      	mov	r1, r5
 8026758:	f7fc f9c0 	bl	8022adc <_malloc_r>
 802675c:	4606      	mov	r6, r0
 802675e:	b950      	cbnz	r0, 8026776 <__ssputs_r+0x5c>
 8026760:	230c      	movs	r3, #12
 8026762:	f8ca 3000 	str.w	r3, [sl]
 8026766:	89a3      	ldrh	r3, [r4, #12]
 8026768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802676c:	81a3      	strh	r3, [r4, #12]
 802676e:	f04f 30ff 	mov.w	r0, #4294967295
 8026772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026776:	6921      	ldr	r1, [r4, #16]
 8026778:	464a      	mov	r2, r9
 802677a:	f7fb feb1 	bl	80224e0 <memcpy>
 802677e:	89a3      	ldrh	r3, [r4, #12]
 8026780:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8026784:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8026788:	81a3      	strh	r3, [r4, #12]
 802678a:	6126      	str	r6, [r4, #16]
 802678c:	6165      	str	r5, [r4, #20]
 802678e:	444e      	add	r6, r9
 8026790:	eba5 0509 	sub.w	r5, r5, r9
 8026794:	6026      	str	r6, [r4, #0]
 8026796:	60a5      	str	r5, [r4, #8]
 8026798:	463e      	mov	r6, r7
 802679a:	42be      	cmp	r6, r7
 802679c:	d900      	bls.n	80267a0 <__ssputs_r+0x86>
 802679e:	463e      	mov	r6, r7
 80267a0:	4632      	mov	r2, r6
 80267a2:	6820      	ldr	r0, [r4, #0]
 80267a4:	4641      	mov	r1, r8
 80267a6:	f7fb fea9 	bl	80224fc <memmove>
 80267aa:	68a3      	ldr	r3, [r4, #8]
 80267ac:	6822      	ldr	r2, [r4, #0]
 80267ae:	1b9b      	subs	r3, r3, r6
 80267b0:	4432      	add	r2, r6
 80267b2:	60a3      	str	r3, [r4, #8]
 80267b4:	6022      	str	r2, [r4, #0]
 80267b6:	2000      	movs	r0, #0
 80267b8:	e7db      	b.n	8026772 <__ssputs_r+0x58>
 80267ba:	462a      	mov	r2, r5
 80267bc:	f7ff ff87 	bl	80266ce <_realloc_r>
 80267c0:	4606      	mov	r6, r0
 80267c2:	2800      	cmp	r0, #0
 80267c4:	d1e1      	bne.n	802678a <__ssputs_r+0x70>
 80267c6:	6921      	ldr	r1, [r4, #16]
 80267c8:	4650      	mov	r0, sl
 80267ca:	f7fc f937 	bl	8022a3c <_free_r>
 80267ce:	e7c7      	b.n	8026760 <__ssputs_r+0x46>

080267d0 <_svfiprintf_r>:
 80267d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80267d4:	4698      	mov	r8, r3
 80267d6:	898b      	ldrh	r3, [r1, #12]
 80267d8:	061b      	lsls	r3, r3, #24
 80267da:	b09d      	sub	sp, #116	; 0x74
 80267dc:	4607      	mov	r7, r0
 80267de:	460d      	mov	r5, r1
 80267e0:	4614      	mov	r4, r2
 80267e2:	d50e      	bpl.n	8026802 <_svfiprintf_r+0x32>
 80267e4:	690b      	ldr	r3, [r1, #16]
 80267e6:	b963      	cbnz	r3, 8026802 <_svfiprintf_r+0x32>
 80267e8:	2140      	movs	r1, #64	; 0x40
 80267ea:	f7fc f977 	bl	8022adc <_malloc_r>
 80267ee:	6028      	str	r0, [r5, #0]
 80267f0:	6128      	str	r0, [r5, #16]
 80267f2:	b920      	cbnz	r0, 80267fe <_svfiprintf_r+0x2e>
 80267f4:	230c      	movs	r3, #12
 80267f6:	603b      	str	r3, [r7, #0]
 80267f8:	f04f 30ff 	mov.w	r0, #4294967295
 80267fc:	e0d1      	b.n	80269a2 <_svfiprintf_r+0x1d2>
 80267fe:	2340      	movs	r3, #64	; 0x40
 8026800:	616b      	str	r3, [r5, #20]
 8026802:	2300      	movs	r3, #0
 8026804:	9309      	str	r3, [sp, #36]	; 0x24
 8026806:	2320      	movs	r3, #32
 8026808:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802680c:	f8cd 800c 	str.w	r8, [sp, #12]
 8026810:	2330      	movs	r3, #48	; 0x30
 8026812:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80269bc <_svfiprintf_r+0x1ec>
 8026816:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802681a:	f04f 0901 	mov.w	r9, #1
 802681e:	4623      	mov	r3, r4
 8026820:	469a      	mov	sl, r3
 8026822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8026826:	b10a      	cbz	r2, 802682c <_svfiprintf_r+0x5c>
 8026828:	2a25      	cmp	r2, #37	; 0x25
 802682a:	d1f9      	bne.n	8026820 <_svfiprintf_r+0x50>
 802682c:	ebba 0b04 	subs.w	fp, sl, r4
 8026830:	d00b      	beq.n	802684a <_svfiprintf_r+0x7a>
 8026832:	465b      	mov	r3, fp
 8026834:	4622      	mov	r2, r4
 8026836:	4629      	mov	r1, r5
 8026838:	4638      	mov	r0, r7
 802683a:	f7ff ff6e 	bl	802671a <__ssputs_r>
 802683e:	3001      	adds	r0, #1
 8026840:	f000 80aa 	beq.w	8026998 <_svfiprintf_r+0x1c8>
 8026844:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026846:	445a      	add	r2, fp
 8026848:	9209      	str	r2, [sp, #36]	; 0x24
 802684a:	f89a 3000 	ldrb.w	r3, [sl]
 802684e:	2b00      	cmp	r3, #0
 8026850:	f000 80a2 	beq.w	8026998 <_svfiprintf_r+0x1c8>
 8026854:	2300      	movs	r3, #0
 8026856:	f04f 32ff 	mov.w	r2, #4294967295
 802685a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802685e:	f10a 0a01 	add.w	sl, sl, #1
 8026862:	9304      	str	r3, [sp, #16]
 8026864:	9307      	str	r3, [sp, #28]
 8026866:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802686a:	931a      	str	r3, [sp, #104]	; 0x68
 802686c:	4654      	mov	r4, sl
 802686e:	2205      	movs	r2, #5
 8026870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026874:	4851      	ldr	r0, [pc, #324]	; (80269bc <_svfiprintf_r+0x1ec>)
 8026876:	f7d9 fcfb 	bl	8000270 <memchr>
 802687a:	9a04      	ldr	r2, [sp, #16]
 802687c:	b9d8      	cbnz	r0, 80268b6 <_svfiprintf_r+0xe6>
 802687e:	06d0      	lsls	r0, r2, #27
 8026880:	bf44      	itt	mi
 8026882:	2320      	movmi	r3, #32
 8026884:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8026888:	0711      	lsls	r1, r2, #28
 802688a:	bf44      	itt	mi
 802688c:	232b      	movmi	r3, #43	; 0x2b
 802688e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8026892:	f89a 3000 	ldrb.w	r3, [sl]
 8026896:	2b2a      	cmp	r3, #42	; 0x2a
 8026898:	d015      	beq.n	80268c6 <_svfiprintf_r+0xf6>
 802689a:	9a07      	ldr	r2, [sp, #28]
 802689c:	4654      	mov	r4, sl
 802689e:	2000      	movs	r0, #0
 80268a0:	f04f 0c0a 	mov.w	ip, #10
 80268a4:	4621      	mov	r1, r4
 80268a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80268aa:	3b30      	subs	r3, #48	; 0x30
 80268ac:	2b09      	cmp	r3, #9
 80268ae:	d94e      	bls.n	802694e <_svfiprintf_r+0x17e>
 80268b0:	b1b0      	cbz	r0, 80268e0 <_svfiprintf_r+0x110>
 80268b2:	9207      	str	r2, [sp, #28]
 80268b4:	e014      	b.n	80268e0 <_svfiprintf_r+0x110>
 80268b6:	eba0 0308 	sub.w	r3, r0, r8
 80268ba:	fa09 f303 	lsl.w	r3, r9, r3
 80268be:	4313      	orrs	r3, r2
 80268c0:	9304      	str	r3, [sp, #16]
 80268c2:	46a2      	mov	sl, r4
 80268c4:	e7d2      	b.n	802686c <_svfiprintf_r+0x9c>
 80268c6:	9b03      	ldr	r3, [sp, #12]
 80268c8:	1d19      	adds	r1, r3, #4
 80268ca:	681b      	ldr	r3, [r3, #0]
 80268cc:	9103      	str	r1, [sp, #12]
 80268ce:	2b00      	cmp	r3, #0
 80268d0:	bfbb      	ittet	lt
 80268d2:	425b      	neglt	r3, r3
 80268d4:	f042 0202 	orrlt.w	r2, r2, #2
 80268d8:	9307      	strge	r3, [sp, #28]
 80268da:	9307      	strlt	r3, [sp, #28]
 80268dc:	bfb8      	it	lt
 80268de:	9204      	strlt	r2, [sp, #16]
 80268e0:	7823      	ldrb	r3, [r4, #0]
 80268e2:	2b2e      	cmp	r3, #46	; 0x2e
 80268e4:	d10c      	bne.n	8026900 <_svfiprintf_r+0x130>
 80268e6:	7863      	ldrb	r3, [r4, #1]
 80268e8:	2b2a      	cmp	r3, #42	; 0x2a
 80268ea:	d135      	bne.n	8026958 <_svfiprintf_r+0x188>
 80268ec:	9b03      	ldr	r3, [sp, #12]
 80268ee:	1d1a      	adds	r2, r3, #4
 80268f0:	681b      	ldr	r3, [r3, #0]
 80268f2:	9203      	str	r2, [sp, #12]
 80268f4:	2b00      	cmp	r3, #0
 80268f6:	bfb8      	it	lt
 80268f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80268fc:	3402      	adds	r4, #2
 80268fe:	9305      	str	r3, [sp, #20]
 8026900:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80269cc <_svfiprintf_r+0x1fc>
 8026904:	7821      	ldrb	r1, [r4, #0]
 8026906:	2203      	movs	r2, #3
 8026908:	4650      	mov	r0, sl
 802690a:	f7d9 fcb1 	bl	8000270 <memchr>
 802690e:	b140      	cbz	r0, 8026922 <_svfiprintf_r+0x152>
 8026910:	2340      	movs	r3, #64	; 0x40
 8026912:	eba0 000a 	sub.w	r0, r0, sl
 8026916:	fa03 f000 	lsl.w	r0, r3, r0
 802691a:	9b04      	ldr	r3, [sp, #16]
 802691c:	4303      	orrs	r3, r0
 802691e:	3401      	adds	r4, #1
 8026920:	9304      	str	r3, [sp, #16]
 8026922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026926:	4826      	ldr	r0, [pc, #152]	; (80269c0 <_svfiprintf_r+0x1f0>)
 8026928:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802692c:	2206      	movs	r2, #6
 802692e:	f7d9 fc9f 	bl	8000270 <memchr>
 8026932:	2800      	cmp	r0, #0
 8026934:	d038      	beq.n	80269a8 <_svfiprintf_r+0x1d8>
 8026936:	4b23      	ldr	r3, [pc, #140]	; (80269c4 <_svfiprintf_r+0x1f4>)
 8026938:	bb1b      	cbnz	r3, 8026982 <_svfiprintf_r+0x1b2>
 802693a:	9b03      	ldr	r3, [sp, #12]
 802693c:	3307      	adds	r3, #7
 802693e:	f023 0307 	bic.w	r3, r3, #7
 8026942:	3308      	adds	r3, #8
 8026944:	9303      	str	r3, [sp, #12]
 8026946:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026948:	4433      	add	r3, r6
 802694a:	9309      	str	r3, [sp, #36]	; 0x24
 802694c:	e767      	b.n	802681e <_svfiprintf_r+0x4e>
 802694e:	fb0c 3202 	mla	r2, ip, r2, r3
 8026952:	460c      	mov	r4, r1
 8026954:	2001      	movs	r0, #1
 8026956:	e7a5      	b.n	80268a4 <_svfiprintf_r+0xd4>
 8026958:	2300      	movs	r3, #0
 802695a:	3401      	adds	r4, #1
 802695c:	9305      	str	r3, [sp, #20]
 802695e:	4619      	mov	r1, r3
 8026960:	f04f 0c0a 	mov.w	ip, #10
 8026964:	4620      	mov	r0, r4
 8026966:	f810 2b01 	ldrb.w	r2, [r0], #1
 802696a:	3a30      	subs	r2, #48	; 0x30
 802696c:	2a09      	cmp	r2, #9
 802696e:	d903      	bls.n	8026978 <_svfiprintf_r+0x1a8>
 8026970:	2b00      	cmp	r3, #0
 8026972:	d0c5      	beq.n	8026900 <_svfiprintf_r+0x130>
 8026974:	9105      	str	r1, [sp, #20]
 8026976:	e7c3      	b.n	8026900 <_svfiprintf_r+0x130>
 8026978:	fb0c 2101 	mla	r1, ip, r1, r2
 802697c:	4604      	mov	r4, r0
 802697e:	2301      	movs	r3, #1
 8026980:	e7f0      	b.n	8026964 <_svfiprintf_r+0x194>
 8026982:	ab03      	add	r3, sp, #12
 8026984:	9300      	str	r3, [sp, #0]
 8026986:	462a      	mov	r2, r5
 8026988:	4b0f      	ldr	r3, [pc, #60]	; (80269c8 <_svfiprintf_r+0x1f8>)
 802698a:	a904      	add	r1, sp, #16
 802698c:	4638      	mov	r0, r7
 802698e:	f7fc f98f 	bl	8022cb0 <_printf_float>
 8026992:	1c42      	adds	r2, r0, #1
 8026994:	4606      	mov	r6, r0
 8026996:	d1d6      	bne.n	8026946 <_svfiprintf_r+0x176>
 8026998:	89ab      	ldrh	r3, [r5, #12]
 802699a:	065b      	lsls	r3, r3, #25
 802699c:	f53f af2c 	bmi.w	80267f8 <_svfiprintf_r+0x28>
 80269a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80269a2:	b01d      	add	sp, #116	; 0x74
 80269a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80269a8:	ab03      	add	r3, sp, #12
 80269aa:	9300      	str	r3, [sp, #0]
 80269ac:	462a      	mov	r2, r5
 80269ae:	4b06      	ldr	r3, [pc, #24]	; (80269c8 <_svfiprintf_r+0x1f8>)
 80269b0:	a904      	add	r1, sp, #16
 80269b2:	4638      	mov	r0, r7
 80269b4:	f7fc fc08 	bl	80231c8 <_printf_i>
 80269b8:	e7eb      	b.n	8026992 <_svfiprintf_r+0x1c2>
 80269ba:	bf00      	nop
 80269bc:	08043744 	.word	0x08043744
 80269c0:	0804374e 	.word	0x0804374e
 80269c4:	08022cb1 	.word	0x08022cb1
 80269c8:	0802671b 	.word	0x0802671b
 80269cc:	0804374a 	.word	0x0804374a

080269d0 <_sungetc_r>:
 80269d0:	b538      	push	{r3, r4, r5, lr}
 80269d2:	1c4b      	adds	r3, r1, #1
 80269d4:	4614      	mov	r4, r2
 80269d6:	d103      	bne.n	80269e0 <_sungetc_r+0x10>
 80269d8:	f04f 35ff 	mov.w	r5, #4294967295
 80269dc:	4628      	mov	r0, r5
 80269de:	bd38      	pop	{r3, r4, r5, pc}
 80269e0:	8993      	ldrh	r3, [r2, #12]
 80269e2:	f023 0320 	bic.w	r3, r3, #32
 80269e6:	8193      	strh	r3, [r2, #12]
 80269e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80269ea:	6852      	ldr	r2, [r2, #4]
 80269ec:	b2cd      	uxtb	r5, r1
 80269ee:	b18b      	cbz	r3, 8026a14 <_sungetc_r+0x44>
 80269f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80269f2:	4293      	cmp	r3, r2
 80269f4:	dd08      	ble.n	8026a08 <_sungetc_r+0x38>
 80269f6:	6823      	ldr	r3, [r4, #0]
 80269f8:	1e5a      	subs	r2, r3, #1
 80269fa:	6022      	str	r2, [r4, #0]
 80269fc:	f803 5c01 	strb.w	r5, [r3, #-1]
 8026a00:	6863      	ldr	r3, [r4, #4]
 8026a02:	3301      	adds	r3, #1
 8026a04:	6063      	str	r3, [r4, #4]
 8026a06:	e7e9      	b.n	80269dc <_sungetc_r+0xc>
 8026a08:	4621      	mov	r1, r4
 8026a0a:	f000 fced 	bl	80273e8 <__submore>
 8026a0e:	2800      	cmp	r0, #0
 8026a10:	d0f1      	beq.n	80269f6 <_sungetc_r+0x26>
 8026a12:	e7e1      	b.n	80269d8 <_sungetc_r+0x8>
 8026a14:	6921      	ldr	r1, [r4, #16]
 8026a16:	6823      	ldr	r3, [r4, #0]
 8026a18:	b151      	cbz	r1, 8026a30 <_sungetc_r+0x60>
 8026a1a:	4299      	cmp	r1, r3
 8026a1c:	d208      	bcs.n	8026a30 <_sungetc_r+0x60>
 8026a1e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8026a22:	42a9      	cmp	r1, r5
 8026a24:	d104      	bne.n	8026a30 <_sungetc_r+0x60>
 8026a26:	3b01      	subs	r3, #1
 8026a28:	3201      	adds	r2, #1
 8026a2a:	6023      	str	r3, [r4, #0]
 8026a2c:	6062      	str	r2, [r4, #4]
 8026a2e:	e7d5      	b.n	80269dc <_sungetc_r+0xc>
 8026a30:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8026a34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8026a38:	6363      	str	r3, [r4, #52]	; 0x34
 8026a3a:	2303      	movs	r3, #3
 8026a3c:	63a3      	str	r3, [r4, #56]	; 0x38
 8026a3e:	4623      	mov	r3, r4
 8026a40:	f803 5f46 	strb.w	r5, [r3, #70]!
 8026a44:	6023      	str	r3, [r4, #0]
 8026a46:	2301      	movs	r3, #1
 8026a48:	e7dc      	b.n	8026a04 <_sungetc_r+0x34>

08026a4a <__ssrefill_r>:
 8026a4a:	b510      	push	{r4, lr}
 8026a4c:	460c      	mov	r4, r1
 8026a4e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8026a50:	b169      	cbz	r1, 8026a6e <__ssrefill_r+0x24>
 8026a52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8026a56:	4299      	cmp	r1, r3
 8026a58:	d001      	beq.n	8026a5e <__ssrefill_r+0x14>
 8026a5a:	f7fb ffef 	bl	8022a3c <_free_r>
 8026a5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8026a60:	6063      	str	r3, [r4, #4]
 8026a62:	2000      	movs	r0, #0
 8026a64:	6360      	str	r0, [r4, #52]	; 0x34
 8026a66:	b113      	cbz	r3, 8026a6e <__ssrefill_r+0x24>
 8026a68:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8026a6a:	6023      	str	r3, [r4, #0]
 8026a6c:	bd10      	pop	{r4, pc}
 8026a6e:	6923      	ldr	r3, [r4, #16]
 8026a70:	6023      	str	r3, [r4, #0]
 8026a72:	2300      	movs	r3, #0
 8026a74:	6063      	str	r3, [r4, #4]
 8026a76:	89a3      	ldrh	r3, [r4, #12]
 8026a78:	f043 0320 	orr.w	r3, r3, #32
 8026a7c:	81a3      	strh	r3, [r4, #12]
 8026a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8026a82:	e7f3      	b.n	8026a6c <__ssrefill_r+0x22>

08026a84 <__ssvfiscanf_r>:
 8026a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026a88:	460c      	mov	r4, r1
 8026a8a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8026a8e:	2100      	movs	r1, #0
 8026a90:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8026a94:	49b2      	ldr	r1, [pc, #712]	; (8026d60 <__ssvfiscanf_r+0x2dc>)
 8026a96:	91a0      	str	r1, [sp, #640]	; 0x280
 8026a98:	f10d 0804 	add.w	r8, sp, #4
 8026a9c:	49b1      	ldr	r1, [pc, #708]	; (8026d64 <__ssvfiscanf_r+0x2e0>)
 8026a9e:	4fb2      	ldr	r7, [pc, #712]	; (8026d68 <__ssvfiscanf_r+0x2e4>)
 8026aa0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8026d6c <__ssvfiscanf_r+0x2e8>
 8026aa4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8026aa8:	4606      	mov	r6, r0
 8026aaa:	91a1      	str	r1, [sp, #644]	; 0x284
 8026aac:	9300      	str	r3, [sp, #0]
 8026aae:	f892 a000 	ldrb.w	sl, [r2]
 8026ab2:	f1ba 0f00 	cmp.w	sl, #0
 8026ab6:	f000 8151 	beq.w	8026d5c <__ssvfiscanf_r+0x2d8>
 8026aba:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8026abe:	f013 0308 	ands.w	r3, r3, #8
 8026ac2:	f102 0501 	add.w	r5, r2, #1
 8026ac6:	d019      	beq.n	8026afc <__ssvfiscanf_r+0x78>
 8026ac8:	6863      	ldr	r3, [r4, #4]
 8026aca:	2b00      	cmp	r3, #0
 8026acc:	dd0f      	ble.n	8026aee <__ssvfiscanf_r+0x6a>
 8026ace:	6823      	ldr	r3, [r4, #0]
 8026ad0:	781a      	ldrb	r2, [r3, #0]
 8026ad2:	5cba      	ldrb	r2, [r7, r2]
 8026ad4:	0712      	lsls	r2, r2, #28
 8026ad6:	d401      	bmi.n	8026adc <__ssvfiscanf_r+0x58>
 8026ad8:	462a      	mov	r2, r5
 8026ada:	e7e8      	b.n	8026aae <__ssvfiscanf_r+0x2a>
 8026adc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8026ade:	3201      	adds	r2, #1
 8026ae0:	9245      	str	r2, [sp, #276]	; 0x114
 8026ae2:	6862      	ldr	r2, [r4, #4]
 8026ae4:	3301      	adds	r3, #1
 8026ae6:	3a01      	subs	r2, #1
 8026ae8:	6062      	str	r2, [r4, #4]
 8026aea:	6023      	str	r3, [r4, #0]
 8026aec:	e7ec      	b.n	8026ac8 <__ssvfiscanf_r+0x44>
 8026aee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8026af0:	4621      	mov	r1, r4
 8026af2:	4630      	mov	r0, r6
 8026af4:	4798      	blx	r3
 8026af6:	2800      	cmp	r0, #0
 8026af8:	d0e9      	beq.n	8026ace <__ssvfiscanf_r+0x4a>
 8026afa:	e7ed      	b.n	8026ad8 <__ssvfiscanf_r+0x54>
 8026afc:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8026b00:	f040 8083 	bne.w	8026c0a <__ssvfiscanf_r+0x186>
 8026b04:	9341      	str	r3, [sp, #260]	; 0x104
 8026b06:	9343      	str	r3, [sp, #268]	; 0x10c
 8026b08:	7853      	ldrb	r3, [r2, #1]
 8026b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8026b0c:	bf02      	ittt	eq
 8026b0e:	2310      	moveq	r3, #16
 8026b10:	1c95      	addeq	r5, r2, #2
 8026b12:	9341      	streq	r3, [sp, #260]	; 0x104
 8026b14:	220a      	movs	r2, #10
 8026b16:	46ab      	mov	fp, r5
 8026b18:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8026b1c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8026b20:	2b09      	cmp	r3, #9
 8026b22:	d91d      	bls.n	8026b60 <__ssvfiscanf_r+0xdc>
 8026b24:	4891      	ldr	r0, [pc, #580]	; (8026d6c <__ssvfiscanf_r+0x2e8>)
 8026b26:	2203      	movs	r2, #3
 8026b28:	f7d9 fba2 	bl	8000270 <memchr>
 8026b2c:	b140      	cbz	r0, 8026b40 <__ssvfiscanf_r+0xbc>
 8026b2e:	2301      	movs	r3, #1
 8026b30:	eba0 0009 	sub.w	r0, r0, r9
 8026b34:	fa03 f000 	lsl.w	r0, r3, r0
 8026b38:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8026b3a:	4318      	orrs	r0, r3
 8026b3c:	9041      	str	r0, [sp, #260]	; 0x104
 8026b3e:	465d      	mov	r5, fp
 8026b40:	f815 3b01 	ldrb.w	r3, [r5], #1
 8026b44:	2b78      	cmp	r3, #120	; 0x78
 8026b46:	d806      	bhi.n	8026b56 <__ssvfiscanf_r+0xd2>
 8026b48:	2b57      	cmp	r3, #87	; 0x57
 8026b4a:	d810      	bhi.n	8026b6e <__ssvfiscanf_r+0xea>
 8026b4c:	2b25      	cmp	r3, #37	; 0x25
 8026b4e:	d05c      	beq.n	8026c0a <__ssvfiscanf_r+0x186>
 8026b50:	d856      	bhi.n	8026c00 <__ssvfiscanf_r+0x17c>
 8026b52:	2b00      	cmp	r3, #0
 8026b54:	d074      	beq.n	8026c40 <__ssvfiscanf_r+0x1bc>
 8026b56:	2303      	movs	r3, #3
 8026b58:	9347      	str	r3, [sp, #284]	; 0x11c
 8026b5a:	230a      	movs	r3, #10
 8026b5c:	9342      	str	r3, [sp, #264]	; 0x108
 8026b5e:	e081      	b.n	8026c64 <__ssvfiscanf_r+0x1e0>
 8026b60:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8026b62:	fb02 1303 	mla	r3, r2, r3, r1
 8026b66:	3b30      	subs	r3, #48	; 0x30
 8026b68:	9343      	str	r3, [sp, #268]	; 0x10c
 8026b6a:	465d      	mov	r5, fp
 8026b6c:	e7d3      	b.n	8026b16 <__ssvfiscanf_r+0x92>
 8026b6e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8026b72:	2a20      	cmp	r2, #32
 8026b74:	d8ef      	bhi.n	8026b56 <__ssvfiscanf_r+0xd2>
 8026b76:	a101      	add	r1, pc, #4	; (adr r1, 8026b7c <__ssvfiscanf_r+0xf8>)
 8026b78:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8026b7c:	08026c4f 	.word	0x08026c4f
 8026b80:	08026b57 	.word	0x08026b57
 8026b84:	08026b57 	.word	0x08026b57
 8026b88:	08026cad 	.word	0x08026cad
 8026b8c:	08026b57 	.word	0x08026b57
 8026b90:	08026b57 	.word	0x08026b57
 8026b94:	08026b57 	.word	0x08026b57
 8026b98:	08026b57 	.word	0x08026b57
 8026b9c:	08026b57 	.word	0x08026b57
 8026ba0:	08026b57 	.word	0x08026b57
 8026ba4:	08026b57 	.word	0x08026b57
 8026ba8:	08026cc3 	.word	0x08026cc3
 8026bac:	08026c99 	.word	0x08026c99
 8026bb0:	08026c07 	.word	0x08026c07
 8026bb4:	08026c07 	.word	0x08026c07
 8026bb8:	08026c07 	.word	0x08026c07
 8026bbc:	08026b57 	.word	0x08026b57
 8026bc0:	08026c9d 	.word	0x08026c9d
 8026bc4:	08026b57 	.word	0x08026b57
 8026bc8:	08026b57 	.word	0x08026b57
 8026bcc:	08026b57 	.word	0x08026b57
 8026bd0:	08026b57 	.word	0x08026b57
 8026bd4:	08026cd3 	.word	0x08026cd3
 8026bd8:	08026ca5 	.word	0x08026ca5
 8026bdc:	08026c47 	.word	0x08026c47
 8026be0:	08026b57 	.word	0x08026b57
 8026be4:	08026b57 	.word	0x08026b57
 8026be8:	08026ccf 	.word	0x08026ccf
 8026bec:	08026b57 	.word	0x08026b57
 8026bf0:	08026c99 	.word	0x08026c99
 8026bf4:	08026b57 	.word	0x08026b57
 8026bf8:	08026b57 	.word	0x08026b57
 8026bfc:	08026c4f 	.word	0x08026c4f
 8026c00:	3b45      	subs	r3, #69	; 0x45
 8026c02:	2b02      	cmp	r3, #2
 8026c04:	d8a7      	bhi.n	8026b56 <__ssvfiscanf_r+0xd2>
 8026c06:	2305      	movs	r3, #5
 8026c08:	e02b      	b.n	8026c62 <__ssvfiscanf_r+0x1de>
 8026c0a:	6863      	ldr	r3, [r4, #4]
 8026c0c:	2b00      	cmp	r3, #0
 8026c0e:	dd0d      	ble.n	8026c2c <__ssvfiscanf_r+0x1a8>
 8026c10:	6823      	ldr	r3, [r4, #0]
 8026c12:	781a      	ldrb	r2, [r3, #0]
 8026c14:	4552      	cmp	r2, sl
 8026c16:	f040 80a1 	bne.w	8026d5c <__ssvfiscanf_r+0x2d8>
 8026c1a:	3301      	adds	r3, #1
 8026c1c:	6862      	ldr	r2, [r4, #4]
 8026c1e:	6023      	str	r3, [r4, #0]
 8026c20:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8026c22:	3a01      	subs	r2, #1
 8026c24:	3301      	adds	r3, #1
 8026c26:	6062      	str	r2, [r4, #4]
 8026c28:	9345      	str	r3, [sp, #276]	; 0x114
 8026c2a:	e755      	b.n	8026ad8 <__ssvfiscanf_r+0x54>
 8026c2c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8026c2e:	4621      	mov	r1, r4
 8026c30:	4630      	mov	r0, r6
 8026c32:	4798      	blx	r3
 8026c34:	2800      	cmp	r0, #0
 8026c36:	d0eb      	beq.n	8026c10 <__ssvfiscanf_r+0x18c>
 8026c38:	9844      	ldr	r0, [sp, #272]	; 0x110
 8026c3a:	2800      	cmp	r0, #0
 8026c3c:	f040 8084 	bne.w	8026d48 <__ssvfiscanf_r+0x2c4>
 8026c40:	f04f 30ff 	mov.w	r0, #4294967295
 8026c44:	e086      	b.n	8026d54 <__ssvfiscanf_r+0x2d0>
 8026c46:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8026c48:	f042 0220 	orr.w	r2, r2, #32
 8026c4c:	9241      	str	r2, [sp, #260]	; 0x104
 8026c4e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8026c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8026c54:	9241      	str	r2, [sp, #260]	; 0x104
 8026c56:	2210      	movs	r2, #16
 8026c58:	2b6f      	cmp	r3, #111	; 0x6f
 8026c5a:	9242      	str	r2, [sp, #264]	; 0x108
 8026c5c:	bf34      	ite	cc
 8026c5e:	2303      	movcc	r3, #3
 8026c60:	2304      	movcs	r3, #4
 8026c62:	9347      	str	r3, [sp, #284]	; 0x11c
 8026c64:	6863      	ldr	r3, [r4, #4]
 8026c66:	2b00      	cmp	r3, #0
 8026c68:	dd41      	ble.n	8026cee <__ssvfiscanf_r+0x26a>
 8026c6a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8026c6c:	0659      	lsls	r1, r3, #25
 8026c6e:	d404      	bmi.n	8026c7a <__ssvfiscanf_r+0x1f6>
 8026c70:	6823      	ldr	r3, [r4, #0]
 8026c72:	781a      	ldrb	r2, [r3, #0]
 8026c74:	5cba      	ldrb	r2, [r7, r2]
 8026c76:	0712      	lsls	r2, r2, #28
 8026c78:	d440      	bmi.n	8026cfc <__ssvfiscanf_r+0x278>
 8026c7a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8026c7c:	2b02      	cmp	r3, #2
 8026c7e:	dc4f      	bgt.n	8026d20 <__ssvfiscanf_r+0x29c>
 8026c80:	466b      	mov	r3, sp
 8026c82:	4622      	mov	r2, r4
 8026c84:	a941      	add	r1, sp, #260	; 0x104
 8026c86:	4630      	mov	r0, r6
 8026c88:	f000 f9ce 	bl	8027028 <_scanf_chars>
 8026c8c:	2801      	cmp	r0, #1
 8026c8e:	d065      	beq.n	8026d5c <__ssvfiscanf_r+0x2d8>
 8026c90:	2802      	cmp	r0, #2
 8026c92:	f47f af21 	bne.w	8026ad8 <__ssvfiscanf_r+0x54>
 8026c96:	e7cf      	b.n	8026c38 <__ssvfiscanf_r+0x1b4>
 8026c98:	220a      	movs	r2, #10
 8026c9a:	e7dd      	b.n	8026c58 <__ssvfiscanf_r+0x1d4>
 8026c9c:	2300      	movs	r3, #0
 8026c9e:	9342      	str	r3, [sp, #264]	; 0x108
 8026ca0:	2303      	movs	r3, #3
 8026ca2:	e7de      	b.n	8026c62 <__ssvfiscanf_r+0x1de>
 8026ca4:	2308      	movs	r3, #8
 8026ca6:	9342      	str	r3, [sp, #264]	; 0x108
 8026ca8:	2304      	movs	r3, #4
 8026caa:	e7da      	b.n	8026c62 <__ssvfiscanf_r+0x1de>
 8026cac:	4629      	mov	r1, r5
 8026cae:	4640      	mov	r0, r8
 8026cb0:	f000 fb60 	bl	8027374 <__sccl>
 8026cb4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8026cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026cba:	9341      	str	r3, [sp, #260]	; 0x104
 8026cbc:	4605      	mov	r5, r0
 8026cbe:	2301      	movs	r3, #1
 8026cc0:	e7cf      	b.n	8026c62 <__ssvfiscanf_r+0x1de>
 8026cc2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8026cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026cc8:	9341      	str	r3, [sp, #260]	; 0x104
 8026cca:	2300      	movs	r3, #0
 8026ccc:	e7c9      	b.n	8026c62 <__ssvfiscanf_r+0x1de>
 8026cce:	2302      	movs	r3, #2
 8026cd0:	e7c7      	b.n	8026c62 <__ssvfiscanf_r+0x1de>
 8026cd2:	9841      	ldr	r0, [sp, #260]	; 0x104
 8026cd4:	06c3      	lsls	r3, r0, #27
 8026cd6:	f53f aeff 	bmi.w	8026ad8 <__ssvfiscanf_r+0x54>
 8026cda:	9b00      	ldr	r3, [sp, #0]
 8026cdc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8026cde:	1d19      	adds	r1, r3, #4
 8026ce0:	9100      	str	r1, [sp, #0]
 8026ce2:	681b      	ldr	r3, [r3, #0]
 8026ce4:	07c0      	lsls	r0, r0, #31
 8026ce6:	bf4c      	ite	mi
 8026ce8:	801a      	strhmi	r2, [r3, #0]
 8026cea:	601a      	strpl	r2, [r3, #0]
 8026cec:	e6f4      	b.n	8026ad8 <__ssvfiscanf_r+0x54>
 8026cee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8026cf0:	4621      	mov	r1, r4
 8026cf2:	4630      	mov	r0, r6
 8026cf4:	4798      	blx	r3
 8026cf6:	2800      	cmp	r0, #0
 8026cf8:	d0b7      	beq.n	8026c6a <__ssvfiscanf_r+0x1e6>
 8026cfa:	e79d      	b.n	8026c38 <__ssvfiscanf_r+0x1b4>
 8026cfc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8026cfe:	3201      	adds	r2, #1
 8026d00:	9245      	str	r2, [sp, #276]	; 0x114
 8026d02:	6862      	ldr	r2, [r4, #4]
 8026d04:	3a01      	subs	r2, #1
 8026d06:	2a00      	cmp	r2, #0
 8026d08:	6062      	str	r2, [r4, #4]
 8026d0a:	dd02      	ble.n	8026d12 <__ssvfiscanf_r+0x28e>
 8026d0c:	3301      	adds	r3, #1
 8026d0e:	6023      	str	r3, [r4, #0]
 8026d10:	e7ae      	b.n	8026c70 <__ssvfiscanf_r+0x1ec>
 8026d12:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8026d14:	4621      	mov	r1, r4
 8026d16:	4630      	mov	r0, r6
 8026d18:	4798      	blx	r3
 8026d1a:	2800      	cmp	r0, #0
 8026d1c:	d0a8      	beq.n	8026c70 <__ssvfiscanf_r+0x1ec>
 8026d1e:	e78b      	b.n	8026c38 <__ssvfiscanf_r+0x1b4>
 8026d20:	2b04      	cmp	r3, #4
 8026d22:	dc06      	bgt.n	8026d32 <__ssvfiscanf_r+0x2ae>
 8026d24:	466b      	mov	r3, sp
 8026d26:	4622      	mov	r2, r4
 8026d28:	a941      	add	r1, sp, #260	; 0x104
 8026d2a:	4630      	mov	r0, r6
 8026d2c:	f000 f9d4 	bl	80270d8 <_scanf_i>
 8026d30:	e7ac      	b.n	8026c8c <__ssvfiscanf_r+0x208>
 8026d32:	4b0f      	ldr	r3, [pc, #60]	; (8026d70 <__ssvfiscanf_r+0x2ec>)
 8026d34:	2b00      	cmp	r3, #0
 8026d36:	f43f aecf 	beq.w	8026ad8 <__ssvfiscanf_r+0x54>
 8026d3a:	466b      	mov	r3, sp
 8026d3c:	4622      	mov	r2, r4
 8026d3e:	a941      	add	r1, sp, #260	; 0x104
 8026d40:	4630      	mov	r0, r6
 8026d42:	f3af 8000 	nop.w
 8026d46:	e7a1      	b.n	8026c8c <__ssvfiscanf_r+0x208>
 8026d48:	89a3      	ldrh	r3, [r4, #12]
 8026d4a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8026d4e:	bf18      	it	ne
 8026d50:	f04f 30ff 	movne.w	r0, #4294967295
 8026d54:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8026d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026d5c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8026d5e:	e7f9      	b.n	8026d54 <__ssvfiscanf_r+0x2d0>
 8026d60:	080269d1 	.word	0x080269d1
 8026d64:	08026a4b 	.word	0x08026a4b
 8026d68:	08042e79 	.word	0x08042e79
 8026d6c:	0804374a 	.word	0x0804374a
 8026d70:	00000000 	.word	0x00000000

08026d74 <__sfputc_r>:
 8026d74:	6893      	ldr	r3, [r2, #8]
 8026d76:	3b01      	subs	r3, #1
 8026d78:	2b00      	cmp	r3, #0
 8026d7a:	b410      	push	{r4}
 8026d7c:	6093      	str	r3, [r2, #8]
 8026d7e:	da08      	bge.n	8026d92 <__sfputc_r+0x1e>
 8026d80:	6994      	ldr	r4, [r2, #24]
 8026d82:	42a3      	cmp	r3, r4
 8026d84:	db01      	blt.n	8026d8a <__sfputc_r+0x16>
 8026d86:	290a      	cmp	r1, #10
 8026d88:	d103      	bne.n	8026d92 <__sfputc_r+0x1e>
 8026d8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8026d8e:	f7fd be39 	b.w	8024a04 <__swbuf_r>
 8026d92:	6813      	ldr	r3, [r2, #0]
 8026d94:	1c58      	adds	r0, r3, #1
 8026d96:	6010      	str	r0, [r2, #0]
 8026d98:	7019      	strb	r1, [r3, #0]
 8026d9a:	4608      	mov	r0, r1
 8026d9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8026da0:	4770      	bx	lr

08026da2 <__sfputs_r>:
 8026da2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026da4:	4606      	mov	r6, r0
 8026da6:	460f      	mov	r7, r1
 8026da8:	4614      	mov	r4, r2
 8026daa:	18d5      	adds	r5, r2, r3
 8026dac:	42ac      	cmp	r4, r5
 8026dae:	d101      	bne.n	8026db4 <__sfputs_r+0x12>
 8026db0:	2000      	movs	r0, #0
 8026db2:	e007      	b.n	8026dc4 <__sfputs_r+0x22>
 8026db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026db8:	463a      	mov	r2, r7
 8026dba:	4630      	mov	r0, r6
 8026dbc:	f7ff ffda 	bl	8026d74 <__sfputc_r>
 8026dc0:	1c43      	adds	r3, r0, #1
 8026dc2:	d1f3      	bne.n	8026dac <__sfputs_r+0xa>
 8026dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08026dc8 <_vfiprintf_r>:
 8026dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026dcc:	460d      	mov	r5, r1
 8026dce:	b09d      	sub	sp, #116	; 0x74
 8026dd0:	4614      	mov	r4, r2
 8026dd2:	4698      	mov	r8, r3
 8026dd4:	4606      	mov	r6, r0
 8026dd6:	b118      	cbz	r0, 8026de0 <_vfiprintf_r+0x18>
 8026dd8:	6983      	ldr	r3, [r0, #24]
 8026dda:	b90b      	cbnz	r3, 8026de0 <_vfiprintf_r+0x18>
 8026ddc:	f7fe fea2 	bl	8025b24 <__sinit>
 8026de0:	4b89      	ldr	r3, [pc, #548]	; (8027008 <_vfiprintf_r+0x240>)
 8026de2:	429d      	cmp	r5, r3
 8026de4:	d11b      	bne.n	8026e1e <_vfiprintf_r+0x56>
 8026de6:	6875      	ldr	r5, [r6, #4]
 8026de8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8026dea:	07d9      	lsls	r1, r3, #31
 8026dec:	d405      	bmi.n	8026dfa <_vfiprintf_r+0x32>
 8026dee:	89ab      	ldrh	r3, [r5, #12]
 8026df0:	059a      	lsls	r2, r3, #22
 8026df2:	d402      	bmi.n	8026dfa <_vfiprintf_r+0x32>
 8026df4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8026df6:	f7ff f845 	bl	8025e84 <__retarget_lock_acquire_recursive>
 8026dfa:	89ab      	ldrh	r3, [r5, #12]
 8026dfc:	071b      	lsls	r3, r3, #28
 8026dfe:	d501      	bpl.n	8026e04 <_vfiprintf_r+0x3c>
 8026e00:	692b      	ldr	r3, [r5, #16]
 8026e02:	b9eb      	cbnz	r3, 8026e40 <_vfiprintf_r+0x78>
 8026e04:	4629      	mov	r1, r5
 8026e06:	4630      	mov	r0, r6
 8026e08:	f7fd fe60 	bl	8024acc <__swsetup_r>
 8026e0c:	b1c0      	cbz	r0, 8026e40 <_vfiprintf_r+0x78>
 8026e0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8026e10:	07dc      	lsls	r4, r3, #31
 8026e12:	d50e      	bpl.n	8026e32 <_vfiprintf_r+0x6a>
 8026e14:	f04f 30ff 	mov.w	r0, #4294967295
 8026e18:	b01d      	add	sp, #116	; 0x74
 8026e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026e1e:	4b7b      	ldr	r3, [pc, #492]	; (802700c <_vfiprintf_r+0x244>)
 8026e20:	429d      	cmp	r5, r3
 8026e22:	d101      	bne.n	8026e28 <_vfiprintf_r+0x60>
 8026e24:	68b5      	ldr	r5, [r6, #8]
 8026e26:	e7df      	b.n	8026de8 <_vfiprintf_r+0x20>
 8026e28:	4b79      	ldr	r3, [pc, #484]	; (8027010 <_vfiprintf_r+0x248>)
 8026e2a:	429d      	cmp	r5, r3
 8026e2c:	bf08      	it	eq
 8026e2e:	68f5      	ldreq	r5, [r6, #12]
 8026e30:	e7da      	b.n	8026de8 <_vfiprintf_r+0x20>
 8026e32:	89ab      	ldrh	r3, [r5, #12]
 8026e34:	0598      	lsls	r0, r3, #22
 8026e36:	d4ed      	bmi.n	8026e14 <_vfiprintf_r+0x4c>
 8026e38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8026e3a:	f7ff f825 	bl	8025e88 <__retarget_lock_release_recursive>
 8026e3e:	e7e9      	b.n	8026e14 <_vfiprintf_r+0x4c>
 8026e40:	2300      	movs	r3, #0
 8026e42:	9309      	str	r3, [sp, #36]	; 0x24
 8026e44:	2320      	movs	r3, #32
 8026e46:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8026e4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8026e4e:	2330      	movs	r3, #48	; 0x30
 8026e50:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8027014 <_vfiprintf_r+0x24c>
 8026e54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8026e58:	f04f 0901 	mov.w	r9, #1
 8026e5c:	4623      	mov	r3, r4
 8026e5e:	469a      	mov	sl, r3
 8026e60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8026e64:	b10a      	cbz	r2, 8026e6a <_vfiprintf_r+0xa2>
 8026e66:	2a25      	cmp	r2, #37	; 0x25
 8026e68:	d1f9      	bne.n	8026e5e <_vfiprintf_r+0x96>
 8026e6a:	ebba 0b04 	subs.w	fp, sl, r4
 8026e6e:	d00b      	beq.n	8026e88 <_vfiprintf_r+0xc0>
 8026e70:	465b      	mov	r3, fp
 8026e72:	4622      	mov	r2, r4
 8026e74:	4629      	mov	r1, r5
 8026e76:	4630      	mov	r0, r6
 8026e78:	f7ff ff93 	bl	8026da2 <__sfputs_r>
 8026e7c:	3001      	adds	r0, #1
 8026e7e:	f000 80aa 	beq.w	8026fd6 <_vfiprintf_r+0x20e>
 8026e82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026e84:	445a      	add	r2, fp
 8026e86:	9209      	str	r2, [sp, #36]	; 0x24
 8026e88:	f89a 3000 	ldrb.w	r3, [sl]
 8026e8c:	2b00      	cmp	r3, #0
 8026e8e:	f000 80a2 	beq.w	8026fd6 <_vfiprintf_r+0x20e>
 8026e92:	2300      	movs	r3, #0
 8026e94:	f04f 32ff 	mov.w	r2, #4294967295
 8026e98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8026e9c:	f10a 0a01 	add.w	sl, sl, #1
 8026ea0:	9304      	str	r3, [sp, #16]
 8026ea2:	9307      	str	r3, [sp, #28]
 8026ea4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8026ea8:	931a      	str	r3, [sp, #104]	; 0x68
 8026eaa:	4654      	mov	r4, sl
 8026eac:	2205      	movs	r2, #5
 8026eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026eb2:	4858      	ldr	r0, [pc, #352]	; (8027014 <_vfiprintf_r+0x24c>)
 8026eb4:	f7d9 f9dc 	bl	8000270 <memchr>
 8026eb8:	9a04      	ldr	r2, [sp, #16]
 8026eba:	b9d8      	cbnz	r0, 8026ef4 <_vfiprintf_r+0x12c>
 8026ebc:	06d1      	lsls	r1, r2, #27
 8026ebe:	bf44      	itt	mi
 8026ec0:	2320      	movmi	r3, #32
 8026ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8026ec6:	0713      	lsls	r3, r2, #28
 8026ec8:	bf44      	itt	mi
 8026eca:	232b      	movmi	r3, #43	; 0x2b
 8026ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8026ed0:	f89a 3000 	ldrb.w	r3, [sl]
 8026ed4:	2b2a      	cmp	r3, #42	; 0x2a
 8026ed6:	d015      	beq.n	8026f04 <_vfiprintf_r+0x13c>
 8026ed8:	9a07      	ldr	r2, [sp, #28]
 8026eda:	4654      	mov	r4, sl
 8026edc:	2000      	movs	r0, #0
 8026ede:	f04f 0c0a 	mov.w	ip, #10
 8026ee2:	4621      	mov	r1, r4
 8026ee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8026ee8:	3b30      	subs	r3, #48	; 0x30
 8026eea:	2b09      	cmp	r3, #9
 8026eec:	d94e      	bls.n	8026f8c <_vfiprintf_r+0x1c4>
 8026eee:	b1b0      	cbz	r0, 8026f1e <_vfiprintf_r+0x156>
 8026ef0:	9207      	str	r2, [sp, #28]
 8026ef2:	e014      	b.n	8026f1e <_vfiprintf_r+0x156>
 8026ef4:	eba0 0308 	sub.w	r3, r0, r8
 8026ef8:	fa09 f303 	lsl.w	r3, r9, r3
 8026efc:	4313      	orrs	r3, r2
 8026efe:	9304      	str	r3, [sp, #16]
 8026f00:	46a2      	mov	sl, r4
 8026f02:	e7d2      	b.n	8026eaa <_vfiprintf_r+0xe2>
 8026f04:	9b03      	ldr	r3, [sp, #12]
 8026f06:	1d19      	adds	r1, r3, #4
 8026f08:	681b      	ldr	r3, [r3, #0]
 8026f0a:	9103      	str	r1, [sp, #12]
 8026f0c:	2b00      	cmp	r3, #0
 8026f0e:	bfbb      	ittet	lt
 8026f10:	425b      	neglt	r3, r3
 8026f12:	f042 0202 	orrlt.w	r2, r2, #2
 8026f16:	9307      	strge	r3, [sp, #28]
 8026f18:	9307      	strlt	r3, [sp, #28]
 8026f1a:	bfb8      	it	lt
 8026f1c:	9204      	strlt	r2, [sp, #16]
 8026f1e:	7823      	ldrb	r3, [r4, #0]
 8026f20:	2b2e      	cmp	r3, #46	; 0x2e
 8026f22:	d10c      	bne.n	8026f3e <_vfiprintf_r+0x176>
 8026f24:	7863      	ldrb	r3, [r4, #1]
 8026f26:	2b2a      	cmp	r3, #42	; 0x2a
 8026f28:	d135      	bne.n	8026f96 <_vfiprintf_r+0x1ce>
 8026f2a:	9b03      	ldr	r3, [sp, #12]
 8026f2c:	1d1a      	adds	r2, r3, #4
 8026f2e:	681b      	ldr	r3, [r3, #0]
 8026f30:	9203      	str	r2, [sp, #12]
 8026f32:	2b00      	cmp	r3, #0
 8026f34:	bfb8      	it	lt
 8026f36:	f04f 33ff 	movlt.w	r3, #4294967295
 8026f3a:	3402      	adds	r4, #2
 8026f3c:	9305      	str	r3, [sp, #20]
 8026f3e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8027024 <_vfiprintf_r+0x25c>
 8026f42:	7821      	ldrb	r1, [r4, #0]
 8026f44:	2203      	movs	r2, #3
 8026f46:	4650      	mov	r0, sl
 8026f48:	f7d9 f992 	bl	8000270 <memchr>
 8026f4c:	b140      	cbz	r0, 8026f60 <_vfiprintf_r+0x198>
 8026f4e:	2340      	movs	r3, #64	; 0x40
 8026f50:	eba0 000a 	sub.w	r0, r0, sl
 8026f54:	fa03 f000 	lsl.w	r0, r3, r0
 8026f58:	9b04      	ldr	r3, [sp, #16]
 8026f5a:	4303      	orrs	r3, r0
 8026f5c:	3401      	adds	r4, #1
 8026f5e:	9304      	str	r3, [sp, #16]
 8026f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026f64:	482c      	ldr	r0, [pc, #176]	; (8027018 <_vfiprintf_r+0x250>)
 8026f66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8026f6a:	2206      	movs	r2, #6
 8026f6c:	f7d9 f980 	bl	8000270 <memchr>
 8026f70:	2800      	cmp	r0, #0
 8026f72:	d03f      	beq.n	8026ff4 <_vfiprintf_r+0x22c>
 8026f74:	4b29      	ldr	r3, [pc, #164]	; (802701c <_vfiprintf_r+0x254>)
 8026f76:	bb1b      	cbnz	r3, 8026fc0 <_vfiprintf_r+0x1f8>
 8026f78:	9b03      	ldr	r3, [sp, #12]
 8026f7a:	3307      	adds	r3, #7
 8026f7c:	f023 0307 	bic.w	r3, r3, #7
 8026f80:	3308      	adds	r3, #8
 8026f82:	9303      	str	r3, [sp, #12]
 8026f84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026f86:	443b      	add	r3, r7
 8026f88:	9309      	str	r3, [sp, #36]	; 0x24
 8026f8a:	e767      	b.n	8026e5c <_vfiprintf_r+0x94>
 8026f8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8026f90:	460c      	mov	r4, r1
 8026f92:	2001      	movs	r0, #1
 8026f94:	e7a5      	b.n	8026ee2 <_vfiprintf_r+0x11a>
 8026f96:	2300      	movs	r3, #0
 8026f98:	3401      	adds	r4, #1
 8026f9a:	9305      	str	r3, [sp, #20]
 8026f9c:	4619      	mov	r1, r3
 8026f9e:	f04f 0c0a 	mov.w	ip, #10
 8026fa2:	4620      	mov	r0, r4
 8026fa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8026fa8:	3a30      	subs	r2, #48	; 0x30
 8026faa:	2a09      	cmp	r2, #9
 8026fac:	d903      	bls.n	8026fb6 <_vfiprintf_r+0x1ee>
 8026fae:	2b00      	cmp	r3, #0
 8026fb0:	d0c5      	beq.n	8026f3e <_vfiprintf_r+0x176>
 8026fb2:	9105      	str	r1, [sp, #20]
 8026fb4:	e7c3      	b.n	8026f3e <_vfiprintf_r+0x176>
 8026fb6:	fb0c 2101 	mla	r1, ip, r1, r2
 8026fba:	4604      	mov	r4, r0
 8026fbc:	2301      	movs	r3, #1
 8026fbe:	e7f0      	b.n	8026fa2 <_vfiprintf_r+0x1da>
 8026fc0:	ab03      	add	r3, sp, #12
 8026fc2:	9300      	str	r3, [sp, #0]
 8026fc4:	462a      	mov	r2, r5
 8026fc6:	4b16      	ldr	r3, [pc, #88]	; (8027020 <_vfiprintf_r+0x258>)
 8026fc8:	a904      	add	r1, sp, #16
 8026fca:	4630      	mov	r0, r6
 8026fcc:	f7fb fe70 	bl	8022cb0 <_printf_float>
 8026fd0:	4607      	mov	r7, r0
 8026fd2:	1c78      	adds	r0, r7, #1
 8026fd4:	d1d6      	bne.n	8026f84 <_vfiprintf_r+0x1bc>
 8026fd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8026fd8:	07d9      	lsls	r1, r3, #31
 8026fda:	d405      	bmi.n	8026fe8 <_vfiprintf_r+0x220>
 8026fdc:	89ab      	ldrh	r3, [r5, #12]
 8026fde:	059a      	lsls	r2, r3, #22
 8026fe0:	d402      	bmi.n	8026fe8 <_vfiprintf_r+0x220>
 8026fe2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8026fe4:	f7fe ff50 	bl	8025e88 <__retarget_lock_release_recursive>
 8026fe8:	89ab      	ldrh	r3, [r5, #12]
 8026fea:	065b      	lsls	r3, r3, #25
 8026fec:	f53f af12 	bmi.w	8026e14 <_vfiprintf_r+0x4c>
 8026ff0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8026ff2:	e711      	b.n	8026e18 <_vfiprintf_r+0x50>
 8026ff4:	ab03      	add	r3, sp, #12
 8026ff6:	9300      	str	r3, [sp, #0]
 8026ff8:	462a      	mov	r2, r5
 8026ffa:	4b09      	ldr	r3, [pc, #36]	; (8027020 <_vfiprintf_r+0x258>)
 8026ffc:	a904      	add	r1, sp, #16
 8026ffe:	4630      	mov	r0, r6
 8027000:	f7fc f8e2 	bl	80231c8 <_printf_i>
 8027004:	e7e4      	b.n	8026fd0 <_vfiprintf_r+0x208>
 8027006:	bf00      	nop
 8027008:	0804359c 	.word	0x0804359c
 802700c:	080435bc 	.word	0x080435bc
 8027010:	0804357c 	.word	0x0804357c
 8027014:	08043744 	.word	0x08043744
 8027018:	0804374e 	.word	0x0804374e
 802701c:	08022cb1 	.word	0x08022cb1
 8027020:	08026da3 	.word	0x08026da3
 8027024:	0804374a 	.word	0x0804374a

08027028 <_scanf_chars>:
 8027028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802702c:	4615      	mov	r5, r2
 802702e:	688a      	ldr	r2, [r1, #8]
 8027030:	4680      	mov	r8, r0
 8027032:	460c      	mov	r4, r1
 8027034:	b932      	cbnz	r2, 8027044 <_scanf_chars+0x1c>
 8027036:	698a      	ldr	r2, [r1, #24]
 8027038:	2a00      	cmp	r2, #0
 802703a:	bf0c      	ite	eq
 802703c:	2201      	moveq	r2, #1
 802703e:	f04f 32ff 	movne.w	r2, #4294967295
 8027042:	608a      	str	r2, [r1, #8]
 8027044:	6822      	ldr	r2, [r4, #0]
 8027046:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80270d4 <_scanf_chars+0xac>
 802704a:	06d1      	lsls	r1, r2, #27
 802704c:	bf5f      	itttt	pl
 802704e:	681a      	ldrpl	r2, [r3, #0]
 8027050:	1d11      	addpl	r1, r2, #4
 8027052:	6019      	strpl	r1, [r3, #0]
 8027054:	6816      	ldrpl	r6, [r2, #0]
 8027056:	2700      	movs	r7, #0
 8027058:	69a0      	ldr	r0, [r4, #24]
 802705a:	b188      	cbz	r0, 8027080 <_scanf_chars+0x58>
 802705c:	2801      	cmp	r0, #1
 802705e:	d107      	bne.n	8027070 <_scanf_chars+0x48>
 8027060:	682b      	ldr	r3, [r5, #0]
 8027062:	781a      	ldrb	r2, [r3, #0]
 8027064:	6963      	ldr	r3, [r4, #20]
 8027066:	5c9b      	ldrb	r3, [r3, r2]
 8027068:	b953      	cbnz	r3, 8027080 <_scanf_chars+0x58>
 802706a:	bb27      	cbnz	r7, 80270b6 <_scanf_chars+0x8e>
 802706c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8027070:	2802      	cmp	r0, #2
 8027072:	d120      	bne.n	80270b6 <_scanf_chars+0x8e>
 8027074:	682b      	ldr	r3, [r5, #0]
 8027076:	781b      	ldrb	r3, [r3, #0]
 8027078:	f813 3009 	ldrb.w	r3, [r3, r9]
 802707c:	071b      	lsls	r3, r3, #28
 802707e:	d41a      	bmi.n	80270b6 <_scanf_chars+0x8e>
 8027080:	6823      	ldr	r3, [r4, #0]
 8027082:	06da      	lsls	r2, r3, #27
 8027084:	bf5e      	ittt	pl
 8027086:	682b      	ldrpl	r3, [r5, #0]
 8027088:	781b      	ldrbpl	r3, [r3, #0]
 802708a:	f806 3b01 	strbpl.w	r3, [r6], #1
 802708e:	682a      	ldr	r2, [r5, #0]
 8027090:	686b      	ldr	r3, [r5, #4]
 8027092:	3201      	adds	r2, #1
 8027094:	602a      	str	r2, [r5, #0]
 8027096:	68a2      	ldr	r2, [r4, #8]
 8027098:	3b01      	subs	r3, #1
 802709a:	3a01      	subs	r2, #1
 802709c:	606b      	str	r3, [r5, #4]
 802709e:	3701      	adds	r7, #1
 80270a0:	60a2      	str	r2, [r4, #8]
 80270a2:	b142      	cbz	r2, 80270b6 <_scanf_chars+0x8e>
 80270a4:	2b00      	cmp	r3, #0
 80270a6:	dcd7      	bgt.n	8027058 <_scanf_chars+0x30>
 80270a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80270ac:	4629      	mov	r1, r5
 80270ae:	4640      	mov	r0, r8
 80270b0:	4798      	blx	r3
 80270b2:	2800      	cmp	r0, #0
 80270b4:	d0d0      	beq.n	8027058 <_scanf_chars+0x30>
 80270b6:	6823      	ldr	r3, [r4, #0]
 80270b8:	f013 0310 	ands.w	r3, r3, #16
 80270bc:	d105      	bne.n	80270ca <_scanf_chars+0xa2>
 80270be:	68e2      	ldr	r2, [r4, #12]
 80270c0:	3201      	adds	r2, #1
 80270c2:	60e2      	str	r2, [r4, #12]
 80270c4:	69a2      	ldr	r2, [r4, #24]
 80270c6:	b102      	cbz	r2, 80270ca <_scanf_chars+0xa2>
 80270c8:	7033      	strb	r3, [r6, #0]
 80270ca:	6923      	ldr	r3, [r4, #16]
 80270cc:	441f      	add	r7, r3
 80270ce:	6127      	str	r7, [r4, #16]
 80270d0:	2000      	movs	r0, #0
 80270d2:	e7cb      	b.n	802706c <_scanf_chars+0x44>
 80270d4:	08042e79 	.word	0x08042e79

080270d8 <_scanf_i>:
 80270d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80270dc:	4698      	mov	r8, r3
 80270de:	4b74      	ldr	r3, [pc, #464]	; (80272b0 <_scanf_i+0x1d8>)
 80270e0:	460c      	mov	r4, r1
 80270e2:	4682      	mov	sl, r0
 80270e4:	4616      	mov	r6, r2
 80270e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80270ea:	b087      	sub	sp, #28
 80270ec:	ab03      	add	r3, sp, #12
 80270ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80270f2:	4b70      	ldr	r3, [pc, #448]	; (80272b4 <_scanf_i+0x1dc>)
 80270f4:	69a1      	ldr	r1, [r4, #24]
 80270f6:	4a70      	ldr	r2, [pc, #448]	; (80272b8 <_scanf_i+0x1e0>)
 80270f8:	2903      	cmp	r1, #3
 80270fa:	bf18      	it	ne
 80270fc:	461a      	movne	r2, r3
 80270fe:	68a3      	ldr	r3, [r4, #8]
 8027100:	9201      	str	r2, [sp, #4]
 8027102:	1e5a      	subs	r2, r3, #1
 8027104:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8027108:	bf88      	it	hi
 802710a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 802710e:	4627      	mov	r7, r4
 8027110:	bf82      	ittt	hi
 8027112:	eb03 0905 	addhi.w	r9, r3, r5
 8027116:	f240 135d 	movwhi	r3, #349	; 0x15d
 802711a:	60a3      	strhi	r3, [r4, #8]
 802711c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8027120:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8027124:	bf98      	it	ls
 8027126:	f04f 0900 	movls.w	r9, #0
 802712a:	6023      	str	r3, [r4, #0]
 802712c:	463d      	mov	r5, r7
 802712e:	f04f 0b00 	mov.w	fp, #0
 8027132:	6831      	ldr	r1, [r6, #0]
 8027134:	ab03      	add	r3, sp, #12
 8027136:	7809      	ldrb	r1, [r1, #0]
 8027138:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 802713c:	2202      	movs	r2, #2
 802713e:	f7d9 f897 	bl	8000270 <memchr>
 8027142:	b328      	cbz	r0, 8027190 <_scanf_i+0xb8>
 8027144:	f1bb 0f01 	cmp.w	fp, #1
 8027148:	d159      	bne.n	80271fe <_scanf_i+0x126>
 802714a:	6862      	ldr	r2, [r4, #4]
 802714c:	b92a      	cbnz	r2, 802715a <_scanf_i+0x82>
 802714e:	6822      	ldr	r2, [r4, #0]
 8027150:	2308      	movs	r3, #8
 8027152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8027156:	6063      	str	r3, [r4, #4]
 8027158:	6022      	str	r2, [r4, #0]
 802715a:	6822      	ldr	r2, [r4, #0]
 802715c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8027160:	6022      	str	r2, [r4, #0]
 8027162:	68a2      	ldr	r2, [r4, #8]
 8027164:	1e51      	subs	r1, r2, #1
 8027166:	60a1      	str	r1, [r4, #8]
 8027168:	b192      	cbz	r2, 8027190 <_scanf_i+0xb8>
 802716a:	6832      	ldr	r2, [r6, #0]
 802716c:	1c51      	adds	r1, r2, #1
 802716e:	6031      	str	r1, [r6, #0]
 8027170:	7812      	ldrb	r2, [r2, #0]
 8027172:	f805 2b01 	strb.w	r2, [r5], #1
 8027176:	6872      	ldr	r2, [r6, #4]
 8027178:	3a01      	subs	r2, #1
 802717a:	2a00      	cmp	r2, #0
 802717c:	6072      	str	r2, [r6, #4]
 802717e:	dc07      	bgt.n	8027190 <_scanf_i+0xb8>
 8027180:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8027184:	4631      	mov	r1, r6
 8027186:	4650      	mov	r0, sl
 8027188:	4790      	blx	r2
 802718a:	2800      	cmp	r0, #0
 802718c:	f040 8085 	bne.w	802729a <_scanf_i+0x1c2>
 8027190:	f10b 0b01 	add.w	fp, fp, #1
 8027194:	f1bb 0f03 	cmp.w	fp, #3
 8027198:	d1cb      	bne.n	8027132 <_scanf_i+0x5a>
 802719a:	6863      	ldr	r3, [r4, #4]
 802719c:	b90b      	cbnz	r3, 80271a2 <_scanf_i+0xca>
 802719e:	230a      	movs	r3, #10
 80271a0:	6063      	str	r3, [r4, #4]
 80271a2:	6863      	ldr	r3, [r4, #4]
 80271a4:	4945      	ldr	r1, [pc, #276]	; (80272bc <_scanf_i+0x1e4>)
 80271a6:	6960      	ldr	r0, [r4, #20]
 80271a8:	1ac9      	subs	r1, r1, r3
 80271aa:	f000 f8e3 	bl	8027374 <__sccl>
 80271ae:	f04f 0b00 	mov.w	fp, #0
 80271b2:	68a3      	ldr	r3, [r4, #8]
 80271b4:	6822      	ldr	r2, [r4, #0]
 80271b6:	2b00      	cmp	r3, #0
 80271b8:	d03d      	beq.n	8027236 <_scanf_i+0x15e>
 80271ba:	6831      	ldr	r1, [r6, #0]
 80271bc:	6960      	ldr	r0, [r4, #20]
 80271be:	f891 c000 	ldrb.w	ip, [r1]
 80271c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80271c6:	2800      	cmp	r0, #0
 80271c8:	d035      	beq.n	8027236 <_scanf_i+0x15e>
 80271ca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80271ce:	d124      	bne.n	802721a <_scanf_i+0x142>
 80271d0:	0510      	lsls	r0, r2, #20
 80271d2:	d522      	bpl.n	802721a <_scanf_i+0x142>
 80271d4:	f10b 0b01 	add.w	fp, fp, #1
 80271d8:	f1b9 0f00 	cmp.w	r9, #0
 80271dc:	d003      	beq.n	80271e6 <_scanf_i+0x10e>
 80271de:	3301      	adds	r3, #1
 80271e0:	f109 39ff 	add.w	r9, r9, #4294967295
 80271e4:	60a3      	str	r3, [r4, #8]
 80271e6:	6873      	ldr	r3, [r6, #4]
 80271e8:	3b01      	subs	r3, #1
 80271ea:	2b00      	cmp	r3, #0
 80271ec:	6073      	str	r3, [r6, #4]
 80271ee:	dd1b      	ble.n	8027228 <_scanf_i+0x150>
 80271f0:	6833      	ldr	r3, [r6, #0]
 80271f2:	3301      	adds	r3, #1
 80271f4:	6033      	str	r3, [r6, #0]
 80271f6:	68a3      	ldr	r3, [r4, #8]
 80271f8:	3b01      	subs	r3, #1
 80271fa:	60a3      	str	r3, [r4, #8]
 80271fc:	e7d9      	b.n	80271b2 <_scanf_i+0xda>
 80271fe:	f1bb 0f02 	cmp.w	fp, #2
 8027202:	d1ae      	bne.n	8027162 <_scanf_i+0x8a>
 8027204:	6822      	ldr	r2, [r4, #0]
 8027206:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 802720a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 802720e:	d1bf      	bne.n	8027190 <_scanf_i+0xb8>
 8027210:	2310      	movs	r3, #16
 8027212:	6063      	str	r3, [r4, #4]
 8027214:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8027218:	e7a2      	b.n	8027160 <_scanf_i+0x88>
 802721a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 802721e:	6022      	str	r2, [r4, #0]
 8027220:	780b      	ldrb	r3, [r1, #0]
 8027222:	f805 3b01 	strb.w	r3, [r5], #1
 8027226:	e7de      	b.n	80271e6 <_scanf_i+0x10e>
 8027228:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802722c:	4631      	mov	r1, r6
 802722e:	4650      	mov	r0, sl
 8027230:	4798      	blx	r3
 8027232:	2800      	cmp	r0, #0
 8027234:	d0df      	beq.n	80271f6 <_scanf_i+0x11e>
 8027236:	6823      	ldr	r3, [r4, #0]
 8027238:	05d9      	lsls	r1, r3, #23
 802723a:	d50d      	bpl.n	8027258 <_scanf_i+0x180>
 802723c:	42bd      	cmp	r5, r7
 802723e:	d909      	bls.n	8027254 <_scanf_i+0x17c>
 8027240:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8027244:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8027248:	4632      	mov	r2, r6
 802724a:	4650      	mov	r0, sl
 802724c:	4798      	blx	r3
 802724e:	f105 39ff 	add.w	r9, r5, #4294967295
 8027252:	464d      	mov	r5, r9
 8027254:	42bd      	cmp	r5, r7
 8027256:	d028      	beq.n	80272aa <_scanf_i+0x1d2>
 8027258:	6822      	ldr	r2, [r4, #0]
 802725a:	f012 0210 	ands.w	r2, r2, #16
 802725e:	d113      	bne.n	8027288 <_scanf_i+0x1b0>
 8027260:	702a      	strb	r2, [r5, #0]
 8027262:	6863      	ldr	r3, [r4, #4]
 8027264:	9e01      	ldr	r6, [sp, #4]
 8027266:	4639      	mov	r1, r7
 8027268:	4650      	mov	r0, sl
 802726a:	47b0      	blx	r6
 802726c:	f8d8 3000 	ldr.w	r3, [r8]
 8027270:	6821      	ldr	r1, [r4, #0]
 8027272:	1d1a      	adds	r2, r3, #4
 8027274:	f8c8 2000 	str.w	r2, [r8]
 8027278:	f011 0f20 	tst.w	r1, #32
 802727c:	681b      	ldr	r3, [r3, #0]
 802727e:	d00f      	beq.n	80272a0 <_scanf_i+0x1c8>
 8027280:	6018      	str	r0, [r3, #0]
 8027282:	68e3      	ldr	r3, [r4, #12]
 8027284:	3301      	adds	r3, #1
 8027286:	60e3      	str	r3, [r4, #12]
 8027288:	1bed      	subs	r5, r5, r7
 802728a:	44ab      	add	fp, r5
 802728c:	6925      	ldr	r5, [r4, #16]
 802728e:	445d      	add	r5, fp
 8027290:	6125      	str	r5, [r4, #16]
 8027292:	2000      	movs	r0, #0
 8027294:	b007      	add	sp, #28
 8027296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802729a:	f04f 0b00 	mov.w	fp, #0
 802729e:	e7ca      	b.n	8027236 <_scanf_i+0x15e>
 80272a0:	07ca      	lsls	r2, r1, #31
 80272a2:	bf4c      	ite	mi
 80272a4:	8018      	strhmi	r0, [r3, #0]
 80272a6:	6018      	strpl	r0, [r3, #0]
 80272a8:	e7eb      	b.n	8027282 <_scanf_i+0x1aa>
 80272aa:	2001      	movs	r0, #1
 80272ac:	e7f2      	b.n	8027294 <_scanf_i+0x1bc>
 80272ae:	bf00      	nop
 80272b0:	08027770 	.word	0x08027770
 80272b4:	08024581 	.word	0x08024581
 80272b8:	08024471 	.word	0x08024471
 80272bc:	0804376e 	.word	0x0804376e

080272c0 <_putc_r>:
 80272c0:	b570      	push	{r4, r5, r6, lr}
 80272c2:	460d      	mov	r5, r1
 80272c4:	4614      	mov	r4, r2
 80272c6:	4606      	mov	r6, r0
 80272c8:	b118      	cbz	r0, 80272d2 <_putc_r+0x12>
 80272ca:	6983      	ldr	r3, [r0, #24]
 80272cc:	b90b      	cbnz	r3, 80272d2 <_putc_r+0x12>
 80272ce:	f7fe fc29 	bl	8025b24 <__sinit>
 80272d2:	4b1c      	ldr	r3, [pc, #112]	; (8027344 <_putc_r+0x84>)
 80272d4:	429c      	cmp	r4, r3
 80272d6:	d124      	bne.n	8027322 <_putc_r+0x62>
 80272d8:	6874      	ldr	r4, [r6, #4]
 80272da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80272dc:	07d8      	lsls	r0, r3, #31
 80272de:	d405      	bmi.n	80272ec <_putc_r+0x2c>
 80272e0:	89a3      	ldrh	r3, [r4, #12]
 80272e2:	0599      	lsls	r1, r3, #22
 80272e4:	d402      	bmi.n	80272ec <_putc_r+0x2c>
 80272e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80272e8:	f7fe fdcc 	bl	8025e84 <__retarget_lock_acquire_recursive>
 80272ec:	68a3      	ldr	r3, [r4, #8]
 80272ee:	3b01      	subs	r3, #1
 80272f0:	2b00      	cmp	r3, #0
 80272f2:	60a3      	str	r3, [r4, #8]
 80272f4:	da05      	bge.n	8027302 <_putc_r+0x42>
 80272f6:	69a2      	ldr	r2, [r4, #24]
 80272f8:	4293      	cmp	r3, r2
 80272fa:	db1c      	blt.n	8027336 <_putc_r+0x76>
 80272fc:	b2eb      	uxtb	r3, r5
 80272fe:	2b0a      	cmp	r3, #10
 8027300:	d019      	beq.n	8027336 <_putc_r+0x76>
 8027302:	6823      	ldr	r3, [r4, #0]
 8027304:	1c5a      	adds	r2, r3, #1
 8027306:	6022      	str	r2, [r4, #0]
 8027308:	701d      	strb	r5, [r3, #0]
 802730a:	b2ed      	uxtb	r5, r5
 802730c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802730e:	07da      	lsls	r2, r3, #31
 8027310:	d405      	bmi.n	802731e <_putc_r+0x5e>
 8027312:	89a3      	ldrh	r3, [r4, #12]
 8027314:	059b      	lsls	r3, r3, #22
 8027316:	d402      	bmi.n	802731e <_putc_r+0x5e>
 8027318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802731a:	f7fe fdb5 	bl	8025e88 <__retarget_lock_release_recursive>
 802731e:	4628      	mov	r0, r5
 8027320:	bd70      	pop	{r4, r5, r6, pc}
 8027322:	4b09      	ldr	r3, [pc, #36]	; (8027348 <_putc_r+0x88>)
 8027324:	429c      	cmp	r4, r3
 8027326:	d101      	bne.n	802732c <_putc_r+0x6c>
 8027328:	68b4      	ldr	r4, [r6, #8]
 802732a:	e7d6      	b.n	80272da <_putc_r+0x1a>
 802732c:	4b07      	ldr	r3, [pc, #28]	; (802734c <_putc_r+0x8c>)
 802732e:	429c      	cmp	r4, r3
 8027330:	bf08      	it	eq
 8027332:	68f4      	ldreq	r4, [r6, #12]
 8027334:	e7d1      	b.n	80272da <_putc_r+0x1a>
 8027336:	4629      	mov	r1, r5
 8027338:	4622      	mov	r2, r4
 802733a:	4630      	mov	r0, r6
 802733c:	f7fd fb62 	bl	8024a04 <__swbuf_r>
 8027340:	4605      	mov	r5, r0
 8027342:	e7e3      	b.n	802730c <_putc_r+0x4c>
 8027344:	0804359c 	.word	0x0804359c
 8027348:	080435bc 	.word	0x080435bc
 802734c:	0804357c 	.word	0x0804357c

08027350 <_read_r>:
 8027350:	b538      	push	{r3, r4, r5, lr}
 8027352:	4d07      	ldr	r5, [pc, #28]	; (8027370 <_read_r+0x20>)
 8027354:	4604      	mov	r4, r0
 8027356:	4608      	mov	r0, r1
 8027358:	4611      	mov	r1, r2
 802735a:	2200      	movs	r2, #0
 802735c:	602a      	str	r2, [r5, #0]
 802735e:	461a      	mov	r2, r3
 8027360:	f7de ff36 	bl	80061d0 <_read>
 8027364:	1c43      	adds	r3, r0, #1
 8027366:	d102      	bne.n	802736e <_read_r+0x1e>
 8027368:	682b      	ldr	r3, [r5, #0]
 802736a:	b103      	cbz	r3, 802736e <_read_r+0x1e>
 802736c:	6023      	str	r3, [r4, #0]
 802736e:	bd38      	pop	{r3, r4, r5, pc}
 8027370:	2002e4f0 	.word	0x2002e4f0

08027374 <__sccl>:
 8027374:	b570      	push	{r4, r5, r6, lr}
 8027376:	780b      	ldrb	r3, [r1, #0]
 8027378:	4604      	mov	r4, r0
 802737a:	2b5e      	cmp	r3, #94	; 0x5e
 802737c:	bf0b      	itete	eq
 802737e:	784b      	ldrbeq	r3, [r1, #1]
 8027380:	1c48      	addne	r0, r1, #1
 8027382:	1c88      	addeq	r0, r1, #2
 8027384:	2200      	movne	r2, #0
 8027386:	bf08      	it	eq
 8027388:	2201      	moveq	r2, #1
 802738a:	1e61      	subs	r1, r4, #1
 802738c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8027390:	f801 2f01 	strb.w	r2, [r1, #1]!
 8027394:	42a9      	cmp	r1, r5
 8027396:	d1fb      	bne.n	8027390 <__sccl+0x1c>
 8027398:	b90b      	cbnz	r3, 802739e <__sccl+0x2a>
 802739a:	3801      	subs	r0, #1
 802739c:	bd70      	pop	{r4, r5, r6, pc}
 802739e:	f082 0101 	eor.w	r1, r2, #1
 80273a2:	54e1      	strb	r1, [r4, r3]
 80273a4:	1c42      	adds	r2, r0, #1
 80273a6:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80273aa:	2d2d      	cmp	r5, #45	; 0x2d
 80273ac:	f102 36ff 	add.w	r6, r2, #4294967295
 80273b0:	4610      	mov	r0, r2
 80273b2:	d006      	beq.n	80273c2 <__sccl+0x4e>
 80273b4:	2d5d      	cmp	r5, #93	; 0x5d
 80273b6:	d0f1      	beq.n	802739c <__sccl+0x28>
 80273b8:	b90d      	cbnz	r5, 80273be <__sccl+0x4a>
 80273ba:	4630      	mov	r0, r6
 80273bc:	e7ee      	b.n	802739c <__sccl+0x28>
 80273be:	462b      	mov	r3, r5
 80273c0:	e7ef      	b.n	80273a2 <__sccl+0x2e>
 80273c2:	7816      	ldrb	r6, [r2, #0]
 80273c4:	2e5d      	cmp	r6, #93	; 0x5d
 80273c6:	d0fa      	beq.n	80273be <__sccl+0x4a>
 80273c8:	42b3      	cmp	r3, r6
 80273ca:	dcf8      	bgt.n	80273be <__sccl+0x4a>
 80273cc:	4618      	mov	r0, r3
 80273ce:	3001      	adds	r0, #1
 80273d0:	4286      	cmp	r6, r0
 80273d2:	5421      	strb	r1, [r4, r0]
 80273d4:	dcfb      	bgt.n	80273ce <__sccl+0x5a>
 80273d6:	43d8      	mvns	r0, r3
 80273d8:	4430      	add	r0, r6
 80273da:	1c5d      	adds	r5, r3, #1
 80273dc:	42b3      	cmp	r3, r6
 80273de:	bfa8      	it	ge
 80273e0:	2000      	movge	r0, #0
 80273e2:	182b      	adds	r3, r5, r0
 80273e4:	3202      	adds	r2, #2
 80273e6:	e7de      	b.n	80273a6 <__sccl+0x32>

080273e8 <__submore>:
 80273e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80273ec:	460c      	mov	r4, r1
 80273ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80273f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80273f4:	4299      	cmp	r1, r3
 80273f6:	d11d      	bne.n	8027434 <__submore+0x4c>
 80273f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80273fc:	f7fb fb6e 	bl	8022adc <_malloc_r>
 8027400:	b918      	cbnz	r0, 802740a <__submore+0x22>
 8027402:	f04f 30ff 	mov.w	r0, #4294967295
 8027406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802740a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802740e:	63a3      	str	r3, [r4, #56]	; 0x38
 8027410:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8027414:	6360      	str	r0, [r4, #52]	; 0x34
 8027416:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 802741a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 802741e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8027422:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8027426:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 802742a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 802742e:	6020      	str	r0, [r4, #0]
 8027430:	2000      	movs	r0, #0
 8027432:	e7e8      	b.n	8027406 <__submore+0x1e>
 8027434:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8027436:	0077      	lsls	r7, r6, #1
 8027438:	463a      	mov	r2, r7
 802743a:	f7ff f948 	bl	80266ce <_realloc_r>
 802743e:	4605      	mov	r5, r0
 8027440:	2800      	cmp	r0, #0
 8027442:	d0de      	beq.n	8027402 <__submore+0x1a>
 8027444:	eb00 0806 	add.w	r8, r0, r6
 8027448:	4601      	mov	r1, r0
 802744a:	4632      	mov	r2, r6
 802744c:	4640      	mov	r0, r8
 802744e:	f7fb f847 	bl	80224e0 <memcpy>
 8027452:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8027456:	f8c4 8000 	str.w	r8, [r4]
 802745a:	e7e9      	b.n	8027430 <__submore+0x48>

0802745c <__ascii_wctomb>:
 802745c:	b149      	cbz	r1, 8027472 <__ascii_wctomb+0x16>
 802745e:	2aff      	cmp	r2, #255	; 0xff
 8027460:	bf85      	ittet	hi
 8027462:	238a      	movhi	r3, #138	; 0x8a
 8027464:	6003      	strhi	r3, [r0, #0]
 8027466:	700a      	strbls	r2, [r1, #0]
 8027468:	f04f 30ff 	movhi.w	r0, #4294967295
 802746c:	bf98      	it	ls
 802746e:	2001      	movls	r0, #1
 8027470:	4770      	bx	lr
 8027472:	4608      	mov	r0, r1
 8027474:	4770      	bx	lr

08027476 <abort>:
 8027476:	b508      	push	{r3, lr}
 8027478:	2006      	movs	r0, #6
 802747a:	f000 f861 	bl	8027540 <raise>
 802747e:	2001      	movs	r0, #1
 8027480:	f7de fea0 	bl	80061c4 <_exit>

08027484 <__env_lock>:
 8027484:	4801      	ldr	r0, [pc, #4]	; (802748c <__env_lock+0x8>)
 8027486:	f7fe bcfd 	b.w	8025e84 <__retarget_lock_acquire_recursive>
 802748a:	bf00      	nop
 802748c:	2002fdce 	.word	0x2002fdce

08027490 <__env_unlock>:
 8027490:	4801      	ldr	r0, [pc, #4]	; (8027498 <__env_unlock+0x8>)
 8027492:	f7fe bcf9 	b.w	8025e88 <__retarget_lock_release_recursive>
 8027496:	bf00      	nop
 8027498:	2002fdce 	.word	0x2002fdce

0802749c <_fstat_r>:
 802749c:	b538      	push	{r3, r4, r5, lr}
 802749e:	4d07      	ldr	r5, [pc, #28]	; (80274bc <_fstat_r+0x20>)
 80274a0:	2300      	movs	r3, #0
 80274a2:	4604      	mov	r4, r0
 80274a4:	4608      	mov	r0, r1
 80274a6:	4611      	mov	r1, r2
 80274a8:	602b      	str	r3, [r5, #0]
 80274aa:	f7de fea3 	bl	80061f4 <_fstat>
 80274ae:	1c43      	adds	r3, r0, #1
 80274b0:	d102      	bne.n	80274b8 <_fstat_r+0x1c>
 80274b2:	682b      	ldr	r3, [r5, #0]
 80274b4:	b103      	cbz	r3, 80274b8 <_fstat_r+0x1c>
 80274b6:	6023      	str	r3, [r4, #0]
 80274b8:	bd38      	pop	{r3, r4, r5, pc}
 80274ba:	bf00      	nop
 80274bc:	2002e4f0 	.word	0x2002e4f0

080274c0 <_isatty_r>:
 80274c0:	b538      	push	{r3, r4, r5, lr}
 80274c2:	4d06      	ldr	r5, [pc, #24]	; (80274dc <_isatty_r+0x1c>)
 80274c4:	2300      	movs	r3, #0
 80274c6:	4604      	mov	r4, r0
 80274c8:	4608      	mov	r0, r1
 80274ca:	602b      	str	r3, [r5, #0]
 80274cc:	f7de fe98 	bl	8006200 <_isatty>
 80274d0:	1c43      	adds	r3, r0, #1
 80274d2:	d102      	bne.n	80274da <_isatty_r+0x1a>
 80274d4:	682b      	ldr	r3, [r5, #0]
 80274d6:	b103      	cbz	r3, 80274da <_isatty_r+0x1a>
 80274d8:	6023      	str	r3, [r4, #0]
 80274da:	bd38      	pop	{r3, r4, r5, pc}
 80274dc:	2002e4f0 	.word	0x2002e4f0

080274e0 <_malloc_usable_size_r>:
 80274e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80274e4:	1f18      	subs	r0, r3, #4
 80274e6:	2b00      	cmp	r3, #0
 80274e8:	bfbc      	itt	lt
 80274ea:	580b      	ldrlt	r3, [r1, r0]
 80274ec:	18c0      	addlt	r0, r0, r3
 80274ee:	4770      	bx	lr

080274f0 <_raise_r>:
 80274f0:	291f      	cmp	r1, #31
 80274f2:	b538      	push	{r3, r4, r5, lr}
 80274f4:	4604      	mov	r4, r0
 80274f6:	460d      	mov	r5, r1
 80274f8:	d904      	bls.n	8027504 <_raise_r+0x14>
 80274fa:	2316      	movs	r3, #22
 80274fc:	6003      	str	r3, [r0, #0]
 80274fe:	f04f 30ff 	mov.w	r0, #4294967295
 8027502:	bd38      	pop	{r3, r4, r5, pc}
 8027504:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8027506:	b112      	cbz	r2, 802750e <_raise_r+0x1e>
 8027508:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802750c:	b94b      	cbnz	r3, 8027522 <_raise_r+0x32>
 802750e:	4620      	mov	r0, r4
 8027510:	f000 f830 	bl	8027574 <_getpid_r>
 8027514:	462a      	mov	r2, r5
 8027516:	4601      	mov	r1, r0
 8027518:	4620      	mov	r0, r4
 802751a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802751e:	f000 b817 	b.w	8027550 <_kill_r>
 8027522:	2b01      	cmp	r3, #1
 8027524:	d00a      	beq.n	802753c <_raise_r+0x4c>
 8027526:	1c59      	adds	r1, r3, #1
 8027528:	d103      	bne.n	8027532 <_raise_r+0x42>
 802752a:	2316      	movs	r3, #22
 802752c:	6003      	str	r3, [r0, #0]
 802752e:	2001      	movs	r0, #1
 8027530:	e7e7      	b.n	8027502 <_raise_r+0x12>
 8027532:	2400      	movs	r4, #0
 8027534:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8027538:	4628      	mov	r0, r5
 802753a:	4798      	blx	r3
 802753c:	2000      	movs	r0, #0
 802753e:	e7e0      	b.n	8027502 <_raise_r+0x12>

08027540 <raise>:
 8027540:	4b02      	ldr	r3, [pc, #8]	; (802754c <raise+0xc>)
 8027542:	4601      	mov	r1, r0
 8027544:	6818      	ldr	r0, [r3, #0]
 8027546:	f7ff bfd3 	b.w	80274f0 <_raise_r>
 802754a:	bf00      	nop
 802754c:	20000488 	.word	0x20000488

08027550 <_kill_r>:
 8027550:	b538      	push	{r3, r4, r5, lr}
 8027552:	4d07      	ldr	r5, [pc, #28]	; (8027570 <_kill_r+0x20>)
 8027554:	2300      	movs	r3, #0
 8027556:	4604      	mov	r4, r0
 8027558:	4608      	mov	r0, r1
 802755a:	4611      	mov	r1, r2
 802755c:	602b      	str	r3, [r5, #0]
 802755e:	f7de fe29 	bl	80061b4 <_kill>
 8027562:	1c43      	adds	r3, r0, #1
 8027564:	d102      	bne.n	802756c <_kill_r+0x1c>
 8027566:	682b      	ldr	r3, [r5, #0]
 8027568:	b103      	cbz	r3, 802756c <_kill_r+0x1c>
 802756a:	6023      	str	r3, [r4, #0]
 802756c:	bd38      	pop	{r3, r4, r5, pc}
 802756e:	bf00      	nop
 8027570:	2002e4f0 	.word	0x2002e4f0

08027574 <_getpid_r>:
 8027574:	f7de be1c 	b.w	80061b0 <_getpid>

08027578 <_init>:
 8027578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802757a:	bf00      	nop
 802757c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802757e:	bc08      	pop	{r3}
 8027580:	469e      	mov	lr, r3
 8027582:	4770      	bx	lr

08027584 <_fini>:
 8027584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027586:	bf00      	nop
 8027588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802758a:	bc08      	pop	{r3}
 802758c:	469e      	mov	lr, r3
 802758e:	4770      	bx	lr
