NDFramePage.OnPageTitleLoaded("File18:uvm_reg_mem_hdl_paths_seq.svh","uvm_reg_mem_hdl_paths_seq.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_mem_hdl_paths_seq.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Groups","Group"],["Sections","Section"],["Variables","Variable"]],[[343,0,2,"HDL Paths Checking Test Sequence","HDL_Paths_Checking_Test_Sequence"],[344,0,0,"uvm_reg_mem_hdl_paths_seq","uvm_reg_mem_hdl_paths_seq"],[345,0,1,"Variables","uvm_reg_mem_hdl_paths_seq.Variables"],[346,0,3,"abstractions","uvm_reg_mem_hdl_paths_seq.abstractions"]]);