Timing Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 12:32:23 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK0_PAD                                                                        
Period (ns):                1.980                                                                           
Frequency (MHz):            505.051                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               MSS_SUBSYSTEM_sb_0/CCC_0/GL0                                                    
Period (ns):                12.142                                                                          
Frequency (MHz):            82.359                                                                          
Required Period (ns):       12.048                                                                          
Required Frequency (MHz):   83.001                                                                          
External Setup (ns):        2.352                                                                           
External Hold (ns):         0.509                                                                           
Min Clock-To-Out (ns):      6.889                                                                           
Max Clock-To-Out (ns):      15.958                                                                          

Clock Domain:               MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                             
Period (ns):                7.134                                                                           
Frequency (MHz):            140.174                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB                        
Period (ns):                9.998                                                                           
Frequency (MHz):            100.020                                                                         
Required Period (ns):       48.193                                                                          
Required Frequency (MHz):   20.750                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               TCK                                                                             
Period (ns):                26.422                                                                          
Frequency (MHz):            37.847                                                                          
Required Period (ns):       166.670                                                                         
Required Frequency (MHz):   6.000                                                                           
External Setup (ns):        1.166                                                                           
External Hold (ns):         4.059                                                                           
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             0.027                                                                           
Max Delay (ns):             0.047                                                                           

END SUMMARY
-----------------------------------------------------

Clock Domain CLK0_PAD

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin MSS_SUBSYSTEM_sb_0/CCC_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/CCC_0/GL0

SET Register to Register

Path 1
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_3:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[12]
  Delay (ns):                  12.114                                                                          
  Slack (ns):                  -0.094                                                                          
  Arrival (ns):                18.458                                                                          
  Required (ns):               18.364                                                                          
  Setup (ns):                  0.133                                                                           
  Minimum Period (ns):         12.142                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[12]
  Delay (ns):                  12.008                                                                          
  Slack (ns):                  0.012                                                                           
  Arrival (ns):                18.352                                                                          
  Required (ns):               18.364                                                                          
  Setup (ns):                  0.133                                                                           
  Minimum Period (ns):         12.036                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[12]
  Delay (ns):                  11.950                                                                          
  Slack (ns):                  0.070                                                                           
  Arrival (ns):                18.294                                                                          
  Required (ns):               18.364                                                                          
  Setup (ns):                  0.133                                                                           
  Minimum Period (ns):         11.978                                                                          

Path 4
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__ret_23:EN
  Delay (ns):                  11.422                                                                          
  Slack (ns):                  0.084                                                                           
  Arrival (ns):                17.893                                                                          
  Required (ns):               17.977                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.964                                                                          

Path 5
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__ret_13:EN
  Delay (ns):                  11.422                                                                          
  Slack (ns):                  0.085                                                                           
  Arrival (ns):                17.893                                                                          
  Required (ns):               17.978                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         11.963                                                                          


Expanded Path 1
  From: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_3:CLK
  To: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[12]
  data required time                             18.364    
  data arrival time                          -   18.458    
  slack                                          -0.094    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.716          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.314                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:An (f)
               +     0.372          cell: ADLIB:RGB
  5.686                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3:YL (r)
               +     0.658          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbl_net_1
  6.344                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_3:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.452                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_3:Q (r)
               +     2.049          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/core_io_dmem_req_bits_addr_reto[0]
  8.501                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369:A (r)
               +     0.237          cell: ADLIB:CFG4
  8.738                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369:Y (r)
               +     0.912          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7369
  9.650                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7512_1_0[3]:C (r)
               +     0.118          cell: ADLIB:CFG3
  9.768                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7512_1_0[3]:Y (f)
               +     0.355          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/N_3387
  10.123                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_1_0:B (f)
               +     0.493          cell: ADLIB:ARI1_CC
  10.616                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_1_0:UB (r)
               +     0.000          net: NET_CC_CONFIG84
  10.616                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0_CC_0:UB[4] (r)
               +     0.631          cell: ADLIB:CC_CONFIG
  11.247                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0_CC_0:CO (f)
               +     0.000          net: CI_TO_CO78
  11.247                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0_CC_1:CI (f)
               +     0.136          cell: ADLIB:CC_CONFIG
  11.383                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_0_CC_1:CC[0] (f)
               +     0.000          net: NET_CC_CONFIG109
  11.383                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_9_0:CC (f)
               +     0.065          cell: ADLIB:ARI1_CC
  11.448                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_9_0:S (r)
               +     1.188          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513[11]
  12.636                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_9_0_RNIDCJC:B (r)
               +     0.118          cell: ADLIB:CFG3
  12.754                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/T_7513_cry_9_0_RNIDCJC:Y (f)
               +     0.110          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/T_7513_cry_9_0_RNIDCJC
  12.864                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_1_0[11]:C (f)
               +     0.117          cell: ADLIB:CFG3
  12.981                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_1_0[11]:Y (r)
               +     0.899          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_1_0[11]
  13.880                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2[11]:B (r)
               +     0.332          cell: ADLIB:CFG4
  14.212                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2[11]:Y (r)
               +     0.108          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2[11]
  14.320                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_RNIC7RV[11]:C (r)
               +     0.088          cell: ADLIB:CFG3
  14.408                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7_m2_RNIC7RV[11]:Y (r)
               +     1.366          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__7[11]
  15.774                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_i_m3[11]:A (r)
               +     0.088          cell: ADLIB:CFG3
  15.862                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/s0_vaddr_i_m3[11]:Y (r)
               +     2.272          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/N_191
  18.134                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/CFG_30:C (r)
               +     0.241          cell: ADLIB:CFG2_IP_BC
  18.375                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/CFG_30:IPC (r)
               +     0.083          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/A_ADDR_net[12]
  18.458                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[12] (r)
                                    
  18.458                       data arrival time
  ________________________________________________________
  Data required time calculation
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  16.139                       
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  16.478                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  16.646                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.700          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  17.346                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.372          cell: ADLIB:RGB
  17.718                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11:YL (r)
               +     0.621          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11_rgbl_net_1
  18.339                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/FF_0:CLK (r)
               +     0.070          cell: ADLIB:SLE_IP_CLK
  18.409                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/FF_0:IPCLKn (f)
               +     0.088          net: CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/A_CLK_net
  18.497                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_CLK (r)
               -     0.133          Library setup time: ADLIB:RAM1K18_IP
  18.364                       CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[12]
                                    
  18.364                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        GPIO_IN[0]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:D
  Delay (ns):                  8.282                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.282                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.352                                                                           

Path 2
  From:                        GPIO_IN[1]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_1_.gpin1:D
  Delay (ns):                  8.244                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.244                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.290                                                                           

Path 3
  From:                        GPIO_IN[3]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_3_.gpin1:D
  Delay (ns):                  8.228                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.228                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.260                                                                           

Path 4
  From:                        GPIO_IN[2]
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_2_.gpin1:D
  Delay (ns):                  8.207                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.207                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         2.241                                                                           

Path 5
  From:                        SPI_FLASH_SDI
  To:                          CORESPI_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):                  7.929                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                7.929                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.204                                                                           
  External Setup (ns):         1.974                                                                           


Expanded Path 1
  From: GPIO_IN[0]
  To: CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:D
  data required time                             N/C       
  data arrival time                          -   8.282     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        GPIO_IN[0] (f)
               +     0.000          net: GPIO_IN[0]
  0.000                        GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD (f)
               +     2.103          cell: ADLIB:IOPAD_IN
  2.103                        GPIO_IN_ibuf[0]/U0/U_IOPAD:Y (f)
               +     0.048          net: GPIO_IN_ibuf[0]/U0/YIN1
  2.151                        GPIO_IN_ibuf[0]/U0/U_IOINFF:A (f)
               +     0.106          cell: ADLIB:IOINFF_BYPASS
  2.257                        GPIO_IN_ibuf[0]/U0/U_IOINFF:Y (f)
               +     6.025          net: GPIO_IN_c[0]
  8.282                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:D (f)
                                    
  8.282                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.968          Clock generation
  N/C                          
               +     0.329          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.163          cell: ADLIB:GBM
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.689          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8:YR (r)
               +     0.624          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8_rgbr_net_1
  N/C                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:CLK (r)
               -     0.204          Library setup time: ADLIB:SLE
  N/C                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:                          GPIO_OUT[1]
  Delay (ns):                  9.602                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.958                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.958                                                                          

Path 2
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[6].APB_32.GPOUT_reg[6]:CLK
  To:                          GPIO_OUT[6]
  Delay (ns):                  9.585                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.933                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.933                                                                          

Path 3
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK
  To:                          GPIO_OUT[4]
  Delay (ns):                  9.582                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.929                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.929                                                                          

Path 4
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK
  To:                          GPIO_OUT[0]
  Delay (ns):                  9.538                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.909                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.909                                                                          

Path 5
  From:                        CoreGPIO_OUT/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:                          GPIO_OUT[2]
  Delay (ns):                  9.538                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.894                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.894                                                                          


Expanded Path 1
  From: CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To: GPIO_OUT[1]
  data required time                             N/C       
  data arrival time                          -   15.958    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.715          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.313                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:An (f)
               +     0.372          cell: ADLIB:RGB
  5.685                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5:YR (r)
               +     0.671          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5_rgbr_net_1
  6.356                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  6.458                        CoreGPIO_OUT/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q (r)
               +     5.212          net: GPIO_OUT_c[1]
  11.670                       GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A (r)
               +     0.415          cell: ADLIB:IOOUTFF_BYPASS
  12.085                       GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y (r)
               +     0.147          net: GPIO_OUT_obuf[1]/U0/DOUT
  12.232                       GPIO_OUT_obuf[1]/U0/U_IOPAD:D (r)
               +     3.726          cell: ADLIB:IOPAD_TRI
  15.958                       GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD (r)
               +     0.000          net: GPIO_OUT[1]
  15.958                       GPIO_OUT[1] (r)
                                    
  15.958                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[1] (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
  Delay (ns):                  7.677                                                                           
  Slack (ns):                  3.976                                                                           
  Arrival (ns):                13.959                                                                          
  Required (ns):               17.935                                                                          
  Recovery (ns):               0.417                                                                           
  Minimum Period (ns):         8.072                                                                           
  Skew (ns):                   -0.022                                                                          

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[0]:ALn
  Delay (ns):                  7.677                                                                           
  Slack (ns):                  3.976                                                                           
  Arrival (ns):                13.959                                                                          
  Required (ns):               17.935                                                                          
  Recovery (ns):               0.417                                                                           
  Minimum Period (ns):         8.072                                                                           
  Skew (ns):                   -0.022                                                                          

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:ALn
  Delay (ns):                  7.677                                                                           
  Slack (ns):                  3.976                                                                           
  Arrival (ns):                13.959                                                                          
  Required (ns):               17.935                                                                          
  Recovery (ns):               0.417                                                                           
  Minimum Period (ns):         8.072                                                                           
  Skew (ns):                   -0.022                                                                          

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrReg_w[0]:ALn
  Delay (ns):                  7.676                                                                           
  Slack (ns):                  3.983                                                                           
  Arrival (ns):                13.958                                                                          
  Required (ns):               17.941                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.065                                                                           
  Skew (ns):                   -0.026                                                                          

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_w[0]:ALn
  Delay (ns):                  7.676                                                                           
  Slack (ns):                  3.983                                                                           
  Arrival (ns):                13.958                                                                          
  Required (ns):               17.941                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         8.065                                                                           
  Skew (ns):                   -0.026                                                                          


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK
  To: CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
  data required time                             17.935    
  data arrival time                          -   13.959    
  slack                                          3.976     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  4.091                        
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  4.430                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  4.598                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.695          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  5.293                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB22:An (f)
               +     0.372          cell: ADLIB:RGB
  5.665                        MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB22:YL (r)
               +     0.617          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB22_rgbl_net_1
  6.282                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:CLK (r)
               +     0.102          cell: ADLIB:SLE
  6.384                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int:Q (r)
               +     1.992          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/INIT_DONE_int
  8.376                        CORERISCV_AXI4_0/debugBusReqFifo/rd_reset:B (r)
               +     0.088          cell: ADLIB:CFG2
  8.464                        CORERISCV_AXI4_0/debugBusReqFifo/rd_reset:Y (r)
               +     3.359          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset
  11.823                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5:An (f)
               +     0.420          cell: ADLIB:GBM
  12.243                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5:YEn (f)
               +     0.691          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_YWn_GEast
  12.934                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  13.306                       CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB1:YR (r)
               +     0.653          net: CORERISCV_AXI4_0/debugBusReqFifo/rd_reset_RNI5HA5/U0_RGB1_RGB1_rgbr_net_1
  13.959                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn (r)
                                    
  13.959                       data arrival time
  ________________________________________________________
  Data required time calculation
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  12.048                       MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     4.091          Clock generation
  16.139                       
               +     0.339          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  16.478                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.168          cell: ADLIB:GBM
  16.646                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.709          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  17.355                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB27:An (f)
               +     0.372          cell: ADLIB:RGB
  17.727                       MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB27:YR (r)
               +     0.625          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB27_rgbr_net_1
  18.352                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:CLK (r)
               -     0.417          Library recovery time: ADLIB:SLE
  17.935                       CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[1]:ALn
                                    
  17.935                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        TCK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  Delay (ns):                  8.379                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.379                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.668                                                                           

Path 2
  From:                        TRSTB
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  Delay (ns):                  8.379                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.379                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.668                                                                           

Path 3
  From:                        TCK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn
  Delay (ns):                  8.357                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.357                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.654                                                                           

Path 4
  From:                        TRSTB
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:ALn
  Delay (ns):                  8.357                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.357                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      2.654                                                                           


Expanded Path 1
  From: TCK
  To: CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn
  data required time                             N/C       
  data arrival time                          -   8.379     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:URSTB (r)
               +     6.197          net: COREJTAGDEBUG_0/UJTAG_0_URSTB
  6.243                        COREJTAGDEBUG_0/genblk1.UJTAG_0_RNIFG38:An (f)
               +     0.420          cell: ADLIB:GBM
  6.663                        COREJTAGDEBUG_0/genblk1.UJTAG_0_RNIFG38:YEn (f)
               +     0.709          net: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_YWn_GEast
  7.372                        COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB7:An (f)
               +     0.372          cell: ADLIB:RGB
  7.744                        COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB7:YR (r)
               +     0.635          net: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1_RGB7_rgbr_net_1
  8.379                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn (r)
                                    
  8.379                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0
               +     0.000          Clock source
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.968          Clock generation
  N/C                          
               +     0.329          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_net
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:An (r)
               +     0.163          cell: ADLIB:GBM
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST:YEn (f)
               +     0.694          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_YWn_GEast
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB30:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB30:YR (r)
               +     0.611          net: MSS_SUBSYSTEM_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB30_rgbr_net_1
  N/C                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  N/C                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:ALn


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

SET TCK to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

No Path 

END SET TCK to MSS_SUBSYSTEM_sb_0/CCC_0/GL0

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.303                                                                           
  Slack (ns):                  17.267                                                                          
  Arrival (ns):                11.577                                                                          
  Required (ns):               28.844                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         2.733                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[0]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[12]:D
  Delay (ns):                  2.376                                                                           
  Slack (ns):                  17.317                                                                          
  Arrival (ns):                11.622                                                                          
  Required (ns):               28.939                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         2.683                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.257                                                                           
  Slack (ns):                  17.328                                                                          
  Arrival (ns):                11.516                                                                          
  Required (ns):               28.844                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         2.672                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[11]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  Delay (ns):                  2.197                                                                           
  Slack (ns):                  17.373                                                                          
  Arrival (ns):                11.471                                                                          
  Required (ns):               28.844                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         2.627                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[12]:D
  Delay (ns):                  2.237                                                                           
  Slack (ns):                  17.428                                                                          
  Arrival (ns):                11.511                                                                          
  Required (ns):               28.939                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         2.572                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[5]:CLK
  To: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
  data required time                             28.844    
  data arrival time                          -   11.577    
  slack                                          17.267    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  1.042                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  1.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  7.104                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  7.524                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.696          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  8.220                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  8.592                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.682          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  9.274                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[5]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  9.376                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[5]:Q (r)
               +     0.754          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[5]
  10.130                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_6:A (r)
               +     0.118          cell: ADLIB:CFG2
  10.248                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_6:Y (f)
               +     0.356          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4_6
  10.604                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4:B (f)
               +     0.338          cell: ADLIB:CFG4
  10.942                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4:Y (f)
               +     0.635          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled4
  11.577                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN (f)
                                    
  11.577                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  21.042                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  21.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  27.104                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  27.524                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.696          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  28.220                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  28.592                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.646          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  29.238                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  28.844                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/ddr_settled:EN
                                    
  28.844                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
  Delay (ns):                  6.712                                                                           
  Slack (ns):                  12.866                                                                          
  Arrival (ns):                15.958                                                                          
  Required (ns):               28.824                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.134                                                                           
  Skew (ns):                   0.007                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[6]:ALn
  Delay (ns):                  6.712                                                                           
  Slack (ns):                  12.866                                                                          
  Arrival (ns):                15.958                                                                          
  Required (ns):               28.824                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.134                                                                           
  Skew (ns):                   0.007                                                                           

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[2]:ALn
  Delay (ns):                  6.712                                                                           
  Slack (ns):                  12.866                                                                          
  Arrival (ns):                15.958                                                                          
  Required (ns):               28.824                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.134                                                                           
  Skew (ns):                   0.007                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[4]:ALn
  Delay (ns):                  6.712                                                                           
  Slack (ns):                  12.866                                                                          
  Arrival (ns):                15.958                                                                          
  Required (ns):               28.824                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.134                                                                           
  Skew (ns):                   0.007                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[8]:ALn
  Delay (ns):                  6.712                                                                           
  Slack (ns):                  12.866                                                                          
  Arrival (ns):                15.958                                                                          
  Required (ns):               28.824                                                                          
  Recovery (ns):               0.415                                                                           
  Minimum Period (ns):         7.134                                                                           
  Skew (ns):                   0.007                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK
  To: MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
  data required time                             28.824    
  data arrival time                          -   15.958    
  slack                                          12.866    
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  1.042                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  1.221                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  7.104                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  7.524                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.696          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  8.220                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  8.592                        MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.654          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  9.246                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK (r)
               +     0.102          cell: ADLIB:SLE
  9.348                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc:Q (r)
               +     4.416          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_0
  13.764                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C:An (f)
               +     0.420          cell: ADLIB:GBM
  14.184                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C:YEn (f)
               +     0.703          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_YWn_GEast
  14.887                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  15.259                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1:YR (r)
               +     0.699          net: MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI4N5C/U0_RGB1_YR
  15.958                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn (r)
                                    
  15.958                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     1.042          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT
  21.042                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.179          cell: ADLIB:RCOSC_25_50MHZ_FAB
  21.221                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     5.883          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  27.104                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.420          cell: ADLIB:GBM
  27.524                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.696          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  28.220                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  28.592                       MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.647          net: MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  29.239                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  28.824                       MSS_SUBSYSTEM_sb_0/CORERESETP_0/count_ddr[10]:ALn
                                    
  28.824                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
  Delay (ns):                  3.312                                                                           
  Slack (ns):                  3.964                                                                           
  Arrival (ns):                3.312                                                                           
  Required (ns):               7.276                                                                           
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         -3.964                                                                          

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/state[0]:D
  Delay (ns):                  2.772                                                                           
  Slack (ns):                  4.590                                                                           
  Arrival (ns):                2.772                                                                           
  Required (ns):               7.362                                                                           
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         -4.590                                                                          

Path 3
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[6]:D
  Delay (ns):                  3.499                                                                           
  Slack (ns):                  19.924                                                                          
  Arrival (ns):                11.558                                                                          
  Required (ns):               31.482                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         8.346                                                                           

Path 4
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[4]:D
  Delay (ns):                  3.499                                                                           
  Slack (ns):                  19.924                                                                          
  Arrival (ns):                11.558                                                                          
  Required (ns):               31.482                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         8.346                                                                           

Path 5
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/psel:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA[7]:D
  Delay (ns):                  3.471                                                                           
  Slack (ns):                  19.952                                                                          
  Arrival (ns):                11.530                                                                          
  Required (ns):               31.482                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         8.290                                                                           


Expanded Path 1
  From: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB
  To: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
  data required time                             7.276     
  data arrival time                          -   3.312     
  slack                                          3.964     
  ________________________________________________________
  Data arrival time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB (r)
               +     0.331          cell: ADLIB:MSS_120_IP
  0.331                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:PER2_FABRIC_PSEL (f)
               +     2.023          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_TMP_0_FIC_2_APB_MASTER_PSELx
  2.354                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4:B (f)
               +     0.102          cell: ADLIB:CFG2
  2.456                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4:Y (f)
               +     0.118          net: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/next_state4
  2.574                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:C (f)
               +     0.102          cell: ADLIB:CFG4
  2.676                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0:Y (f)
               +     0.636          net: MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0
  3.312                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN (f)
                                    
  3.312                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:CLK_CONFIG_APB (r)
               +     5.535          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB
  5.535                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6:An (f)
               +     0.420          cell: ADLIB:GBM
  5.955                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6:YEn (f)
               +     0.694          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_YWn_GEast
  6.649                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  7.021                        MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB0:YR (r)
               +     0.649          net: MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST_RNI1HN6/U0_RGB1_RGB0_rgbr_net_1
  7.670                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:CLK (r)
               -     0.394          Library setup time: ADLIB:SLE
  7.276                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY:EN
                                    
  7.276                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From:                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):                  3.895                                                                           
  Slack (ns):                  70.120                                                                          
  Arrival (ns):                12.888                                                                          
  Required (ns):               83.008                                                                          
  Setup (ns):                  0.322                                                                           
  Minimum Period (ns):         26.422                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/irReg_ret[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:EN
  Delay (ns):                  4.274                                                                           
  Slack (ns):                  77.088                                                                          
  Arrival (ns):                16.180                                                                          
  Required (ns):               93.268                                                                          
  Setup (ns):                  0.394                                                                           
  Minimum Period (ns):         12.503                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_98:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:D
  Delay (ns):                  4.916                                                                           
  Slack (ns):                  77.166                                                                          
  Arrival (ns):                16.514                                                                          
  Required (ns):               93.680                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         12.329                                                                          

Path 4
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_85:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:D
  Delay (ns):                  4.799                                                                           
  Slack (ns):                  77.297                                                                          
  Arrival (ns):                16.383                                                                          
  Required (ns):               93.680                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         12.067                                                                          

Path 5
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/TDO_ret_1:CLK
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:D
  Delay (ns):                  2.775                                                                           
  Slack (ns):                  77.323                                                                          
  Arrival (ns):                14.692                                                                          
  Required (ns):               92.015                                                                          
  Setup (ns):                  0.298                                                                           
  Minimum Period (ns):         12.033                                                                          


Expanded Path 1
  From: COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                             83.008    
  data arrival time                          -   12.888    
  slack                                          70.120    
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.046          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.046                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     6.799          net: COREJTAGDEBUG_0/iUDRCK
  6.845                        COREJTAGDEBUG_0/genblk1.udrck_clkint:An (f)
               +     0.420          cell: ADLIB:GBM
  7.265                        COREJTAGDEBUG_0/genblk1.udrck_clkint:YEn (f)
               +     0.702          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_YWn_GEast
  7.967                        COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  8.339                        COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0:YR (r)
               +     0.654          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0_rgbr_net_1
  8.993                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:CLK (r)
               +     0.127          cell: ADLIB:SLE
  9.120                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/utdo:Q (f)
               +     3.471          net: COREJTAGDEBUG_0/UTDO_INT
  12.591                       COREJTAGDEBUG_0/genblk1.UJTAG_0/IP_INTERFACE_0:A (f)
               +     0.234          cell: ADLIB:IP_INTERFACE
  12.825                       COREJTAGDEBUG_0/genblk1.UJTAG_0/IP_INTERFACE_0:IPA (f)
               +     0.063          net: COREJTAGDEBUG_0/genblk1_UJTAG_0/UTDO_net
  12.888                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  12.888                       data arrival time
  ________________________________________________________
  Data required time calculation
  83.330                       TCK
               +     0.000          Clock source
  83.330                       TCK (f)
               +     0.000          net: TCK
  83.330                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -     0.322          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  83.008                       COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDO
                                    
  83.008                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  Delay (ns):                  9.576                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                9.576                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         1.166                                                                           

Path 2
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  Delay (ns):                  8.987                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.987                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         0.577                                                                           

Path 3
  From:                        TDI
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.321                                                                           
  External Setup (ns):         0.321                                                                           

Path 4
  From:                        TMS
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TMS
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.321                                                                           
  External Setup (ns):         0.321                                                                           

Path 5
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:D
  Delay (ns):                  8.206                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.206                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.298                                                                           
  External Setup (ns):         -0.221                                                                          


Expanded Path 1
  From: TDI
  To: COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D
  data required time                             N/C       
  data arrival time                          -   9.576     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (f)
               +     0.000          net: TDI
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDI (f)
               +     0.047          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.047                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UTDI (f)
               +     4.216          net: COREJTAGDEBUG_0_TGT_TDI
  4.263                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/countnext_1[2]:A (f)
               +     0.246          cell: ADLIB:CFG4
  4.509                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/countnext_1[2]:Y (f)
               +     0.706          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/countnext_1[2]
  5.215                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo8:B (f)
               +     0.193          cell: ADLIB:CFG3
  5.408                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo8:Y (f)
               +     0.708          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/N_263
  6.116                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0_o3_0_RNIP8S81[0]:D (f)
               +     0.193          cell: ADLIB:CFG4
  6.309                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0_o3_0_RNIP8S81[0]:Y (f)
               +     1.007          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/N_170_s4
  7.316                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[2]:C (f)
               +     0.427          cell: ADLIB:CFG4
  7.743                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_0[2]:Y (f)
               +     0.357          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/state_20_1_iv_0[2]
  8.100                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[2]:D (f)
               +     0.400          cell: ADLIB:CFG4
  8.500                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_1[2]:Y (f)
               +     0.608          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/state_20_1_iv_1[2]
  9.108                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i[2]:C (f)
               +     0.381          cell: ADLIB:CFG4
  9.489                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state_20_1_iv_i[2]:Y (r)
               +     0.087          net: COREJTAGDEBUG_0/genblk1_UJ_JTAG_0/state_20_1_iv_i[2]
  9.576                        COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D (r)
                                    
  9.576                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     0.045          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     6.595          net: COREJTAGDEBUG_0/iUDRCK
  N/C                          COREJTAGDEBUG_0/genblk1.udrck_clkint:An (f)
               +     0.407          cell: ADLIB:GBM
  N/C                          COREJTAGDEBUG_0/genblk1.udrck_clkint:YEn (f)
               +     0.681          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_YWn_GEast
  N/C                          COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0:YR (r)
               +     0.619          net: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1_RGB0_rgbr_net_1
  N/C                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:CLK (r)
               -     0.298          Library setup time: ADLIB:SLE
  N/C                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[2]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB
  Delay (ns):                  0.000                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.000                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.321                                                                           
  External Recovery (ns):      0.321                                                                           

Path 2
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/tckgo:ALn
  Delay (ns):                  8.435                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.435                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      0.134                                                                           

Path 3
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/pauselow:ALn
  Delay (ns):                  8.435                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.435                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      0.125                                                                           

Path 4
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/state[0]:ALn
  Delay (ns):                  8.435                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.435                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      0.125                                                                           

Path 5
  From:                        TRSTB
  To:                          COREJTAGDEBUG_0/genblk1.UJ_JTAG_0/count_ret[3]:ALn
  Delay (ns):                  8.429                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.429                                                                           
  Required (ns):                                                                                               
  Recovery (ns):               0.415                                                                           
  External Recovery (ns):      0.123                                                                           


Expanded Path 1
  From: TRSTB
  To: COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB
  data required time                             N/C       
  data arrival time                          -   0.000     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TRSTB (r)
               +     0.000          net: TRSTB
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB (r)
                                    
  0.000                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               -     0.321          Library recovery time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TRSTB


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to TCK

No Path 

END SET MSS_SUBSYSTEM_sb_0/CCC_0/GL0 to TCK

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                        TCK
  To:                          TDO
  Delay (ns):                  0.047                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                0.047                                                                           
  Required (ns):                                                                                               


Expanded Path 1
  From: TCK
  To: TDO
  data required time                             N/C       
  data arrival time                          -   0.047     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK (f)
               +     0.000          net: TCK
  0.000                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               +     0.047          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  0.047                        COREJTAGDEBUG_0/genblk1_UJTAG_0/INST_UJTAG_SYSRESET_FF_IP:TDO (f)
               +     0.000          net: TDO
  0.047                        TDO (f)
                                    
  0.047                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK (f)
                                    
  N/C                          TDO (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

