\hypertarget{structdwcotg__core__global__regs__t}{}\doxysection{dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t Struct Reference}
\label{structdwcotg__core__global__regs__t}\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}


{\ttfamily \#include $<$dwcotg\+\_\+regs.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a109b4183c4009de87e04e366b7389f4b}{gotgctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a3c19a03fcf6a8d61b83b38c601b43d71}{gotgint}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_ab90503301ae991626f0d4580a92facea}{gahbcfg}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a99daf39fd058655ab382344c5743338c}{gusbcfg}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a4fe904cce3ee6f0cf4c15d8d9a62a940}{grstctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_aaedddc8d680a3b98c74aa9c9d35700be}{gintsts}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a69403779fcb60e23a47623cbc7df255c}{gintmsk}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a66be8b4f3f44034e770e5c6a4bf23461}{grxstsr}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a195b783b961deaa245d1b68613b204d0}{grxstsp}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a9225f3b65354a19f30f5f8adcc90e133}{grxfsiz}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a59c464d61930c5627e235cbcf14ceea3}{gnptxfsiz}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a3b1708dc0e7a9f9da11532ffc03f97c2}{gnptxsts}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a4789244e5d3fe75f6e933ed1763eeab1}{gi2cctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_abec7fc98e4d03d5e3712207a5c1659cd}{gpvndctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_aeffd51ee26d111a75ab483e45469e637}{gccfg}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a090be591b7459c5f8eba016446ec0750}{guid}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_ad6dc5c623dd2535ce17f7aa762821cf9}{gsnpsid}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a58783dca637814011bfc11e9f4a87fef}{ghwcfg1}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a9aabf3093ecbfe5cd9ae79b55f7f9ba1}{ghwcfg2}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_ae41b10aaa5398a3c9f8684a9b8fd9af2}{ghwcfg3}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_ad3f1ebcefae67c92f245bee83537b5aa}{ghwcfg4}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_aaccebad7cc5d040830d50aa5ce73a4e1}{glpmcfg}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a559d6a63fd61534dc0d6194f5b45fd27}{gpwrdn}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a1413288c36589326dd9f2d8e45006cbe}{gdfifocfg}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_af15d2cfeb79a606853de9f086788bc5b}{adpctl}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a06dca0c34721139208a1107a0b43b5e9}{reserved39}} \mbox{[}39\mbox{]}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_af00a5b1063fd1b148de390fd389bb9fc}{hptxfsiz}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__core__global__regs__t_a1eedd9fcc64d044e7f79ca12052de8fa}{dtxfsiz}} \mbox{[}15\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DWC\+\_\+otg Core registers . The dwcotg\+\_\+core\+\_\+global\+\_\+regs structure defines the size and relative field offsets for the Core Global registers. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{structdwcotg__core__global__regs__t_a109b4183c4009de87e04e366b7389f4b}\label{structdwcotg__core__global__regs__t_a109b4183c4009de87e04e366b7389f4b}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gotgctl@{gotgctl}}
\index{gotgctl@{gotgctl}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gotgctl}{gotgctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gotgctl}

OTG Control and Status Register. {\itshape Offset\+: 000h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a3c19a03fcf6a8d61b83b38c601b43d71}\label{structdwcotg__core__global__regs__t_a3c19a03fcf6a8d61b83b38c601b43d71}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gotgint@{gotgint}}
\index{gotgint@{gotgint}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gotgint}{gotgint}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gotgint}

OTG Interrupt Register. {\itshape Offset\+: 004h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_ab90503301ae991626f0d4580a92facea}\label{structdwcotg__core__global__regs__t_ab90503301ae991626f0d4580a92facea}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gahbcfg@{gahbcfg}}
\index{gahbcfg@{gahbcfg}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gahbcfg}{gahbcfg}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gahbcfg}

Core AHB Configuration Register. {\itshape Offset\+: 008h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a99daf39fd058655ab382344c5743338c}\label{structdwcotg__core__global__regs__t_a99daf39fd058655ab382344c5743338c}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gusbcfg@{gusbcfg}}
\index{gusbcfg@{gusbcfg}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gusbcfg}{gusbcfg}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gusbcfg}

Core USB Configuration Register. {\itshape Offset\+: 00Ch} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a4fe904cce3ee6f0cf4c15d8d9a62a940}\label{structdwcotg__core__global__regs__t_a4fe904cce3ee6f0cf4c15d8d9a62a940}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!grstctl@{grstctl}}
\index{grstctl@{grstctl}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{grstctl}{grstctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::grstctl}

Core Reset Register. {\itshape Offset\+: 010h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_aaedddc8d680a3b98c74aa9c9d35700be}\label{structdwcotg__core__global__regs__t_aaedddc8d680a3b98c74aa9c9d35700be}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gintsts@{gintsts}}
\index{gintsts@{gintsts}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gintsts}{gintsts}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gintsts}

Core Interrupt Register. {\itshape Offset\+: 014h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a69403779fcb60e23a47623cbc7df255c}\label{structdwcotg__core__global__regs__t_a69403779fcb60e23a47623cbc7df255c}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gintmsk@{gintmsk}}
\index{gintmsk@{gintmsk}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gintmsk}{gintmsk}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gintmsk}

Core Interrupt Mask Register. {\itshape Offset\+: 018h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a66be8b4f3f44034e770e5c6a4bf23461}\label{structdwcotg__core__global__regs__t_a66be8b4f3f44034e770e5c6a4bf23461}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!grxstsr@{grxstsr}}
\index{grxstsr@{grxstsr}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{grxstsr}{grxstsr}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::grxstsr}

Receive Status Queue Read Register (Read Only). {\itshape Offset\+: 01Ch} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a195b783b961deaa245d1b68613b204d0}\label{structdwcotg__core__global__regs__t_a195b783b961deaa245d1b68613b204d0}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!grxstsp@{grxstsp}}
\index{grxstsp@{grxstsp}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{grxstsp}{grxstsp}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::grxstsp}

Receive Status Queue Read \& POP Register (Read Only). {\itshape Offset\+: 020h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a9225f3b65354a19f30f5f8adcc90e133}\label{structdwcotg__core__global__regs__t_a9225f3b65354a19f30f5f8adcc90e133}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!grxfsiz@{grxfsiz}}
\index{grxfsiz@{grxfsiz}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{grxfsiz}{grxfsiz}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::grxfsiz}

Receive FIFO Size Register. {\itshape Offset\+: 024h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a59c464d61930c5627e235cbcf14ceea3}\label{structdwcotg__core__global__regs__t_a59c464d61930c5627e235cbcf14ceea3}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gnptxfsiz@{gnptxfsiz}}
\index{gnptxfsiz@{gnptxfsiz}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gnptxfsiz}{gnptxfsiz}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gnptxfsiz}

Non Periodic Transmit FIFO Size Register. {\itshape Offset\+: 028h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a3b1708dc0e7a9f9da11532ffc03f97c2}\label{structdwcotg__core__global__regs__t_a3b1708dc0e7a9f9da11532ffc03f97c2}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gnptxsts@{gnptxsts}}
\index{gnptxsts@{gnptxsts}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gnptxsts}{gnptxsts}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gnptxsts}

Non Periodic Transmit FIFO/\+Queue Status Register (Read Only). {\itshape Offset\+: 02Ch} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a4789244e5d3fe75f6e933ed1763eeab1}\label{structdwcotg__core__global__regs__t_a4789244e5d3fe75f6e933ed1763eeab1}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gi2cctl@{gi2cctl}}
\index{gi2cctl@{gi2cctl}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gi2cctl}{gi2cctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gi2cctl}

I2C Access Register. {\itshape Offset\+: 030h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_abec7fc98e4d03d5e3712207a5c1659cd}\label{structdwcotg__core__global__regs__t_abec7fc98e4d03d5e3712207a5c1659cd}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gpvndctl@{gpvndctl}}
\index{gpvndctl@{gpvndctl}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gpvndctl}{gpvndctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gpvndctl}

PHY Vendor Control Register. {\itshape Offset\+: 034h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_aeffd51ee26d111a75ab483e45469e637}\label{structdwcotg__core__global__regs__t_aeffd51ee26d111a75ab483e45469e637}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gccfg@{gccfg}}
\index{gccfg@{gccfg}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gccfg}{gccfg}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gccfg}

General Purpose Input/\+Output Register. {\itshape Offset\+: 038h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a090be591b7459c5f8eba016446ec0750}\label{structdwcotg__core__global__regs__t_a090be591b7459c5f8eba016446ec0750}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!guid@{guid}}
\index{guid@{guid}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{guid}{guid}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::guid}

User ID Register. {\itshape Offset\+: 03Ch} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_ad6dc5c623dd2535ce17f7aa762821cf9}\label{structdwcotg__core__global__regs__t_ad6dc5c623dd2535ce17f7aa762821cf9}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gsnpsid@{gsnpsid}}
\index{gsnpsid@{gsnpsid}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gsnpsid}{gsnpsid}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gsnpsid}

Synopsys ID Register (Read Only). {\itshape Offset\+: 040h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a58783dca637814011bfc11e9f4a87fef}\label{structdwcotg__core__global__regs__t_a58783dca637814011bfc11e9f4a87fef}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!ghwcfg1@{ghwcfg1}}
\index{ghwcfg1@{ghwcfg1}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{ghwcfg1}{ghwcfg1}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::ghwcfg1}

User HW Config1 Register (Read Only). {\itshape Offset\+: 044h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a9aabf3093ecbfe5cd9ae79b55f7f9ba1}\label{structdwcotg__core__global__regs__t_a9aabf3093ecbfe5cd9ae79b55f7f9ba1}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!ghwcfg2@{ghwcfg2}}
\index{ghwcfg2@{ghwcfg2}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{ghwcfg2}{ghwcfg2}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::ghwcfg2}

User HW Config2 Register (Read Only). {\itshape Offset\+: 048h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_ae41b10aaa5398a3c9f8684a9b8fd9af2}\label{structdwcotg__core__global__regs__t_ae41b10aaa5398a3c9f8684a9b8fd9af2}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!ghwcfg3@{ghwcfg3}}
\index{ghwcfg3@{ghwcfg3}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{ghwcfg3}{ghwcfg3}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::ghwcfg3}

User HW Config3 Register (Read Only). {\itshape Offset\+: 04Ch} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_ad3f1ebcefae67c92f245bee83537b5aa}\label{structdwcotg__core__global__regs__t_ad3f1ebcefae67c92f245bee83537b5aa}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!ghwcfg4@{ghwcfg4}}
\index{ghwcfg4@{ghwcfg4}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{ghwcfg4}{ghwcfg4}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::ghwcfg4}

User HW Config4 Register (Read Only). {\itshape Offset\+: 050h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_aaccebad7cc5d040830d50aa5ce73a4e1}\label{structdwcotg__core__global__regs__t_aaccebad7cc5d040830d50aa5ce73a4e1}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!glpmcfg@{glpmcfg}}
\index{glpmcfg@{glpmcfg}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{glpmcfg}{glpmcfg}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::glpmcfg}

Core LPM Configuration register {\itshape Offset\+: 054h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a559d6a63fd61534dc0d6194f5b45fd27}\label{structdwcotg__core__global__regs__t_a559d6a63fd61534dc0d6194f5b45fd27}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gpwrdn@{gpwrdn}}
\index{gpwrdn@{gpwrdn}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gpwrdn}{gpwrdn}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gpwrdn}

Global Power\+Dn Register {\itshape Offset\+: 058h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a1413288c36589326dd9f2d8e45006cbe}\label{structdwcotg__core__global__regs__t_a1413288c36589326dd9f2d8e45006cbe}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!gdfifocfg@{gdfifocfg}}
\index{gdfifocfg@{gdfifocfg}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{gdfifocfg}{gdfifocfg}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::gdfifocfg}

Global DFIFO SW Config Register {\itshape Offset\+: 05Ch} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_af15d2cfeb79a606853de9f086788bc5b}\label{structdwcotg__core__global__regs__t_af15d2cfeb79a606853de9f086788bc5b}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!adpctl@{adpctl}}
\index{adpctl@{adpctl}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{adpctl}{adpctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::adpctl}

ADP Control Register {\itshape Offset\+: 060h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a06dca0c34721139208a1107a0b43b5e9}\label{structdwcotg__core__global__regs__t_a06dca0c34721139208a1107a0b43b5e9}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!reserved39@{reserved39}}
\index{reserved39@{reserved39}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{reserved39}{reserved39}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::reserved39\mbox{[}39\mbox{]}}

Reserved {\itshape Offset\+: 064h-\/0\+FFh} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_af00a5b1063fd1b148de390fd389bb9fc}\label{structdwcotg__core__global__regs__t_af00a5b1063fd1b148de390fd389bb9fc}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!hptxfsiz@{hptxfsiz}}
\index{hptxfsiz@{hptxfsiz}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{hptxfsiz}{hptxfsiz}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::hptxfsiz}

Host Periodic Transmit FIFO Size Register. {\itshape Offset\+: 100h} \mbox{\Hypertarget{structdwcotg__core__global__regs__t_a1eedd9fcc64d044e7f79ca12052de8fa}\label{structdwcotg__core__global__regs__t_a1eedd9fcc64d044e7f79ca12052de8fa}} 
\index{dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}!dtxfsiz@{dtxfsiz}}
\index{dtxfsiz@{dtxfsiz}!dwcotg\_core\_global\_regs\_t@{dwcotg\_core\_global\_regs\_t}}
\doxysubsubsection{\texorpdfstring{dtxfsiz}{dtxfsiz}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+core\+\_\+global\+\_\+regs\+\_\+t\+::dtxfsiz\mbox{[}15\mbox{]}}

Device Periodic Transmit FIFO\+::n Register if dedicated fifos are disabled, otherwise Device Transmit FIFO\+::n Register. {\itshape Offset\+: 104h + (FIFO\+\_\+\+Number-\/1)$\ast$04h, 1 $<$= FIFO Number $<$= 15 (1$<$=n$<$=15).} 