

================================================================
== Vitis HLS Report for 'udp_lshiftWordByOctet_512_1_s'
================================================================
* Date:           Tue Jul 19 06:17:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.258 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     526|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      78|    -|
|Register         |        -|     -|    1162|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1162|     604|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |ap_condition_129                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_132                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_162                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_77                   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op17_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op45_write_state2    |       and|   0|  0|    2|           1|           1|
    |tmp_i_nbreadreq_fu_86_p3          |       and|   0|  0|    2|           1|           0|
    |sendWord_last_V_fu_232_p2         |      icmp|   0|  0|   11|           8|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |select_ln1127_fu_308_p3           |    select|   0|  0|   63|           1|          64|
    |sendWord_data_V_2_fu_300_p3       |    select|   0|  0|  428|           1|         512|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln752_fu_250_p2               |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  526|          22|         590|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+------+-----------+
    |                        Name                        | LUT| Input Size| Bits | Total Bits|
    +----------------------------------------------------+----+-----------+------+-----------+
    |ap_done                                             |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_ls_firstWord_flag_0_i_reg_107  |  14|          3|     1|          3|
    |ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_126   |  14|          3|     1|          3|
    |ls_writeRemainder                                   |   9|          2|     1|          2|
    |s_axis_tx_data_internal_blk_n                       |   9|          2|     1|          2|
    |tx_shift2udpFifo_blk_n                              |   9|          2|     1|          2|
    |tx_shift2udpFifo_din                                |  14|          3|  1024|       3072|
    +----------------------------------------------------+----+-----------+------+-----------+
    |Total                                               |  78|         17|  1030|       3086|
    +----------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------------------------+-----+----+-----+-----------+
    |                        Name                        |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                           |    1|   0|    1|          0|
    |ap_done_reg                                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ls_firstWord_flag_0_i_reg_107  |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ls_firstWord_new_0_i_reg_126   |    1|   0|    1|          0|
    |ls_firstWord                                        |    1|   0|    1|          0|
    |ls_writeRemainder                                   |    1|   0|    1|          0|
    |ls_writeRemainder_load_reg_351                      |    1|   0|    1|          0|
    |p_Result_7_i_reg_368                                |   56|   0|   56|          0|
    |prevWord_data_V_1                                   |  512|   0|  512|          0|
    |prevWord_keep_V_1                                   |   64|   0|   64|          0|
    |reg_164                                             |   64|   0|   64|          0|
    |reg_168                                             |    8|   0|    8|          0|
    |sendWord_last_V_reg_374                             |    1|   0|    1|          0|
    |tmp_i_reg_355                                       |    1|   0|    1|          0|
    |trunc_ln674_reg_362                                 |  448|   0|  448|          0|
    +----------------------------------------------------+-----+----+-----+-----------+
    |Total                                               | 1162|   0| 1162|          0|
    +----------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+------+------------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits |  Protocol  |         Source Object         |    C Type    |
+---------------------------------+-----+------+------------+-------------------------------+--------------+
|ap_clk                           |   in|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|ap_rst                           |   in|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|ap_start                         |   in|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|ap_done                          |  out|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|ap_continue                      |   in|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|ap_idle                          |  out|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|ap_ready                         |  out|     1|  ap_ctrl_hs|  udp_lshiftWordByOctet<512, 1>|  return value|
|s_axis_tx_data_internal_dout     |   in|  1024|     ap_fifo|        s_axis_tx_data_internal|       pointer|
|s_axis_tx_data_internal_empty_n  |   in|     1|     ap_fifo|        s_axis_tx_data_internal|       pointer|
|s_axis_tx_data_internal_read     |  out|     1|     ap_fifo|        s_axis_tx_data_internal|       pointer|
|tx_shift2udpFifo_din             |  out|  1024|     ap_fifo|               tx_shift2udpFifo|       pointer|
|tx_shift2udpFifo_full_n          |   in|     1|     ap_fifo|               tx_shift2udpFifo|       pointer|
|tx_shift2udpFifo_write           |  out|     1|     ap_fifo|               tx_shift2udpFifo|       pointer|
+---------------------------------+-----+------+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2udpFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln1091 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1091]   --->   Operation 10 'specpipeline' 'specpipeline_ln1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ls_writeRemainder_load = load i1 %ls_writeRemainder" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1105]   --->   Operation 11 'load' 'ls_writeRemainder_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_1"   --->   Operation 12 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i64 %prevWord_keep_V_1"   --->   Operation 13 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln1105 = br i1 %ls_writeRemainder_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1105]   --->   Operation 14 'br' 'br_ln1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %s_axis_tx_data_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = (!ls_writeRemainder_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln1116 = br i1 %tmp_i, void %._crit_edge1.i, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1116]   --->   Operation 16 'br' 'br_ln1116' <Predicate = (!ls_writeRemainder_load)> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%s_axis_tx_data_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %s_axis_tx_data_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 's_axis_tx_data_internal_read' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %s_axis_tx_data_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'trunc' 'currWord_data_V' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %s_axis_tx_data_internal_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'partselect' 'currWord_keep_V' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_tx_data_internal_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'bitselect' 'currWord_last_V' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %s_axis_tx_data_internal_read"   --->   Operation 21 'trunc' 'trunc_ln674' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_7_i = partselect i56 @_ssdm_op_PartSelect.i56.i1024.i32.i32, i1024 %s_axis_tx_data_internal_read, i32 512, i32 567"   --->   Operation 22 'partselect' 'p_Result_7_i' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_8_i = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %s_axis_tx_data_internal_read, i32 568, i32 575"   --->   Operation 23 'partselect' 'p_Result_8_i' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.58ns)   --->   "%sendWord_last_V = icmp_eq  i8 %p_Result_8_i, i8 0"   --->   Operation 24 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_11_i = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %p_Val2_s, i32 448, i32 511"   --->   Operation 25 'partselect' 'p_Result_11_i' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_13_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_4, i32 56, i32 63"   --->   Operation 26 'partselect' 'p_Result_13_i' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln1148 = store i512 %currWord_data_V, i512 %prevWord_data_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1148]   --->   Operation 27 'store' 'store_ln1148' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln1148 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1148]   --->   Operation 28 'store' 'store_ln1148' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln1150 = br i1 %currWord_last_V, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1150]   --->   Operation 29 'br' 'br_ln1150' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.12ns)   --->   "%xor_ln752 = xor i1 %sendWord_last_V, i1 1"   --->   Operation 30 'xor' 'xor_ln752' <Predicate = (!ls_writeRemainder_load & tmp_i & currWord_last_V)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln1153 = store i1 %xor_ln752, i1 %ls_writeRemainder" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1153]   --->   Operation 31 'store' 'store_ln1153' <Predicate = (!ls_writeRemainder_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln1154 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1154]   --->   Operation 32 'br' 'br_ln1154' <Predicate = (!ls_writeRemainder_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %p_Val2_s, i32 448, i32 511"   --->   Operation 33 'partselect' 'p_Result_i' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_i_44 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_4, i32 56, i32 63"   --->   Operation 34 'partselect' 'p_Result_i_44' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln1114 = store i1 0, i1 %ls_writeRemainder" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1114]   --->   Operation 35 'store' 'store_ln1114' <Predicate = (ls_writeRemainder_load)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln1115 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1115]   --->   Operation 36 'br' 'br_ln1115' <Predicate = (ls_writeRemainder_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ls_firstWord_load = load i1 %ls_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1127]   --->   Operation 37 'load' 'ls_firstWord_load' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i448.i64, i448 %trunc_ln674, i64 0"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %p_Result_7_i, i8 255"   --->   Operation 39 'bitconcatenate' 'p_Result_1' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i448.i64, i448 %trunc_ln674, i64 %p_Result_11_i"   --->   Operation 40 'bitconcatenate' 'p_Result_2' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %p_Result_7_i, i8 %p_Result_13_i"   --->   Operation 41 'bitconcatenate' 'p_Result_3' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.57ns)   --->   "%sendWord_data_V_2 = select i1 %ls_firstWord_load, i512 %p_Result_s, i512 %p_Result_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1127]   --->   Operation 42 'select' 'sendWord_data_V_2' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.41ns)   --->   "%select_ln1127 = select i1 %ls_firstWord_load, i64 %p_Result_1, i64 %p_Result_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1127]   --->   Operation 43 'select' 'select_ln1127' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 0, i1 %sendWord_last_V, i64 %select_ln1127, i512 %sendWord_data_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'bitconcatenate' 'p_s' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo, i1024 %p_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!ls_writeRemainder_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i57.i8.i448.i64, i57 72057594037927936, i8 %p_Result_i_44, i448 0, i64 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'zext' 'zext_ln174' <Predicate = (ls_writeRemainder_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2udpFifo, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (ls_writeRemainder_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ls_firstWord_flag_0_i = phi i1 0, void, i1 1, void, i1 1, void %_ifconv, i1 0, void"   --->   Operation 49 'phi' 'ls_firstWord_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ls_firstWord_new_0_i = phi i1 0, void, i1 1, void, i1 0, void %_ifconv, i1 0, void"   --->   Operation 50 'phi' 'ls_firstWord_new_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ls_firstWord_flag_0_i, void %udp_lshiftWordByOctet<512, 1>.exit, void %mergeST.i"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln1149 = store i1 %ls_firstWord_new_0_i, i1 %ls_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/../axi_utils.hpp:1149]   --->   Operation 52 'store' 'store_ln1149' <Predicate = (ls_firstWord_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %udp_lshiftWordByOctet<512, 1>.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = (ls_firstWord_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ls_writeRemainder]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tx_shift2udpFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_tx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ls_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specinterface_ln0            (specinterface ) [ 000]
specpipeline_ln1091          (specpipeline  ) [ 000]
ls_writeRemainder_load       (load          ) [ 011]
p_Val2_s                     (load          ) [ 000]
p_Val2_4                     (load          ) [ 000]
br_ln1105                    (br            ) [ 000]
tmp_i                        (nbreadreq     ) [ 011]
br_ln1116                    (br            ) [ 011]
s_axis_tx_data_internal_read (read          ) [ 000]
currWord_data_V              (trunc         ) [ 000]
currWord_keep_V              (partselect    ) [ 000]
currWord_last_V              (bitselect     ) [ 010]
trunc_ln674                  (trunc         ) [ 011]
p_Result_7_i                 (partselect    ) [ 011]
p_Result_8_i                 (partselect    ) [ 000]
sendWord_last_V              (icmp          ) [ 011]
p_Result_11_i                (partselect    ) [ 011]
p_Result_13_i                (partselect    ) [ 011]
store_ln1148                 (store         ) [ 000]
store_ln1148                 (store         ) [ 000]
br_ln1150                    (br            ) [ 011]
xor_ln752                    (xor           ) [ 000]
store_ln1153                 (store         ) [ 000]
br_ln1154                    (br            ) [ 011]
p_Result_i                   (partselect    ) [ 011]
p_Result_i_44                (partselect    ) [ 011]
store_ln1114                 (store         ) [ 000]
br_ln1115                    (br            ) [ 011]
ls_firstWord_load            (load          ) [ 000]
p_Result_s                   (bitconcatenate) [ 000]
p_Result_1                   (bitconcatenate) [ 000]
p_Result_2                   (bitconcatenate) [ 000]
p_Result_3                   (bitconcatenate) [ 000]
sendWord_data_V_2            (select        ) [ 000]
select_ln1127                (select        ) [ 000]
p_s                          (bitconcatenate) [ 000]
write_ln174                  (write         ) [ 000]
or_ln                        (bitconcatenate) [ 000]
zext_ln174                   (zext          ) [ 000]
write_ln174                  (write         ) [ 000]
ls_firstWord_flag_0_i        (phi           ) [ 011]
ls_firstWord_new_0_i         (phi           ) [ 011]
br_ln0                       (br            ) [ 000]
store_ln1149                 (store         ) [ 000]
br_ln0                       (br            ) [ 000]
ret_ln0                      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ls_writeRemainder">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_writeRemainder"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_shift2udpFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2udpFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_tx_data_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ls_firstWord">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ls_firstWord"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i448.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i56.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i57.i8.i448.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_i_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1024" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_axis_tx_data_internal_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1024" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_data_internal_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1024" slack="0"/>
<pin id="103" dir="0" index="2" bw="1024" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="ls_firstWord_flag_0_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ls_firstWord_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="ls_firstWord_flag_0_i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="4" bw="1" slack="1"/>
<pin id="118" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="1" slack="1"/>
<pin id="120" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_flag_0_i/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="ls_firstWord_new_0_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ls_firstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="ls_firstWord_new_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="1" slack="1"/>
<pin id="138" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="1" slack="1"/>
<pin id="140" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ls_firstWord_new_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="0" index="3" bw="10" slack="0"/>
<pin id="151" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_11_i/1 p_Result_i/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="0" index="3" bw="7" slack="0"/>
<pin id="160" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_13_i/1 p_Result_i_44/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11_i p_Result_i "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13_i p_Result_i_44 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ls_writeRemainder_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_writeRemainder_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_s_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="512" slack="0"/>
<pin id="178" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Val2_4_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="currWord_data_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1024" slack="0"/>
<pin id="188" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="currWord_keep_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1024" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="0" index="3" bw="11" slack="0"/>
<pin id="195" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="currWord_last_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1024" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln674_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1024" slack="0"/>
<pin id="210" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_7_i_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="56" slack="0"/>
<pin id="214" dir="0" index="1" bw="1024" slack="0"/>
<pin id="215" dir="0" index="2" bw="11" slack="0"/>
<pin id="216" dir="0" index="3" bw="11" slack="0"/>
<pin id="217" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_i/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_Result_8_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1024" slack="0"/>
<pin id="225" dir="0" index="2" bw="11" slack="0"/>
<pin id="226" dir="0" index="3" bw="11" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sendWord_last_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln1148_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="512" slack="0"/>
<pin id="240" dir="0" index="1" bw="512" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1148/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln1148_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1148/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln752_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln752/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln1153_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1153/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln1114_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1114/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ls_firstWord_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ls_firstWord_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="512" slack="0"/>
<pin id="274" dir="0" index="1" bw="448" slack="1"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="p_Result_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="56" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="512" slack="0"/>
<pin id="288" dir="0" index="1" bw="448" slack="1"/>
<pin id="289" dir="0" index="2" bw="64" slack="1"/>
<pin id="290" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="56" slack="1"/>
<pin id="296" dir="0" index="2" bw="8" slack="1"/>
<pin id="297" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sendWord_data_V_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="512" slack="0"/>
<pin id="303" dir="0" index="2" bw="512" slack="0"/>
<pin id="304" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sendWord_data_V_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln1127_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="64" slack="0"/>
<pin id="312" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1127/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1024" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="64" slack="0"/>
<pin id="321" dir="0" index="4" bw="512" slack="0"/>
<pin id="322" dir="1" index="5" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="577" slack="0"/>
<pin id="330" dir="0" index="1" bw="57" slack="0"/>
<pin id="331" dir="0" index="2" bw="8" slack="1"/>
<pin id="332" dir="0" index="3" bw="1" slack="0"/>
<pin id="333" dir="0" index="4" bw="64" slack="1"/>
<pin id="334" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln174_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="577" slack="0"/>
<pin id="342" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln1149_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1149/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="ls_writeRemainder_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ls_writeRemainder_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln674_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="448" slack="1"/>
<pin id="364" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_Result_7_i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="56" slack="1"/>
<pin id="370" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7_i "/>
</bind>
</comp>

<comp id="374" class="1005" name="sendWord_last_V_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="76" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="122"><net_src comp="107" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="107" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="107" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="129"><net_src comp="84" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="126" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="167"><net_src comp="146" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="155" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="189"><net_src comp="94" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="94" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="94" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="94" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="94" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="94" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="186" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="190" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="232" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="164" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="168" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="268" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="272" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="286" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="268" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="279" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="293" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="308" pin="3"/><net_sink comp="316" pin=3"/></net>

<net id="326"><net_src comp="300" pin="3"/><net_sink comp="316" pin=4"/></net>

<net id="327"><net_src comp="316" pin="5"/><net_sink comp="100" pin=2"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="80" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="168" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="82" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="339"><net_src comp="164" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="343"><net_src comp="328" pin="5"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="349"><net_src comp="132" pin="8"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="10" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="172" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="86" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="208" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="371"><net_src comp="212" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="377"><net_src comp="232" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="316" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ls_writeRemainder | {1 }
	Port: prevWord_data_V_1 | {1 }
	Port: prevWord_keep_V_1 | {1 }
	Port: tx_shift2udpFifo | {2 }
	Port: s_axis_tx_data_internal | {}
	Port: ls_firstWord | {2 }
 - Input state : 
	Port: udp_lshiftWordByOctet<512, 1> : ls_writeRemainder | {1 }
	Port: udp_lshiftWordByOctet<512, 1> : prevWord_data_V_1 | {1 }
	Port: udp_lshiftWordByOctet<512, 1> : prevWord_keep_V_1 | {1 }
	Port: udp_lshiftWordByOctet<512, 1> : tx_shift2udpFifo | {}
	Port: udp_lshiftWordByOctet<512, 1> : s_axis_tx_data_internal | {1 }
	Port: udp_lshiftWordByOctet<512, 1> : ls_firstWord | {2 }
  - Chain level:
	State 1
		br_ln1105 : 1
		sendWord_last_V : 1
		p_Result_11_i : 1
		p_Result_13_i : 1
		store_ln1148 : 1
		store_ln1148 : 1
		br_ln1150 : 1
		xor_ln752 : 2
		store_ln1153 : 2
		p_Result_i : 1
		p_Result_i_44 : 1
	State 2
		sendWord_data_V_2 : 1
		select_ln1127 : 1
		p_s : 2
		write_ln174 : 3
		zext_ln174 : 1
		write_ln174 : 2
		br_ln0 : 1
		store_ln1149 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|  select  |         sendWord_data_V_2_fu_300        |    0    |   428   |
|          |           select_ln1127_fu_308          |    0    |    63   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |          sendWord_last_V_fu_232         |    0    |    11   |
|----------|-----------------------------------------|---------|---------|
|    xor   |             xor_ln752_fu_250            |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
| nbreadreq|          tmp_i_nbreadreq_fu_86          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   read   | s_axis_tx_data_internal_read_read_fu_94 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |             grp_write_fu_100            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |                grp_fu_146               |    0    |    0    |
|          |                grp_fu_155               |    0    |    0    |
|partselect|          currWord_keep_V_fu_190         |    0    |    0    |
|          |           p_Result_7_i_fu_212           |    0    |    0    |
|          |           p_Result_8_i_fu_222           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |          currWord_data_V_fu_186         |    0    |    0    |
|          |            trunc_ln674_fu_208           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
| bitselect|          currWord_last_V_fu_200         |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            p_Result_s_fu_272            |    0    |    0    |
|          |            p_Result_1_fu_279            |    0    |    0    |
|bitconcatenate|            p_Result_2_fu_286            |    0    |    0    |
|          |            p_Result_3_fu_293            |    0    |    0    |
|          |                p_s_fu_316               |    0    |    0    |
|          |               or_ln_fu_328              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   zext   |            zext_ln174_fu_340            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   504   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| ls_firstWord_flag_0_i_reg_107|    1   |
| ls_firstWord_new_0_i_reg_126 |    1   |
|ls_writeRemainder_load_reg_351|    1   |
|     p_Result_7_i_reg_368     |   56   |
|            reg_164           |   64   |
|            reg_168           |    8   |
|    sendWord_last_V_reg_374   |    1   |
|         tmp_i_reg_355        |    1   |
|      trunc_ln674_reg_362     |   448  |
+------------------------------+--------+
|             Total            |   581  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_100       |  p2  |   2  | 1024 |  2048  ||    9    |
| ls_firstWord_flag_0_i_reg_107 |  p0  |   2  |   1  |    2   |
|  ls_firstWord_new_0_i_reg_126 |  p0  |   3  |   1  |    3   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  2053  || 1.19386 ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   504  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   581  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   581  |   513  |
+-----------+--------+--------+--------+
