.ALIASES
_    output_S(S0=S0  S1=S1  S2=S2  S3=S3  S4=S4  S5=S5  S6=S6  S7=S7  S8=S8  S9=S9  S10=S10  S11=S11  S12=S12  S13=S13  S14=S14  
+S15=S15  GND=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1)
C_output_S_C14          output_S.C14(1=0 2=S13 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7215@ANALOG.C.Normal(chips)
C_output_S_C11          output_S.C11(1=0 2=S10 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7131@ANALOG.C.Normal(chips)
C_output_S_C8          output_S.C8(1=0 2=S7 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7047@ANALOG.C.Normal(chips)
C_output_S_C5          output_S.C5(1=0 2=S4 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS6963@ANALOG.C.Normal(chips)
C_output_S_C2          output_S.C2(1=0 2=S1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS6879@ANALOG.C.Normal(chips)
C_output_S_C16          output_S.C16(1=0 2=S15 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7271@ANALOG.C.Normal(chips)
C_output_S_C13          output_S.C13(1=0 2=S12 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7187@ANALOG.C.Normal(chips)
C_output_S_C10          output_S.C10(1=0 2=S9 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7103@ANALOG.C.Normal(chips)
C_output_S_C7          output_S.C7(1=0 2=S6 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7019@ANALOG.C.Normal(chips)
C_output_S_C4          output_S.C4(1=0 2=S3 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS6935@ANALOG.C.Normal(chips)
C_output_S_C15          output_S.C15(1=0 2=S14 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7243@ANALOG.C.Normal(chips)
C_output_S_C12          output_S.C12(1=0 2=S11 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7159@ANALOG.C.Normal(chips)
C_output_S_C9          output_S.C9(1=0 2=S8 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS7075@ANALOG.C.Normal(chips)
C_output_S_C6          output_S.C6(1=0 2=S5 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS6991@ANALOG.C.Normal(chips)
C_output_S_C1          output_S.C1(1=0 2=S0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS6549@ANALOG.C.Normal(chips)
C_output_S_C3          output_S.C3(1=0 2=S2 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_S@TIMED_CLA_16.OUTPUT_S(sch_1):INS6907@ANALOG.C.Normal(chips)
_    _(output_S.GND=0)
_    _(GND=0)
_    _(output_S.S0=S0)
_    _(output_S.S1=S1)
_    _(output_S.S10=S10)
_    _(output_S.S11=S11)
_    _(output_S.S12=S12)
_    _(output_S.S13=S13)
_    _(output_S.S14=S14)
_    _(output_S.S15=S15)
_    _(output_S.S2=S2)
_    _(output_S.S3=S3)
_    _(output_S.S4=S4)
_    _(output_S.S5=S5)
_    _(output_S.S6=S6)
_    _(output_S.S7=S7)
_    _(output_S.S8=S8)
_    _(output_S.S9=S9)
V_V1            V1(+=VDD -=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS7035@SOURCE.VDC.Normal(chips)
C_C2            C2(1=0 2=C_OUT_NOT ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS7171@ANALOG.C.Normal(chips)
C_C1            C1(1=0 2=C_OUT ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS7155@ANALOG.C.Normal(chips)
_    in_A(A0=A0  A1=A1  A2=A2  A3=A3  A4=A4  A5=A5  A6=A6  A7=A7  A8=A8  A9=A9  A10=A10  A11=A11  A12=A12  A13=A13  A14=A14  A15=
+A15  GND=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1)
V_in_A_V1          in_A.V1(+=A0 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS23494@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V2          in_A.V2(+=A1 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS23616@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V3          in_A.V3(+=A2 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS23738@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V4          in_A.V4(+=A3 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS23860@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V5          in_A.V5(+=A4 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS23982@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V6          in_A.V6(+=A5 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24104@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V7          in_A.V7(+=A6 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24226@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V8          in_A.V8(+=A7 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24348@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V9          in_A.V9(+=A8 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24402@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V10          in_A.V10(+=A9 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24527@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V11          in_A.V11(+=A10 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24652@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V12          in_A.V12(+=A11 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24777@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V13          in_A.V13(+=A12 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS24902@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V14          in_A.V14(+=A13 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS25027@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V15          in_A.V15(+=A14 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS25152@SOURCE.VPWL_FILE.Normal(chips)
V_in_A_V16          in_A.V16(+=A15 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_A@TIMED_CLA_16.INPUT_A_select(sch_1):INS25277@SOURCE.VPWL_FILE.Normal(chips)
_    _(in_A.A0=A0)
_    _(in_A.A1=A1)
_    _(in_A.A10=A10)
_    _(in_A.A11=A11)
_    _(in_A.A12=A12)
_    _(in_A.A13=A13)
_    _(in_A.A14=A14)
_    _(in_A.A15=A15)
_    _(in_A.A2=A2)
_    _(in_A.A3=A3)
_    _(in_A.A4=A4)
_    _(in_A.A5=A5)
_    _(in_A.A6=A6)
_    _(in_A.A7=A7)
_    _(in_A.A8=A8)
_    _(in_A.A9=A9)
_    _(in_A.GND=0)
_    _(GND=0)
_    output_SB(SB0=SB0  SB1=SB1  SB2=SB2  SB3=SB3  SB4=SB4  SB5=SB5  SB6=SB6  SB7=SB7  SB8=SB8  SB9=SB9  SB10=SB10  SB11=SB11  SB12
+=SB12  SB13=SB13  SB14=SB14  SB15=SB15  GND=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1)
C_output_SB_C2          output_SB.C2(1=0 2=SB1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7623@ANALOG.C.Normal(chips)
C_output_SB_C1          output_SB.C1(1=0 2=SB0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7607@ANALOG.C.Normal(chips)
C_output_SB_C16          output_SB.C16(1=0 2=SB15 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7847@ANALOG.C.Normal(chips)
C_output_SB_C15          output_SB.C15(1=0 2=SB14 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7831@ANALOG.C.Normal(chips)
C_output_SB_C14          output_SB.C14(1=0 2=SB13 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7815@ANALOG.C.Normal(chips)
C_output_SB_C13          output_SB.C13(1=0 2=SB12 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7799@ANALOG.C.Normal(chips)
C_output_SB_C12          output_SB.C12(1=0 2=SB11 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7783@ANALOG.C.Normal(chips)
C_output_SB_C11          output_SB.C11(1=0 2=SB10 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7767@ANALOG.C.Normal(chips)
C_output_SB_C10          output_SB.C10(1=0 2=SB9 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7751@ANALOG.C.Normal(chips)
C_output_SB_C9          output_SB.C9(1=0 2=SB8 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7735@ANALOG.C.Normal(chips)
C_output_SB_C8          output_SB.C8(1=0 2=SB7 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7719@ANALOG.C.Normal(chips)
C_output_SB_C7          output_SB.C7(1=0 2=SB6 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7703@ANALOG.C.Normal(chips)
C_output_SB_C6          output_SB.C6(1=0 2=SB5 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7687@ANALOG.C.Normal(chips)
C_output_SB_C5          output_SB.C5(1=0 2=SB4 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7671@ANALOG.C.Normal(chips)
C_output_SB_C4          output_SB.C4(1=0 2=SB3 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7655@ANALOG.C.Normal(chips)
C_output_SB_C3          output_SB.C3(1=0 2=SB2 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):output_SB@TIMED_CLA_16.OUTPUT_SB(sch_1):INS7639@ANALOG.C.Normal(chips)
_    _(output_SB.GND=0)
_    _(GND=0)
_    _(output_SB.SB0=SB0)
_    _(output_SB.SB1=SB1)
_    _(output_SB.SB10=SB10)
_    _(output_SB.SB11=SB11)
_    _(output_SB.SB12=SB12)
_    _(output_SB.SB13=SB13)
_    _(output_SB.SB14=SB14)
_    _(output_SB.SB15=SB15)
_    _(output_SB.SB2=SB2)
_    _(output_SB.SB3=SB3)
_    _(output_SB.SB4=SB4)
_    _(output_SB.SB5=SB5)
_    _(output_SB.SB6=SB6)
_    _(output_SB.SB7=SB7)
_    _(output_SB.SB8=SB8)
_    _(output_SB.SB9=SB9)
_    in_B(B0=B0  B1=B1  B2=B2  B3=B3  B4=B4  B5=B5  B6=B6  B7=B7  B8=B8  B9=B9  B10=B10  B11=B11  B12=B12  B13=B13  B14=B14  B15=
+B15  GND=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1)
V_in_B_V1          in_B.V1(+=B0 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15118@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V2          in_B.V2(+=B1 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15240@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V3          in_B.V3(+=B2 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15362@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V4          in_B.V4(+=B3 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15484@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V5          in_B.V5(+=B4 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15606@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V6          in_B.V6(+=B5 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15730@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V7          in_B.V7(+=B6 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15852@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V8          in_B.V8(+=B7 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS15974@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V9          in_B.V9(+=B8 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16098@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V10          in_B.V10(+=B9 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16222@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V11          in_B.V11(+=B10 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16346@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V12          in_B.V12(+=B11 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16470@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V13          in_B.V13(+=B12 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16594@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V14          in_B.V14(+=B13 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16718@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V15          in_B.V15(+=B14 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16842@SOURCE.VPWL_FILE.Normal(chips)
V_in_B_V16          in_B.V16(+=B15 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):in_B@TIMED_CLA_16.INPUT_B_select(sch_1):INS16964@SOURCE.VPWL_FILE.Normal(chips)
_    _(in_B.B0=B0)
_    _(in_B.B1=B1)
_    _(in_B.B10=B10)
_    _(in_B.B11=B11)
_    _(in_B.B12=B12)
_    _(in_B.B13=B13)
_    _(in_B.B14=B14)
_    _(in_B.B15=B15)
_    _(in_B.B2=B2)
_    _(in_B.B3=B3)
_    _(in_B.B4=B4)
_    _(in_B.B5=B5)
_    _(in_B.B6=B6)
_    _(in_B.B7=B7)
_    _(in_B.B8=B8)
_    _(in_B.B9=B9)
_    _(in_B.GND=0)
_    _(GND=0)
_    adder(A0=A0  A1=A1  A2=A2  A3=A3  A4=A4  A5=A5  A6=A6  A7=A7  A8=A8  A9=A9  A10=A10  A11=A11  A12=A12  A13=A13  A14=A14  A15=
+A15  VDD=VDD GND=0 Ci=0 CiB=VDD B0=B0  B1=B1  B2=B2  B3=B3  B4=B4  B5=B5  B6=B6  B7=B7  B8=B8  B9=B9  B10=B10  B11=B11  B12=B12  
+B13=B13  B14=B14  B15=B15  S0=S0  S1=S1  S2=S2  S3=S3  S4=S4  S5=S5  S6=S6  S7=S7  S8=S8  S9=S9  S10=S10  S11=S11  S12=S12  S13=
+S13  S14=S14  S15=S15  SB0=SB0  SB1=SB1  SB2=SB2  SB3=SB3  SB4=SB4  SB5=SB5  SB6=SB6  SB7=SB7  SB8=SB8  SB9=SB9  SB10=SB10  SB11=
+SB11  SB12=SB12  SB13=SB13  SB14=SB14  SB15=SB15  GG=N13232 PGB=N13236 PG=N13240 GGB=N13228 CoB=C_OUT_NOT Co=C_OUT ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1)
_    adder.not_A15(OUT=adder_N10280 VDD=VDD GND=0 IN=A15 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A15@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A15_M1          adder.not_A15.M1(d=adder_N10280 g=A15 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A15@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A15_M2          adder.not_A15.M2(d=adder_N10280 g=A15 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A15@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A15.GND=0)
_    _(GND=0)
_    _(adder.not_A15.IN=A15)
_    _(adder.not_A15.OUT=adder_N10280)
_    _(adder.not_A15.VDD=VDD)
_    adder.not_A6(OUT=A6 VDD=VDD GND=0 IN=A6 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A6@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A6_M1          adder.not_A6.M1(d=A6 g=A6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A6@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A6_M2          adder.not_A6.M2(d=A6 g=A6 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A6@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A6.GND=0)
_    _(GND=0)
_    _(adder.not_A6.IN=A6)
_    _(adder.not_A6.OUT=A6)
_    _(adder.not_A6.VDD=VDD)
_    adder.not_A13(OUT=A13 VDD=VDD GND=0 IN=A13 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A13@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A13_M1          adder.not_A13.M1(d=A13 g=A13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A13@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A13_M2          adder.not_A13.M2(d=A13 g=A13 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A13@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A13.GND=0)
_    _(GND=0)
_    _(adder.not_A13.IN=A13)
_    _(adder.not_A13.OUT=A13)
_    _(adder.not_A13.VDD=VDD)
_    adder.not_A4(OUT=adder_N05437 VDD=VDD GND=0 IN=A4 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A4@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A4_M1          adder.not_A4.M1(d=adder_N05437 g=A4 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A4@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A4_M2          adder.not_A4.M2(d=adder_N05437 g=A4 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A4@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A4.GND=0)
_    _(GND=0)
_    _(adder.not_A4.IN=A4)
_    _(adder.not_A4.OUT=adder_N05437)
_    _(adder.not_A4.VDD=VDD)
_    adder.not_B15(OUT=B15 VDD=VDD GND=0 IN=B15 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B15@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B15_M1          adder.not_B15.M1(d=B15 g=B15 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B15@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B15_M2          adder.not_B15.M2(d=B15 g=B15 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B15@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B15.GND=0)
_    _(GND=0)
_    _(adder.not_B15.IN=B15)
_    _(adder.not_B15.OUT=B15)
_    _(adder.not_B15.VDD=VDD)
_    adder.not_B6(OUT=adder_N05325 VDD=VDD GND=0 IN=B6 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B6@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B6_M1          adder.not_B6.M1(d=adder_N05325 g=B6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B6@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B6_M2          adder.not_B6.M2(d=adder_N05325 g=B6 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B6@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B6.GND=0)
_    _(GND=0)
_    _(adder.not_B6.IN=B6)
_    _(adder.not_B6.OUT=adder_N05325)
_    _(adder.not_B6.VDD=VDD)
_    adder.block_3(B0B=adder_N10220 B0=B12 A0B=adder_N10308 A0=A12 B1B=adder_N10208 B1=B13 A1B=A13 A1=A13 B2B=adder_N10196 B2=B14 
+A2B=A14 A2=A14 B3B=B15 B3=B15 A3B=adder_N10280 A3=A15 S0B=SB12 S0=S12 S1B=SB13 S1=S13 S2B=SB14 S2=S14 S3B=SB15 S3=S15 CiB=
+adder_N63386 Ci=adder_N63382 GND=0 VDD=VDD Co=adder_N10512 CoB=adder_N10516 GG=adder_N61653 PGB=adder_N61649 PG=adder_N61645 GGB=
+adder_N61657 ) CN @TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1)
_    adder.block_3.block_carry(VDD=VDD GND=0 Ci0B=adder_N63386 Ci0=adder_N63382 C1=adder_block_3_N01593 C1B=adder_block_3_N01600 C2
+=adder_block_3_N01607 C2B=adder_block_3_N01614 C3=adder_block_3_N01621 C3B=adder_block_3_N01628 C4=adder_N10512 C4B=adder_N10516 
+G3B=adder_block_3_N02170 G3=adder_block_3_N02166 P3B=adder_block_3_N02162 P3=adder_block_3_N02158 G2B=adder_block_3_N02154 G2=
+adder_block_3_N02116 P2B=adder_block_3_N02116 P2=adder_block_3_N02112 G1B=adder_block_3_N02108 G1=adder_block_3_N02104 P1B=
+adder_block_3_N02100 P1=adder_block_3_N02096 G0B=adder_block_3_N02092 G0=adder_block_3_N02088 P0B=adder_block_3_N02084 P0=
+adder_block_3_N02080 GG=adder_N61653 PGB=adder_N61649 PG=adder_N61645 GGB=adder_N61657 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1)
_    adder.block_3.block_carry.group_G(GND=0 VDD=VDD G0=adder_block_3_N02088 G0B=adder_block_3_N02092 P1=adder_block_3_N02096 P1B=
+adder_block_3_N02100 G1=adder_block_3_N02104 G1B=adder_block_3_N02108 P2=adder_block_3_N02112 P2B=adder_block_3_N02116 G2=
+adder_block_3_N02116 G2B=adder_block_3_N02154 P3=adder_block_3_N02158 P3B=adder_block_3_N02162 G3=adder_block_3_N02166 G3B=
+adder_block_3_N02170 GG=adder_N61653 GGB=adder_N61657 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1)
_    adder.block_3.block_carry.group_G.GG_DIFF_NET(G0B=adder_block_3_N02092 G0=adder_block_3_N02088 P2=adder_block_3_N02112 G2=
+adder_block_3_N02116 VDD=VDD G2B=adder_block_3_N02154 P2B=adder_block_3_N02116 P1B=adder_block_3_N02100 P1=adder_block_3_N02096 
+G1B=adder_block_3_N02108 G1=adder_block_3_N02104 GG=adder_block_3_block_carry_group_G_N01880 G3B=adder_block_3_N02170 P3=
+adder_block_3_N02158 P3B=adder_block_3_N02162 G3=adder_block_3_N02166 GGB=adder_block_3_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M5         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M5(d=adder_block_3_block_carry_group_G_N01880 g=adder_block_3_N02154
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2245@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M4         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M4(d=adder_block_3_block_carry_group_G_N01876 g=adder_block_3_N02158
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS953@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M1         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M1(d=adder_block_3_block_carry_group_G_N01880 g=adder_block_3_N02170 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS875@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M3         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M3(d=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 g=adder_block_3_N02162
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS927@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M8         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M8(d=adder_block_3_block_carry_group_G_N01876 g=adder_block_3_N02112
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2491@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M7         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M7(d=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 g=adder_block_3_N02116
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2459@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M6         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M6(d=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02525 g=adder_block_3_N02116
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2277@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M2         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M2(d=adder_block_3_block_carry_group_G_GG_DIFF_NET_N01001 g=adder_block_3_N02166
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M10         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M10(d=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 g=adder_block_3_N02104
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2721@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M14         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M14(d=adder_block_3_block_carry_group_G_N01876 g=adder_block_3_N02088
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3147@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M9         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M9(d=adder_block_3_block_carry_group_G_N01880 g=adder_block_3_N02108
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2689@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M13         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M13(d=adder_block_3_block_carry_group_G_N01880 g=adder_block_3_N02092
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3115@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M12         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M12(d=adder_block_3_block_carry_group_G_N01876 g=adder_block_3_N02096
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2933@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_GG_DIFF_NET_M11         
+adder.block_3.block_carry.group_G.GG_DIFF_NET.M11(d=adder_block_3_block_carry_group_G_GG_DIFF_NET_N03001 g=adder_block_3_N02100
+s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_3_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_3_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G3=adder_block_3_N02166)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.G3B=adder_block_3_N02170)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.GG=adder_block_3_block_carry_group_G_N01880)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.GG=adder_block_3_block_carry_group_G_N01880)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_3_block_carry_group_G_N01876)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_3_block_carry_group_G_N01876)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.P3=adder_block_3_N02158)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.P3B=adder_block_3_N02162)
_    _(adder.block_3.block_carry.group_G.GG_DIFF_NET.VDD=VDD)
_    adder.block_3.block_carry.group_G.DCML(VDD=VDD CLK=adder_block_3_block_carry_group_G_N01864 OUTL=adder_N61657 GND=0 OUTR=
+adder_N61653 NR=adder_block_3_block_carry_group_G_N01880 NL=adder_block_3_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_block_carry_group_G_DCML_M4          adder.block_3.block_carry.group_G.DCML.M4(d=adder_N61657 g=adder_N61653
+s=adder_block_3_block_carry_group_G_DCML_N00757 s=adder_block_3_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M9          adder.block_3.block_carry.group_G.DCML.M9(d=adder_N61653 g=adder_N61657
+s=adder_block_3_block_carry_group_G_DCML_N00714 s=adder_block_3_block_carry_group_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M14         
+adder.block_3.block_carry.group_G.DCML.M14(d=adder_block_3_block_carry_group_G_DCML_N00753
+g=adder_block_3_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M2          adder.block_3.block_carry.group_G.DCML.M2(d=adder_N61657 g=adder_N61653 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M7          adder.block_3.block_carry.group_G.DCML.M7(d=adder_N61657
+g=adder_block_3_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M12         
+adder.block_3.block_carry.group_G.DCML.M12(d=adder_block_3_block_carry_group_G_DCML_N00710
+g=adder_block_3_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M5         
+adder.block_3.block_carry.group_G.DCML.M5(d=adder_block_3_block_carry_group_G_DCML_N00757
+g=adder_block_3_block_carry_group_G_N01864 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M10          adder.block_3.block_carry.group_G.DCML.M10(d=adder_N61657 g=adder_N61653
+s=adder_block_3_block_carry_group_G_DCML_N00753 s=adder_block_3_block_carry_group_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M15         
+adder.block_3.block_carry.group_G.DCML.M15(d=adder_block_3_block_carry_group_G_DCML_N00745
+g=adder_block_3_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M3          adder.block_3.block_carry.group_G.DCML.M3(d=adder_N61653 g=adder_N61657
+s=adder_block_3_block_carry_group_G_DCML_N00757 s=adder_block_3_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M8         
+adder.block_3.block_carry.group_G.DCML.M8(d=adder_block_3_block_carry_group_G_N01876 g=adder_N61653
+s=adder_block_3_block_carry_group_G_DCML_N00710 s=adder_block_3_block_carry_group_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M13         
+adder.block_3.block_carry.group_G.DCML.M13(d=adder_block_3_block_carry_group_G_DCML_N00714
+g=adder_block_3_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M1          adder.block_3.block_carry.group_G.DCML.M1(d=adder_N61653 g=adder_N61657 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M6          adder.block_3.block_carry.group_G.DCML.M6(d=adder_N61653
+g=adder_block_3_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_G_DCML_M11         
+adder.block_3.block_carry.group_G.DCML.M11(d=adder_block_3_block_carry_group_G_N01880 g=adder_N61657
+s=adder_block_3_block_carry_group_G_DCML_N00745 s=adder_block_3_block_carry_group_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.group_G.DCML.CLK=adder_block_3_block_carry_group_G_N01864)
_    _(adder.block_3.block_carry.group_G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.group_G.DCML.NL=adder_block_3_block_carry_group_G_N01876)
_    _(adder.block_3.block_carry.group_G.DCML.NR=adder_block_3_block_carry_group_G_N01880)
_    _(adder.block_3.block_carry.group_G.DCML.OUTL=adder_N61657)
_    _(adder.block_3.block_carry.group_G.DCML.OUTR=adder_N61653)
_    _(adder.block_3.block_carry.group_G.DCML.VDD=VDD)
V_adder_block_3_block_carry_group_G_LEVEL_2_CLOCK         
+adder.block_3.block_carry.group_G.LEVEL_2_CLOCK(+=adder_block_3_block_carry_group_G_N01864 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.block_carry.group_G.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.group_G.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.group_G.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.group_G.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.group_G.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.group_G.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.group_G.G3=adder_block_3_N02166)
_    _(adder.block_3.block_carry.group_G.G3B=adder_block_3_N02170)
_    _(adder.block_3.block_carry.group_G.GG=adder_N61653)
_    _(adder.block_3.block_carry.group_G.GGB=adder_N61657)
_    _(adder.block_3.block_carry.group_G.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.group_G.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.group_G.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.group_G.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.group_G.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.group_G.P3=adder_block_3_N02158)
_    _(adder.block_3.block_carry.group_G.P3B=adder_block_3_N02162)
_    _(adder.block_3.block_carry.group_G.VDD=VDD)
_    adder.block_3.block_carry.group_P(GND=0 VDD=VDD P0=adder_block_3_N02080 P0B=adder_block_3_N02084 P1=adder_block_3_N02080 P1B=
+adder_block_3_N02084 P2=adder_block_3_N02080 P2B=adder_block_3_N02084 P3=adder_block_3_N02080 P3B=adder_block_3_N02084 PGB=
+adder_N61649 PG=adder_N61645 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1)
_    adder.block_3.block_carry.group_P.DCML(VDD=VDD CLK=adder_block_3_block_carry_group_P_N02485 OUTL=adder_N61649 GND=0 OUTR=
+adder_N61645 NR=adder_block_3_block_carry_group_P_N02501 NL=adder_block_3_block_carry_group_P_N02497 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_block_carry_group_P_DCML_M4          adder.block_3.block_carry.group_P.DCML.M4(d=adder_N61649 g=adder_N61645
+s=adder_block_3_block_carry_group_P_DCML_N00757 s=adder_block_3_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M9          adder.block_3.block_carry.group_P.DCML.M9(d=adder_N61645 g=adder_N61649
+s=adder_block_3_block_carry_group_P_DCML_N00714 s=adder_block_3_block_carry_group_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M14         
+adder.block_3.block_carry.group_P.DCML.M14(d=adder_block_3_block_carry_group_P_DCML_N00753
+g=adder_block_3_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M2          adder.block_3.block_carry.group_P.DCML.M2(d=adder_N61649 g=adder_N61645 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M7          adder.block_3.block_carry.group_P.DCML.M7(d=adder_N61649
+g=adder_block_3_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M12         
+adder.block_3.block_carry.group_P.DCML.M12(d=adder_block_3_block_carry_group_P_DCML_N00710
+g=adder_block_3_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M5         
+adder.block_3.block_carry.group_P.DCML.M5(d=adder_block_3_block_carry_group_P_DCML_N00757
+g=adder_block_3_block_carry_group_P_N02485 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M10          adder.block_3.block_carry.group_P.DCML.M10(d=adder_N61649 g=adder_N61645
+s=adder_block_3_block_carry_group_P_DCML_N00753 s=adder_block_3_block_carry_group_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M15         
+adder.block_3.block_carry.group_P.DCML.M15(d=adder_block_3_block_carry_group_P_DCML_N00745
+g=adder_block_3_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M3          adder.block_3.block_carry.group_P.DCML.M3(d=adder_N61645 g=adder_N61649
+s=adder_block_3_block_carry_group_P_DCML_N00757 s=adder_block_3_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M8         
+adder.block_3.block_carry.group_P.DCML.M8(d=adder_block_3_block_carry_group_P_N02497 g=adder_N61645
+s=adder_block_3_block_carry_group_P_DCML_N00710 s=adder_block_3_block_carry_group_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M13         
+adder.block_3.block_carry.group_P.DCML.M13(d=adder_block_3_block_carry_group_P_DCML_N00714
+g=adder_block_3_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M1          adder.block_3.block_carry.group_P.DCML.M1(d=adder_N61645 g=adder_N61649 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M6          adder.block_3.block_carry.group_P.DCML.M6(d=adder_N61645
+g=adder_block_3_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_DCML_M11         
+adder.block_3.block_carry.group_P.DCML.M11(d=adder_block_3_block_carry_group_P_N02501 g=adder_N61649
+s=adder_block_3_block_carry_group_P_DCML_N00745 s=adder_block_3_block_carry_group_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.group_P.DCML.CLK=adder_block_3_block_carry_group_P_N02485)
_    _(adder.block_3.block_carry.group_P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.group_P.DCML.NL=adder_block_3_block_carry_group_P_N02497)
_    _(adder.block_3.block_carry.group_P.DCML.NR=adder_block_3_block_carry_group_P_N02501)
_    _(adder.block_3.block_carry.group_P.DCML.OUTL=adder_N61649)
_    _(adder.block_3.block_carry.group_P.DCML.OUTR=adder_N61645)
_    _(adder.block_3.block_carry.group_P.DCML.VDD=VDD)
_    adder.block_3.block_carry.group_P.PG_DIFF_NET(P0B=adder_block_3_N02084 P0=adder_block_3_N02080 P3=adder_block_3_N02080 VDD=VDD
+ P3B=adder_block_3_N02084 P1B=adder_block_3_N02084 P1=adder_block_3_N02080 P2B=adder_block_3_N02084 P2=adder_block_3_N02080 PGB=
+adder_block_3_block_carry_group_P_N02497 PG=adder_block_3_block_carry_group_P_N02501 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M8         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M8(d=adder_block_3_block_carry_group_P_N02501 g=adder_block_3_N02084
+s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3674@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M2         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M2(d=adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 g=adder_block_3_N02084
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M7         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M7(d=adder_block_3_block_carry_group_P_N02497 g=adder_block_3_N02080
+s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3642@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M4         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M4(d=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 g=adder_block_3_N02084
+s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1993@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M1         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M1(d=adder_block_3_block_carry_group_P_N02497 g=adder_block_3_N02080 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1915@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M3         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M3(d=adder_block_3_block_carry_group_P_N02497 g=adder_block_3_N02080
+s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1967@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M6         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M6(d=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03885 g=adder_block_3_N02084
+s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3497@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_group_P_PG_DIFF_NET_M5         
+adder.block_3.block_carry.group_P.PG_DIFF_NET.M5(d=adder_block_3_block_carry_group_P_N02497 g=adder_block_3_N02080
+s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_3_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3465@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P1=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P1B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P2=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P2B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P3=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.P3B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.PG=adder_block_3_block_carry_group_P_N02501)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.PGB=adder_block_3_block_carry_group_P_N02497)
_    _(adder.block_3.block_carry.group_P.PG_DIFF_NET.VDD=VDD)
V_adder_block_3_block_carry_group_P_LEVEL_2_CLOCK         
+adder.block_3.block_carry.group_P.LEVEL_2_CLOCK(+=adder_block_3_block_carry_group_P_N02485 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.block_carry.group_P.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.group_P.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.P1=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.P1B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.P2=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.P2B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.P3=adder_block_3_N02080)
_    _(adder.block_3.block_carry.group_P.P3B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.group_P.PG=adder_N61645)
_    _(adder.block_3.block_carry.group_P.PGB=adder_N61649)
_    _(adder.block_3.block_carry.group_P.VDD=VDD)
_    adder.block_3.block_carry.C1(GND=0 VDD=VDD Ci=adder_N63382 CiB=adder_N63386 P0=adder_block_3_N02080 P0B=adder_block_3_N02084 
+G0=adder_block_3_N02088 G0B=adder_block_3_N02092 Co0=adder_block_3_N01600 Co0B=adder_block_3_N01593 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1)
_    adder.block_3.block_carry.C1.Co0_DIFF_NET(VDD=VDD Ci=adder_N63382 CiB=adder_N63386 P0=adder_block_3_N02080 G0B=
+adder_block_3_N02092 Co0=adder_block_3_block_carry_C1_N00845 Co0B=adder_block_3_block_carry_C1_N00841 G0=adder_block_3_N02088 P0B=
+adder_block_3_N02084 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1)
M_adder_block_3_block_carry_C1_Co0_DIFF_NET_M2         
+adder.block_3.block_carry.C1.Co0_DIFF_NET.M2(d=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00302 g=adder_block_3_N02088 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_Co0_DIFF_NET_M5         
+adder.block_3.block_carry.C1.Co0_DIFF_NET.M5(d=adder_block_3_block_carry_C1_N00845 g=adder_N63386
+s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS224@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_Co0_DIFF_NET_M3         
+adder.block_3.block_carry.C1.Co0_DIFF_NET.M3(d=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00314 g=adder_block_3_N02084
+s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_Co0_DIFF_NET_M6         
+adder.block_3.block_carry.C1.Co0_DIFF_NET.M6(d=adder_block_3_block_carry_C1_N00841 g=adder_N63382
+s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS264@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_Co0_DIFF_NET_M1         
+adder.block_3.block_carry.C1.Co0_DIFF_NET.M1(d=adder_block_3_block_carry_C1_N00845 g=adder_block_3_N02092 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_Co0_DIFF_NET_M4         
+adder.block_3.block_carry.C1.Co0_DIFF_NET.M4(d=adder_block_3_block_carry_C1_N00841 g=adder_block_3_N02080
+s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_3_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.Co0=adder_block_3_block_carry_C1_N00845)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.Co0B=adder_block_3_block_carry_C1_N00841)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C1.Co0_DIFF_NET.VDD=VDD)
_    adder.block_3.block_carry.C1.DCML(VDD=VDD CLK=adder_block_3_block_carry_C1_N00829 OUTL=adder_block_3_N01593 GND=0 OUTR=
+adder_block_3_N01600 NR=adder_block_3_block_carry_C1_N00845 NL=adder_block_3_block_carry_C1_N00841 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_block_carry_C1_DCML_M13          adder.block_3.block_carry.C1.DCML.M13(d=adder_block_3_block_carry_C1_DCML_N00714
+g=adder_block_3_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M11          adder.block_3.block_carry.C1.DCML.M11(d=adder_block_3_block_carry_C1_N00845
+g=adder_block_3_N01593 s=adder_block_3_block_carry_C1_DCML_N00745 s=adder_block_3_block_carry_C1_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M9          adder.block_3.block_carry.C1.DCML.M9(d=adder_block_3_N01600 g=adder_block_3_N01593
+s=adder_block_3_block_carry_C1_DCML_N00714 s=adder_block_3_block_carry_C1_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M2          adder.block_3.block_carry.C1.DCML.M2(d=adder_block_3_N01593 g=adder_block_3_N01600
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M7          adder.block_3.block_carry.C1.DCML.M7(d=adder_block_3_N01593
+g=adder_block_3_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M5          adder.block_3.block_carry.C1.DCML.M5(d=adder_block_3_block_carry_C1_DCML_N00757
+g=adder_block_3_block_carry_C1_N00829 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M14          adder.block_3.block_carry.C1.DCML.M14(d=adder_block_3_block_carry_C1_DCML_N00753
+g=adder_block_3_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M12          adder.block_3.block_carry.C1.DCML.M12(d=adder_block_3_block_carry_C1_DCML_N00710
+g=adder_block_3_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M3          adder.block_3.block_carry.C1.DCML.M3(d=adder_block_3_N01600 g=adder_block_3_N01593
+s=adder_block_3_block_carry_C1_DCML_N00757 s=adder_block_3_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M10          adder.block_3.block_carry.C1.DCML.M10(d=adder_block_3_N01593
+g=adder_block_3_N01600 s=adder_block_3_block_carry_C1_DCML_N00753 s=adder_block_3_block_carry_C1_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M8          adder.block_3.block_carry.C1.DCML.M8(d=adder_block_3_block_carry_C1_N00841
+g=adder_block_3_N01600 s=adder_block_3_block_carry_C1_DCML_N00710 s=adder_block_3_block_carry_C1_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M1          adder.block_3.block_carry.C1.DCML.M1(d=adder_block_3_N01600 g=adder_block_3_N01593
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M6          adder.block_3.block_carry.C1.DCML.M6(d=adder_block_3_N01600
+g=adder_block_3_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M4          adder.block_3.block_carry.C1.DCML.M4(d=adder_block_3_N01593 g=adder_block_3_N01600
+s=adder_block_3_block_carry_C1_DCML_N00757 s=adder_block_3_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C1_DCML_M15          adder.block_3.block_carry.C1.DCML.M15(d=adder_block_3_block_carry_C1_DCML_N00745
+g=adder_block_3_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C1.DCML.CLK=adder_block_3_block_carry_C1_N00829)
_    _(adder.block_3.block_carry.C1.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C1.DCML.NL=adder_block_3_block_carry_C1_N00841)
_    _(adder.block_3.block_carry.C1.DCML.NR=adder_block_3_block_carry_C1_N00845)
_    _(adder.block_3.block_carry.C1.DCML.OUTL=adder_block_3_N01593)
_    _(adder.block_3.block_carry.C1.DCML.OUTR=adder_block_3_N01600)
_    _(adder.block_3.block_carry.C1.DCML.VDD=VDD)
V_adder_block_3_block_carry_C1_LEVEL_3_CLOCK         
+adder.block_3.block_carry.C1.LEVEL_3_CLOCK(+=adder_block_3_block_carry_C1_N00829 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.block_carry.C1.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C1.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C1.Co0=adder_block_3_N01600)
_    _(adder.block_3.block_carry.C1.Co0B=adder_block_3_N01593)
_    _(adder.block_3.block_carry.C1.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C1.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C1.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C1.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C1.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C1.VDD=VDD)
_    adder.block_3.block_carry.C2(GND=0 VDD=VDD Ci=adder_N63382 CiB=adder_N63386 P0=adder_block_3_N02080 P0B=adder_block_3_N02084 
+G0=adder_block_3_N02088 G0B=adder_block_3_N02092 Co1=adder_block_3_N01614 Co1B=adder_block_3_N01607 P1=adder_block_3_N02096 P1B=
+adder_block_3_N02100 G1=adder_block_3_N02104 G1B=adder_block_3_N02108 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1)
V_adder_block_3_block_carry_C2_LEVEL_3_CLOCK         
+adder.block_3.block_carry.C2.LEVEL_3_CLOCK(+=adder_block_3_block_carry_C2_N07582 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):INS7730@SOURCE.VPULSE.Normal(chips)
_    adder.block_3.block_carry.C2.Co1_DIFF_NET(VDD=VDD G1=adder_block_3_N02104 P1=adder_block_3_N02096 G0=adder_block_3_N02088 Co1=
+adder_block_3_block_carry_C2_N07602 G0B=adder_block_3_N02092 P1B=adder_block_3_N02100 G1B=adder_block_3_N02108 P0=
+adder_block_3_N02080 P0B=adder_block_3_N02084 Ci=adder_N63382 CiB=adder_N63386 Co1B=adder_block_3_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M6         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M6(d=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01140 g=adder_block_3_N02088
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1038@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M9         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M9(d=adder_block_3_block_carry_C2_N07602 g=adder_N63386
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1770@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M5         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M5(d=adder_block_3_block_carry_C2_N07602 g=adder_block_3_N02092
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1006@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M4         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M4(d=adder_block_3_block_carry_C2_N07596 g=adder_block_3_N02096
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS974@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M8         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M8(d=adder_block_3_block_carry_C2_N07596 g=adder_block_3_N02080
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1570@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M3         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M3(d=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01098 g=adder_block_3_N02100
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS942@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M7         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M7(d=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01634 g=adder_block_3_N02084
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1538@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M2         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M2(d=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01086 g=adder_block_3_N02104 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS910@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M1         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M1(d=adder_block_3_block_carry_C2_N07602 g=adder_block_3_N02108 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS878@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_Co1_DIFF_NET_M10         
+adder.block_3.block_carry.C2.Co1_DIFF_NET.M10(d=adder_block_3_block_carry_C2_N07596 g=adder_N63382
+s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_3_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1802@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.Co1=adder_block_3_block_carry_C2_N07602)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.Co1B=adder_block_3_block_carry_C2_N07596)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.C2.Co1_DIFF_NET.VDD=VDD)
_    adder.block_3.block_carry.C2.DCML(VDD=VDD CLK=adder_block_3_block_carry_C2_N07582 OUTL=adder_block_3_N01607 GND=0 OUTR=
+adder_block_3_N01614 NR=adder_block_3_block_carry_C2_N07602 NL=adder_block_3_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_block_carry_C2_DCML_M13          adder.block_3.block_carry.C2.DCML.M13(d=adder_block_3_block_carry_C2_DCML_N00714
+g=adder_block_3_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M11          adder.block_3.block_carry.C2.DCML.M11(d=adder_block_3_block_carry_C2_N07602
+g=adder_block_3_N01607 s=adder_block_3_block_carry_C2_DCML_N00745 s=adder_block_3_block_carry_C2_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M9          adder.block_3.block_carry.C2.DCML.M9(d=adder_block_3_N01614 g=adder_block_3_N01607
+s=adder_block_3_block_carry_C2_DCML_N00714 s=adder_block_3_block_carry_C2_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M2          adder.block_3.block_carry.C2.DCML.M2(d=adder_block_3_N01607 g=adder_block_3_N01614
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M7          adder.block_3.block_carry.C2.DCML.M7(d=adder_block_3_N01607
+g=adder_block_3_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M5          adder.block_3.block_carry.C2.DCML.M5(d=adder_block_3_block_carry_C2_DCML_N00757
+g=adder_block_3_block_carry_C2_N07582 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M14          adder.block_3.block_carry.C2.DCML.M14(d=adder_block_3_block_carry_C2_DCML_N00753
+g=adder_block_3_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M12          adder.block_3.block_carry.C2.DCML.M12(d=adder_block_3_block_carry_C2_DCML_N00710
+g=adder_block_3_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M3          adder.block_3.block_carry.C2.DCML.M3(d=adder_block_3_N01614 g=adder_block_3_N01607
+s=adder_block_3_block_carry_C2_DCML_N00757 s=adder_block_3_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M10          adder.block_3.block_carry.C2.DCML.M10(d=adder_block_3_N01607
+g=adder_block_3_N01614 s=adder_block_3_block_carry_C2_DCML_N00753 s=adder_block_3_block_carry_C2_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M8          adder.block_3.block_carry.C2.DCML.M8(d=adder_block_3_block_carry_C2_N07596
+g=adder_block_3_N01614 s=adder_block_3_block_carry_C2_DCML_N00710 s=adder_block_3_block_carry_C2_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M1          adder.block_3.block_carry.C2.DCML.M1(d=adder_block_3_N01614 g=adder_block_3_N01607
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M6          adder.block_3.block_carry.C2.DCML.M6(d=adder_block_3_N01614
+g=adder_block_3_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M4          adder.block_3.block_carry.C2.DCML.M4(d=adder_block_3_N01607 g=adder_block_3_N01614
+s=adder_block_3_block_carry_C2_DCML_N00757 s=adder_block_3_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C2_DCML_M15          adder.block_3.block_carry.C2.DCML.M15(d=adder_block_3_block_carry_C2_DCML_N00745
+g=adder_block_3_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C2.DCML.CLK=adder_block_3_block_carry_C2_N07582)
_    _(adder.block_3.block_carry.C2.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C2.DCML.NL=adder_block_3_block_carry_C2_N07596)
_    _(adder.block_3.block_carry.C2.DCML.NR=adder_block_3_block_carry_C2_N07602)
_    _(adder.block_3.block_carry.C2.DCML.OUTL=adder_block_3_N01607)
_    _(adder.block_3.block_carry.C2.DCML.OUTR=adder_block_3_N01614)
_    _(adder.block_3.block_carry.C2.DCML.VDD=VDD)
_    _(adder.block_3.block_carry.C2.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C2.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C2.Co1=adder_block_3_N01614)
_    _(adder.block_3.block_carry.C2.Co1B=adder_block_3_N01607)
_    _(adder.block_3.block_carry.C2.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C2.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C2.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.C2.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.C2.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C2.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C2.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C2.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.C2.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.C2.VDD=VDD)
_    adder.block_3.block_carry.C3(GND=0 VDD=VDD Ci=adder_N63382 CiB=adder_N63386 P0=adder_block_3_N02080 P0B=adder_block_3_N02084 
+G0=adder_block_3_N02088 G0B=adder_block_3_N02092 Co2=adder_block_3_N01628 Co2B=adder_block_3_N01621 P1=adder_block_3_N02096 P1B=
+adder_block_3_N02100 G1=adder_block_3_N02104 G1B=adder_block_3_N02108 P2=adder_block_3_N02112 P2B=adder_block_3_N02116 G2=
+adder_block_3_N02116 G2B=adder_block_3_N02154 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1)
_    adder.block_3.block_carry.C3.Co2_DIFF_NET(VDD=VDD G2=adder_block_3_N02116 P2=adder_block_3_N02112 G1=adder_block_3_N02104 Co2B
+=adder_block_3_block_carry_C3_N08483 Co2=adder_block_3_block_carry_C3_N08489 G1B=adder_block_3_N02108 P2B=adder_block_3_N02116 G2B
+=adder_block_3_N02154 P1=adder_block_3_N02096 P1B=adder_block_3_N02100 G0=adder_block_3_N02088 G0B=adder_block_3_N02092 P0B=
+adder_block_3_N02084 P0=adder_block_3_N02080 Ci=adder_N63382 CiB=adder_N63386 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M2         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M2(d=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02591 g=adder_block_3_N02116 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2415@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M1         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M1(d=adder_block_3_block_carry_C3_N08489 g=adder_block_3_N02154 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2383@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M10         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M10(d=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03784 g=adder_block_3_N02088
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2861@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M9         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M9(d=adder_block_3_block_carry_C3_N08489 g=adder_block_3_N02092
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2829@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M6         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M6(d=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02633 g=adder_block_3_N02104
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2543@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M12         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M12(d=adder_block_3_block_carry_C3_N08483 g=adder_block_3_N02080
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3750@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M5         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M5(d=adder_block_3_block_carry_C3_N08489 g=adder_block_3_N02108
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2511@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M11         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M11(d=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03814 g=adder_block_3_N02084
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3718@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M8         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M8(d=adder_block_3_block_carry_C3_N08483 g=adder_block_3_N02096
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2751@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M4         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M4(d=adder_block_3_block_carry_C3_N08483 g=adder_block_3_N02112
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2479@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M14         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M14(d=adder_block_3_block_carry_C3_N08483 g=adder_N63382
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3856@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M7         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M7(d=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02815 g=adder_block_3_N02100
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2719@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M3         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M3(d=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02603 g=adder_block_3_N02116
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2447@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_Co2_DIFF_NET_M13         
+adder.block_3.block_carry.C3.Co2_DIFF_NET.M13(d=adder_block_3_block_carry_C3_N08489
+s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_3_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3824@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.Co2=adder_block_3_block_carry_C3_N08489)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.Co2B=adder_block_3_block_carry_C3_N08483)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C3.Co2_DIFF_NET.VDD=VDD)
V_adder_block_3_block_carry_C3_LEVEL_3_CLOCK         
+adder.block_3.block_carry.C3.LEVEL_3_CLOCK(+=adder_block_3_block_carry_C3_N08469 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):INS8609@SOURCE.VPULSE.Normal(chips)
_    adder.block_3.block_carry.C3.DCML(VDD=VDD CLK=adder_block_3_block_carry_C3_N08469 OUTL=adder_block_3_N01621 GND=0 OUTR=
+adder_block_3_N01628 NR=adder_block_3_block_carry_C3_N08489 NL=adder_block_3_block_carry_C3_N08483 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_block_carry_C3_DCML_M13          adder.block_3.block_carry.C3.DCML.M13(d=adder_block_3_block_carry_C3_DCML_N00714
+g=adder_block_3_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M11          adder.block_3.block_carry.C3.DCML.M11(d=adder_block_3_block_carry_C3_N08489
+g=adder_block_3_N01621 s=adder_block_3_block_carry_C3_DCML_N00745 s=adder_block_3_block_carry_C3_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M9          adder.block_3.block_carry.C3.DCML.M9(d=adder_block_3_N01628 g=adder_block_3_N01621
+s=adder_block_3_block_carry_C3_DCML_N00714 s=adder_block_3_block_carry_C3_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M2          adder.block_3.block_carry.C3.DCML.M2(d=adder_block_3_N01621 g=adder_block_3_N01628
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M7          adder.block_3.block_carry.C3.DCML.M7(d=adder_block_3_N01621
+g=adder_block_3_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M5          adder.block_3.block_carry.C3.DCML.M5(d=adder_block_3_block_carry_C3_DCML_N00757
+g=adder_block_3_block_carry_C3_N08469 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M14          adder.block_3.block_carry.C3.DCML.M14(d=adder_block_3_block_carry_C3_DCML_N00753
+g=adder_block_3_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M12          adder.block_3.block_carry.C3.DCML.M12(d=adder_block_3_block_carry_C3_DCML_N00710
+g=adder_block_3_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M3          adder.block_3.block_carry.C3.DCML.M3(d=adder_block_3_N01628 g=adder_block_3_N01621
+s=adder_block_3_block_carry_C3_DCML_N00757 s=adder_block_3_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M10          adder.block_3.block_carry.C3.DCML.M10(d=adder_block_3_N01621
+g=adder_block_3_N01628 s=adder_block_3_block_carry_C3_DCML_N00753 s=adder_block_3_block_carry_C3_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M8          adder.block_3.block_carry.C3.DCML.M8(d=adder_block_3_block_carry_C3_N08483
+g=adder_block_3_N01628 s=adder_block_3_block_carry_C3_DCML_N00710 s=adder_block_3_block_carry_C3_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M1          adder.block_3.block_carry.C3.DCML.M1(d=adder_block_3_N01628 g=adder_block_3_N01621
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M6          adder.block_3.block_carry.C3.DCML.M6(d=adder_block_3_N01628
+g=adder_block_3_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M4          adder.block_3.block_carry.C3.DCML.M4(d=adder_block_3_N01621 g=adder_block_3_N01628
+s=adder_block_3_block_carry_C3_DCML_N00757 s=adder_block_3_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C3_DCML_M15          adder.block_3.block_carry.C3.DCML.M15(d=adder_block_3_block_carry_C3_DCML_N00745
+g=adder_block_3_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C3.DCML.CLK=adder_block_3_block_carry_C3_N08469)
_    _(adder.block_3.block_carry.C3.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C3.DCML.NL=adder_block_3_block_carry_C3_N08483)
_    _(adder.block_3.block_carry.C3.DCML.NR=adder_block_3_block_carry_C3_N08489)
_    _(adder.block_3.block_carry.C3.DCML.OUTL=adder_block_3_N01621)
_    _(adder.block_3.block_carry.C3.DCML.OUTR=adder_block_3_N01628)
_    _(adder.block_3.block_carry.C3.DCML.VDD=VDD)
_    _(adder.block_3.block_carry.C3.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C3.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C3.Co2=adder_block_3_N01628)
_    _(adder.block_3.block_carry.C3.Co2B=adder_block_3_N01621)
_    _(adder.block_3.block_carry.C3.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C3.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C3.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.C3.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.C3.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C3.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.C3.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C3.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C3.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C3.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.C3.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.C3.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.C3.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C3.VDD=VDD)
_    adder.block_3.block_carry.C4(GND=0 VDD=VDD Ci=adder_N63382 CiB=adder_N63386 P0=adder_block_3_N02080 P0B=adder_block_3_N02084 
+G0=adder_block_3_N02088 G0B=adder_block_3_N02092 Co3=adder_N10516 Co3B=adder_N10512 P1=adder_block_3_N02096 P1B=
+adder_block_3_N02100 G1=adder_block_3_N02104 G1B=adder_block_3_N02108 P2=adder_block_3_N02112 P2B=adder_block_3_N02116 G2=
+adder_block_3_N02116 G2B=adder_block_3_N02154 P3=adder_block_3_N02158 P3B=adder_block_3_N02162 G3=adder_block_3_N02166 G3B=
+adder_block_3_N02170 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1)
_    adder.block_3.block_carry.C4.DCML(VDD=VDD CLK=adder_block_3_block_carry_C4_N09458 OUTL=adder_N10512 GND=0 OUTR=adder_N10516 NR
+=adder_block_3_block_carry_C4_N09478 NL=adder_block_3_block_carry_C4_N09472 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_block_carry_C4_DCML_M13          adder.block_3.block_carry.C4.DCML.M13(d=adder_block_3_block_carry_C4_DCML_N00714
+g=adder_block_3_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M11          adder.block_3.block_carry.C4.DCML.M11(d=adder_block_3_block_carry_C4_N09478
+g=adder_N10512 s=adder_block_3_block_carry_C4_DCML_N00745 s=adder_block_3_block_carry_C4_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M9          adder.block_3.block_carry.C4.DCML.M9(d=adder_N10516 g=adder_N10512
+s=adder_block_3_block_carry_C4_DCML_N00714 s=adder_block_3_block_carry_C4_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M2          adder.block_3.block_carry.C4.DCML.M2(d=adder_N10512 g=adder_N10516 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M7          adder.block_3.block_carry.C4.DCML.M7(d=adder_N10512
+g=adder_block_3_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M5          adder.block_3.block_carry.C4.DCML.M5(d=adder_block_3_block_carry_C4_DCML_N00757
+g=adder_block_3_block_carry_C4_N09458 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M14          adder.block_3.block_carry.C4.DCML.M14(d=adder_block_3_block_carry_C4_DCML_N00753
+g=adder_block_3_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M12          adder.block_3.block_carry.C4.DCML.M12(d=adder_block_3_block_carry_C4_DCML_N00710
+g=adder_block_3_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M3          adder.block_3.block_carry.C4.DCML.M3(d=adder_N10516 g=adder_N10512
+s=adder_block_3_block_carry_C4_DCML_N00757 s=adder_block_3_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M10          adder.block_3.block_carry.C4.DCML.M10(d=adder_N10512 g=adder_N10516
+s=adder_block_3_block_carry_C4_DCML_N00753 s=adder_block_3_block_carry_C4_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M8          adder.block_3.block_carry.C4.DCML.M8(d=adder_block_3_block_carry_C4_N09472
+g=adder_N10516 s=adder_block_3_block_carry_C4_DCML_N00710 s=adder_block_3_block_carry_C4_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M1          adder.block_3.block_carry.C4.DCML.M1(d=adder_N10516 g=adder_N10512 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M6          adder.block_3.block_carry.C4.DCML.M6(d=adder_N10516
+g=adder_block_3_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M4          adder.block_3.block_carry.C4.DCML.M4(d=adder_N10512 g=adder_N10516
+s=adder_block_3_block_carry_C4_DCML_N00757 s=adder_block_3_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_DCML_M15          adder.block_3.block_carry.C4.DCML.M15(d=adder_block_3_block_carry_C4_DCML_N00745
+g=adder_block_3_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C4.DCML.CLK=adder_block_3_block_carry_C4_N09458)
_    _(adder.block_3.block_carry.C4.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C4.DCML.NL=adder_block_3_block_carry_C4_N09472)
_    _(adder.block_3.block_carry.C4.DCML.NR=adder_block_3_block_carry_C4_N09478)
_    _(adder.block_3.block_carry.C4.DCML.OUTL=adder_N10512)
_    _(adder.block_3.block_carry.C4.DCML.OUTR=adder_N10516)
_    _(adder.block_3.block_carry.C4.DCML.VDD=VDD)
V_adder_block_3_block_carry_C4_LEVEL_3_CLOCK         
+adder.block_3.block_carry.C4.LEVEL_3_CLOCK(+=adder_block_3_block_carry_C4_N09458 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):INS9598@SOURCE.VPULSE.Normal(chips)
_    adder.block_3.block_carry.C4.Co3_DIFF_NET(VDD=VDD G3=adder_block_3_N02166 P3=adder_block_3_N02158 G2=adder_block_3_N02116 Co3B
+=adder_block_3_block_carry_C4_N09472 Co3=adder_block_3_block_carry_C4_N09478 G2B=adder_block_3_N02154 P3B=adder_block_3_N02162 G3B
+=adder_block_3_N02170 P2=adder_block_3_N02112 P2B=adder_block_3_N02116 G1=adder_block_3_N02104 G1B=adder_block_3_N02108 P1B=
+adder_block_3_N02100 P1=adder_block_3_N02096 P0=adder_block_3_N02080 P0B=adder_block_3_N02084 Ci=adder_N63382 CiB=adder_N63386 G0B
+=adder_block_3_N02092 G0=adder_block_3_N02088 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M9         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M9(d=adder_block_3_block_carry_C4_N09478 g=adder_block_3_N02108
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5017@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M6         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M6(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04821 g=adder_block_3_N02116
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4731@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M5         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M5(d=adder_block_3_block_carry_C4_N09478 g=adder_block_3_N02154
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4699@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M12         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M12(d=adder_block_3_block_carry_C4_N09472 g=adder_block_3_N02096
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5159@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M14         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M14(d=adder_block_3_block_carry_C4_N09472 g=adder_block_3_N02080
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5839@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M16         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M16(d=adder_block_3_block_carry_C4_N09472 g=adder_N63382
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M4         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M4(d=adder_block_3_block_carry_C4_N09472 g=adder_block_3_N02158
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4667@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M8         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M8(d=adder_block_3_block_carry_C4_N09472 g=adder_block_3_N02112
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4939@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M11          adder.block_3.block_carry.C4.Co3_DIFF_NET.M11(g=adder_block_3_N02100
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5127@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M13         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M13(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05903 g=adder_block_3_N02084
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5807@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M15         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M15(d=adder_block_3_block_carry_C4_N09478 g=adder_N63386
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5909@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M3         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M3(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04791 g=adder_block_3_N02162
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4635@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M7         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M7(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04991 g=adder_block_3_N02116
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4907@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M18          adder.block_3.block_carry.C4.Co3_DIFF_NET.M18(d=N06657
+g=adder_block_3_N02088 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6609@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M2         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M2(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04779 g=adder_block_3_N02166 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M17         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M17(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05873 g=adder_block_3_N02092
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6577@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M1         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M1(d=adder_block_3_block_carry_C4_N09478 g=adder_block_3_N02170 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4571@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_block_carry_C4_Co3_DIFF_NET_M10         
+adder.block_3.block_carry.C4.Co3_DIFF_NET.M10(d=adder_block_3_block_carry_C4_Co3_DIFF_NET_N05193 g=adder_block_3_N02104
+s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_3_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5049@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.Co3=adder_block_3_block_carry_C4_N09478)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.Co3B=adder_block_3_block_carry_C4_N09472)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G3=adder_block_3_N02166)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.G3B=adder_block_3_N02170)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P3=adder_block_3_N02158)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.P3B=adder_block_3_N02162)
_    _(adder.block_3.block_carry.C4.Co3_DIFF_NET.VDD=VDD)
_    _(adder.block_3.block_carry.C4.Ci=adder_N63382)
_    _(adder.block_3.block_carry.C4.CiB=adder_N63386)
_    _(adder.block_3.block_carry.C4.Co3=adder_N10516)
_    _(adder.block_3.block_carry.C4.Co3B=adder_N10512)
_    _(adder.block_3.block_carry.C4.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.C4.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.C4.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.C4.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.C4.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C4.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.C4.G3=adder_block_3_N02166)
_    _(adder.block_3.block_carry.C4.G3B=adder_block_3_N02170)
_    _(adder.block_3.block_carry.C4.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.C4.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.C4.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.C4.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.C4.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.C4.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.C4.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.C4.P3=adder_block_3_N02158)
_    _(adder.block_3.block_carry.C4.P3B=adder_block_3_N02162)
_    _(adder.block_3.block_carry.C4.VDD=VDD)
_    _(adder.block_3.block_carry.C1=adder_block_3_N01593)
_    _(adder.block_3.block_carry.C1B=adder_block_3_N01600)
_    _(adder.block_3.block_carry.C2=adder_block_3_N01607)
_    _(adder.block_3.block_carry.C2B=adder_block_3_N01614)
_    _(adder.block_3.block_carry.C3=adder_block_3_N01621)
_    _(adder.block_3.block_carry.C3B=adder_block_3_N01628)
_    _(adder.block_3.block_carry.C4=adder_N10512)
_    _(adder.block_3.block_carry.C4B=adder_N10516)
_    _(adder.block_3.block_carry.Ci0=adder_N63382)
_    _(adder.block_3.block_carry.Ci0B=adder_N63386)
_    _(adder.block_3.block_carry.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.G0=adder_block_3_N02088)
_    _(adder.block_3.block_carry.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.G0B=adder_block_3_N02092)
_    _(adder.block_3.block_carry.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.G1=adder_block_3_N02104)
_    _(adder.block_3.block_carry.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.G1B=adder_block_3_N02108)
_    _(adder.block_3.block_carry.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.G2=adder_block_3_N02116)
_    _(adder.block_3.block_carry.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.G2B=adder_block_3_N02154)
_    _(adder.block_3.block_carry.G3=adder_block_3_N02166)
_    _(adder.block_3.block_carry.G3=adder_block_3_N02166)
_    _(adder.block_3.block_carry.G3B=adder_block_3_N02170)
_    _(adder.block_3.block_carry.G3B=adder_block_3_N02170)
_    _(adder.block_3.block_carry.GG=adder_N61653)
_    _(adder.block_3.block_carry.GGB=adder_N61657)
_    _(adder.block_3.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_3.block_carry.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.P0=adder_block_3_N02080)
_    _(adder.block_3.block_carry.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.P0B=adder_block_3_N02084)
_    _(adder.block_3.block_carry.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.P1=adder_block_3_N02096)
_    _(adder.block_3.block_carry.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.P1B=adder_block_3_N02100)
_    _(adder.block_3.block_carry.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.P2=adder_block_3_N02112)
_    _(adder.block_3.block_carry.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.P2B=adder_block_3_N02116)
_    _(adder.block_3.block_carry.P3=adder_block_3_N02158)
_    _(adder.block_3.block_carry.P3=adder_block_3_N02158)
_    _(adder.block_3.block_carry.P3B=adder_block_3_N02162)
_    _(adder.block_3.block_carry.P3B=adder_block_3_N02162)
_    _(adder.block_3.block_carry.PG=adder_N61645)
_    _(adder.block_3.block_carry.PGB=adder_N61649)
_    _(adder.block_3.block_carry.VDD=VDD)
_    _(adder.block_3.block_carry.VDD=VDD)
_    adder.block_3.digit2(GB=adder_block_3_N02154 G=adder_block_3_N02116 PB=adder_block_3_N02116 P=adder_block_3_N02112 VDD=VDD GND
+=0 A=A14 AB=A14 B=B14 BB=adder_N10196 CiB=adder_block_3_N01614 Ci=adder_block_3_N01607 S=S14 SB=SB14 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_3.digit2.S(P=adder_block_3_N02112 PB=adder_block_3_N02116 Ci=adder_block_3_N01607 CiB=adder_block_3_N01614 SB=SB14
+ S=S14 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_3.digit2.S.S_DIFF_NET(VDD=VDD Ci=adder_block_3_N01607 PB=adder_block_3_N02116 P=adder_block_3_N02112 SB=
+adder_block_3_digit2_S_N00090 S=adder_block_3_digit2_S_N00086 CiB=adder_block_3_N01614 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_3_digit2_S_S_DIFF_NET_M2          adder.block_3.digit2.S.S_DIFF_NET.M2(d=adder_block_3_digit2_S_S_DIFF_NET_N00298
+g=adder_block_3_N01607 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_S_DIFF_NET_M5          adder.block_3.digit2.S.S_DIFF_NET.M5(d=adder_block_3_digit2_S_N00086
+g=adder_block_3_N02116 s=adder_block_3_digit2_S_S_DIFF_NET_N00298 s=adder_block_3_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_S_DIFF_NET_M3          adder.block_3.digit2.S.S_DIFF_NET.M3(d=adder_block_3_digit2_S_N00090
+g=adder_block_3_N02116 s=adder_block_3_digit2_S_S_DIFF_NET_N00294 s=adder_block_3_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_S_DIFF_NET_M1          adder.block_3.digit2.S.S_DIFF_NET.M1(d=adder_block_3_digit2_S_S_DIFF_NET_N00294
+g=adder_block_3_N01614 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_S_DIFF_NET_M6          adder.block_3.digit2.S.S_DIFF_NET.M6(d=adder_block_3_digit2_S_N00090
+g=adder_block_3_N02112 s=adder_block_3_digit2_S_S_DIFF_NET_N00298 s=adder_block_3_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_S_DIFF_NET_M4          adder.block_3.digit2.S.S_DIFF_NET.M4(d=adder_block_3_digit2_S_N00086
+g=adder_block_3_N02112 s=adder_block_3_digit2_S_S_DIFF_NET_N00294 s=adder_block_3_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit2.S.S_DIFF_NET.Ci=adder_block_3_N01607)
_    _(adder.block_3.digit2.S.S_DIFF_NET.CiB=adder_block_3_N01614)
_    _(adder.block_3.digit2.S.S_DIFF_NET.P=adder_block_3_N02112)
_    _(adder.block_3.digit2.S.S_DIFF_NET.PB=adder_block_3_N02116)
_    _(adder.block_3.digit2.S.S_DIFF_NET.S=adder_block_3_digit2_S_N00086)
_    _(adder.block_3.digit2.S.S_DIFF_NET.SB=adder_block_3_digit2_S_N00090)
_    _(adder.block_3.digit2.S.S_DIFF_NET.VDD=VDD)
_    adder.block_3.digit2.S.DCML(VDD=VDD CLK=adder_block_3_digit2_S_N00078 OUTL=SB14 GND=0 OUTR=S14 NR=
+adder_block_3_digit2_S_N00086 NL=adder_block_3_digit2_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit2_S_DCML_M4          adder.block_3.digit2.S.DCML.M4(d=SB14 g=S14 s=adder_block_3_digit2_S_DCML_N00757
+s=adder_block_3_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M9          adder.block_3.digit2.S.DCML.M9(d=S14 g=SB14 s=adder_block_3_digit2_S_DCML_N00714
+s=adder_block_3_digit2_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M14          adder.block_3.digit2.S.DCML.M14(d=adder_block_3_digit2_S_DCML_N00753
+g=adder_block_3_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M2          adder.block_3.digit2.S.DCML.M2(d=SB14 g=S14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M7          adder.block_3.digit2.S.DCML.M7(d=SB14 g=adder_block_3_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M12          adder.block_3.digit2.S.DCML.M12(d=adder_block_3_digit2_S_DCML_N00710
+g=adder_block_3_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M5          adder.block_3.digit2.S.DCML.M5(d=adder_block_3_digit2_S_DCML_N00757
+g=adder_block_3_digit2_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M10          adder.block_3.digit2.S.DCML.M10(d=SB14 g=S14 s=adder_block_3_digit2_S_DCML_N00753
+s=adder_block_3_digit2_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M15          adder.block_3.digit2.S.DCML.M15(d=adder_block_3_digit2_S_DCML_N00745
+g=adder_block_3_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M3          adder.block_3.digit2.S.DCML.M3(d=S14 g=SB14 s=adder_block_3_digit2_S_DCML_N00757
+s=adder_block_3_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M8          adder.block_3.digit2.S.DCML.M8(d=adder_block_3_digit2_S_N00090 g=S14
+s=adder_block_3_digit2_S_DCML_N00710 s=adder_block_3_digit2_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M13          adder.block_3.digit2.S.DCML.M13(d=adder_block_3_digit2_S_DCML_N00714
+g=adder_block_3_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M1          adder.block_3.digit2.S.DCML.M1(d=S14 g=SB14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M6          adder.block_3.digit2.S.DCML.M6(d=S14 g=adder_block_3_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_S_DCML_M11          adder.block_3.digit2.S.DCML.M11(d=adder_block_3_digit2_S_N00086 g=SB14
+s=adder_block_3_digit2_S_DCML_N00745 s=adder_block_3_digit2_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit2.S.DCML.CLK=adder_block_3_digit2_S_N00078)
_    _(adder.block_3.digit2.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.S.DCML.NL=adder_block_3_digit2_S_N00090)
_    _(adder.block_3.digit2.S.DCML.NR=adder_block_3_digit2_S_N00086)
_    _(adder.block_3.digit2.S.DCML.OUTL=SB14)
_    _(adder.block_3.digit2.S.DCML.OUTR=S14)
_    _(adder.block_3.digit2.S.DCML.VDD=VDD)
V_adder_block_3_digit2_S_LEVEL_4_CLOCK          adder.block_3.digit2.S.LEVEL_4_CLOCK(+=adder_block_3_digit2_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit2.S.Ci=adder_block_3_N01607)
_    _(adder.block_3.digit2.S.CiB=adder_block_3_N01614)
_    _(adder.block_3.digit2.S.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.S.P=adder_block_3_N02112)
_    _(adder.block_3.digit2.S.PB=adder_block_3_N02116)
_    _(adder.block_3.digit2.S.S=S14)
_    _(adder.block_3.digit2.S.SB=SB14)
_    _(adder.block_3.digit2.S.VDD=VDD)
_    adder.block_3.digit2.P(A=A14 AB=A14 B=B14 BB=adder_N10196 PB=adder_block_3_N02116 P=adder_block_3_N02112 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_3.digit2.P.P_DIFF_NET(VDD=VDD A=A14 BB=adder_N10196 B=B14 PB=adder_block_3_digit2_P_N00404 P=
+adder_block_3_digit2_P_N00400 AB=A14 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_3_digit2_P_P_DIFF_NET_M4          adder.block_3.digit2.P.P_DIFF_NET.M4(d=adder_block_3_digit2_P_N00400 g=B14
+s=adder_block_3_digit2_P_P_DIFF_NET_N00761 s=adder_block_3_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_P_DIFF_NET_M6          adder.block_3.digit2.P.P_DIFF_NET.M6(d=adder_block_3_digit2_P_N00404 g=B14
+s=adder_block_3_digit2_P_P_DIFF_NET_N00765 s=adder_block_3_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_P_DIFF_NET_M1          adder.block_3.digit2.P.P_DIFF_NET.M1(d=adder_block_3_digit2_P_P_DIFF_NET_N00761
+g=A14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_P_DIFF_NET_M3          adder.block_3.digit2.P.P_DIFF_NET.M3(d=adder_block_3_digit2_P_N00404
+g=adder_N10196 s=adder_block_3_digit2_P_P_DIFF_NET_N00761 s=adder_block_3_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_P_DIFF_NET_M5          adder.block_3.digit2.P.P_DIFF_NET.M5(d=adder_block_3_digit2_P_N00400
+g=adder_N10196 s=adder_block_3_digit2_P_P_DIFF_NET_N00765 s=adder_block_3_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_P_DIFF_NET_M2          adder.block_3.digit2.P.P_DIFF_NET.M2(d=adder_block_3_digit2_P_P_DIFF_NET_N00765
+g=A14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit2.P.P_DIFF_NET.A=A14)
_    _(adder.block_3.digit2.P.P_DIFF_NET.AB=A14)
_    _(adder.block_3.digit2.P.P_DIFF_NET.B=B14)
_    _(adder.block_3.digit2.P.P_DIFF_NET.BB=adder_N10196)
_    _(adder.block_3.digit2.P.P_DIFF_NET.P=adder_block_3_digit2_P_N00400)
_    _(adder.block_3.digit2.P.P_DIFF_NET.PB=adder_block_3_digit2_P_N00404)
_    _(adder.block_3.digit2.P.P_DIFF_NET.VDD=VDD)
_    adder.block_3.digit2.P.DCML(VDD=VDD CLK=adder_block_3_digit2_P_N00392 OUTL=adder_block_3_N02116 GND=0 OUTR=
+adder_block_3_N02112 NR=adder_block_3_digit2_P_N00400 NL=adder_block_3_digit2_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit2_P_DCML_M4          adder.block_3.digit2.P.DCML.M4(d=adder_block_3_N02116 g=adder_block_3_N02112
+s=adder_block_3_digit2_P_DCML_N00757 s=adder_block_3_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M9          adder.block_3.digit2.P.DCML.M9(d=adder_block_3_N02112 g=adder_block_3_N02116
+s=adder_block_3_digit2_P_DCML_N00714 s=adder_block_3_digit2_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M14          adder.block_3.digit2.P.DCML.M14(d=adder_block_3_digit2_P_DCML_N00753
+g=adder_block_3_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M2          adder.block_3.digit2.P.DCML.M2(d=adder_block_3_N02116 g=adder_block_3_N02112 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M7          adder.block_3.digit2.P.DCML.M7(d=adder_block_3_N02116 g=adder_block_3_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M12          adder.block_3.digit2.P.DCML.M12(d=adder_block_3_digit2_P_DCML_N00710
+g=adder_block_3_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M5          adder.block_3.digit2.P.DCML.M5(d=adder_block_3_digit2_P_DCML_N00757
+g=adder_block_3_digit2_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M10          adder.block_3.digit2.P.DCML.M10(d=adder_block_3_N02116 g=adder_block_3_N02112
+s=adder_block_3_digit2_P_DCML_N00753 s=adder_block_3_digit2_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M15          adder.block_3.digit2.P.DCML.M15(d=adder_block_3_digit2_P_DCML_N00745
+g=adder_block_3_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M3          adder.block_3.digit2.P.DCML.M3(d=adder_block_3_N02112 g=adder_block_3_N02116
+s=adder_block_3_digit2_P_DCML_N00757 s=adder_block_3_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M8          adder.block_3.digit2.P.DCML.M8(d=adder_block_3_digit2_P_N00404 g=adder_block_3_N02112
+s=adder_block_3_digit2_P_DCML_N00710 s=adder_block_3_digit2_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M13          adder.block_3.digit2.P.DCML.M13(d=adder_block_3_digit2_P_DCML_N00714
+g=adder_block_3_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M1          adder.block_3.digit2.P.DCML.M1(d=adder_block_3_N02112 g=adder_block_3_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M6          adder.block_3.digit2.P.DCML.M6(d=adder_block_3_N02112 g=adder_block_3_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_P_DCML_M11          adder.block_3.digit2.P.DCML.M11(d=adder_block_3_digit2_P_N00400 g=adder_block_3_N02116
+s=adder_block_3_digit2_P_DCML_N00745 s=adder_block_3_digit2_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit2.P.DCML.CLK=adder_block_3_digit2_P_N00392)
_    _(adder.block_3.digit2.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.P.DCML.NL=adder_block_3_digit2_P_N00404)
_    _(adder.block_3.digit2.P.DCML.NR=adder_block_3_digit2_P_N00400)
_    _(adder.block_3.digit2.P.DCML.OUTL=adder_block_3_N02116)
_    _(adder.block_3.digit2.P.DCML.OUTR=adder_block_3_N02112)
_    _(adder.block_3.digit2.P.DCML.VDD=VDD)
V_adder_block_3_digit2_P_LEVEL_1_CLOCK          adder.block_3.digit2.P.LEVEL_1_CLOCK(+=adder_block_3_digit2_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit2.P.A=A14)
_    _(adder.block_3.digit2.P.AB=A14)
_    _(adder.block_3.digit2.P.B=B14)
_    _(adder.block_3.digit2.P.BB=adder_N10196)
_    _(adder.block_3.digit2.P.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.P.P=adder_block_3_N02112)
_    _(adder.block_3.digit2.P.PB=adder_block_3_N02116)
_    _(adder.block_3.digit2.P.VDD=VDD)
_    adder.block_3.digit2.G(G=adder_block_3_N02116 GB=adder_block_3_N02154 GND=0 VDD=VDD A=A14 AB=A14 B=B14 BB=adder_N10196 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_3.digit2.G.DCML(VDD=VDD CLK=adder_block_3_digit2_G_N00394 OUTL=adder_block_3_N02154 GND=0 OUTR=
+adder_block_3_N02116 NR=adder_block_3_digit2_G_N00410 NL=adder_block_3_digit2_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit2_G_DCML_M4          adder.block_3.digit2.G.DCML.M4(d=adder_block_3_N02154 g=adder_block_3_N02116
+s=adder_block_3_digit2_G_DCML_N00757 s=adder_block_3_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M9          adder.block_3.digit2.G.DCML.M9(d=adder_block_3_N02116 g=adder_block_3_N02154
+s=adder_block_3_digit2_G_DCML_N00714 s=adder_block_3_digit2_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M14          adder.block_3.digit2.G.DCML.M14(d=adder_block_3_digit2_G_DCML_N00753
+g=adder_block_3_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M2          adder.block_3.digit2.G.DCML.M2(d=adder_block_3_N02154 g=adder_block_3_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M7          adder.block_3.digit2.G.DCML.M7(d=adder_block_3_N02154 g=adder_block_3_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M12          adder.block_3.digit2.G.DCML.M12(d=adder_block_3_digit2_G_DCML_N00710
+g=adder_block_3_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M5          adder.block_3.digit2.G.DCML.M5(d=adder_block_3_digit2_G_DCML_N00757
+g=adder_block_3_digit2_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M10          adder.block_3.digit2.G.DCML.M10(d=adder_block_3_N02154 g=adder_block_3_N02116
+s=adder_block_3_digit2_G_DCML_N00753 s=adder_block_3_digit2_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M15          adder.block_3.digit2.G.DCML.M15(d=adder_block_3_digit2_G_DCML_N00745
+g=adder_block_3_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M3          adder.block_3.digit2.G.DCML.M3(d=adder_block_3_N02116 g=adder_block_3_N02154
+s=adder_block_3_digit2_G_DCML_N00757 s=adder_block_3_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M8          adder.block_3.digit2.G.DCML.M8(d=adder_block_3_digit2_G_N00406 g=adder_block_3_N02116
+s=adder_block_3_digit2_G_DCML_N00710 s=adder_block_3_digit2_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M13          adder.block_3.digit2.G.DCML.M13(d=adder_block_3_digit2_G_DCML_N00714
+g=adder_block_3_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M1          adder.block_3.digit2.G.DCML.M1(d=adder_block_3_N02116 g=adder_block_3_N02154 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M6          adder.block_3.digit2.G.DCML.M6(d=adder_block_3_N02116 g=adder_block_3_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_DCML_M11          adder.block_3.digit2.G.DCML.M11(d=adder_block_3_digit2_G_N00410 g=adder_block_3_N02154
+s=adder_block_3_digit2_G_DCML_N00745 s=adder_block_3_digit2_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit2.G.DCML.CLK=adder_block_3_digit2_G_N00394)
_    _(adder.block_3.digit2.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.G.DCML.NL=adder_block_3_digit2_G_N00406)
_    _(adder.block_3.digit2.G.DCML.NR=adder_block_3_digit2_G_N00410)
_    _(adder.block_3.digit2.G.DCML.OUTL=adder_block_3_N02154)
_    _(adder.block_3.digit2.G.DCML.OUTR=adder_block_3_N02116)
_    _(adder.block_3.digit2.G.DCML.VDD=VDD)
_    adder.block_3.digit2.G.G_DIFF_NET(VDD=VDD A=A14 BB=adder_N10196 B=B14 GB=adder_block_3_digit2_G_N00406 AB=A14 G=
+adder_block_3_digit2_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_3_digit2_G_G_DIFF_NET_M2          adder.block_3.digit2.G.G_DIFF_NET.M2(d=adder_block_3_digit2_G_G_DIFF_NET_N01214
+g=A14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_G_DIFF_NET_M4          adder.block_3.digit2.G.G_DIFF_NET.M4(d=adder_block_3_digit2_G_N00406 g=B14
+s=adder_block_3_digit2_G_G_DIFF_NET_N01210 s=adder_block_3_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_G_DIFF_NET_M6          adder.block_3.digit2.G.G_DIFF_NET.M6(d=adder_block_3_digit2_G_N00406 g=B14
+s=adder_block_3_digit2_G_G_DIFF_NET_N01214 s=adder_block_3_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_G_DIFF_NET_M1          adder.block_3.digit2.G.G_DIFF_NET.M1(d=adder_block_3_digit2_G_G_DIFF_NET_N01210
+g=A14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_G_DIFF_NET_M3          adder.block_3.digit2.G.G_DIFF_NET.M3(d=adder_block_3_digit2_G_N00410
+g=adder_N10196 s=adder_block_3_digit2_G_G_DIFF_NET_N01210 s=adder_block_3_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit2_G_G_DIFF_NET_M5          adder.block_3.digit2.G.G_DIFF_NET.M5(d=adder_block_3_digit2_G_N00406
+g=adder_N10196 s=adder_block_3_digit2_G_G_DIFF_NET_N01214 s=adder_block_3_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit2.G.G_DIFF_NET.A=A14)
_    _(adder.block_3.digit2.G.G_DIFF_NET.AB=A14)
_    _(adder.block_3.digit2.G.G_DIFF_NET.B=B14)
_    _(adder.block_3.digit2.G.G_DIFF_NET.BB=adder_N10196)
_    _(adder.block_3.digit2.G.G_DIFF_NET.G=adder_block_3_digit2_G_N00410)
_    _(adder.block_3.digit2.G.G_DIFF_NET.GB=adder_block_3_digit2_G_N00406)
_    _(adder.block_3.digit2.G.G_DIFF_NET.VDD=VDD)
V_adder_block_3_digit2_G_LEVEL_1_CLOCK          adder.block_3.digit2.G.LEVEL_1_CLOCK(+=adder_block_3_digit2_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit2.G.A=A14)
_    _(adder.block_3.digit2.G.AB=A14)
_    _(adder.block_3.digit2.G.B=B14)
_    _(adder.block_3.digit2.G.BB=adder_N10196)
_    _(adder.block_3.digit2.G.G=adder_block_3_N02116)
_    _(adder.block_3.digit2.G.GB=adder_block_3_N02154)
_    _(adder.block_3.digit2.G.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.G.VDD=VDD)
_    _(adder.block_3.digit2.A=A14)
_    _(adder.block_3.digit2.AB=A14)
_    _(adder.block_3.digit2.B=B14)
_    _(adder.block_3.digit2.BB=adder_N10196)
_    _(adder.block_3.digit2.Ci=adder_block_3_N01607)
_    _(adder.block_3.digit2.CiB=adder_block_3_N01614)
_    _(adder.block_3.digit2.G=adder_block_3_N02116)
_    _(adder.block_3.digit2.GB=adder_block_3_N02154)
_    _(adder.block_3.digit2.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit2.P=adder_block_3_N02112)
_    _(adder.block_3.digit2.PB=adder_block_3_N02116)
_    _(adder.block_3.digit2.S=S14)
_    _(adder.block_3.digit2.SB=SB14)
_    _(adder.block_3.digit2.VDD=VDD)
_    adder.block_3.digit1(GB=adder_block_3_N02108 G=adder_block_3_N02104 PB=adder_block_3_N02100 P=adder_block_3_N02096 VDD=VDD GND
+=0 A=A13 AB=A13 B=B13 BB=adder_N10208 CiB=adder_block_3_N01600 Ci=adder_block_3_N01593 S=S13 SB=SB13 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_3.digit1.S(P=adder_block_3_N02096 PB=adder_block_3_N02100 Ci=adder_block_3_N01593 CiB=adder_block_3_N01600 SB=SB13
+ S=S13 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_3.digit1.S.S_DIFF_NET(VDD=VDD Ci=adder_block_3_N01593 PB=adder_block_3_N02100 P=adder_block_3_N02096 SB=
+adder_block_3_digit1_S_N00090 S=adder_block_3_digit1_S_N00086 CiB=adder_block_3_N01600 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_3_digit1_S_S_DIFF_NET_M2          adder.block_3.digit1.S.S_DIFF_NET.M2(d=adder_block_3_digit1_S_S_DIFF_NET_N00298
+g=adder_block_3_N01593 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_S_DIFF_NET_M5          adder.block_3.digit1.S.S_DIFF_NET.M5(d=adder_block_3_digit1_S_N00086
+g=adder_block_3_N02100 s=adder_block_3_digit1_S_S_DIFF_NET_N00298 s=adder_block_3_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_S_DIFF_NET_M3          adder.block_3.digit1.S.S_DIFF_NET.M3(d=adder_block_3_digit1_S_N00090
+g=adder_block_3_N02100 s=adder_block_3_digit1_S_S_DIFF_NET_N00294 s=adder_block_3_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_S_DIFF_NET_M1          adder.block_3.digit1.S.S_DIFF_NET.M1(d=adder_block_3_digit1_S_S_DIFF_NET_N00294
+g=adder_block_3_N01600 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_S_DIFF_NET_M6          adder.block_3.digit1.S.S_DIFF_NET.M6(d=adder_block_3_digit1_S_N00090
+g=adder_block_3_N02096 s=adder_block_3_digit1_S_S_DIFF_NET_N00298 s=adder_block_3_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_S_DIFF_NET_M4          adder.block_3.digit1.S.S_DIFF_NET.M4(d=adder_block_3_digit1_S_N00086
+g=adder_block_3_N02096 s=adder_block_3_digit1_S_S_DIFF_NET_N00294 s=adder_block_3_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit1.S.S_DIFF_NET.Ci=adder_block_3_N01593)
_    _(adder.block_3.digit1.S.S_DIFF_NET.CiB=adder_block_3_N01600)
_    _(adder.block_3.digit1.S.S_DIFF_NET.P=adder_block_3_N02096)
_    _(adder.block_3.digit1.S.S_DIFF_NET.PB=adder_block_3_N02100)
_    _(adder.block_3.digit1.S.S_DIFF_NET.S=adder_block_3_digit1_S_N00086)
_    _(adder.block_3.digit1.S.S_DIFF_NET.SB=adder_block_3_digit1_S_N00090)
_    _(adder.block_3.digit1.S.S_DIFF_NET.VDD=VDD)
_    adder.block_3.digit1.S.DCML(VDD=VDD CLK=adder_block_3_digit1_S_N00078 OUTL=SB13 GND=0 OUTR=S13 NR=
+adder_block_3_digit1_S_N00086 NL=adder_block_3_digit1_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit1_S_DCML_M4          adder.block_3.digit1.S.DCML.M4(d=SB13 g=S13 s=adder_block_3_digit1_S_DCML_N00757
+s=adder_block_3_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M9          adder.block_3.digit1.S.DCML.M9(d=S13 g=SB13 s=adder_block_3_digit1_S_DCML_N00714
+s=adder_block_3_digit1_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M14          adder.block_3.digit1.S.DCML.M14(d=adder_block_3_digit1_S_DCML_N00753
+g=adder_block_3_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M2          adder.block_3.digit1.S.DCML.M2(d=SB13 g=S13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M7          adder.block_3.digit1.S.DCML.M7(d=SB13 g=adder_block_3_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M12          adder.block_3.digit1.S.DCML.M12(d=adder_block_3_digit1_S_DCML_N00710
+g=adder_block_3_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M5          adder.block_3.digit1.S.DCML.M5(d=adder_block_3_digit1_S_DCML_N00757
+g=adder_block_3_digit1_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M10          adder.block_3.digit1.S.DCML.M10(d=SB13 g=S13 s=adder_block_3_digit1_S_DCML_N00753
+s=adder_block_3_digit1_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M15          adder.block_3.digit1.S.DCML.M15(d=adder_block_3_digit1_S_DCML_N00745
+g=adder_block_3_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M3          adder.block_3.digit1.S.DCML.M3(d=S13 g=SB13 s=adder_block_3_digit1_S_DCML_N00757
+s=adder_block_3_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M8          adder.block_3.digit1.S.DCML.M8(d=adder_block_3_digit1_S_N00090 g=S13
+s=adder_block_3_digit1_S_DCML_N00710 s=adder_block_3_digit1_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M13          adder.block_3.digit1.S.DCML.M13(d=adder_block_3_digit1_S_DCML_N00714
+g=adder_block_3_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M1          adder.block_3.digit1.S.DCML.M1(d=S13 g=SB13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M6          adder.block_3.digit1.S.DCML.M6(d=S13 g=adder_block_3_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_S_DCML_M11          adder.block_3.digit1.S.DCML.M11(d=adder_block_3_digit1_S_N00086 g=SB13
+s=adder_block_3_digit1_S_DCML_N00745 s=adder_block_3_digit1_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit1.S.DCML.CLK=adder_block_3_digit1_S_N00078)
_    _(adder.block_3.digit1.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.S.DCML.NL=adder_block_3_digit1_S_N00090)
_    _(adder.block_3.digit1.S.DCML.NR=adder_block_3_digit1_S_N00086)
_    _(adder.block_3.digit1.S.DCML.OUTL=SB13)
_    _(adder.block_3.digit1.S.DCML.OUTR=S13)
_    _(adder.block_3.digit1.S.DCML.VDD=VDD)
V_adder_block_3_digit1_S_LEVEL_4_CLOCK          adder.block_3.digit1.S.LEVEL_4_CLOCK(+=adder_block_3_digit1_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit1.S.Ci=adder_block_3_N01593)
_    _(adder.block_3.digit1.S.CiB=adder_block_3_N01600)
_    _(adder.block_3.digit1.S.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.S.P=adder_block_3_N02096)
_    _(adder.block_3.digit1.S.PB=adder_block_3_N02100)
_    _(adder.block_3.digit1.S.S=S13)
_    _(adder.block_3.digit1.S.SB=SB13)
_    _(adder.block_3.digit1.S.VDD=VDD)
_    adder.block_3.digit1.P(A=A13 AB=A13 B=B13 BB=adder_N10208 PB=adder_block_3_N02100 P=adder_block_3_N02096 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_3.digit1.P.P_DIFF_NET(VDD=VDD A=A13 BB=adder_N10208 B=B13 PB=adder_block_3_digit1_P_N00404 P=
+adder_block_3_digit1_P_N00400 AB=A13 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_3_digit1_P_P_DIFF_NET_M4          adder.block_3.digit1.P.P_DIFF_NET.M4(d=adder_block_3_digit1_P_N00400 g=B13
+s=adder_block_3_digit1_P_P_DIFF_NET_N00761 s=adder_block_3_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_P_DIFF_NET_M6          adder.block_3.digit1.P.P_DIFF_NET.M6(d=adder_block_3_digit1_P_N00404 g=B13
+s=adder_block_3_digit1_P_P_DIFF_NET_N00765 s=adder_block_3_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_P_DIFF_NET_M1          adder.block_3.digit1.P.P_DIFF_NET.M1(d=adder_block_3_digit1_P_P_DIFF_NET_N00761
+g=A13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_P_DIFF_NET_M3          adder.block_3.digit1.P.P_DIFF_NET.M3(d=adder_block_3_digit1_P_N00404
+g=adder_N10208 s=adder_block_3_digit1_P_P_DIFF_NET_N00761 s=adder_block_3_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_P_DIFF_NET_M5          adder.block_3.digit1.P.P_DIFF_NET.M5(d=adder_block_3_digit1_P_N00400
+g=adder_N10208 s=adder_block_3_digit1_P_P_DIFF_NET_N00765 s=adder_block_3_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_P_DIFF_NET_M2          adder.block_3.digit1.P.P_DIFF_NET.M2(d=adder_block_3_digit1_P_P_DIFF_NET_N00765
+g=A13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit1.P.P_DIFF_NET.A=A13)
_    _(adder.block_3.digit1.P.P_DIFF_NET.AB=A13)
_    _(adder.block_3.digit1.P.P_DIFF_NET.B=B13)
_    _(adder.block_3.digit1.P.P_DIFF_NET.BB=adder_N10208)
_    _(adder.block_3.digit1.P.P_DIFF_NET.P=adder_block_3_digit1_P_N00400)
_    _(adder.block_3.digit1.P.P_DIFF_NET.PB=adder_block_3_digit1_P_N00404)
_    _(adder.block_3.digit1.P.P_DIFF_NET.VDD=VDD)
_    adder.block_3.digit1.P.DCML(VDD=VDD CLK=adder_block_3_digit1_P_N00392 OUTL=adder_block_3_N02100 GND=0 OUTR=
+adder_block_3_N02096 NR=adder_block_3_digit1_P_N00400 NL=adder_block_3_digit1_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit1_P_DCML_M4          adder.block_3.digit1.P.DCML.M4(d=adder_block_3_N02100 g=adder_block_3_N02096
+s=adder_block_3_digit1_P_DCML_N00757 s=adder_block_3_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M9          adder.block_3.digit1.P.DCML.M9(d=adder_block_3_N02096 g=adder_block_3_N02100
+s=adder_block_3_digit1_P_DCML_N00714 s=adder_block_3_digit1_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M14          adder.block_3.digit1.P.DCML.M14(d=adder_block_3_digit1_P_DCML_N00753
+g=adder_block_3_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M2          adder.block_3.digit1.P.DCML.M2(d=adder_block_3_N02100 g=adder_block_3_N02096 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M7          adder.block_3.digit1.P.DCML.M7(d=adder_block_3_N02100 g=adder_block_3_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M12          adder.block_3.digit1.P.DCML.M12(d=adder_block_3_digit1_P_DCML_N00710
+g=adder_block_3_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M5          adder.block_3.digit1.P.DCML.M5(d=adder_block_3_digit1_P_DCML_N00757
+g=adder_block_3_digit1_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M10          adder.block_3.digit1.P.DCML.M10(d=adder_block_3_N02100 g=adder_block_3_N02096
+s=adder_block_3_digit1_P_DCML_N00753 s=adder_block_3_digit1_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M15          adder.block_3.digit1.P.DCML.M15(d=adder_block_3_digit1_P_DCML_N00745
+g=adder_block_3_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M3          adder.block_3.digit1.P.DCML.M3(d=adder_block_3_N02096 g=adder_block_3_N02100
+s=adder_block_3_digit1_P_DCML_N00757 s=adder_block_3_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M8          adder.block_3.digit1.P.DCML.M8(d=adder_block_3_digit1_P_N00404 g=adder_block_3_N02096
+s=adder_block_3_digit1_P_DCML_N00710 s=adder_block_3_digit1_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M13          adder.block_3.digit1.P.DCML.M13(d=adder_block_3_digit1_P_DCML_N00714
+g=adder_block_3_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M1          adder.block_3.digit1.P.DCML.M1(d=adder_block_3_N02096 g=adder_block_3_N02100 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M6          adder.block_3.digit1.P.DCML.M6(d=adder_block_3_N02096 g=adder_block_3_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_P_DCML_M11          adder.block_3.digit1.P.DCML.M11(d=adder_block_3_digit1_P_N00400 g=adder_block_3_N02100
+s=adder_block_3_digit1_P_DCML_N00745 s=adder_block_3_digit1_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit1.P.DCML.CLK=adder_block_3_digit1_P_N00392)
_    _(adder.block_3.digit1.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.P.DCML.NL=adder_block_3_digit1_P_N00404)
_    _(adder.block_3.digit1.P.DCML.NR=adder_block_3_digit1_P_N00400)
_    _(adder.block_3.digit1.P.DCML.OUTL=adder_block_3_N02100)
_    _(adder.block_3.digit1.P.DCML.OUTR=adder_block_3_N02096)
_    _(adder.block_3.digit1.P.DCML.VDD=VDD)
V_adder_block_3_digit1_P_LEVEL_1_CLOCK          adder.block_3.digit1.P.LEVEL_1_CLOCK(+=adder_block_3_digit1_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit1.P.A=A13)
_    _(adder.block_3.digit1.P.AB=A13)
_    _(adder.block_3.digit1.P.B=B13)
_    _(adder.block_3.digit1.P.BB=adder_N10208)
_    _(adder.block_3.digit1.P.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.P.P=adder_block_3_N02096)
_    _(adder.block_3.digit1.P.PB=adder_block_3_N02100)
_    _(adder.block_3.digit1.P.VDD=VDD)
_    adder.block_3.digit1.G(G=adder_block_3_N02104 GB=adder_block_3_N02108 GND=0 VDD=VDD A=A13 AB=A13 B=B13 BB=adder_N10208 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_3.digit1.G.DCML(VDD=VDD CLK=adder_block_3_digit1_G_N00394 OUTL=adder_block_3_N02108 GND=0 OUTR=
+adder_block_3_N02104 NR=adder_block_3_digit1_G_N00410 NL=adder_block_3_digit1_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit1_G_DCML_M4          adder.block_3.digit1.G.DCML.M4(d=adder_block_3_N02108 g=adder_block_3_N02104
+s=adder_block_3_digit1_G_DCML_N00757 s=adder_block_3_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M9          adder.block_3.digit1.G.DCML.M9(d=adder_block_3_N02104 g=adder_block_3_N02108
+s=adder_block_3_digit1_G_DCML_N00714 s=adder_block_3_digit1_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M14          adder.block_3.digit1.G.DCML.M14(d=adder_block_3_digit1_G_DCML_N00753
+g=adder_block_3_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M2          adder.block_3.digit1.G.DCML.M2(d=adder_block_3_N02108 g=adder_block_3_N02104 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M7          adder.block_3.digit1.G.DCML.M7(d=adder_block_3_N02108 g=adder_block_3_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M12          adder.block_3.digit1.G.DCML.M12(d=adder_block_3_digit1_G_DCML_N00710
+g=adder_block_3_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M5          adder.block_3.digit1.G.DCML.M5(d=adder_block_3_digit1_G_DCML_N00757
+g=adder_block_3_digit1_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M10          adder.block_3.digit1.G.DCML.M10(d=adder_block_3_N02108 g=adder_block_3_N02104
+s=adder_block_3_digit1_G_DCML_N00753 s=adder_block_3_digit1_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M15          adder.block_3.digit1.G.DCML.M15(d=adder_block_3_digit1_G_DCML_N00745
+g=adder_block_3_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M3          adder.block_3.digit1.G.DCML.M3(d=adder_block_3_N02104 g=adder_block_3_N02108
+s=adder_block_3_digit1_G_DCML_N00757 s=adder_block_3_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M8          adder.block_3.digit1.G.DCML.M8(d=adder_block_3_digit1_G_N00406 g=adder_block_3_N02104
+s=adder_block_3_digit1_G_DCML_N00710 s=adder_block_3_digit1_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M13          adder.block_3.digit1.G.DCML.M13(d=adder_block_3_digit1_G_DCML_N00714
+g=adder_block_3_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M1          adder.block_3.digit1.G.DCML.M1(d=adder_block_3_N02104 g=adder_block_3_N02108 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M6          adder.block_3.digit1.G.DCML.M6(d=adder_block_3_N02104 g=adder_block_3_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_DCML_M11          adder.block_3.digit1.G.DCML.M11(d=adder_block_3_digit1_G_N00410 g=adder_block_3_N02108
+s=adder_block_3_digit1_G_DCML_N00745 s=adder_block_3_digit1_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit1.G.DCML.CLK=adder_block_3_digit1_G_N00394)
_    _(adder.block_3.digit1.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.G.DCML.NL=adder_block_3_digit1_G_N00406)
_    _(adder.block_3.digit1.G.DCML.NR=adder_block_3_digit1_G_N00410)
_    _(adder.block_3.digit1.G.DCML.OUTL=adder_block_3_N02108)
_    _(adder.block_3.digit1.G.DCML.OUTR=adder_block_3_N02104)
_    _(adder.block_3.digit1.G.DCML.VDD=VDD)
_    adder.block_3.digit1.G.G_DIFF_NET(VDD=VDD A=A13 BB=adder_N10208 B=B13 GB=adder_block_3_digit1_G_N00406 AB=A13 G=
+adder_block_3_digit1_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_3_digit1_G_G_DIFF_NET_M2          adder.block_3.digit1.G.G_DIFF_NET.M2(d=adder_block_3_digit1_G_G_DIFF_NET_N01214
+g=A13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_G_DIFF_NET_M4          adder.block_3.digit1.G.G_DIFF_NET.M4(d=adder_block_3_digit1_G_N00406 g=B13
+s=adder_block_3_digit1_G_G_DIFF_NET_N01210 s=adder_block_3_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_G_DIFF_NET_M6          adder.block_3.digit1.G.G_DIFF_NET.M6(d=adder_block_3_digit1_G_N00406 g=B13
+s=adder_block_3_digit1_G_G_DIFF_NET_N01214 s=adder_block_3_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_G_DIFF_NET_M1          adder.block_3.digit1.G.G_DIFF_NET.M1(d=adder_block_3_digit1_G_G_DIFF_NET_N01210
+g=A13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_G_DIFF_NET_M3          adder.block_3.digit1.G.G_DIFF_NET.M3(d=adder_block_3_digit1_G_N00410
+g=adder_N10208 s=adder_block_3_digit1_G_G_DIFF_NET_N01210 s=adder_block_3_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit1_G_G_DIFF_NET_M5          adder.block_3.digit1.G.G_DIFF_NET.M5(d=adder_block_3_digit1_G_N00406
+g=adder_N10208 s=adder_block_3_digit1_G_G_DIFF_NET_N01214 s=adder_block_3_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit1.G.G_DIFF_NET.A=A13)
_    _(adder.block_3.digit1.G.G_DIFF_NET.AB=A13)
_    _(adder.block_3.digit1.G.G_DIFF_NET.B=B13)
_    _(adder.block_3.digit1.G.G_DIFF_NET.BB=adder_N10208)
_    _(adder.block_3.digit1.G.G_DIFF_NET.G=adder_block_3_digit1_G_N00410)
_    _(adder.block_3.digit1.G.G_DIFF_NET.GB=adder_block_3_digit1_G_N00406)
_    _(adder.block_3.digit1.G.G_DIFF_NET.VDD=VDD)
V_adder_block_3_digit1_G_LEVEL_1_CLOCK          adder.block_3.digit1.G.LEVEL_1_CLOCK(+=adder_block_3_digit1_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit1.G.A=A13)
_    _(adder.block_3.digit1.G.AB=A13)
_    _(adder.block_3.digit1.G.B=B13)
_    _(adder.block_3.digit1.G.BB=adder_N10208)
_    _(adder.block_3.digit1.G.G=adder_block_3_N02104)
_    _(adder.block_3.digit1.G.GB=adder_block_3_N02108)
_    _(adder.block_3.digit1.G.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.G.VDD=VDD)
_    _(adder.block_3.digit1.A=A13)
_    _(adder.block_3.digit1.AB=A13)
_    _(adder.block_3.digit1.B=B13)
_    _(adder.block_3.digit1.BB=adder_N10208)
_    _(adder.block_3.digit1.Ci=adder_block_3_N01593)
_    _(adder.block_3.digit1.CiB=adder_block_3_N01600)
_    _(adder.block_3.digit1.G=adder_block_3_N02104)
_    _(adder.block_3.digit1.GB=adder_block_3_N02108)
_    _(adder.block_3.digit1.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit1.P=adder_block_3_N02096)
_    _(adder.block_3.digit1.PB=adder_block_3_N02100)
_    _(adder.block_3.digit1.S=S13)
_    _(adder.block_3.digit1.SB=SB13)
_    _(adder.block_3.digit1.VDD=VDD)
_    adder.block_3.digit3(GB=adder_block_3_N02170 G=adder_block_3_N02166 PB=adder_block_3_N02162 P=adder_block_3_N02158 VDD=VDD GND
+=0 A=A15 AB=adder_N10280 B=B15 BB=B15 CiB=adder_block_3_N01628 Ci=adder_block_3_N01621 S=S15 SB=SB15 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_3.digit3.S(P=adder_block_3_N02158 PB=adder_block_3_N02162 Ci=adder_block_3_N01621 CiB=adder_block_3_N01628 SB=SB15
+ S=S15 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_3.digit3.S.S_DIFF_NET(VDD=VDD Ci=adder_block_3_N01621 PB=adder_block_3_N02162 P=adder_block_3_N02158 SB=
+adder_block_3_digit3_S_N00090 S=adder_block_3_digit3_S_N00086 CiB=adder_block_3_N01628 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_3_digit3_S_S_DIFF_NET_M2          adder.block_3.digit3.S.S_DIFF_NET.M2(d=adder_block_3_digit3_S_S_DIFF_NET_N00298
+g=adder_block_3_N01621 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_S_DIFF_NET_M5          adder.block_3.digit3.S.S_DIFF_NET.M5(d=adder_block_3_digit3_S_N00086
+g=adder_block_3_N02162 s=adder_block_3_digit3_S_S_DIFF_NET_N00298 s=adder_block_3_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_S_DIFF_NET_M3          adder.block_3.digit3.S.S_DIFF_NET.M3(d=adder_block_3_digit3_S_N00090
+g=adder_block_3_N02162 s=adder_block_3_digit3_S_S_DIFF_NET_N00294 s=adder_block_3_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_S_DIFF_NET_M1          adder.block_3.digit3.S.S_DIFF_NET.M1(d=adder_block_3_digit3_S_S_DIFF_NET_N00294
+g=adder_block_3_N01628 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_S_DIFF_NET_M6          adder.block_3.digit3.S.S_DIFF_NET.M6(d=adder_block_3_digit3_S_N00090
+g=adder_block_3_N02158 s=adder_block_3_digit3_S_S_DIFF_NET_N00298 s=adder_block_3_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_S_DIFF_NET_M4          adder.block_3.digit3.S.S_DIFF_NET.M4(d=adder_block_3_digit3_S_N00086
+g=adder_block_3_N02158 s=adder_block_3_digit3_S_S_DIFF_NET_N00294 s=adder_block_3_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit3.S.S_DIFF_NET.Ci=adder_block_3_N01621)
_    _(adder.block_3.digit3.S.S_DIFF_NET.CiB=adder_block_3_N01628)
_    _(adder.block_3.digit3.S.S_DIFF_NET.P=adder_block_3_N02158)
_    _(adder.block_3.digit3.S.S_DIFF_NET.PB=adder_block_3_N02162)
_    _(adder.block_3.digit3.S.S_DIFF_NET.S=adder_block_3_digit3_S_N00086)
_    _(adder.block_3.digit3.S.S_DIFF_NET.SB=adder_block_3_digit3_S_N00090)
_    _(adder.block_3.digit3.S.S_DIFF_NET.VDD=VDD)
_    adder.block_3.digit3.S.DCML(VDD=VDD CLK=adder_block_3_digit3_S_N00078 OUTL=SB15 GND=0 OUTR=S15 NR=
+adder_block_3_digit3_S_N00086 NL=adder_block_3_digit3_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit3_S_DCML_M4          adder.block_3.digit3.S.DCML.M4(d=SB15 g=S15 s=adder_block_3_digit3_S_DCML_N00757
+s=adder_block_3_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M9          adder.block_3.digit3.S.DCML.M9(d=S15 g=SB15 s=adder_block_3_digit3_S_DCML_N00714
+s=adder_block_3_digit3_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M14          adder.block_3.digit3.S.DCML.M14(d=adder_block_3_digit3_S_DCML_N00753
+g=adder_block_3_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M2          adder.block_3.digit3.S.DCML.M2(d=SB15 g=S15 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M7          adder.block_3.digit3.S.DCML.M7(d=SB15 g=adder_block_3_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M12          adder.block_3.digit3.S.DCML.M12(d=adder_block_3_digit3_S_DCML_N00710
+g=adder_block_3_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M5          adder.block_3.digit3.S.DCML.M5(d=adder_block_3_digit3_S_DCML_N00757
+g=adder_block_3_digit3_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M10          adder.block_3.digit3.S.DCML.M10(d=SB15 g=S15 s=adder_block_3_digit3_S_DCML_N00753
+s=adder_block_3_digit3_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M15          adder.block_3.digit3.S.DCML.M15(d=adder_block_3_digit3_S_DCML_N00745
+g=adder_block_3_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M3          adder.block_3.digit3.S.DCML.M3(d=S15 g=SB15 s=adder_block_3_digit3_S_DCML_N00757
+s=adder_block_3_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M8          adder.block_3.digit3.S.DCML.M8(d=adder_block_3_digit3_S_N00090 g=S15
+s=adder_block_3_digit3_S_DCML_N00710 s=adder_block_3_digit3_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M13          adder.block_3.digit3.S.DCML.M13(d=adder_block_3_digit3_S_DCML_N00714
+g=adder_block_3_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M1          adder.block_3.digit3.S.DCML.M1(d=S15 g=SB15 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M6          adder.block_3.digit3.S.DCML.M6(d=S15 g=adder_block_3_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_S_DCML_M11          adder.block_3.digit3.S.DCML.M11(d=adder_block_3_digit3_S_N00086 g=SB15
+s=adder_block_3_digit3_S_DCML_N00745 s=adder_block_3_digit3_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit3.S.DCML.CLK=adder_block_3_digit3_S_N00078)
_    _(adder.block_3.digit3.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.S.DCML.NL=adder_block_3_digit3_S_N00090)
_    _(adder.block_3.digit3.S.DCML.NR=adder_block_3_digit3_S_N00086)
_    _(adder.block_3.digit3.S.DCML.OUTL=SB15)
_    _(adder.block_3.digit3.S.DCML.OUTR=S15)
_    _(adder.block_3.digit3.S.DCML.VDD=VDD)
V_adder_block_3_digit3_S_LEVEL_4_CLOCK          adder.block_3.digit3.S.LEVEL_4_CLOCK(+=adder_block_3_digit3_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit3.S.Ci=adder_block_3_N01621)
_    _(adder.block_3.digit3.S.CiB=adder_block_3_N01628)
_    _(adder.block_3.digit3.S.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.S.P=adder_block_3_N02158)
_    _(adder.block_3.digit3.S.PB=adder_block_3_N02162)
_    _(adder.block_3.digit3.S.S=S15)
_    _(adder.block_3.digit3.S.SB=SB15)
_    _(adder.block_3.digit3.S.VDD=VDD)
_    adder.block_3.digit3.P(A=A15 AB=adder_N10280 B=B15 BB=B15 PB=adder_block_3_N02162 P=adder_block_3_N02158 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_3.digit3.P.P_DIFF_NET(VDD=VDD A=A15 BB=B15 B=B15 PB=adder_block_3_digit3_P_N00404 P=adder_block_3_digit3_P_N00400 
+AB=adder_N10280 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_3_digit3_P_P_DIFF_NET_M4          adder.block_3.digit3.P.P_DIFF_NET.M4(d=adder_block_3_digit3_P_N00400 g=B15
+s=adder_block_3_digit3_P_P_DIFF_NET_N00761 s=adder_block_3_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_P_DIFF_NET_M6          adder.block_3.digit3.P.P_DIFF_NET.M6(d=adder_block_3_digit3_P_N00404 g=B15
+s=adder_block_3_digit3_P_P_DIFF_NET_N00765 s=adder_block_3_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_P_DIFF_NET_M1          adder.block_3.digit3.P.P_DIFF_NET.M1(d=adder_block_3_digit3_P_P_DIFF_NET_N00761
+g=adder_N10280 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_P_DIFF_NET_M3          adder.block_3.digit3.P.P_DIFF_NET.M3(d=adder_block_3_digit3_P_N00404 g=B15
+s=adder_block_3_digit3_P_P_DIFF_NET_N00761 s=adder_block_3_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_P_DIFF_NET_M5          adder.block_3.digit3.P.P_DIFF_NET.M5(d=adder_block_3_digit3_P_N00400 g=B15
+s=adder_block_3_digit3_P_P_DIFF_NET_N00765 s=adder_block_3_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_P_DIFF_NET_M2          adder.block_3.digit3.P.P_DIFF_NET.M2(d=adder_block_3_digit3_P_P_DIFF_NET_N00765
+g=A15 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit3.P.P_DIFF_NET.A=A15)
_    _(adder.block_3.digit3.P.P_DIFF_NET.AB=adder_N10280)
_    _(adder.block_3.digit3.P.P_DIFF_NET.B=B15)
_    _(adder.block_3.digit3.P.P_DIFF_NET.BB=B15)
_    _(adder.block_3.digit3.P.P_DIFF_NET.P=adder_block_3_digit3_P_N00400)
_    _(adder.block_3.digit3.P.P_DIFF_NET.PB=adder_block_3_digit3_P_N00404)
_    _(adder.block_3.digit3.P.P_DIFF_NET.VDD=VDD)
_    adder.block_3.digit3.P.DCML(VDD=VDD CLK=adder_block_3_digit3_P_N00392 OUTL=adder_block_3_N02162 GND=0 OUTR=
+adder_block_3_N02158 NR=adder_block_3_digit3_P_N00400 NL=adder_block_3_digit3_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit3_P_DCML_M4          adder.block_3.digit3.P.DCML.M4(d=adder_block_3_N02162 g=adder_block_3_N02158
+s=adder_block_3_digit3_P_DCML_N00757 s=adder_block_3_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M9          adder.block_3.digit3.P.DCML.M9(d=adder_block_3_N02158 g=adder_block_3_N02162
+s=adder_block_3_digit3_P_DCML_N00714 s=adder_block_3_digit3_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M14          adder.block_3.digit3.P.DCML.M14(d=adder_block_3_digit3_P_DCML_N00753
+g=adder_block_3_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M2          adder.block_3.digit3.P.DCML.M2(d=adder_block_3_N02162 g=adder_block_3_N02158 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M7          adder.block_3.digit3.P.DCML.M7(d=adder_block_3_N02162 g=adder_block_3_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M12          adder.block_3.digit3.P.DCML.M12(d=adder_block_3_digit3_P_DCML_N00710
+g=adder_block_3_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M5          adder.block_3.digit3.P.DCML.M5(d=adder_block_3_digit3_P_DCML_N00757
+g=adder_block_3_digit3_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M10          adder.block_3.digit3.P.DCML.M10(d=adder_block_3_N02162 g=adder_block_3_N02158
+s=adder_block_3_digit3_P_DCML_N00753 s=adder_block_3_digit3_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M15          adder.block_3.digit3.P.DCML.M15(d=adder_block_3_digit3_P_DCML_N00745
+g=adder_block_3_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M3          adder.block_3.digit3.P.DCML.M3(d=adder_block_3_N02158 g=adder_block_3_N02162
+s=adder_block_3_digit3_P_DCML_N00757 s=adder_block_3_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M8          adder.block_3.digit3.P.DCML.M8(d=adder_block_3_digit3_P_N00404 g=adder_block_3_N02158
+s=adder_block_3_digit3_P_DCML_N00710 s=adder_block_3_digit3_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M13          adder.block_3.digit3.P.DCML.M13(d=adder_block_3_digit3_P_DCML_N00714
+g=adder_block_3_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M1          adder.block_3.digit3.P.DCML.M1(d=adder_block_3_N02158 g=adder_block_3_N02162 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M6          adder.block_3.digit3.P.DCML.M6(d=adder_block_3_N02158 g=adder_block_3_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_P_DCML_M11          adder.block_3.digit3.P.DCML.M11(d=adder_block_3_digit3_P_N00400 g=adder_block_3_N02162
+s=adder_block_3_digit3_P_DCML_N00745 s=adder_block_3_digit3_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit3.P.DCML.CLK=adder_block_3_digit3_P_N00392)
_    _(adder.block_3.digit3.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.P.DCML.NL=adder_block_3_digit3_P_N00404)
_    _(adder.block_3.digit3.P.DCML.NR=adder_block_3_digit3_P_N00400)
_    _(adder.block_3.digit3.P.DCML.OUTL=adder_block_3_N02162)
_    _(adder.block_3.digit3.P.DCML.OUTR=adder_block_3_N02158)
_    _(adder.block_3.digit3.P.DCML.VDD=VDD)
V_adder_block_3_digit3_P_LEVEL_1_CLOCK          adder.block_3.digit3.P.LEVEL_1_CLOCK(+=adder_block_3_digit3_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit3.P.A=A15)
_    _(adder.block_3.digit3.P.AB=adder_N10280)
_    _(adder.block_3.digit3.P.B=B15)
_    _(adder.block_3.digit3.P.BB=B15)
_    _(adder.block_3.digit3.P.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.P.P=adder_block_3_N02158)
_    _(adder.block_3.digit3.P.PB=adder_block_3_N02162)
_    _(adder.block_3.digit3.P.VDD=VDD)
_    adder.block_3.digit3.G(G=adder_block_3_N02166 GB=adder_block_3_N02170 GND=0 VDD=VDD A=A15 AB=adder_N10280 B=B15 BB=B15 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_3.digit3.G.DCML(VDD=VDD CLK=adder_block_3_digit3_G_N00394 OUTL=adder_block_3_N02170 GND=0 OUTR=
+adder_block_3_N02166 NR=adder_block_3_digit3_G_N00410 NL=adder_block_3_digit3_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit3_G_DCML_M4          adder.block_3.digit3.G.DCML.M4(d=adder_block_3_N02170 g=adder_block_3_N02166
+s=adder_block_3_digit3_G_DCML_N00757 s=adder_block_3_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M9          adder.block_3.digit3.G.DCML.M9(d=adder_block_3_N02166 g=adder_block_3_N02170
+s=adder_block_3_digit3_G_DCML_N00714 s=adder_block_3_digit3_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M14          adder.block_3.digit3.G.DCML.M14(d=adder_block_3_digit3_G_DCML_N00753
+g=adder_block_3_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M2          adder.block_3.digit3.G.DCML.M2(d=adder_block_3_N02170 g=adder_block_3_N02166 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M7          adder.block_3.digit3.G.DCML.M7(d=adder_block_3_N02170 g=adder_block_3_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M12          adder.block_3.digit3.G.DCML.M12(d=adder_block_3_digit3_G_DCML_N00710
+g=adder_block_3_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M5          adder.block_3.digit3.G.DCML.M5(d=adder_block_3_digit3_G_DCML_N00757
+g=adder_block_3_digit3_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M10          adder.block_3.digit3.G.DCML.M10(d=adder_block_3_N02170 g=adder_block_3_N02166
+s=adder_block_3_digit3_G_DCML_N00753 s=adder_block_3_digit3_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M15          adder.block_3.digit3.G.DCML.M15(d=adder_block_3_digit3_G_DCML_N00745
+g=adder_block_3_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M3          adder.block_3.digit3.G.DCML.M3(d=adder_block_3_N02166 g=adder_block_3_N02170
+s=adder_block_3_digit3_G_DCML_N00757 s=adder_block_3_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M8          adder.block_3.digit3.G.DCML.M8(d=adder_block_3_digit3_G_N00406 g=adder_block_3_N02166
+s=adder_block_3_digit3_G_DCML_N00710 s=adder_block_3_digit3_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M13          adder.block_3.digit3.G.DCML.M13(d=adder_block_3_digit3_G_DCML_N00714
+g=adder_block_3_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M1          adder.block_3.digit3.G.DCML.M1(d=adder_block_3_N02166 g=adder_block_3_N02170 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M6          adder.block_3.digit3.G.DCML.M6(d=adder_block_3_N02166 g=adder_block_3_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_DCML_M11          adder.block_3.digit3.G.DCML.M11(d=adder_block_3_digit3_G_N00410 g=adder_block_3_N02170
+s=adder_block_3_digit3_G_DCML_N00745 s=adder_block_3_digit3_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit3.G.DCML.CLK=adder_block_3_digit3_G_N00394)
_    _(adder.block_3.digit3.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.G.DCML.NL=adder_block_3_digit3_G_N00406)
_    _(adder.block_3.digit3.G.DCML.NR=adder_block_3_digit3_G_N00410)
_    _(adder.block_3.digit3.G.DCML.OUTL=adder_block_3_N02170)
_    _(adder.block_3.digit3.G.DCML.OUTR=adder_block_3_N02166)
_    _(adder.block_3.digit3.G.DCML.VDD=VDD)
_    adder.block_3.digit3.G.G_DIFF_NET(VDD=VDD A=A15 BB=B15 B=B15 GB=adder_block_3_digit3_G_N00406 AB=adder_N10280 G=
+adder_block_3_digit3_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_3_digit3_G_G_DIFF_NET_M2          adder.block_3.digit3.G.G_DIFF_NET.M2(d=adder_block_3_digit3_G_G_DIFF_NET_N01214
+g=A15 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_G_DIFF_NET_M4          adder.block_3.digit3.G.G_DIFF_NET.M4(d=adder_block_3_digit3_G_N00406 g=B15
+s=adder_block_3_digit3_G_G_DIFF_NET_N01210 s=adder_block_3_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_G_DIFF_NET_M6          adder.block_3.digit3.G.G_DIFF_NET.M6(d=adder_block_3_digit3_G_N00406 g=B15
+s=adder_block_3_digit3_G_G_DIFF_NET_N01214 s=adder_block_3_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_G_DIFF_NET_M1          adder.block_3.digit3.G.G_DIFF_NET.M1(d=adder_block_3_digit3_G_G_DIFF_NET_N01210
+g=adder_N10280 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_G_DIFF_NET_M3          adder.block_3.digit3.G.G_DIFF_NET.M3(d=adder_block_3_digit3_G_N00410 g=B15
+s=adder_block_3_digit3_G_G_DIFF_NET_N01210 s=adder_block_3_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit3_G_G_DIFF_NET_M5          adder.block_3.digit3.G.G_DIFF_NET.M5(d=adder_block_3_digit3_G_N00406 g=B15
+s=adder_block_3_digit3_G_G_DIFF_NET_N01214 s=adder_block_3_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit3.G.G_DIFF_NET.A=A15)
_    _(adder.block_3.digit3.G.G_DIFF_NET.AB=adder_N10280)
_    _(adder.block_3.digit3.G.G_DIFF_NET.B=B15)
_    _(adder.block_3.digit3.G.G_DIFF_NET.BB=B15)
_    _(adder.block_3.digit3.G.G_DIFF_NET.G=adder_block_3_digit3_G_N00410)
_    _(adder.block_3.digit3.G.G_DIFF_NET.GB=adder_block_3_digit3_G_N00406)
_    _(adder.block_3.digit3.G.G_DIFF_NET.VDD=VDD)
V_adder_block_3_digit3_G_LEVEL_1_CLOCK          adder.block_3.digit3.G.LEVEL_1_CLOCK(+=adder_block_3_digit3_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit3.G.A=A15)
_    _(adder.block_3.digit3.G.AB=adder_N10280)
_    _(adder.block_3.digit3.G.B=B15)
_    _(adder.block_3.digit3.G.BB=B15)
_    _(adder.block_3.digit3.G.G=adder_block_3_N02166)
_    _(adder.block_3.digit3.G.GB=adder_block_3_N02170)
_    _(adder.block_3.digit3.G.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.G.VDD=VDD)
_    _(adder.block_3.digit3.A=A15)
_    _(adder.block_3.digit3.AB=adder_N10280)
_    _(adder.block_3.digit3.B=B15)
_    _(adder.block_3.digit3.BB=B15)
_    _(adder.block_3.digit3.Ci=adder_block_3_N01621)
_    _(adder.block_3.digit3.CiB=adder_block_3_N01628)
_    _(adder.block_3.digit3.G=adder_block_3_N02166)
_    _(adder.block_3.digit3.GB=adder_block_3_N02170)
_    _(adder.block_3.digit3.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit3.P=adder_block_3_N02158)
_    _(adder.block_3.digit3.PB=adder_block_3_N02162)
_    _(adder.block_3.digit3.S=S15)
_    _(adder.block_3.digit3.SB=SB15)
_    _(adder.block_3.digit3.VDD=VDD)
_    adder.block_3.digit0(GB=adder_block_3_N02092 G=adder_block_3_N02088 PB=adder_block_3_N02084 P=adder_block_3_N02080 VDD=VDD GND
+=0 A=A12 AB=adder_N10308 B=B12 BB=adder_N10220 CiB=adder_N63386 Ci=adder_N63382 S=S12 SB=SB12 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_3.digit0.S(P=adder_block_3_N02080 PB=adder_block_3_N02084 Ci=adder_N63382 CiB=adder_N63386 SB=SB12 S=S12 GND=0 VDD
+=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_3.digit0.S.S_DIFF_NET(VDD=VDD Ci=adder_N63382 PB=adder_block_3_N02084 P=adder_block_3_N02080 SB=
+adder_block_3_digit0_S_N00090 S=adder_block_3_digit0_S_N00086 CiB=adder_N63386 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_3_digit0_S_S_DIFF_NET_M2          adder.block_3.digit0.S.S_DIFF_NET.M2(d=adder_block_3_digit0_S_S_DIFF_NET_N00298
+g=adder_N63382 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_S_DIFF_NET_M5          adder.block_3.digit0.S.S_DIFF_NET.M5(d=adder_block_3_digit0_S_N00086
+g=adder_block_3_N02084 s=adder_block_3_digit0_S_S_DIFF_NET_N00298 s=adder_block_3_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_S_DIFF_NET_M3          adder.block_3.digit0.S.S_DIFF_NET.M3(d=adder_block_3_digit0_S_N00090
+g=adder_block_3_N02084 s=adder_block_3_digit0_S_S_DIFF_NET_N00294 s=adder_block_3_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_S_DIFF_NET_M1          adder.block_3.digit0.S.S_DIFF_NET.M1(d=adder_block_3_digit0_S_S_DIFF_NET_N00294
+g=adder_N63386 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_S_DIFF_NET_M6          adder.block_3.digit0.S.S_DIFF_NET.M6(d=adder_block_3_digit0_S_N00090
+g=adder_block_3_N02080 s=adder_block_3_digit0_S_S_DIFF_NET_N00298 s=adder_block_3_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_S_DIFF_NET_M4          adder.block_3.digit0.S.S_DIFF_NET.M4(d=adder_block_3_digit0_S_N00086
+g=adder_block_3_N02080 s=adder_block_3_digit0_S_S_DIFF_NET_N00294 s=adder_block_3_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit0.S.S_DIFF_NET.Ci=adder_N63382)
_    _(adder.block_3.digit0.S.S_DIFF_NET.CiB=adder_N63386)
_    _(adder.block_3.digit0.S.S_DIFF_NET.P=adder_block_3_N02080)
_    _(adder.block_3.digit0.S.S_DIFF_NET.PB=adder_block_3_N02084)
_    _(adder.block_3.digit0.S.S_DIFF_NET.S=adder_block_3_digit0_S_N00086)
_    _(adder.block_3.digit0.S.S_DIFF_NET.SB=adder_block_3_digit0_S_N00090)
_    _(adder.block_3.digit0.S.S_DIFF_NET.VDD=VDD)
_    adder.block_3.digit0.S.DCML(VDD=VDD CLK=adder_block_3_digit0_S_N00078 OUTL=SB12 GND=0 OUTR=S12 NR=
+adder_block_3_digit0_S_N00086 NL=adder_block_3_digit0_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit0_S_DCML_M4          adder.block_3.digit0.S.DCML.M4(d=SB12 g=S12 s=adder_block_3_digit0_S_DCML_N00757
+s=adder_block_3_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M9          adder.block_3.digit0.S.DCML.M9(d=S12 g=SB12 s=adder_block_3_digit0_S_DCML_N00714
+s=adder_block_3_digit0_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M14          adder.block_3.digit0.S.DCML.M14(d=adder_block_3_digit0_S_DCML_N00753
+g=adder_block_3_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M2          adder.block_3.digit0.S.DCML.M2(d=SB12 g=S12 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M7          adder.block_3.digit0.S.DCML.M7(d=SB12 g=adder_block_3_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M12          adder.block_3.digit0.S.DCML.M12(d=adder_block_3_digit0_S_DCML_N00710
+g=adder_block_3_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M5          adder.block_3.digit0.S.DCML.M5(d=adder_block_3_digit0_S_DCML_N00757
+g=adder_block_3_digit0_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M10          adder.block_3.digit0.S.DCML.M10(d=SB12 g=S12 s=adder_block_3_digit0_S_DCML_N00753
+s=adder_block_3_digit0_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M15          adder.block_3.digit0.S.DCML.M15(d=adder_block_3_digit0_S_DCML_N00745
+g=adder_block_3_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M3          adder.block_3.digit0.S.DCML.M3(d=S12 g=SB12 s=adder_block_3_digit0_S_DCML_N00757
+s=adder_block_3_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M8          adder.block_3.digit0.S.DCML.M8(d=adder_block_3_digit0_S_N00090 g=S12
+s=adder_block_3_digit0_S_DCML_N00710 s=adder_block_3_digit0_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M13          adder.block_3.digit0.S.DCML.M13(d=adder_block_3_digit0_S_DCML_N00714
+g=adder_block_3_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M1          adder.block_3.digit0.S.DCML.M1(d=S12 g=SB12 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M6          adder.block_3.digit0.S.DCML.M6(d=S12 g=adder_block_3_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_S_DCML_M11          adder.block_3.digit0.S.DCML.M11(d=adder_block_3_digit0_S_N00086 g=SB12
+s=adder_block_3_digit0_S_DCML_N00745 s=adder_block_3_digit0_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit0.S.DCML.CLK=adder_block_3_digit0_S_N00078)
_    _(adder.block_3.digit0.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.S.DCML.NL=adder_block_3_digit0_S_N00090)
_    _(adder.block_3.digit0.S.DCML.NR=adder_block_3_digit0_S_N00086)
_    _(adder.block_3.digit0.S.DCML.OUTL=SB12)
_    _(adder.block_3.digit0.S.DCML.OUTR=S12)
_    _(adder.block_3.digit0.S.DCML.VDD=VDD)
V_adder_block_3_digit0_S_LEVEL_4_CLOCK          adder.block_3.digit0.S.LEVEL_4_CLOCK(+=adder_block_3_digit0_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit0.S.Ci=adder_N63382)
_    _(adder.block_3.digit0.S.CiB=adder_N63386)
_    _(adder.block_3.digit0.S.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.S.P=adder_block_3_N02080)
_    _(adder.block_3.digit0.S.PB=adder_block_3_N02084)
_    _(adder.block_3.digit0.S.S=S12)
_    _(adder.block_3.digit0.S.SB=SB12)
_    _(adder.block_3.digit0.S.VDD=VDD)
_    adder.block_3.digit0.P(A=A12 AB=adder_N10308 B=B12 BB=adder_N10220 PB=adder_block_3_N02084 P=adder_block_3_N02080 GND=0 VDD=
+VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_3.digit0.P.P_DIFF_NET(VDD=VDD A=A12 BB=adder_N10220 B=B12 PB=adder_block_3_digit0_P_N00404 P=
+adder_block_3_digit0_P_N00400 AB=adder_N10308 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_3_digit0_P_P_DIFF_NET_M4          adder.block_3.digit0.P.P_DIFF_NET.M4(d=adder_block_3_digit0_P_N00400 g=B12
+s=adder_block_3_digit0_P_P_DIFF_NET_N00761 s=adder_block_3_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_P_DIFF_NET_M6          adder.block_3.digit0.P.P_DIFF_NET.M6(d=adder_block_3_digit0_P_N00404 g=B12
+s=adder_block_3_digit0_P_P_DIFF_NET_N00765 s=adder_block_3_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_P_DIFF_NET_M1          adder.block_3.digit0.P.P_DIFF_NET.M1(d=adder_block_3_digit0_P_P_DIFF_NET_N00761
+g=adder_N10308 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_P_DIFF_NET_M3          adder.block_3.digit0.P.P_DIFF_NET.M3(d=adder_block_3_digit0_P_N00404
+g=adder_N10220 s=adder_block_3_digit0_P_P_DIFF_NET_N00761 s=adder_block_3_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_P_DIFF_NET_M5          adder.block_3.digit0.P.P_DIFF_NET.M5(d=adder_block_3_digit0_P_N00400
+g=adder_N10220 s=adder_block_3_digit0_P_P_DIFF_NET_N00765 s=adder_block_3_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_P_DIFF_NET_M2          adder.block_3.digit0.P.P_DIFF_NET.M2(d=adder_block_3_digit0_P_P_DIFF_NET_N00765
+g=A12 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit0.P.P_DIFF_NET.A=A12)
_    _(adder.block_3.digit0.P.P_DIFF_NET.AB=adder_N10308)
_    _(adder.block_3.digit0.P.P_DIFF_NET.B=B12)
_    _(adder.block_3.digit0.P.P_DIFF_NET.BB=adder_N10220)
_    _(adder.block_3.digit0.P.P_DIFF_NET.P=adder_block_3_digit0_P_N00400)
_    _(adder.block_3.digit0.P.P_DIFF_NET.PB=adder_block_3_digit0_P_N00404)
_    _(adder.block_3.digit0.P.P_DIFF_NET.VDD=VDD)
_    adder.block_3.digit0.P.DCML(VDD=VDD CLK=adder_block_3_digit0_P_N00392 OUTL=adder_block_3_N02084 GND=0 OUTR=
+adder_block_3_N02080 NR=adder_block_3_digit0_P_N00400 NL=adder_block_3_digit0_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit0_P_DCML_M4          adder.block_3.digit0.P.DCML.M4(d=adder_block_3_N02084 g=adder_block_3_N02080
+s=adder_block_3_digit0_P_DCML_N00757 s=adder_block_3_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M9          adder.block_3.digit0.P.DCML.M9(d=adder_block_3_N02080 g=adder_block_3_N02084
+s=adder_block_3_digit0_P_DCML_N00714 s=adder_block_3_digit0_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M14          adder.block_3.digit0.P.DCML.M14(d=adder_block_3_digit0_P_DCML_N00753
+g=adder_block_3_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M2          adder.block_3.digit0.P.DCML.M2(d=adder_block_3_N02084 g=adder_block_3_N02080 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M7          adder.block_3.digit0.P.DCML.M7(d=adder_block_3_N02084 g=adder_block_3_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M12          adder.block_3.digit0.P.DCML.M12(d=adder_block_3_digit0_P_DCML_N00710
+g=adder_block_3_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M5          adder.block_3.digit0.P.DCML.M5(d=adder_block_3_digit0_P_DCML_N00757
+g=adder_block_3_digit0_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M10          adder.block_3.digit0.P.DCML.M10(d=adder_block_3_N02084 g=adder_block_3_N02080
+s=adder_block_3_digit0_P_DCML_N00753 s=adder_block_3_digit0_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M15          adder.block_3.digit0.P.DCML.M15(d=adder_block_3_digit0_P_DCML_N00745
+g=adder_block_3_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M3          adder.block_3.digit0.P.DCML.M3(d=adder_block_3_N02080 g=adder_block_3_N02084
+s=adder_block_3_digit0_P_DCML_N00757 s=adder_block_3_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M8          adder.block_3.digit0.P.DCML.M8(d=adder_block_3_digit0_P_N00404 g=adder_block_3_N02080
+s=adder_block_3_digit0_P_DCML_N00710 s=adder_block_3_digit0_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M13          adder.block_3.digit0.P.DCML.M13(d=adder_block_3_digit0_P_DCML_N00714
+g=adder_block_3_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M1          adder.block_3.digit0.P.DCML.M1(d=adder_block_3_N02080 g=adder_block_3_N02084 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M6          adder.block_3.digit0.P.DCML.M6(d=adder_block_3_N02080 g=adder_block_3_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_P_DCML_M11          adder.block_3.digit0.P.DCML.M11(d=adder_block_3_digit0_P_N00400 g=adder_block_3_N02084
+s=adder_block_3_digit0_P_DCML_N00745 s=adder_block_3_digit0_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit0.P.DCML.CLK=adder_block_3_digit0_P_N00392)
_    _(adder.block_3.digit0.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.P.DCML.NL=adder_block_3_digit0_P_N00404)
_    _(adder.block_3.digit0.P.DCML.NR=adder_block_3_digit0_P_N00400)
_    _(adder.block_3.digit0.P.DCML.OUTL=adder_block_3_N02084)
_    _(adder.block_3.digit0.P.DCML.OUTR=adder_block_3_N02080)
_    _(adder.block_3.digit0.P.DCML.VDD=VDD)
V_adder_block_3_digit0_P_LEVEL_1_CLOCK          adder.block_3.digit0.P.LEVEL_1_CLOCK(+=adder_block_3_digit0_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit0.P.A=A12)
_    _(adder.block_3.digit0.P.AB=adder_N10308)
_    _(adder.block_3.digit0.P.B=B12)
_    _(adder.block_3.digit0.P.BB=adder_N10220)
_    _(adder.block_3.digit0.P.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.P.P=adder_block_3_N02080)
_    _(adder.block_3.digit0.P.PB=adder_block_3_N02084)
_    _(adder.block_3.digit0.P.VDD=VDD)
_    adder.block_3.digit0.G(G=adder_block_3_N02088 GB=adder_block_3_N02092 GND=0 VDD=VDD A=A12 AB=adder_N10308 B=B12 BB=
+adder_N10220 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_3.digit0.G.DCML(VDD=VDD CLK=adder_block_3_digit0_G_N00394 OUTL=adder_block_3_N02092 GND=0 OUTR=
+adder_block_3_N02088 NR=adder_block_3_digit0_G_N00410 NL=adder_block_3_digit0_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_3_digit0_G_DCML_M4          adder.block_3.digit0.G.DCML.M4(d=adder_block_3_N02092 g=adder_block_3_N02088
+s=adder_block_3_digit0_G_DCML_N00757 s=adder_block_3_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M9          adder.block_3.digit0.G.DCML.M9(d=adder_block_3_N02088 g=adder_block_3_N02092
+s=adder_block_3_digit0_G_DCML_N00714 s=adder_block_3_digit0_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M14          adder.block_3.digit0.G.DCML.M14(d=adder_block_3_digit0_G_DCML_N00753
+g=adder_block_3_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M2          adder.block_3.digit0.G.DCML.M2(d=adder_block_3_N02092 g=adder_block_3_N02088 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M7          adder.block_3.digit0.G.DCML.M7(d=adder_block_3_N02092 g=adder_block_3_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M12          adder.block_3.digit0.G.DCML.M12(d=adder_block_3_digit0_G_DCML_N00710
+g=adder_block_3_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M5          adder.block_3.digit0.G.DCML.M5(d=adder_block_3_digit0_G_DCML_N00757
+g=adder_block_3_digit0_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M10          adder.block_3.digit0.G.DCML.M10(d=adder_block_3_N02092 g=adder_block_3_N02088
+s=adder_block_3_digit0_G_DCML_N00753 s=adder_block_3_digit0_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M15          adder.block_3.digit0.G.DCML.M15(d=adder_block_3_digit0_G_DCML_N00745
+g=adder_block_3_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M3          adder.block_3.digit0.G.DCML.M3(d=adder_block_3_N02088 g=adder_block_3_N02092
+s=adder_block_3_digit0_G_DCML_N00757 s=adder_block_3_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M8          adder.block_3.digit0.G.DCML.M8(d=adder_block_3_digit0_G_N00406 g=adder_block_3_N02088
+s=adder_block_3_digit0_G_DCML_N00710 s=adder_block_3_digit0_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M13          adder.block_3.digit0.G.DCML.M13(d=adder_block_3_digit0_G_DCML_N00714
+g=adder_block_3_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M1          adder.block_3.digit0.G.DCML.M1(d=adder_block_3_N02088 g=adder_block_3_N02092 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M6          adder.block_3.digit0.G.DCML.M6(d=adder_block_3_N02088 g=adder_block_3_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_DCML_M11          adder.block_3.digit0.G.DCML.M11(d=adder_block_3_digit0_G_N00410 g=adder_block_3_N02092
+s=adder_block_3_digit0_G_DCML_N00745 s=adder_block_3_digit0_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit0.G.DCML.CLK=adder_block_3_digit0_G_N00394)
_    _(adder.block_3.digit0.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.G.DCML.NL=adder_block_3_digit0_G_N00406)
_    _(adder.block_3.digit0.G.DCML.NR=adder_block_3_digit0_G_N00410)
_    _(adder.block_3.digit0.G.DCML.OUTL=adder_block_3_N02092)
_    _(adder.block_3.digit0.G.DCML.OUTR=adder_block_3_N02088)
_    _(adder.block_3.digit0.G.DCML.VDD=VDD)
_    adder.block_3.digit0.G.G_DIFF_NET(VDD=VDD A=A12 BB=adder_N10220 B=B12 GB=adder_block_3_digit0_G_N00406 AB=adder_N10308 G=
+adder_block_3_digit0_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_3_digit0_G_G_DIFF_NET_M2          adder.block_3.digit0.G.G_DIFF_NET.M2(d=adder_block_3_digit0_G_G_DIFF_NET_N01214
+g=A12 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_G_DIFF_NET_M4          adder.block_3.digit0.G.G_DIFF_NET.M4(d=adder_block_3_digit0_G_N00406 g=B12
+s=adder_block_3_digit0_G_G_DIFF_NET_N01210 s=adder_block_3_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_G_DIFF_NET_M6          adder.block_3.digit0.G.G_DIFF_NET.M6(d=adder_block_3_digit0_G_N00406 g=B12
+s=adder_block_3_digit0_G_G_DIFF_NET_N01214 s=adder_block_3_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_G_DIFF_NET_M1          adder.block_3.digit0.G.G_DIFF_NET.M1(d=adder_block_3_digit0_G_G_DIFF_NET_N01210
+g=adder_N10308 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_G_DIFF_NET_M3          adder.block_3.digit0.G.G_DIFF_NET.M3(d=adder_block_3_digit0_G_N00410
+g=adder_N10220 s=adder_block_3_digit0_G_G_DIFF_NET_N01210 s=adder_block_3_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_3_digit0_G_G_DIFF_NET_M5          adder.block_3.digit0.G.G_DIFF_NET.M5(d=adder_block_3_digit0_G_N00406
+g=adder_N10220 s=adder_block_3_digit0_G_G_DIFF_NET_N01214 s=adder_block_3_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_3.digit0.G.G_DIFF_NET.A=A12)
_    _(adder.block_3.digit0.G.G_DIFF_NET.AB=adder_N10308)
_    _(adder.block_3.digit0.G.G_DIFF_NET.B=B12)
_    _(adder.block_3.digit0.G.G_DIFF_NET.BB=adder_N10220)
_    _(adder.block_3.digit0.G.G_DIFF_NET.G=adder_block_3_digit0_G_N00410)
_    _(adder.block_3.digit0.G.G_DIFF_NET.GB=adder_block_3_digit0_G_N00406)
_    _(adder.block_3.digit0.G.G_DIFF_NET.VDD=VDD)
V_adder_block_3_digit0_G_LEVEL_1_CLOCK          adder.block_3.digit0.G.LEVEL_1_CLOCK(+=adder_block_3_digit0_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block6@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_3.digit0.G.A=A12)
_    _(adder.block_3.digit0.G.AB=adder_N10308)
_    _(adder.block_3.digit0.G.B=B12)
_    _(adder.block_3.digit0.G.BB=adder_N10220)
_    _(adder.block_3.digit0.G.G=adder_block_3_N02088)
_    _(adder.block_3.digit0.G.GB=adder_block_3_N02092)
_    _(adder.block_3.digit0.G.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.G.VDD=VDD)
_    _(adder.block_3.digit0.A=A12)
_    _(adder.block_3.digit0.AB=adder_N10308)
_    _(adder.block_3.digit0.B=B12)
_    _(adder.block_3.digit0.BB=adder_N10220)
_    _(adder.block_3.digit0.Ci=adder_N63382)
_    _(adder.block_3.digit0.CiB=adder_N63386)
_    _(adder.block_3.digit0.G=adder_block_3_N02088)
_    _(adder.block_3.digit0.GB=adder_block_3_N02092)
_    _(adder.block_3.digit0.GND=0)
_    _(GND=0)
_    _(adder.block_3.digit0.P=adder_block_3_N02080)
_    _(adder.block_3.digit0.PB=adder_block_3_N02084)
_    _(adder.block_3.digit0.S=S12)
_    _(adder.block_3.digit0.SB=SB12)
_    _(adder.block_3.digit0.VDD=VDD)
_    _(adder.block_3.A0=A12)
_    _(adder.block_3.A0B=adder_N10308)
_    _(adder.block_3.A1=A13)
_    _(adder.block_3.A1B=A13)
_    _(adder.block_3.A2=A14)
_    _(adder.block_3.A2B=A14)
_    _(adder.block_3.A3=A15)
_    _(adder.block_3.A3B=adder_N10280)
_    _(adder.block_3.B0=B12)
_    _(adder.block_3.B0B=adder_N10220)
_    _(adder.block_3.B1=B13)
_    _(adder.block_3.B1B=adder_N10208)
_    _(adder.block_3.B2=B14)
_    _(adder.block_3.B2B=adder_N10196)
_    _(adder.block_3.B3=B15)
_    _(adder.block_3.B3B=B15)
_    _(adder.block_3.Ci=adder_N63382)
_    _(adder.block_3.CiB=adder_N63386)
_    _(adder.block_3.Co=adder_N10512)
_    _(adder.block_3.CoB=adder_N10516)
_    _(adder.block_3.GG=adder_N61653)
_    _(adder.block_3.GGB=adder_N61657)
_    _(adder.block_3.GND=0)
_    _(GND=0)
_    _(adder.block_3.PG=adder_N61645)
_    _(adder.block_3.PGB=adder_N61649)
_    _(adder.block_3.S0=S12)
_    _(adder.block_3.S0B=SB12)
_    _(adder.block_3.S1=S13)
_    _(adder.block_3.S1B=SB13)
_    _(adder.block_3.S2=S14)
_    _(adder.block_3.S2B=SB14)
_    _(adder.block_3.S3=S15)
_    _(adder.block_3.S3B=SB15)
_    _(adder.block_3.VDD=VDD)
_    adder.not_A2(OUT=A2 VDD=VDD GND=0 IN=A2 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A2@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A2_M1          adder.not_A2.M1(d=A2 g=A2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A2@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A2_M2          adder.not_A2.M2(d=A2 g=A2 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A2@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A2.GND=0)
_    _(GND=0)
_    _(adder.not_A2.IN=A2)
_    _(adder.not_A2.OUT=A2)
_    _(adder.not_A2.VDD=VDD)
_    adder.not_B13(OUT=adder_N10208 VDD=VDD GND=0 IN=B13 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B13@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B13_M1          adder.not_B13.M1(d=adder_N10208 g=B13 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B13@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B13_M2          adder.not_B13.M2(d=adder_N10208 g=B13 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B13@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B13.GND=0)
_    _(GND=0)
_    _(adder.not_B13.IN=B13)
_    _(adder.not_B13.OUT=adder_N10208)
_    _(adder.not_B13.VDD=VDD)
_    adder.not_B4(OUT=adder_N05349 VDD=VDD GND=0 IN=B4 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B4@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B4_M1          adder.not_B4.M1(d=adder_N05349 g=B4 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B4@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B4_M2          adder.not_B4.M2(d=adder_N05349 g=B4 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B4@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B4.GND=0)
_    _(GND=0)
_    _(adder.not_B4.IN=B4)
_    _(adder.not_B4.OUT=adder_N05349)
_    _(adder.not_B4.VDD=VDD)
_    adder.not_A0(OUT=adder_N03638 VDD=VDD GND=0 IN=A0 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A0@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A0_M1          adder.not_A0.M1(d=adder_N03638 g=A0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A0@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A0_M2          adder.not_A0.M2(d=adder_N03638 g=A0 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A0@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A0.GND=0)
_    _(GND=0)
_    _(adder.not_A0.IN=A0)
_    _(adder.not_A0.OUT=adder_N03638)
_    _(adder.not_A0.VDD=VDD)
_    adder.not_A10(OUT=A10 VDD=VDD GND=0 IN=A10 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A10@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A10_M1          adder.not_A10.M1(d=A10 g=A10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A10@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A10_M2          adder.not_A10.M2(d=A10 g=A10 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A10@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A10.GND=0)
_    _(GND=0)
_    _(adder.not_A10.IN=A10)
_    _(adder.not_A10.OUT=A10)
_    _(adder.not_A10.VDD=VDD)
_    adder.not_B2(OUT=adder_N03526 VDD=VDD GND=0 IN=B2 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B2@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B2_M1          adder.not_B2.M1(d=adder_N03526 g=B2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B2@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B2_M2          adder.not_B2.M2(d=adder_N03526 g=B2 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B2@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B2.GND=0)
_    _(GND=0)
_    _(adder.not_B2.IN=B2)
_    _(adder.not_B2.OUT=adder_N03526)
_    _(adder.not_B2.VDD=VDD)
_    adder.not_A8(OUT=adder_N07311 VDD=VDD GND=0 IN=A8 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A8@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A8_M1          adder.not_A8.M1(d=adder_N07311 g=A8 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A8@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A8_M2          adder.not_A8.M2(d=adder_N07311 g=A8 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A8@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A8.GND=0)
_    _(GND=0)
_    _(adder.not_A8.IN=A8)
_    _(adder.not_A8.OUT=adder_N07311)
_    _(adder.not_A8.VDD=VDD)
_    adder.not_B10(OUT=adder_N07199 VDD=VDD GND=0 IN=B10 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B10@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B10_M1          adder.not_B10.M1(d=adder_N07199 g=B10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B10@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B10_M2          adder.not_B10.M2(d=adder_N07199 g=B10 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B10@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B10.GND=0)
_    _(GND=0)
_    _(adder.not_B10.IN=B10)
_    _(adder.not_B10.OUT=adder_N07199)
_    _(adder.not_B10.VDD=VDD)
_    adder.not_B0(OUT=adder_N03550 VDD=VDD GND=0 IN=B0 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B0@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B0_M1          adder.not_B0.M1(d=adder_N03550 g=B0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B0@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B0_M2          adder.not_B0.M2(d=adder_N03550 g=B0 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B0@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B0.GND=0)
_    _(GND=0)
_    _(adder.not_B0.IN=B0)
_    _(adder.not_B0.OUT=adder_N03550)
_    _(adder.not_B0.VDD=VDD)
_    adder.not_B8(OUT=adder_N07223 VDD=VDD GND=0 IN=B8 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B8@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B8_M1          adder.not_B8.M1(d=adder_N07223 g=B8 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B8@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B8_M2          adder.not_B8.M2(d=adder_N07223 g=B8 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B8@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B8.GND=0)
_    _(GND=0)
_    _(adder.not_B8.IN=B8)
_    _(adder.not_B8.OUT=adder_N07223)
_    _(adder.not_B8.VDD=VDD)
_    adder.not_A7(OUT=adder_N05409 VDD=VDD GND=0 IN=A7 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A7@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A7_M1          adder.not_A7.M1(d=adder_N05409 g=A7 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A7@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A7_M2          adder.not_A7.M2(d=adder_N05409 g=A7 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A7@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A7.GND=0)
_    _(GND=0)
_    _(adder.not_A7.IN=A7)
_    _(adder.not_A7.OUT=adder_N05409)
_    _(adder.not_A7.VDD=VDD)
_    adder.not_A14(OUT=A14 VDD=VDD GND=0 IN=A14 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A14@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A14_M1          adder.not_A14.M1(d=A14 g=A14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A14@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A14_M2          adder.not_A14.M2(d=A14 g=A14 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A14@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A14.GND=0)
_    _(GND=0)
_    _(adder.not_A14.IN=A14)
_    _(adder.not_A14.OUT=A14)
_    _(adder.not_A14.VDD=VDD)
_    adder.not_A5(OUT=A5 VDD=VDD GND=0 IN=A5 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A5@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A5_M1          adder.not_A5.M1(d=A5 g=A5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A5@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A5_M2          adder.not_A5.M2(d=A5 g=A5 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A5@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A5.GND=0)
_    _(GND=0)
_    _(adder.not_A5.IN=A5)
_    _(adder.not_A5.OUT=A5)
_    _(adder.not_A5.VDD=VDD)
_    adder.not_A12(OUT=adder_N10308 VDD=VDD GND=0 IN=A12 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A12@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A12_M1          adder.not_A12.M1(d=adder_N10308 g=A12 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A12@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A12_M2          adder.not_A12.M2(d=adder_N10308 g=A12 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A12@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A12.GND=0)
_    _(GND=0)
_    _(adder.not_A12.IN=A12)
_    _(adder.not_A12.OUT=adder_N10308)
_    _(adder.not_A12.VDD=VDD)
_    adder.not_B7(OUT=B7 VDD=VDD GND=0 IN=B7 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B7@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B7_M1          adder.not_B7.M1(d=B7 g=B7 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B7@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B7_M2          adder.not_B7.M2(d=B7 g=B7 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B7@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B7.GND=0)
_    _(GND=0)
_    _(adder.not_B7.IN=B7)
_    _(adder.not_B7.OUT=B7)
_    _(adder.not_B7.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT(VDD=VDD GND=0 Ci0B=VDD Ci0=0 C1=adder_N63358 C1B=adder_N63362 C2=adder_N63325 C2B=adder_N63340 C3=
+adder_N63382 C3B=adder_N63386 C4=C_OUT C4B=C_OUT_NOT G3B=adder_N61657 G3=adder_N61653 P3B=adder_N61649 P3=adder_N61645 G2B=
+adder_N61609 G2=adder_N61605 P2B=adder_N61601 P2=adder_N61597 G1B=adder_N62333 G1=adder_N62329 P1B=adder_N62325 P1=adder_N62321 
+G0B=adder_N56341 G0=adder_N56337 P0B=adder_N56333 P0=adder_N56025 GG=N13232 PGB=N13236 PG=N13240 GGB=N13228 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1)
_    adder.LEVEL_2_CARRY_UNIT.group_G(GND=0 VDD=VDD G0=adder_N56337 G0B=adder_N56341 P1=adder_N62321 P1B=adder_N62325 G1=
+adder_N62329 G1B=adder_N62333 P2=adder_N61597 P2B=adder_N61601 G2=adder_N61605 G2B=adder_N61609 P3=adder_N61645 P3B=adder_N61649 
+G3=adder_N61653 G3B=adder_N61657 GG=N13232 GGB=N13228 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1)
_    adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET(G0B=adder_N56341 G0=adder_N56337 P2=adder_N61597 G2=adder_N61605 VDD=VDD G2B=
+adder_N61609 P2B=adder_N61601 P1B=adder_N62325 P1=adder_N62321 G1B=adder_N62333 G1=adder_N62329 GG=
+adder_LEVEL_2_CARRY_UNIT_group_G_N01880 G3B=adder_N61657 P3=adder_N61645 P3B=adder_N61649 G3=adder_N61653 GGB=
+adder_LEVEL_2_CARRY_UNIT_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M5         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M5(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01880 g=adder_N61609
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2245@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M4         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M4(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01876 g=adder_N61645
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS953@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M1         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M1(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01880 g=adder_N61657 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS875@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M3         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M3(d=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 g=adder_N61649
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS927@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M8         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M8(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01876 g=adder_N61597
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2491@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M7         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M7(d=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 g=adder_N61601
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2459@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M6         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M6(d=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02525 g=adder_N61605
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2277@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M2         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M2(d=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N01001 g=adder_N61653 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M10         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M10(d=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 g=adder_N62329
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2721@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M14         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M14(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01876 g=adder_N56337
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3147@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M9         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M9(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01880 g=adder_N62333
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2689@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M13         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M13(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01880 g=adder_N56341
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3115@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M12         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M12(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01876 g=adder_N62321
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2933@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_M11         
+adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.M11(d=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N03001 g=adder_N62325
+s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 s=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.BREAK_1=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.BREAK_1=adder_LEVEL_2_CARRY_UNIT_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G3=adder_N61653)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.G3B=adder_N61657)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.GG=adder_LEVEL_2_CARRY_UNIT_group_G_N01880)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.GG=adder_LEVEL_2_CARRY_UNIT_group_G_N01880)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.GGB=adder_LEVEL_2_CARRY_UNIT_group_G_N01876)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.GGB=adder_LEVEL_2_CARRY_UNIT_group_G_N01876)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.P3=adder_N61645)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.P3B=adder_N61649)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG_DIFF_NET.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.group_G.DCML(VDD=VDD CLK=adder_LEVEL_2_CARRY_UNIT_group_G_N01864 OUTL=N13228 GND=0 OUTR=N13232 NR=
+adder_LEVEL_2_CARRY_UNIT_group_G_N01880 NL=adder_LEVEL_2_CARRY_UNIT_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M4          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M4(d=N13228 g=N13232
+s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M9          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M9(d=N13232 g=N13228
+s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714 s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M14         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M14(d=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753
+g=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M2          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M2(d=N13228 g=N13232 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M7          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M7(d=N13228
+g=adder_LEVEL_2_CARRY_UNIT_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M12         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M12(d=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710
+g=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M5         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M5(d=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 g=adder_LEVEL_2_CARRY_UNIT_group_G_N01864
+s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M10          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M10(d=N13228 g=N13232
+s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753 s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M15         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M15(d=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745
+g=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M3          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M3(d=N13232 g=N13228
+s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M8         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M8(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01876 g=N13232
+s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M13         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M13(d=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00714
+g=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M1          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M1(d=N13232 g=N13228 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M6          adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M6(d=N13232
+g=adder_LEVEL_2_CARRY_UNIT_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_G_DCML_M11         
+adder.LEVEL_2_CARRY_UNIT.group_G.DCML.M11(d=adder_LEVEL_2_CARRY_UNIT_group_G_N01880 g=N13228
+s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 s=adder_LEVEL_2_CARRY_UNIT_group_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.CLK=adder_LEVEL_2_CARRY_UNIT_group_G_N01864)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.NL=adder_LEVEL_2_CARRY_UNIT_group_G_N01876)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.NR=adder_LEVEL_2_CARRY_UNIT_group_G_N01880)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.OUTL=N13228)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.OUTR=N13232)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.DCML.VDD=VDD)
V_adder_LEVEL_2_CARRY_UNIT_group_G_LEVEL_2_CLOCK         
+adder.LEVEL_2_CARRY_UNIT.group_G.LEVEL_2_CLOCK(+=adder_LEVEL_2_CARRY_UNIT_group_G_N01864 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G3=adder_N61653)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.G3B=adder_N61657)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GG=N13232)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GGB=N13228)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.P3=adder_N61645)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.P3B=adder_N61649)
_    _(adder.LEVEL_2_CARRY_UNIT.group_G.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.group_P(GND=0 VDD=VDD P0=adder_N56025 P0B=adder_N56333 P1=adder_N56025 P1B=adder_N56333 P2=
+adder_N56025 P2B=adder_N56333 P3=adder_N56025 P3B=adder_N56333 PGB=N13236 PG=N13240 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1)
_    adder.LEVEL_2_CARRY_UNIT.group_P.DCML(VDD=VDD CLK=adder_LEVEL_2_CARRY_UNIT_group_P_N02485 OUTL=N13236 GND=0 OUTR=N13240 NR=
+adder_LEVEL_2_CARRY_UNIT_group_P_N02501 NL=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M4          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M4(d=N13236 g=N13240
+s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M9          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M9(d=N13240 g=N13236
+s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714 s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M14         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M14(d=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753
+g=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M2          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M2(d=N13236 g=N13240 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M7          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M7(d=N13236
+g=adder_LEVEL_2_CARRY_UNIT_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M12         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M12(d=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710
+g=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M5         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M5(d=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 g=adder_LEVEL_2_CARRY_UNIT_group_P_N02485
+s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M10          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M10(d=N13236 g=N13240
+s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753 s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M15         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M15(d=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745
+g=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M3          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M3(d=N13240 g=N13236
+s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M8         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M8(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 g=N13240
+s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M13         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M13(d=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00714
+g=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M1          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M1(d=N13240 g=N13236 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M6          adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M6(d=N13240
+g=adder_LEVEL_2_CARRY_UNIT_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_DCML_M11         
+adder.LEVEL_2_CARRY_UNIT.group_P.DCML.M11(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02501 g=N13236
+s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 s=adder_LEVEL_2_CARRY_UNIT_group_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.CLK=adder_LEVEL_2_CARRY_UNIT_group_P_N02485)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.NL=adder_LEVEL_2_CARRY_UNIT_group_P_N02497)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.NR=adder_LEVEL_2_CARRY_UNIT_group_P_N02501)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.OUTL=N13236)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.OUTR=N13240)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.DCML.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET(P0B=adder_N56333 P0=adder_N56025 P3=adder_N56025 VDD=VDD P3B=adder_N56333 P1B=
+adder_N56333 P1=adder_N56025 P2B=adder_N56333 P2=adder_N56025 PGB=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 PG=
+adder_LEVEL_2_CARRY_UNIT_group_P_N02501 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M8         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M8(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02501 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3674@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M2         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M2(d=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 g=adder_N56333 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M7         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M7(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3642@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M4         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M4(d=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1993@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M1         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M1(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 g=adder_N56025 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1915@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M3         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M3(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1967@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M6         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M6(d=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03885 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3497@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_M5         
+adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.M5(d=adder_LEVEL_2_CARRY_UNIT_group_P_N02497 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 s=adder_LEVEL_2_CARRY_UNIT_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3465@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P1=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P1B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P2=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P2B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P3=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.P3B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.PG=adder_LEVEL_2_CARRY_UNIT_group_P_N02501)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.PGB=adder_LEVEL_2_CARRY_UNIT_group_P_N02497)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG_DIFF_NET.VDD=VDD)
V_adder_LEVEL_2_CARRY_UNIT_group_P_LEVEL_2_CLOCK         
+adder.LEVEL_2_CARRY_UNIT.group_P.LEVEL_2_CLOCK(+=adder_LEVEL_2_CARRY_UNIT_group_P_N02485 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P1=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P1B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P2=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P2B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P3=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.P3B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PG=N13240)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.PGB=N13236)
_    _(adder.LEVEL_2_CARRY_UNIT.group_P.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.C1(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_N56025 P0B=adder_N56333 G0=adder_N56337 G0B=adder_N56341 Co0=
+adder_N63362 Co0B=adder_N63358 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1)
_    adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET(VDD=VDD Ci=0 CiB=VDD P0=adder_N56025 G0B=adder_N56341 Co0=
+adder_LEVEL_2_CARRY_UNIT_C1_N00845 Co0B=adder_LEVEL_2_CARRY_UNIT_C1_N00841 G0=adder_N56337 P0B=adder_N56333 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_M2         
+adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.M2(d=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00302 g=adder_N56337 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_M5         
+adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.M5(d=adder_LEVEL_2_CARRY_UNIT_C1_N00845 g=VDD
+s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00314 s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS224@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_M3         
+adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.M3(d=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00314 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00302 s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_M6         
+adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.M6(d=adder_LEVEL_2_CARRY_UNIT_C1_N00841 g=0
+s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00314 s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS264@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_M1         
+adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.M1(d=adder_LEVEL_2_CARRY_UNIT_C1_N00845 g=adder_N56341 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_M4         
+adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.M4(d=adder_LEVEL_2_CARRY_UNIT_C1_N00841 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00302 s=adder_LEVEL_2_CARRY_UNIT_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.Co0=adder_LEVEL_2_CARRY_UNIT_C1_N00845)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.Co0B=adder_LEVEL_2_CARRY_UNIT_C1_N00841)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0_DIFF_NET.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.C1.DCML(VDD=VDD CLK=adder_LEVEL_2_CARRY_UNIT_C1_N00829 OUTL=adder_N63358 GND=0 OUTR=adder_N63362 NR=
+adder_LEVEL_2_CARRY_UNIT_C1_N00845 NL=adder_LEVEL_2_CARRY_UNIT_C1_N00841 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M13          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M13(d=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714
+g=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M11          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M11(d=adder_LEVEL_2_CARRY_UNIT_C1_N00845
+g=adder_N63358 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M9          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M9(d=adder_N63362 g=adder_N63358
+s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M2          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M2(d=adder_N63358 g=adder_N63362 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M7          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M7(d=adder_N63358
+g=adder_LEVEL_2_CARRY_UNIT_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M5          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M5(d=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757
+g=adder_LEVEL_2_CARRY_UNIT_C1_N00829 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M14          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M14(d=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753
+g=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M12          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M12(d=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710
+g=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M3          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M3(d=adder_N63362 g=adder_N63358
+s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M10          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M10(d=adder_N63358 g=adder_N63362
+s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M8          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M8(d=adder_LEVEL_2_CARRY_UNIT_C1_N00841
+g=adder_N63362 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M1          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M1(d=adder_N63362 g=adder_N63358 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M6          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M6(d=adder_N63362
+g=adder_LEVEL_2_CARRY_UNIT_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M4          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M4(d=adder_N63358 g=adder_N63362
+s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C1_DCML_M15          adder.LEVEL_2_CARRY_UNIT.C1.DCML.M15(d=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745
+g=adder_LEVEL_2_CARRY_UNIT_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.CLK=adder_LEVEL_2_CARRY_UNIT_C1_N00829)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.NL=adder_LEVEL_2_CARRY_UNIT_C1_N00841)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.NR=adder_LEVEL_2_CARRY_UNIT_C1_N00845)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.OUTL=adder_N63358)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.OUTR=adder_N63362)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.DCML.VDD=VDD)
V_adder_LEVEL_2_CARRY_UNIT_C1_LEVEL_3_CLOCK         
+adder.LEVEL_2_CARRY_UNIT.C1.LEVEL_3_CLOCK(+=adder_LEVEL_2_CARRY_UNIT_C1_N00829 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0=adder_N63362)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.Co0B=adder_N63358)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C1.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.C2(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_N56025 P0B=adder_N56333 G0=adder_N56337 G0B=adder_N56341 Co1=
+adder_N63340 Co1B=adder_N63325 P1=adder_N62321 P1B=adder_N62325 G1=adder_N62329 G1B=adder_N62333 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1)
V_adder_LEVEL_2_CARRY_UNIT_C2_LEVEL_3_CLOCK         
+adder.LEVEL_2_CARRY_UNIT.C2.LEVEL_3_CLOCK(+=adder_LEVEL_2_CARRY_UNIT_C2_N07582 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):INS7730@SOURCE.VPULSE.Normal(chips)
_    adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET(VDD=VDD G1=adder_N62329 P1=adder_N62321 G0=adder_N56337 Co1=
+adder_LEVEL_2_CARRY_UNIT_C2_N07602 G0B=adder_N56341 P1B=adder_N62325 G1B=adder_N62333 P0=adder_N56025 P0B=adder_N56333 Ci=0 CiB=
+VDD Co1B=adder_LEVEL_2_CARRY_UNIT_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M6         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M6(d=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01140 g=adder_N56337
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01098 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1038@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M9         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M9(d=adder_LEVEL_2_CARRY_UNIT_C2_N07602 g=VDD
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01634 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1770@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M5         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M5(d=adder_LEVEL_2_CARRY_UNIT_C2_N07602 g=adder_N56341
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01098 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1006@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M4         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M4(d=adder_LEVEL_2_CARRY_UNIT_C2_N07596 g=adder_N62321
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01086 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS974@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M8         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M8(d=adder_LEVEL_2_CARRY_UNIT_C2_N07596 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01140 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1570@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M3         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M3(d=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01098 g=adder_N62325
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01086 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS942@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M7         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M7(d=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01634 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01140 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1538@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M2         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M2(d=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01086 g=adder_N62329 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS910@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M1         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M1(d=adder_LEVEL_2_CARRY_UNIT_C2_N07602 g=adder_N62333 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS878@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_M10         
+adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.M10(d=adder_LEVEL_2_CARRY_UNIT_C2_N07596 g=0
+s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01634 s=adder_LEVEL_2_CARRY_UNIT_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1802@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.Co1=adder_LEVEL_2_CARRY_UNIT_C2_N07602)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.Co1B=adder_LEVEL_2_CARRY_UNIT_C2_N07596)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1_DIFF_NET.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.C2.DCML(VDD=VDD CLK=adder_LEVEL_2_CARRY_UNIT_C2_N07582 OUTL=adder_N63325 GND=0 OUTR=adder_N63340 NR=
+adder_LEVEL_2_CARRY_UNIT_C2_N07602 NL=adder_LEVEL_2_CARRY_UNIT_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M13          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M13(d=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714
+g=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M11          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M11(d=adder_LEVEL_2_CARRY_UNIT_C2_N07602
+g=adder_N63325 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M9          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M9(d=adder_N63340 g=adder_N63325
+s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M2          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M2(d=adder_N63325 g=adder_N63340 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M7          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M7(d=adder_N63325
+g=adder_LEVEL_2_CARRY_UNIT_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M5          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M5(d=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757
+g=adder_LEVEL_2_CARRY_UNIT_C2_N07582 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M14          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M14(d=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753
+g=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M12          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M12(d=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710
+g=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M3          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M3(d=adder_N63340 g=adder_N63325
+s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M10          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M10(d=adder_N63325 g=adder_N63340
+s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M8          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M8(d=adder_LEVEL_2_CARRY_UNIT_C2_N07596
+g=adder_N63340 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M1          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M1(d=adder_N63340 g=adder_N63325 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M6          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M6(d=adder_N63340
+g=adder_LEVEL_2_CARRY_UNIT_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M4          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M4(d=adder_N63325 g=adder_N63340
+s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C2_DCML_M15          adder.LEVEL_2_CARRY_UNIT.C2.DCML.M15(d=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745
+g=adder_LEVEL_2_CARRY_UNIT_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.CLK=adder_LEVEL_2_CARRY_UNIT_C2_N07582)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.NL=adder_LEVEL_2_CARRY_UNIT_C2_N07596)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.NR=adder_LEVEL_2_CARRY_UNIT_C2_N07602)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.OUTL=adder_N63325)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.OUTR=adder_N63340)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.DCML.VDD=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1=adder_N63340)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.Co1B=adder_N63325)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.C2.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.C3(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_N56025 P0B=adder_N56333 G0=adder_N56337 G0B=adder_N56341 Co2=
+adder_N63386 Co2B=adder_N63382 P1=adder_N62321 P1B=adder_N62325 G1=adder_N62329 G1B=adder_N62333 P2=adder_N61597 P2B=adder_N61601 
+G2=adder_N61605 G2B=adder_N61609 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1)
_    adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET(VDD=VDD G2=adder_N61605 P2=adder_N61597 G1=adder_N62329 Co2B=
+adder_LEVEL_2_CARRY_UNIT_C3_N08483 Co2=adder_LEVEL_2_CARRY_UNIT_C3_N08489 G1B=adder_N62333 P2B=adder_N61601 G2B=adder_N61609 P1=
+adder_N62321 P1B=adder_N62325 G0=adder_N56337 G0B=adder_N56341 P0B=adder_N56333 P0=adder_N56025 Ci=0 CiB=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M2         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M2(d=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02591 g=adder_N61605 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2415@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M1         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M1(d=adder_LEVEL_2_CARRY_UNIT_C3_N08489 g=adder_N61609 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2383@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M10         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M10(d=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03784 g=adder_N56337
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02815 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2861@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M9         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M9(d=adder_LEVEL_2_CARRY_UNIT_C3_N08489 g=adder_N56341
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02815 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2829@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M6         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M6(d=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02633 g=adder_N62329
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02603 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2543@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M12         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M12(d=adder_LEVEL_2_CARRY_UNIT_C3_N08483 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03784 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3750@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M5         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M5(d=adder_LEVEL_2_CARRY_UNIT_C3_N08489 g=adder_N62333
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02603 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2511@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M11         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M11(d=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03814 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03784 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3718@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M8         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M8(d=adder_LEVEL_2_CARRY_UNIT_C3_N08483 g=adder_N62321
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02633 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2751@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M4         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M4(d=adder_LEVEL_2_CARRY_UNIT_C3_N08483 g=adder_N61597
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02591 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2479@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M14         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M14(d=adder_LEVEL_2_CARRY_UNIT_C3_N08483 g=0
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03814 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3856@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M7         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M7(d=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02815 g=adder_N62325
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02633 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2719@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M3         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M3(d=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02603 g=adder_N61601
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02591 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2447@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_M13         
+adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.M13(d=adder_LEVEL_2_CARRY_UNIT_C3_N08489
+s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03814 s=adder_LEVEL_2_CARRY_UNIT_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3824@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.Co2=adder_LEVEL_2_CARRY_UNIT_C3_N08489)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.Co2B=adder_LEVEL_2_CARRY_UNIT_C3_N08483)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2_DIFF_NET.VDD=VDD)
V_adder_LEVEL_2_CARRY_UNIT_C3_LEVEL_3_CLOCK         
+adder.LEVEL_2_CARRY_UNIT.C3.LEVEL_3_CLOCK(+=adder_LEVEL_2_CARRY_UNIT_C3_N08469 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):INS8609@SOURCE.VPULSE.Normal(chips)
_    adder.LEVEL_2_CARRY_UNIT.C3.DCML(VDD=VDD CLK=adder_LEVEL_2_CARRY_UNIT_C3_N08469 OUTL=adder_N63382 GND=0 OUTR=adder_N63386 NR=
+adder_LEVEL_2_CARRY_UNIT_C3_N08489 NL=adder_LEVEL_2_CARRY_UNIT_C3_N08483 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M13          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M13(d=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714
+g=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M11          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M11(d=adder_LEVEL_2_CARRY_UNIT_C3_N08489
+g=adder_N63382 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M9          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M9(d=adder_N63386 g=adder_N63382
+s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M2          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M2(d=adder_N63382 g=adder_N63386 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M7          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M7(d=adder_N63382
+g=adder_LEVEL_2_CARRY_UNIT_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M5          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M5(d=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757
+g=adder_LEVEL_2_CARRY_UNIT_C3_N08469 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M14          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M14(d=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753
+g=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M12          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M12(d=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710
+g=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M3          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M3(d=adder_N63386 g=adder_N63382
+s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M10          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M10(d=adder_N63382 g=adder_N63386
+s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M8          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M8(d=adder_LEVEL_2_CARRY_UNIT_C3_N08483
+g=adder_N63386 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M1          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M1(d=adder_N63386 g=adder_N63382 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M6          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M6(d=adder_N63386
+g=adder_LEVEL_2_CARRY_UNIT_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M4          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M4(d=adder_N63382 g=adder_N63386
+s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C3_DCML_M15          adder.LEVEL_2_CARRY_UNIT.C3.DCML.M15(d=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745
+g=adder_LEVEL_2_CARRY_UNIT_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.CLK=adder_LEVEL_2_CARRY_UNIT_C3_N08469)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.NL=adder_LEVEL_2_CARRY_UNIT_C3_N08483)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.NR=adder_LEVEL_2_CARRY_UNIT_C3_N08489)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.OUTL=adder_N63382)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.OUTR=adder_N63386)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.DCML.VDD=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2=adder_N63386)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.Co2B=adder_N63382)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.C3.VDD=VDD)
_    adder.LEVEL_2_CARRY_UNIT.C4(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_N56025 P0B=adder_N56333 G0=adder_N56337 G0B=adder_N56341 Co3=
+C_OUT_NOT Co3B=C_OUT P1=adder_N62321 P1B=adder_N62325 G1=adder_N62329 G1B=adder_N62333 P2=adder_N61597 P2B=adder_N61601 G2=
+adder_N61605 G2B=adder_N61609 P3=adder_N61645 P3B=adder_N61649 G3=adder_N61653 G3B=adder_N61657 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1)
_    adder.LEVEL_2_CARRY_UNIT.C4.DCML(VDD=VDD CLK=adder_LEVEL_2_CARRY_UNIT_C4_N09458 OUTL=C_OUT GND=0 OUTR=C_OUT_NOT NR=
+adder_LEVEL_2_CARRY_UNIT_C4_N09478 NL=adder_LEVEL_2_CARRY_UNIT_C4_N09472 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M13          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M13(d=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714
+g=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M11          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M11(d=adder_LEVEL_2_CARRY_UNIT_C4_N09478 g=C_OUT
+s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M9          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M9(d=C_OUT_NOT g=C_OUT
+s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714 s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M2          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M2(d=C_OUT g=C_OUT_NOT s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M7          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M7(d=C_OUT g=adder_LEVEL_2_CARRY_UNIT_C4_N09458
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M5          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M5(d=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757
+g=adder_LEVEL_2_CARRY_UNIT_C4_N09458 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M14          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M14(d=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753
+g=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M12          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M12(d=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710
+g=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M3          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M3(d=C_OUT_NOT g=C_OUT
+s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M10          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M10(d=C_OUT g=C_OUT_NOT
+s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753 s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M8          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M8(d=adder_LEVEL_2_CARRY_UNIT_C4_N09472
+g=C_OUT_NOT s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M1          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M1(d=C_OUT_NOT g=C_OUT s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M6          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M6(d=C_OUT_NOT
+g=adder_LEVEL_2_CARRY_UNIT_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M4          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M4(d=C_OUT g=C_OUT_NOT
+s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 s=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_DCML_M15          adder.LEVEL_2_CARRY_UNIT.C4.DCML.M15(d=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745
+g=adder_LEVEL_2_CARRY_UNIT_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.CLK=adder_LEVEL_2_CARRY_UNIT_C4_N09458)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.NL=adder_LEVEL_2_CARRY_UNIT_C4_N09472)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.NR=adder_LEVEL_2_CARRY_UNIT_C4_N09478)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.OUTL=C_OUT)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.OUTR=C_OUT_NOT)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.DCML.VDD=VDD)
V_adder_LEVEL_2_CARRY_UNIT_C4_LEVEL_3_CLOCK         
+adder.LEVEL_2_CARRY_UNIT.C4.LEVEL_3_CLOCK(+=adder_LEVEL_2_CARRY_UNIT_C4_N09458 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):INS9598@SOURCE.VPULSE.Normal(chips)
_    adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET(VDD=VDD G3=adder_N61653 P3=adder_N61645 G2=adder_N61605 Co3B=
+adder_LEVEL_2_CARRY_UNIT_C4_N09472 Co3=adder_LEVEL_2_CARRY_UNIT_C4_N09478 G2B=adder_N61609 P3B=adder_N61649 G3B=adder_N61657 P2=
+adder_N61597 P2B=adder_N61601 G1=adder_N62329 G1B=adder_N62333 P1B=adder_N62325 P1=adder_N62321 P0=adder_N56025 P0B=adder_N56333 
+Ci=0 CiB=VDD G0B=adder_N56341 G0=adder_N56337 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M9         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M9(d=adder_LEVEL_2_CARRY_UNIT_C4_N09478 g=adder_N62333
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04991 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5017@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M6         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M6(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04821 g=adder_N61605
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04791 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4731@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M5         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M5(d=adder_LEVEL_2_CARRY_UNIT_C4_N09478 g=adder_N61609
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04791 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4699@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M12         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M12(d=adder_LEVEL_2_CARRY_UNIT_C4_N09472 g=adder_N62321
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05193 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5159@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M14         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M14(d=adder_LEVEL_2_CARRY_UNIT_C4_N09472 g=adder_N56025
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05873 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5839@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M16         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M16(d=adder_LEVEL_2_CARRY_UNIT_C4_N09472 g=0
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05903 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M4         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M4(d=adder_LEVEL_2_CARRY_UNIT_C4_N09472 g=adder_N61645
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04779 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4667@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M8         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M8(d=adder_LEVEL_2_CARRY_UNIT_C4_N09472 g=adder_N61597
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04821 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4939@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M11          adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M11(g=adder_N62325
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05193 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5127@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M13         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M13(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05903 g=adder_N56333
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05873 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5807@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M15         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M15(d=adder_LEVEL_2_CARRY_UNIT_C4_N09478 g=VDD
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05903 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5909@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M3         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M3(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04791 g=adder_N61649
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04779 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4635@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M7         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M7(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04991 g=adder_N61601
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04821 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4907@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M18          adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M18(d=N06657 g=adder_N56337
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N06643 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6609@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M2         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M2(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04779 g=adder_N61653 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M17         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M17(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05873 g=adder_N56341
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N06643 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6577@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M1         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M1(d=adder_LEVEL_2_CARRY_UNIT_C4_N09478 g=adder_N61657 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4571@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_M10         
+adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.M10(d=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N05193 g=adder_N62329
+s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04991 s=adder_LEVEL_2_CARRY_UNIT_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5049@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.Co3=adder_LEVEL_2_CARRY_UNIT_C4_N09478)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.Co3B=adder_LEVEL_2_CARRY_UNIT_C4_N09472)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G3=adder_N61653)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.G3B=adder_N61657)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P3=adder_N61645)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.P3B=adder_N61649)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3_DIFF_NET.VDD=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Ci=0)
_    _(Ci=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.CiB=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3=C_OUT_NOT)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.Co3B=C_OUT)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G3=adder_N61653)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.G3B=adder_N61657)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P3=adder_N61645)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.P3B=adder_N61649)
_    _(adder.LEVEL_2_CARRY_UNIT.C4.VDD=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.C1=adder_N63358)
_    _(adder.LEVEL_2_CARRY_UNIT.C1B=adder_N63362)
_    _(adder.LEVEL_2_CARRY_UNIT.C2=adder_N63325)
_    _(adder.LEVEL_2_CARRY_UNIT.C2B=adder_N63340)
_    _(adder.LEVEL_2_CARRY_UNIT.C3=adder_N63382)
_    _(adder.LEVEL_2_CARRY_UNIT.C3B=adder_N63386)
_    _(adder.LEVEL_2_CARRY_UNIT.C4=C_OUT)
_    _(adder.LEVEL_2_CARRY_UNIT.C4B=C_OUT_NOT)
_    _(adder.LEVEL_2_CARRY_UNIT.Ci0=0)
_    _(Ci0=0)
_    _(adder.LEVEL_2_CARRY_UNIT.Ci0B=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.G0=adder_N56337)
_    _(adder.LEVEL_2_CARRY_UNIT.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.G0B=adder_N56341)
_    _(adder.LEVEL_2_CARRY_UNIT.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.G1=adder_N62329)
_    _(adder.LEVEL_2_CARRY_UNIT.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.G1B=adder_N62333)
_    _(adder.LEVEL_2_CARRY_UNIT.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.G2=adder_N61605)
_    _(adder.LEVEL_2_CARRY_UNIT.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.G2B=adder_N61609)
_    _(adder.LEVEL_2_CARRY_UNIT.G3=adder_N61653)
_    _(adder.LEVEL_2_CARRY_UNIT.G3=adder_N61653)
_    _(adder.LEVEL_2_CARRY_UNIT.G3B=adder_N61657)
_    _(adder.LEVEL_2_CARRY_UNIT.G3B=adder_N61657)
_    _(adder.LEVEL_2_CARRY_UNIT.GG=N13232)
_    _(adder.LEVEL_2_CARRY_UNIT.GGB=N13228)
_    _(adder.LEVEL_2_CARRY_UNIT.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.GND=0)
_    _(GND=0)
_    _(adder.LEVEL_2_CARRY_UNIT.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.P0=adder_N56025)
_    _(adder.LEVEL_2_CARRY_UNIT.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.P0B=adder_N56333)
_    _(adder.LEVEL_2_CARRY_UNIT.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.P1=adder_N62321)
_    _(adder.LEVEL_2_CARRY_UNIT.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.P1B=adder_N62325)
_    _(adder.LEVEL_2_CARRY_UNIT.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.P2=adder_N61597)
_    _(adder.LEVEL_2_CARRY_UNIT.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.P2B=adder_N61601)
_    _(adder.LEVEL_2_CARRY_UNIT.P3=adder_N61645)
_    _(adder.LEVEL_2_CARRY_UNIT.P3=adder_N61645)
_    _(adder.LEVEL_2_CARRY_UNIT.P3B=adder_N61649)
_    _(adder.LEVEL_2_CARRY_UNIT.P3B=adder_N61649)
_    _(adder.LEVEL_2_CARRY_UNIT.PG=N13240)
_    _(adder.LEVEL_2_CARRY_UNIT.PGB=N13236)
_    _(adder.LEVEL_2_CARRY_UNIT.VDD=VDD)
_    _(adder.LEVEL_2_CARRY_UNIT.VDD=VDD)
_    adder.not_A3(OUT=adder_N03610 VDD=VDD GND=0 IN=A3 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A3@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A3_M1          adder.not_A3.M1(d=adder_N03610 g=A3 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A3@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A3_M2          adder.not_A3.M2(d=adder_N03610 g=A3 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A3@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A3.GND=0)
_    _(GND=0)
_    _(adder.not_A3.IN=A3)
_    _(adder.not_A3.OUT=adder_N03610)
_    _(adder.not_A3.VDD=VDD)
_    adder.not_B14(OUT=adder_N10196 VDD=VDD GND=0 IN=B14 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B14@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B14_M1          adder.not_B14.M1(d=adder_N10196 g=B14 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B14@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B14_M2          adder.not_B14.M2(d=adder_N10196 g=B14 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B14@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B14.GND=0)
_    _(GND=0)
_    _(adder.not_B14.IN=B14)
_    _(adder.not_B14.OUT=adder_N10196)
_    _(adder.not_B14.VDD=VDD)
_    adder.not_B5(OUT=adder_N05337 VDD=VDD GND=0 IN=B5 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B5@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B5_M1          adder.not_B5.M1(d=adder_N05337 g=B5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B5@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B5_M2          adder.not_B5.M2(d=adder_N05337 g=B5 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B5@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B5.GND=0)
_    _(GND=0)
_    _(adder.not_B5.IN=B5)
_    _(adder.not_B5.OUT=adder_N05337)
_    _(adder.not_B5.VDD=VDD)
_    adder.block_1(B0B=adder_N05349 B0=B4 A0B=adder_N05437 A0=A4 B1B=adder_N05337 B1=B5 A1B=A5 A1=A5 B2B=adder_N05325 B2=B6 A2B=A6 
+A2=A6 B3B=B7 B3=B7 A3B=adder_N05409 A3=A7 S0B=SB4 S0=S4 S1B=SB5 S1=S5 S2B=SB6 S2=S6 S3B=SB7 S3=S7 CiB=adder_N63362 Ci=adder_N63358
+ GND=0 VDD=VDD Co=adder_N20385 CoB=adder_N05645 GG=adder_N62329 PGB=adder_N62325 PG=adder_N62321 GGB=adder_N62333 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1)
_    adder.block_1.block_carry(VDD=VDD GND=0 Ci0B=adder_N63362 Ci0=adder_N63358 C1=adder_block_1_N01593 C1B=adder_block_1_N01600 C2
+=adder_block_1_N01607 C2B=adder_block_1_N01614 C3=adder_block_1_N01621 C3B=adder_block_1_N01628 C4=adder_N20385 C4B=adder_N05645 
+G3B=adder_block_1_N02170 G3=adder_block_1_N02166 P3B=adder_block_1_N02162 P3=adder_block_1_N02158 G2B=adder_block_1_N02154 G2=
+adder_block_1_N02116 P2B=adder_block_1_N02116 P2=adder_block_1_N02112 G1B=adder_block_1_N02108 G1=adder_block_1_N02104 P1B=
+adder_block_1_N02100 P1=adder_block_1_N02096 G0B=adder_block_1_N02092 G0=adder_block_1_N02088 P0B=adder_block_1_N02084 P0=
+adder_block_1_N02080 GG=adder_N62329 PGB=adder_N62325 PG=adder_N62321 GGB=adder_N62333 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1)
_    adder.block_1.block_carry.group_G(GND=0 VDD=VDD G0=adder_block_1_N02088 G0B=adder_block_1_N02092 P1=adder_block_1_N02096 P1B=
+adder_block_1_N02100 G1=adder_block_1_N02104 G1B=adder_block_1_N02108 P2=adder_block_1_N02112 P2B=adder_block_1_N02116 G2=
+adder_block_1_N02116 G2B=adder_block_1_N02154 P3=adder_block_1_N02158 P3B=adder_block_1_N02162 G3=adder_block_1_N02166 G3B=
+adder_block_1_N02170 GG=adder_N62329 GGB=adder_N62333 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1)
_    adder.block_1.block_carry.group_G.GG_DIFF_NET(G0B=adder_block_1_N02092 G0=adder_block_1_N02088 P2=adder_block_1_N02112 G2=
+adder_block_1_N02116 VDD=VDD G2B=adder_block_1_N02154 P2B=adder_block_1_N02116 P1B=adder_block_1_N02100 P1=adder_block_1_N02096 
+G1B=adder_block_1_N02108 G1=adder_block_1_N02104 GG=adder_block_1_block_carry_group_G_N01880 G3B=adder_block_1_N02170 P3=
+adder_block_1_N02158 P3B=adder_block_1_N02162 G3=adder_block_1_N02166 GGB=adder_block_1_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M5         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M5(d=adder_block_1_block_carry_group_G_N01880 g=adder_block_1_N02154
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2245@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M4         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M4(d=adder_block_1_block_carry_group_G_N01876 g=adder_block_1_N02158
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS953@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M1         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M1(d=adder_block_1_block_carry_group_G_N01880 g=adder_block_1_N02170 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS875@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M3         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M3(d=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 g=adder_block_1_N02162
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS927@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M8         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M8(d=adder_block_1_block_carry_group_G_N01876 g=adder_block_1_N02112
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2491@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M7         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M7(d=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 g=adder_block_1_N02116
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2459@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M6         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M6(d=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02525 g=adder_block_1_N02116
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2277@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M2         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M2(d=adder_block_1_block_carry_group_G_GG_DIFF_NET_N01001 g=adder_block_1_N02166
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M10         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M10(d=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 g=adder_block_1_N02104
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2721@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M14         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M14(d=adder_block_1_block_carry_group_G_N01876 g=adder_block_1_N02088
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3147@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M9         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M9(d=adder_block_1_block_carry_group_G_N01880 g=adder_block_1_N02108
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2689@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M13         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M13(d=adder_block_1_block_carry_group_G_N01880 g=adder_block_1_N02092
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3115@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M12         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M12(d=adder_block_1_block_carry_group_G_N01876 g=adder_block_1_N02096
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2933@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_GG_DIFF_NET_M11         
+adder.block_1.block_carry.group_G.GG_DIFF_NET.M11(d=adder_block_1_block_carry_group_G_GG_DIFF_NET_N03001 g=adder_block_1_N02100
+s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_1_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_1_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G3=adder_block_1_N02166)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.G3B=adder_block_1_N02170)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.GG=adder_block_1_block_carry_group_G_N01880)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.GG=adder_block_1_block_carry_group_G_N01880)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_1_block_carry_group_G_N01876)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_1_block_carry_group_G_N01876)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.P3=adder_block_1_N02158)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.P3B=adder_block_1_N02162)
_    _(adder.block_1.block_carry.group_G.GG_DIFF_NET.VDD=VDD)
_    adder.block_1.block_carry.group_G.DCML(VDD=VDD CLK=adder_block_1_block_carry_group_G_N01864 OUTL=adder_N62333 GND=0 OUTR=
+adder_N62329 NR=adder_block_1_block_carry_group_G_N01880 NL=adder_block_1_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_block_carry_group_G_DCML_M4          adder.block_1.block_carry.group_G.DCML.M4(d=adder_N62333 g=adder_N62329
+s=adder_block_1_block_carry_group_G_DCML_N00757 s=adder_block_1_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M9          adder.block_1.block_carry.group_G.DCML.M9(d=adder_N62329 g=adder_N62333
+s=adder_block_1_block_carry_group_G_DCML_N00714 s=adder_block_1_block_carry_group_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M14         
+adder.block_1.block_carry.group_G.DCML.M14(d=adder_block_1_block_carry_group_G_DCML_N00753
+g=adder_block_1_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M2          adder.block_1.block_carry.group_G.DCML.M2(d=adder_N62333 g=adder_N62329 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M7          adder.block_1.block_carry.group_G.DCML.M7(d=adder_N62333
+g=adder_block_1_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M12         
+adder.block_1.block_carry.group_G.DCML.M12(d=adder_block_1_block_carry_group_G_DCML_N00710
+g=adder_block_1_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M5         
+adder.block_1.block_carry.group_G.DCML.M5(d=adder_block_1_block_carry_group_G_DCML_N00757
+g=adder_block_1_block_carry_group_G_N01864 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M10          adder.block_1.block_carry.group_G.DCML.M10(d=adder_N62333 g=adder_N62329
+s=adder_block_1_block_carry_group_G_DCML_N00753 s=adder_block_1_block_carry_group_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M15         
+adder.block_1.block_carry.group_G.DCML.M15(d=adder_block_1_block_carry_group_G_DCML_N00745
+g=adder_block_1_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M3          adder.block_1.block_carry.group_G.DCML.M3(d=adder_N62329 g=adder_N62333
+s=adder_block_1_block_carry_group_G_DCML_N00757 s=adder_block_1_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M8         
+adder.block_1.block_carry.group_G.DCML.M8(d=adder_block_1_block_carry_group_G_N01876 g=adder_N62329
+s=adder_block_1_block_carry_group_G_DCML_N00710 s=adder_block_1_block_carry_group_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M13         
+adder.block_1.block_carry.group_G.DCML.M13(d=adder_block_1_block_carry_group_G_DCML_N00714
+g=adder_block_1_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M1          adder.block_1.block_carry.group_G.DCML.M1(d=adder_N62329 g=adder_N62333 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M6          adder.block_1.block_carry.group_G.DCML.M6(d=adder_N62329
+g=adder_block_1_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_G_DCML_M11         
+adder.block_1.block_carry.group_G.DCML.M11(d=adder_block_1_block_carry_group_G_N01880 g=adder_N62333
+s=adder_block_1_block_carry_group_G_DCML_N00745 s=adder_block_1_block_carry_group_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.group_G.DCML.CLK=adder_block_1_block_carry_group_G_N01864)
_    _(adder.block_1.block_carry.group_G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.group_G.DCML.NL=adder_block_1_block_carry_group_G_N01876)
_    _(adder.block_1.block_carry.group_G.DCML.NR=adder_block_1_block_carry_group_G_N01880)
_    _(adder.block_1.block_carry.group_G.DCML.OUTL=adder_N62333)
_    _(adder.block_1.block_carry.group_G.DCML.OUTR=adder_N62329)
_    _(adder.block_1.block_carry.group_G.DCML.VDD=VDD)
V_adder_block_1_block_carry_group_G_LEVEL_2_CLOCK         
+adder.block_1.block_carry.group_G.LEVEL_2_CLOCK(+=adder_block_1_block_carry_group_G_N01864 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.block_carry.group_G.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.group_G.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.group_G.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.group_G.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.group_G.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.group_G.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.group_G.G3=adder_block_1_N02166)
_    _(adder.block_1.block_carry.group_G.G3B=adder_block_1_N02170)
_    _(adder.block_1.block_carry.group_G.GG=adder_N62329)
_    _(adder.block_1.block_carry.group_G.GGB=adder_N62333)
_    _(adder.block_1.block_carry.group_G.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.group_G.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.group_G.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.group_G.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.group_G.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.group_G.P3=adder_block_1_N02158)
_    _(adder.block_1.block_carry.group_G.P3B=adder_block_1_N02162)
_    _(adder.block_1.block_carry.group_G.VDD=VDD)
_    adder.block_1.block_carry.group_P(GND=0 VDD=VDD P0=adder_block_1_N02080 P0B=adder_block_1_N02084 P1=adder_block_1_N02080 P1B=
+adder_block_1_N02084 P2=adder_block_1_N02080 P2B=adder_block_1_N02084 P3=adder_block_1_N02080 P3B=adder_block_1_N02084 PGB=
+adder_N62325 PG=adder_N62321 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1)
_    adder.block_1.block_carry.group_P.DCML(VDD=VDD CLK=adder_block_1_block_carry_group_P_N02485 OUTL=adder_N62325 GND=0 OUTR=
+adder_N62321 NR=adder_block_1_block_carry_group_P_N02501 NL=adder_block_1_block_carry_group_P_N02497 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_block_carry_group_P_DCML_M4          adder.block_1.block_carry.group_P.DCML.M4(d=adder_N62325 g=adder_N62321
+s=adder_block_1_block_carry_group_P_DCML_N00757 s=adder_block_1_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M9          adder.block_1.block_carry.group_P.DCML.M9(d=adder_N62321 g=adder_N62325
+s=adder_block_1_block_carry_group_P_DCML_N00714 s=adder_block_1_block_carry_group_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M14         
+adder.block_1.block_carry.group_P.DCML.M14(d=adder_block_1_block_carry_group_P_DCML_N00753
+g=adder_block_1_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M2          adder.block_1.block_carry.group_P.DCML.M2(d=adder_N62325 g=adder_N62321 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M7          adder.block_1.block_carry.group_P.DCML.M7(d=adder_N62325
+g=adder_block_1_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M12         
+adder.block_1.block_carry.group_P.DCML.M12(d=adder_block_1_block_carry_group_P_DCML_N00710
+g=adder_block_1_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M5         
+adder.block_1.block_carry.group_P.DCML.M5(d=adder_block_1_block_carry_group_P_DCML_N00757
+g=adder_block_1_block_carry_group_P_N02485 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M10          adder.block_1.block_carry.group_P.DCML.M10(d=adder_N62325 g=adder_N62321
+s=adder_block_1_block_carry_group_P_DCML_N00753 s=adder_block_1_block_carry_group_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M15         
+adder.block_1.block_carry.group_P.DCML.M15(d=adder_block_1_block_carry_group_P_DCML_N00745
+g=adder_block_1_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M3          adder.block_1.block_carry.group_P.DCML.M3(d=adder_N62321 g=adder_N62325
+s=adder_block_1_block_carry_group_P_DCML_N00757 s=adder_block_1_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M8         
+adder.block_1.block_carry.group_P.DCML.M8(d=adder_block_1_block_carry_group_P_N02497 g=adder_N62321
+s=adder_block_1_block_carry_group_P_DCML_N00710 s=adder_block_1_block_carry_group_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M13         
+adder.block_1.block_carry.group_P.DCML.M13(d=adder_block_1_block_carry_group_P_DCML_N00714
+g=adder_block_1_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M1          adder.block_1.block_carry.group_P.DCML.M1(d=adder_N62321 g=adder_N62325 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M6          adder.block_1.block_carry.group_P.DCML.M6(d=adder_N62321
+g=adder_block_1_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_DCML_M11         
+adder.block_1.block_carry.group_P.DCML.M11(d=adder_block_1_block_carry_group_P_N02501 g=adder_N62325
+s=adder_block_1_block_carry_group_P_DCML_N00745 s=adder_block_1_block_carry_group_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.group_P.DCML.CLK=adder_block_1_block_carry_group_P_N02485)
_    _(adder.block_1.block_carry.group_P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.group_P.DCML.NL=adder_block_1_block_carry_group_P_N02497)
_    _(adder.block_1.block_carry.group_P.DCML.NR=adder_block_1_block_carry_group_P_N02501)
_    _(adder.block_1.block_carry.group_P.DCML.OUTL=adder_N62325)
_    _(adder.block_1.block_carry.group_P.DCML.OUTR=adder_N62321)
_    _(adder.block_1.block_carry.group_P.DCML.VDD=VDD)
_    adder.block_1.block_carry.group_P.PG_DIFF_NET(P0B=adder_block_1_N02084 P0=adder_block_1_N02080 P3=adder_block_1_N02080 VDD=VDD
+ P3B=adder_block_1_N02084 P1B=adder_block_1_N02084 P1=adder_block_1_N02080 P2B=adder_block_1_N02084 P2=adder_block_1_N02080 PGB=
+adder_block_1_block_carry_group_P_N02497 PG=adder_block_1_block_carry_group_P_N02501 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M8         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M8(d=adder_block_1_block_carry_group_P_N02501 g=adder_block_1_N02084
+s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3674@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M2         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M2(d=adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 g=adder_block_1_N02084
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M7         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M7(d=adder_block_1_block_carry_group_P_N02497 g=adder_block_1_N02080
+s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3642@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M4         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M4(d=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 g=adder_block_1_N02084
+s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1993@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M1         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M1(d=adder_block_1_block_carry_group_P_N02497 g=adder_block_1_N02080 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1915@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M3         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M3(d=adder_block_1_block_carry_group_P_N02497 g=adder_block_1_N02080
+s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1967@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M6         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M6(d=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03885 g=adder_block_1_N02084
+s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3497@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_group_P_PG_DIFF_NET_M5         
+adder.block_1.block_carry.group_P.PG_DIFF_NET.M5(d=adder_block_1_block_carry_group_P_N02497 g=adder_block_1_N02080
+s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_1_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3465@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P1=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P1B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P2=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P2B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P3=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.P3B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.PG=adder_block_1_block_carry_group_P_N02501)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.PGB=adder_block_1_block_carry_group_P_N02497)
_    _(adder.block_1.block_carry.group_P.PG_DIFF_NET.VDD=VDD)
V_adder_block_1_block_carry_group_P_LEVEL_2_CLOCK         
+adder.block_1.block_carry.group_P.LEVEL_2_CLOCK(+=adder_block_1_block_carry_group_P_N02485 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.block_carry.group_P.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.group_P.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.P1=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.P1B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.P2=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.P2B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.P3=adder_block_1_N02080)
_    _(adder.block_1.block_carry.group_P.P3B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.group_P.PG=adder_N62321)
_    _(adder.block_1.block_carry.group_P.PGB=adder_N62325)
_    _(adder.block_1.block_carry.group_P.VDD=VDD)
_    adder.block_1.block_carry.C1(GND=0 VDD=VDD Ci=adder_N63358 CiB=adder_N63362 P0=adder_block_1_N02080 P0B=adder_block_1_N02084 
+G0=adder_block_1_N02088 G0B=adder_block_1_N02092 Co0=adder_block_1_N01600 Co0B=adder_block_1_N01593 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1)
_    adder.block_1.block_carry.C1.Co0_DIFF_NET(VDD=VDD Ci=adder_N63358 CiB=adder_N63362 P0=adder_block_1_N02080 G0B=
+adder_block_1_N02092 Co0=adder_block_1_block_carry_C1_N00845 Co0B=adder_block_1_block_carry_C1_N00841 G0=adder_block_1_N02088 P0B=
+adder_block_1_N02084 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1)
M_adder_block_1_block_carry_C1_Co0_DIFF_NET_M2         
+adder.block_1.block_carry.C1.Co0_DIFF_NET.M2(d=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00302 g=adder_block_1_N02088 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_Co0_DIFF_NET_M5         
+adder.block_1.block_carry.C1.Co0_DIFF_NET.M5(d=adder_block_1_block_carry_C1_N00845 g=adder_N63362
+s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS224@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_Co0_DIFF_NET_M3         
+adder.block_1.block_carry.C1.Co0_DIFF_NET.M3(d=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00314 g=adder_block_1_N02084
+s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_Co0_DIFF_NET_M6         
+adder.block_1.block_carry.C1.Co0_DIFF_NET.M6(d=adder_block_1_block_carry_C1_N00841 g=adder_N63358
+s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS264@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_Co0_DIFF_NET_M1         
+adder.block_1.block_carry.C1.Co0_DIFF_NET.M1(d=adder_block_1_block_carry_C1_N00845 g=adder_block_1_N02092 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_Co0_DIFF_NET_M4         
+adder.block_1.block_carry.C1.Co0_DIFF_NET.M4(d=adder_block_1_block_carry_C1_N00841 g=adder_block_1_N02080
+s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_1_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.Co0=adder_block_1_block_carry_C1_N00845)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.Co0B=adder_block_1_block_carry_C1_N00841)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C1.Co0_DIFF_NET.VDD=VDD)
_    adder.block_1.block_carry.C1.DCML(VDD=VDD CLK=adder_block_1_block_carry_C1_N00829 OUTL=adder_block_1_N01593 GND=0 OUTR=
+adder_block_1_N01600 NR=adder_block_1_block_carry_C1_N00845 NL=adder_block_1_block_carry_C1_N00841 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_block_carry_C1_DCML_M13          adder.block_1.block_carry.C1.DCML.M13(d=adder_block_1_block_carry_C1_DCML_N00714
+g=adder_block_1_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M11          adder.block_1.block_carry.C1.DCML.M11(d=adder_block_1_block_carry_C1_N00845
+g=adder_block_1_N01593 s=adder_block_1_block_carry_C1_DCML_N00745 s=adder_block_1_block_carry_C1_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M9          adder.block_1.block_carry.C1.DCML.M9(d=adder_block_1_N01600 g=adder_block_1_N01593
+s=adder_block_1_block_carry_C1_DCML_N00714 s=adder_block_1_block_carry_C1_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M2          adder.block_1.block_carry.C1.DCML.M2(d=adder_block_1_N01593 g=adder_block_1_N01600
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M7          adder.block_1.block_carry.C1.DCML.M7(d=adder_block_1_N01593
+g=adder_block_1_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M5          adder.block_1.block_carry.C1.DCML.M5(d=adder_block_1_block_carry_C1_DCML_N00757
+g=adder_block_1_block_carry_C1_N00829 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M14          adder.block_1.block_carry.C1.DCML.M14(d=adder_block_1_block_carry_C1_DCML_N00753
+g=adder_block_1_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M12          adder.block_1.block_carry.C1.DCML.M12(d=adder_block_1_block_carry_C1_DCML_N00710
+g=adder_block_1_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M3          adder.block_1.block_carry.C1.DCML.M3(d=adder_block_1_N01600 g=adder_block_1_N01593
+s=adder_block_1_block_carry_C1_DCML_N00757 s=adder_block_1_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M10          adder.block_1.block_carry.C1.DCML.M10(d=adder_block_1_N01593
+g=adder_block_1_N01600 s=adder_block_1_block_carry_C1_DCML_N00753 s=adder_block_1_block_carry_C1_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M8          adder.block_1.block_carry.C1.DCML.M8(d=adder_block_1_block_carry_C1_N00841
+g=adder_block_1_N01600 s=adder_block_1_block_carry_C1_DCML_N00710 s=adder_block_1_block_carry_C1_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M1          adder.block_1.block_carry.C1.DCML.M1(d=adder_block_1_N01600 g=adder_block_1_N01593
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M6          adder.block_1.block_carry.C1.DCML.M6(d=adder_block_1_N01600
+g=adder_block_1_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M4          adder.block_1.block_carry.C1.DCML.M4(d=adder_block_1_N01593 g=adder_block_1_N01600
+s=adder_block_1_block_carry_C1_DCML_N00757 s=adder_block_1_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C1_DCML_M15          adder.block_1.block_carry.C1.DCML.M15(d=adder_block_1_block_carry_C1_DCML_N00745
+g=adder_block_1_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C1.DCML.CLK=adder_block_1_block_carry_C1_N00829)
_    _(adder.block_1.block_carry.C1.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C1.DCML.NL=adder_block_1_block_carry_C1_N00841)
_    _(adder.block_1.block_carry.C1.DCML.NR=adder_block_1_block_carry_C1_N00845)
_    _(adder.block_1.block_carry.C1.DCML.OUTL=adder_block_1_N01593)
_    _(adder.block_1.block_carry.C1.DCML.OUTR=adder_block_1_N01600)
_    _(adder.block_1.block_carry.C1.DCML.VDD=VDD)
V_adder_block_1_block_carry_C1_LEVEL_3_CLOCK         
+adder.block_1.block_carry.C1.LEVEL_3_CLOCK(+=adder_block_1_block_carry_C1_N00829 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.block_carry.C1.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C1.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C1.Co0=adder_block_1_N01600)
_    _(adder.block_1.block_carry.C1.Co0B=adder_block_1_N01593)
_    _(adder.block_1.block_carry.C1.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C1.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C1.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C1.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C1.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C1.VDD=VDD)
_    adder.block_1.block_carry.C2(GND=0 VDD=VDD Ci=adder_N63358 CiB=adder_N63362 P0=adder_block_1_N02080 P0B=adder_block_1_N02084 
+G0=adder_block_1_N02088 G0B=adder_block_1_N02092 Co1=adder_block_1_N01614 Co1B=adder_block_1_N01607 P1=adder_block_1_N02096 P1B=
+adder_block_1_N02100 G1=adder_block_1_N02104 G1B=adder_block_1_N02108 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1)
V_adder_block_1_block_carry_C2_LEVEL_3_CLOCK         
+adder.block_1.block_carry.C2.LEVEL_3_CLOCK(+=adder_block_1_block_carry_C2_N07582 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):INS7730@SOURCE.VPULSE.Normal(chips)
_    adder.block_1.block_carry.C2.Co1_DIFF_NET(VDD=VDD G1=adder_block_1_N02104 P1=adder_block_1_N02096 G0=adder_block_1_N02088 Co1=
+adder_block_1_block_carry_C2_N07602 G0B=adder_block_1_N02092 P1B=adder_block_1_N02100 G1B=adder_block_1_N02108 P0=
+adder_block_1_N02080 P0B=adder_block_1_N02084 Ci=adder_N63358 CiB=adder_N63362 Co1B=adder_block_1_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M6         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M6(d=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01140 g=adder_block_1_N02088
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1038@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M9         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M9(d=adder_block_1_block_carry_C2_N07602 g=adder_N63362
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1770@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M5         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M5(d=adder_block_1_block_carry_C2_N07602 g=adder_block_1_N02092
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1006@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M4         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M4(d=adder_block_1_block_carry_C2_N07596 g=adder_block_1_N02096
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS974@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M8         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M8(d=adder_block_1_block_carry_C2_N07596 g=adder_block_1_N02080
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1570@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M3         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M3(d=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01098 g=adder_block_1_N02100
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS942@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M7         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M7(d=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01634 g=adder_block_1_N02084
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1538@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M2         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M2(d=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01086 g=adder_block_1_N02104 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS910@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M1         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M1(d=adder_block_1_block_carry_C2_N07602 g=adder_block_1_N02108 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS878@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_Co1_DIFF_NET_M10         
+adder.block_1.block_carry.C2.Co1_DIFF_NET.M10(d=adder_block_1_block_carry_C2_N07596 g=adder_N63358
+s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_1_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1802@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.Co1=adder_block_1_block_carry_C2_N07602)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.Co1B=adder_block_1_block_carry_C2_N07596)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.C2.Co1_DIFF_NET.VDD=VDD)
_    adder.block_1.block_carry.C2.DCML(VDD=VDD CLK=adder_block_1_block_carry_C2_N07582 OUTL=adder_block_1_N01607 GND=0 OUTR=
+adder_block_1_N01614 NR=adder_block_1_block_carry_C2_N07602 NL=adder_block_1_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_block_carry_C2_DCML_M13          adder.block_1.block_carry.C2.DCML.M13(d=adder_block_1_block_carry_C2_DCML_N00714
+g=adder_block_1_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M11          adder.block_1.block_carry.C2.DCML.M11(d=adder_block_1_block_carry_C2_N07602
+g=adder_block_1_N01607 s=adder_block_1_block_carry_C2_DCML_N00745 s=adder_block_1_block_carry_C2_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M9          adder.block_1.block_carry.C2.DCML.M9(d=adder_block_1_N01614 g=adder_block_1_N01607
+s=adder_block_1_block_carry_C2_DCML_N00714 s=adder_block_1_block_carry_C2_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M2          adder.block_1.block_carry.C2.DCML.M2(d=adder_block_1_N01607 g=adder_block_1_N01614
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M7          adder.block_1.block_carry.C2.DCML.M7(d=adder_block_1_N01607
+g=adder_block_1_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M5          adder.block_1.block_carry.C2.DCML.M5(d=adder_block_1_block_carry_C2_DCML_N00757
+g=adder_block_1_block_carry_C2_N07582 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M14          adder.block_1.block_carry.C2.DCML.M14(d=adder_block_1_block_carry_C2_DCML_N00753
+g=adder_block_1_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M12          adder.block_1.block_carry.C2.DCML.M12(d=adder_block_1_block_carry_C2_DCML_N00710
+g=adder_block_1_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M3          adder.block_1.block_carry.C2.DCML.M3(d=adder_block_1_N01614 g=adder_block_1_N01607
+s=adder_block_1_block_carry_C2_DCML_N00757 s=adder_block_1_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M10          adder.block_1.block_carry.C2.DCML.M10(d=adder_block_1_N01607
+g=adder_block_1_N01614 s=adder_block_1_block_carry_C2_DCML_N00753 s=adder_block_1_block_carry_C2_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M8          adder.block_1.block_carry.C2.DCML.M8(d=adder_block_1_block_carry_C2_N07596
+g=adder_block_1_N01614 s=adder_block_1_block_carry_C2_DCML_N00710 s=adder_block_1_block_carry_C2_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M1          adder.block_1.block_carry.C2.DCML.M1(d=adder_block_1_N01614 g=adder_block_1_N01607
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M6          adder.block_1.block_carry.C2.DCML.M6(d=adder_block_1_N01614
+g=adder_block_1_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M4          adder.block_1.block_carry.C2.DCML.M4(d=adder_block_1_N01607 g=adder_block_1_N01614
+s=adder_block_1_block_carry_C2_DCML_N00757 s=adder_block_1_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C2_DCML_M15          adder.block_1.block_carry.C2.DCML.M15(d=adder_block_1_block_carry_C2_DCML_N00745
+g=adder_block_1_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C2.DCML.CLK=adder_block_1_block_carry_C2_N07582)
_    _(adder.block_1.block_carry.C2.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C2.DCML.NL=adder_block_1_block_carry_C2_N07596)
_    _(adder.block_1.block_carry.C2.DCML.NR=adder_block_1_block_carry_C2_N07602)
_    _(adder.block_1.block_carry.C2.DCML.OUTL=adder_block_1_N01607)
_    _(adder.block_1.block_carry.C2.DCML.OUTR=adder_block_1_N01614)
_    _(adder.block_1.block_carry.C2.DCML.VDD=VDD)
_    _(adder.block_1.block_carry.C2.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C2.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C2.Co1=adder_block_1_N01614)
_    _(adder.block_1.block_carry.C2.Co1B=adder_block_1_N01607)
_    _(adder.block_1.block_carry.C2.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C2.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C2.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.C2.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.C2.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C2.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C2.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C2.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.C2.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.C2.VDD=VDD)
_    adder.block_1.block_carry.C3(GND=0 VDD=VDD Ci=adder_N63358 CiB=adder_N63362 P0=adder_block_1_N02080 P0B=adder_block_1_N02084 
+G0=adder_block_1_N02088 G0B=adder_block_1_N02092 Co2=adder_block_1_N01628 Co2B=adder_block_1_N01621 P1=adder_block_1_N02096 P1B=
+adder_block_1_N02100 G1=adder_block_1_N02104 G1B=adder_block_1_N02108 P2=adder_block_1_N02112 P2B=adder_block_1_N02116 G2=
+adder_block_1_N02116 G2B=adder_block_1_N02154 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1)
_    adder.block_1.block_carry.C3.Co2_DIFF_NET(VDD=VDD G2=adder_block_1_N02116 P2=adder_block_1_N02112 G1=adder_block_1_N02104 Co2B
+=adder_block_1_block_carry_C3_N08483 Co2=adder_block_1_block_carry_C3_N08489 G1B=adder_block_1_N02108 P2B=adder_block_1_N02116 G2B
+=adder_block_1_N02154 P1=adder_block_1_N02096 P1B=adder_block_1_N02100 G0=adder_block_1_N02088 G0B=adder_block_1_N02092 P0B=
+adder_block_1_N02084 P0=adder_block_1_N02080 Ci=adder_N63358 CiB=adder_N63362 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M2         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M2(d=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02591 g=adder_block_1_N02116 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2415@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M1         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M1(d=adder_block_1_block_carry_C3_N08489 g=adder_block_1_N02154 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2383@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M10         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M10(d=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03784 g=adder_block_1_N02088
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2861@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M9         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M9(d=adder_block_1_block_carry_C3_N08489 g=adder_block_1_N02092
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2829@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M6         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M6(d=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02633 g=adder_block_1_N02104
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2543@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M12         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M12(d=adder_block_1_block_carry_C3_N08483 g=adder_block_1_N02080
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3750@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M5         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M5(d=adder_block_1_block_carry_C3_N08489 g=adder_block_1_N02108
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2511@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M11         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M11(d=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03814 g=adder_block_1_N02084
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3718@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M8         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M8(d=adder_block_1_block_carry_C3_N08483 g=adder_block_1_N02096
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2751@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M4         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M4(d=adder_block_1_block_carry_C3_N08483 g=adder_block_1_N02112
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2479@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M14         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M14(d=adder_block_1_block_carry_C3_N08483 g=adder_N63358
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3856@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M7         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M7(d=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02815 g=adder_block_1_N02100
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2719@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M3         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M3(d=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02603 g=adder_block_1_N02116
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2447@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_Co2_DIFF_NET_M13         
+adder.block_1.block_carry.C3.Co2_DIFF_NET.M13(d=adder_block_1_block_carry_C3_N08489
+s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_1_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3824@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.Co2=adder_block_1_block_carry_C3_N08489)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.Co2B=adder_block_1_block_carry_C3_N08483)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C3.Co2_DIFF_NET.VDD=VDD)
V_adder_block_1_block_carry_C3_LEVEL_3_CLOCK         
+adder.block_1.block_carry.C3.LEVEL_3_CLOCK(+=adder_block_1_block_carry_C3_N08469 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):INS8609@SOURCE.VPULSE.Normal(chips)
_    adder.block_1.block_carry.C3.DCML(VDD=VDD CLK=adder_block_1_block_carry_C3_N08469 OUTL=adder_block_1_N01621 GND=0 OUTR=
+adder_block_1_N01628 NR=adder_block_1_block_carry_C3_N08489 NL=adder_block_1_block_carry_C3_N08483 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_block_carry_C3_DCML_M13          adder.block_1.block_carry.C3.DCML.M13(d=adder_block_1_block_carry_C3_DCML_N00714
+g=adder_block_1_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M11          adder.block_1.block_carry.C3.DCML.M11(d=adder_block_1_block_carry_C3_N08489
+g=adder_block_1_N01621 s=adder_block_1_block_carry_C3_DCML_N00745 s=adder_block_1_block_carry_C3_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M9          adder.block_1.block_carry.C3.DCML.M9(d=adder_block_1_N01628 g=adder_block_1_N01621
+s=adder_block_1_block_carry_C3_DCML_N00714 s=adder_block_1_block_carry_C3_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M2          adder.block_1.block_carry.C3.DCML.M2(d=adder_block_1_N01621 g=adder_block_1_N01628
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M7          adder.block_1.block_carry.C3.DCML.M7(d=adder_block_1_N01621
+g=adder_block_1_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M5          adder.block_1.block_carry.C3.DCML.M5(d=adder_block_1_block_carry_C3_DCML_N00757
+g=adder_block_1_block_carry_C3_N08469 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M14          adder.block_1.block_carry.C3.DCML.M14(d=adder_block_1_block_carry_C3_DCML_N00753
+g=adder_block_1_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M12          adder.block_1.block_carry.C3.DCML.M12(d=adder_block_1_block_carry_C3_DCML_N00710
+g=adder_block_1_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M3          adder.block_1.block_carry.C3.DCML.M3(d=adder_block_1_N01628 g=adder_block_1_N01621
+s=adder_block_1_block_carry_C3_DCML_N00757 s=adder_block_1_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M10          adder.block_1.block_carry.C3.DCML.M10(d=adder_block_1_N01621
+g=adder_block_1_N01628 s=adder_block_1_block_carry_C3_DCML_N00753 s=adder_block_1_block_carry_C3_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M8          adder.block_1.block_carry.C3.DCML.M8(d=adder_block_1_block_carry_C3_N08483
+g=adder_block_1_N01628 s=adder_block_1_block_carry_C3_DCML_N00710 s=adder_block_1_block_carry_C3_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M1          adder.block_1.block_carry.C3.DCML.M1(d=adder_block_1_N01628 g=adder_block_1_N01621
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M6          adder.block_1.block_carry.C3.DCML.M6(d=adder_block_1_N01628
+g=adder_block_1_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M4          adder.block_1.block_carry.C3.DCML.M4(d=adder_block_1_N01621 g=adder_block_1_N01628
+s=adder_block_1_block_carry_C3_DCML_N00757 s=adder_block_1_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C3_DCML_M15          adder.block_1.block_carry.C3.DCML.M15(d=adder_block_1_block_carry_C3_DCML_N00745
+g=adder_block_1_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C3.DCML.CLK=adder_block_1_block_carry_C3_N08469)
_    _(adder.block_1.block_carry.C3.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C3.DCML.NL=adder_block_1_block_carry_C3_N08483)
_    _(adder.block_1.block_carry.C3.DCML.NR=adder_block_1_block_carry_C3_N08489)
_    _(adder.block_1.block_carry.C3.DCML.OUTL=adder_block_1_N01621)
_    _(adder.block_1.block_carry.C3.DCML.OUTR=adder_block_1_N01628)
_    _(adder.block_1.block_carry.C3.DCML.VDD=VDD)
_    _(adder.block_1.block_carry.C3.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C3.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C3.Co2=adder_block_1_N01628)
_    _(adder.block_1.block_carry.C3.Co2B=adder_block_1_N01621)
_    _(adder.block_1.block_carry.C3.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C3.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C3.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.C3.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.C3.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C3.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.C3.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C3.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C3.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C3.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.C3.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.C3.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.C3.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C3.VDD=VDD)
_    adder.block_1.block_carry.C4(GND=0 VDD=VDD Ci=adder_N63358 CiB=adder_N63362 P0=adder_block_1_N02080 P0B=adder_block_1_N02084 
+G0=adder_block_1_N02088 G0B=adder_block_1_N02092 Co3=adder_N05645 Co3B=adder_N20385 P1=adder_block_1_N02096 P1B=
+adder_block_1_N02100 G1=adder_block_1_N02104 G1B=adder_block_1_N02108 P2=adder_block_1_N02112 P2B=adder_block_1_N02116 G2=
+adder_block_1_N02116 G2B=adder_block_1_N02154 P3=adder_block_1_N02158 P3B=adder_block_1_N02162 G3=adder_block_1_N02166 G3B=
+adder_block_1_N02170 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1)
_    adder.block_1.block_carry.C4.DCML(VDD=VDD CLK=adder_block_1_block_carry_C4_N09458 OUTL=adder_N20385 GND=0 OUTR=adder_N05645 NR
+=adder_block_1_block_carry_C4_N09478 NL=adder_block_1_block_carry_C4_N09472 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_block_carry_C4_DCML_M13          adder.block_1.block_carry.C4.DCML.M13(d=adder_block_1_block_carry_C4_DCML_N00714
+g=adder_block_1_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M11          adder.block_1.block_carry.C4.DCML.M11(d=adder_block_1_block_carry_C4_N09478
+g=adder_N20385 s=adder_block_1_block_carry_C4_DCML_N00745 s=adder_block_1_block_carry_C4_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M9          adder.block_1.block_carry.C4.DCML.M9(d=adder_N05645 g=adder_N20385
+s=adder_block_1_block_carry_C4_DCML_N00714 s=adder_block_1_block_carry_C4_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M2          adder.block_1.block_carry.C4.DCML.M2(d=adder_N20385 g=adder_N05645 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M7          adder.block_1.block_carry.C4.DCML.M7(d=adder_N20385
+g=adder_block_1_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M5          adder.block_1.block_carry.C4.DCML.M5(d=adder_block_1_block_carry_C4_DCML_N00757
+g=adder_block_1_block_carry_C4_N09458 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M14          adder.block_1.block_carry.C4.DCML.M14(d=adder_block_1_block_carry_C4_DCML_N00753
+g=adder_block_1_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M12          adder.block_1.block_carry.C4.DCML.M12(d=adder_block_1_block_carry_C4_DCML_N00710
+g=adder_block_1_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M3          adder.block_1.block_carry.C4.DCML.M3(d=adder_N05645 g=adder_N20385
+s=adder_block_1_block_carry_C4_DCML_N00757 s=adder_block_1_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M10          adder.block_1.block_carry.C4.DCML.M10(d=adder_N20385 g=adder_N05645
+s=adder_block_1_block_carry_C4_DCML_N00753 s=adder_block_1_block_carry_C4_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M8          adder.block_1.block_carry.C4.DCML.M8(d=adder_block_1_block_carry_C4_N09472
+g=adder_N05645 s=adder_block_1_block_carry_C4_DCML_N00710 s=adder_block_1_block_carry_C4_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M1          adder.block_1.block_carry.C4.DCML.M1(d=adder_N05645 g=adder_N20385 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M6          adder.block_1.block_carry.C4.DCML.M6(d=adder_N05645
+g=adder_block_1_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M4          adder.block_1.block_carry.C4.DCML.M4(d=adder_N20385 g=adder_N05645
+s=adder_block_1_block_carry_C4_DCML_N00757 s=adder_block_1_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_DCML_M15          adder.block_1.block_carry.C4.DCML.M15(d=adder_block_1_block_carry_C4_DCML_N00745
+g=adder_block_1_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C4.DCML.CLK=adder_block_1_block_carry_C4_N09458)
_    _(adder.block_1.block_carry.C4.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C4.DCML.NL=adder_block_1_block_carry_C4_N09472)
_    _(adder.block_1.block_carry.C4.DCML.NR=adder_block_1_block_carry_C4_N09478)
_    _(adder.block_1.block_carry.C4.DCML.OUTL=adder_N20385)
_    _(adder.block_1.block_carry.C4.DCML.OUTR=adder_N05645)
_    _(adder.block_1.block_carry.C4.DCML.VDD=VDD)
V_adder_block_1_block_carry_C4_LEVEL_3_CLOCK         
+adder.block_1.block_carry.C4.LEVEL_3_CLOCK(+=adder_block_1_block_carry_C4_N09458 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):INS9598@SOURCE.VPULSE.Normal(chips)
_    adder.block_1.block_carry.C4.Co3_DIFF_NET(VDD=VDD G3=adder_block_1_N02166 P3=adder_block_1_N02158 G2=adder_block_1_N02116 Co3B
+=adder_block_1_block_carry_C4_N09472 Co3=adder_block_1_block_carry_C4_N09478 G2B=adder_block_1_N02154 P3B=adder_block_1_N02162 G3B
+=adder_block_1_N02170 P2=adder_block_1_N02112 P2B=adder_block_1_N02116 G1=adder_block_1_N02104 G1B=adder_block_1_N02108 P1B=
+adder_block_1_N02100 P1=adder_block_1_N02096 P0=adder_block_1_N02080 P0B=adder_block_1_N02084 Ci=adder_N63358 CiB=adder_N63362 G0B
+=adder_block_1_N02092 G0=adder_block_1_N02088 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M9         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M9(d=adder_block_1_block_carry_C4_N09478 g=adder_block_1_N02108
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5017@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M6         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M6(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04821 g=adder_block_1_N02116
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4731@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M5         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M5(d=adder_block_1_block_carry_C4_N09478 g=adder_block_1_N02154
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4699@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M12         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M12(d=adder_block_1_block_carry_C4_N09472 g=adder_block_1_N02096
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5159@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M14         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M14(d=adder_block_1_block_carry_C4_N09472 g=adder_block_1_N02080
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5839@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M16         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M16(d=adder_block_1_block_carry_C4_N09472 g=adder_N63358
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M4         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M4(d=adder_block_1_block_carry_C4_N09472 g=adder_block_1_N02158
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4667@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M8         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M8(d=adder_block_1_block_carry_C4_N09472 g=adder_block_1_N02112
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4939@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M11          adder.block_1.block_carry.C4.Co3_DIFF_NET.M11(g=adder_block_1_N02100
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5127@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M13         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M13(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05903 g=adder_block_1_N02084
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5807@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M15         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M15(d=adder_block_1_block_carry_C4_N09478 g=adder_N63362
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5909@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M3         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M3(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04791 g=adder_block_1_N02162
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4635@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M7         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M7(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04991 g=adder_block_1_N02116
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4907@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M18          adder.block_1.block_carry.C4.Co3_DIFF_NET.M18(d=N06657
+g=adder_block_1_N02088 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6609@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M2         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M2(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04779 g=adder_block_1_N02166 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M17         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M17(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05873 g=adder_block_1_N02092
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6577@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M1         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M1(d=adder_block_1_block_carry_C4_N09478 g=adder_block_1_N02170 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4571@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_block_carry_C4_Co3_DIFF_NET_M10         
+adder.block_1.block_carry.C4.Co3_DIFF_NET.M10(d=adder_block_1_block_carry_C4_Co3_DIFF_NET_N05193 g=adder_block_1_N02104
+s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_1_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5049@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.Co3=adder_block_1_block_carry_C4_N09478)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.Co3B=adder_block_1_block_carry_C4_N09472)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G3=adder_block_1_N02166)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.G3B=adder_block_1_N02170)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P3=adder_block_1_N02158)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.P3B=adder_block_1_N02162)
_    _(adder.block_1.block_carry.C4.Co3_DIFF_NET.VDD=VDD)
_    _(adder.block_1.block_carry.C4.Ci=adder_N63358)
_    _(adder.block_1.block_carry.C4.CiB=adder_N63362)
_    _(adder.block_1.block_carry.C4.Co3=adder_N05645)
_    _(adder.block_1.block_carry.C4.Co3B=adder_N20385)
_    _(adder.block_1.block_carry.C4.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.C4.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.C4.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.C4.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.C4.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C4.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.C4.G3=adder_block_1_N02166)
_    _(adder.block_1.block_carry.C4.G3B=adder_block_1_N02170)
_    _(adder.block_1.block_carry.C4.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.C4.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.C4.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.C4.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.C4.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.C4.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.C4.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.C4.P3=adder_block_1_N02158)
_    _(adder.block_1.block_carry.C4.P3B=adder_block_1_N02162)
_    _(adder.block_1.block_carry.C4.VDD=VDD)
_    _(adder.block_1.block_carry.C1=adder_block_1_N01593)
_    _(adder.block_1.block_carry.C1B=adder_block_1_N01600)
_    _(adder.block_1.block_carry.C2=adder_block_1_N01607)
_    _(adder.block_1.block_carry.C2B=adder_block_1_N01614)
_    _(adder.block_1.block_carry.C3=adder_block_1_N01621)
_    _(adder.block_1.block_carry.C3B=adder_block_1_N01628)
_    _(adder.block_1.block_carry.C4=adder_N20385)
_    _(adder.block_1.block_carry.C4B=adder_N05645)
_    _(adder.block_1.block_carry.Ci0=adder_N63358)
_    _(adder.block_1.block_carry.Ci0B=adder_N63362)
_    _(adder.block_1.block_carry.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.G0=adder_block_1_N02088)
_    _(adder.block_1.block_carry.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.G0B=adder_block_1_N02092)
_    _(adder.block_1.block_carry.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.G1=adder_block_1_N02104)
_    _(adder.block_1.block_carry.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.G1B=adder_block_1_N02108)
_    _(adder.block_1.block_carry.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.G2=adder_block_1_N02116)
_    _(adder.block_1.block_carry.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.G2B=adder_block_1_N02154)
_    _(adder.block_1.block_carry.G3=adder_block_1_N02166)
_    _(adder.block_1.block_carry.G3=adder_block_1_N02166)
_    _(adder.block_1.block_carry.G3B=adder_block_1_N02170)
_    _(adder.block_1.block_carry.G3B=adder_block_1_N02170)
_    _(adder.block_1.block_carry.GG=adder_N62329)
_    _(adder.block_1.block_carry.GGB=adder_N62333)
_    _(adder.block_1.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_1.block_carry.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.P0=adder_block_1_N02080)
_    _(adder.block_1.block_carry.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.P0B=adder_block_1_N02084)
_    _(adder.block_1.block_carry.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.P1=adder_block_1_N02096)
_    _(adder.block_1.block_carry.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.P1B=adder_block_1_N02100)
_    _(adder.block_1.block_carry.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.P2=adder_block_1_N02112)
_    _(adder.block_1.block_carry.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.P2B=adder_block_1_N02116)
_    _(adder.block_1.block_carry.P3=adder_block_1_N02158)
_    _(adder.block_1.block_carry.P3=adder_block_1_N02158)
_    _(adder.block_1.block_carry.P3B=adder_block_1_N02162)
_    _(adder.block_1.block_carry.P3B=adder_block_1_N02162)
_    _(adder.block_1.block_carry.PG=adder_N62321)
_    _(adder.block_1.block_carry.PGB=adder_N62325)
_    _(adder.block_1.block_carry.VDD=VDD)
_    _(adder.block_1.block_carry.VDD=VDD)
_    adder.block_1.digit2(GB=adder_block_1_N02154 G=adder_block_1_N02116 PB=adder_block_1_N02116 P=adder_block_1_N02112 VDD=VDD GND
+=0 A=A6 AB=A6 B=B6 BB=adder_N05325 CiB=adder_block_1_N01614 Ci=adder_block_1_N01607 S=S6 SB=SB6 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_1.digit2.S(P=adder_block_1_N02112 PB=adder_block_1_N02116 Ci=adder_block_1_N01607 CiB=adder_block_1_N01614 SB=SB6 
+S=S6 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_1.digit2.S.S_DIFF_NET(VDD=VDD Ci=adder_block_1_N01607 PB=adder_block_1_N02116 P=adder_block_1_N02112 SB=
+adder_block_1_digit2_S_N00090 S=adder_block_1_digit2_S_N00086 CiB=adder_block_1_N01614 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_1_digit2_S_S_DIFF_NET_M2          adder.block_1.digit2.S.S_DIFF_NET.M2(d=adder_block_1_digit2_S_S_DIFF_NET_N00298
+g=adder_block_1_N01607 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_S_DIFF_NET_M5          adder.block_1.digit2.S.S_DIFF_NET.M5(d=adder_block_1_digit2_S_N00086
+g=adder_block_1_N02116 s=adder_block_1_digit2_S_S_DIFF_NET_N00298 s=adder_block_1_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_S_DIFF_NET_M3          adder.block_1.digit2.S.S_DIFF_NET.M3(d=adder_block_1_digit2_S_N00090
+g=adder_block_1_N02116 s=adder_block_1_digit2_S_S_DIFF_NET_N00294 s=adder_block_1_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_S_DIFF_NET_M1          adder.block_1.digit2.S.S_DIFF_NET.M1(d=adder_block_1_digit2_S_S_DIFF_NET_N00294
+g=adder_block_1_N01614 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_S_DIFF_NET_M6          adder.block_1.digit2.S.S_DIFF_NET.M6(d=adder_block_1_digit2_S_N00090
+g=adder_block_1_N02112 s=adder_block_1_digit2_S_S_DIFF_NET_N00298 s=adder_block_1_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_S_DIFF_NET_M4          adder.block_1.digit2.S.S_DIFF_NET.M4(d=adder_block_1_digit2_S_N00086
+g=adder_block_1_N02112 s=adder_block_1_digit2_S_S_DIFF_NET_N00294 s=adder_block_1_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit2.S.S_DIFF_NET.Ci=adder_block_1_N01607)
_    _(adder.block_1.digit2.S.S_DIFF_NET.CiB=adder_block_1_N01614)
_    _(adder.block_1.digit2.S.S_DIFF_NET.P=adder_block_1_N02112)
_    _(adder.block_1.digit2.S.S_DIFF_NET.PB=adder_block_1_N02116)
_    _(adder.block_1.digit2.S.S_DIFF_NET.S=adder_block_1_digit2_S_N00086)
_    _(adder.block_1.digit2.S.S_DIFF_NET.SB=adder_block_1_digit2_S_N00090)
_    _(adder.block_1.digit2.S.S_DIFF_NET.VDD=VDD)
_    adder.block_1.digit2.S.DCML(VDD=VDD CLK=adder_block_1_digit2_S_N00078 OUTL=SB6 GND=0 OUTR=S6 NR=adder_block_1_digit2_S_N00086 
+NL=adder_block_1_digit2_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit2_S_DCML_M4          adder.block_1.digit2.S.DCML.M4(d=SB6 g=S6 s=adder_block_1_digit2_S_DCML_N00757
+s=adder_block_1_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M9          adder.block_1.digit2.S.DCML.M9(d=S6 g=SB6 s=adder_block_1_digit2_S_DCML_N00714
+s=adder_block_1_digit2_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M14          adder.block_1.digit2.S.DCML.M14(d=adder_block_1_digit2_S_DCML_N00753
+g=adder_block_1_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M2          adder.block_1.digit2.S.DCML.M2(d=SB6 g=S6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M7          adder.block_1.digit2.S.DCML.M7(d=SB6 g=adder_block_1_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M12          adder.block_1.digit2.S.DCML.M12(d=adder_block_1_digit2_S_DCML_N00710
+g=adder_block_1_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M5          adder.block_1.digit2.S.DCML.M5(d=adder_block_1_digit2_S_DCML_N00757
+g=adder_block_1_digit2_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M10          adder.block_1.digit2.S.DCML.M10(d=SB6 g=S6 s=adder_block_1_digit2_S_DCML_N00753
+s=adder_block_1_digit2_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M15          adder.block_1.digit2.S.DCML.M15(d=adder_block_1_digit2_S_DCML_N00745
+g=adder_block_1_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M3          adder.block_1.digit2.S.DCML.M3(d=S6 g=SB6 s=adder_block_1_digit2_S_DCML_N00757
+s=adder_block_1_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M8          adder.block_1.digit2.S.DCML.M8(d=adder_block_1_digit2_S_N00090 g=S6
+s=adder_block_1_digit2_S_DCML_N00710 s=adder_block_1_digit2_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M13          adder.block_1.digit2.S.DCML.M13(d=adder_block_1_digit2_S_DCML_N00714
+g=adder_block_1_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M1          adder.block_1.digit2.S.DCML.M1(d=S6 g=SB6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M6          adder.block_1.digit2.S.DCML.M6(d=S6 g=adder_block_1_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_S_DCML_M11          adder.block_1.digit2.S.DCML.M11(d=adder_block_1_digit2_S_N00086 g=SB6
+s=adder_block_1_digit2_S_DCML_N00745 s=adder_block_1_digit2_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit2.S.DCML.CLK=adder_block_1_digit2_S_N00078)
_    _(adder.block_1.digit2.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.S.DCML.NL=adder_block_1_digit2_S_N00090)
_    _(adder.block_1.digit2.S.DCML.NR=adder_block_1_digit2_S_N00086)
_    _(adder.block_1.digit2.S.DCML.OUTL=SB6)
_    _(adder.block_1.digit2.S.DCML.OUTR=S6)
_    _(adder.block_1.digit2.S.DCML.VDD=VDD)
V_adder_block_1_digit2_S_LEVEL_4_CLOCK          adder.block_1.digit2.S.LEVEL_4_CLOCK(+=adder_block_1_digit2_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit2.S.Ci=adder_block_1_N01607)
_    _(adder.block_1.digit2.S.CiB=adder_block_1_N01614)
_    _(adder.block_1.digit2.S.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.S.P=adder_block_1_N02112)
_    _(adder.block_1.digit2.S.PB=adder_block_1_N02116)
_    _(adder.block_1.digit2.S.S=S6)
_    _(adder.block_1.digit2.S.SB=SB6)
_    _(adder.block_1.digit2.S.VDD=VDD)
_    adder.block_1.digit2.P(A=A6 AB=A6 B=B6 BB=adder_N05325 PB=adder_block_1_N02116 P=adder_block_1_N02112 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_1.digit2.P.P_DIFF_NET(VDD=VDD A=A6 BB=adder_N05325 B=B6 PB=adder_block_1_digit2_P_N00404 P=
+adder_block_1_digit2_P_N00400 AB=A6 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_1_digit2_P_P_DIFF_NET_M4          adder.block_1.digit2.P.P_DIFF_NET.M4(d=adder_block_1_digit2_P_N00400 g=B6
+s=adder_block_1_digit2_P_P_DIFF_NET_N00761 s=adder_block_1_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_P_DIFF_NET_M6          adder.block_1.digit2.P.P_DIFF_NET.M6(d=adder_block_1_digit2_P_N00404 g=B6
+s=adder_block_1_digit2_P_P_DIFF_NET_N00765 s=adder_block_1_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_P_DIFF_NET_M1          adder.block_1.digit2.P.P_DIFF_NET.M1(d=adder_block_1_digit2_P_P_DIFF_NET_N00761
+g=A6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_P_DIFF_NET_M3          adder.block_1.digit2.P.P_DIFF_NET.M3(d=adder_block_1_digit2_P_N00404
+g=adder_N05325 s=adder_block_1_digit2_P_P_DIFF_NET_N00761 s=adder_block_1_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_P_DIFF_NET_M5          adder.block_1.digit2.P.P_DIFF_NET.M5(d=adder_block_1_digit2_P_N00400
+g=adder_N05325 s=adder_block_1_digit2_P_P_DIFF_NET_N00765 s=adder_block_1_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_P_DIFF_NET_M2          adder.block_1.digit2.P.P_DIFF_NET.M2(d=adder_block_1_digit2_P_P_DIFF_NET_N00765
+g=A6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit2.P.P_DIFF_NET.A=A6)
_    _(adder.block_1.digit2.P.P_DIFF_NET.AB=A6)
_    _(adder.block_1.digit2.P.P_DIFF_NET.B=B6)
_    _(adder.block_1.digit2.P.P_DIFF_NET.BB=adder_N05325)
_    _(adder.block_1.digit2.P.P_DIFF_NET.P=adder_block_1_digit2_P_N00400)
_    _(adder.block_1.digit2.P.P_DIFF_NET.PB=adder_block_1_digit2_P_N00404)
_    _(adder.block_1.digit2.P.P_DIFF_NET.VDD=VDD)
_    adder.block_1.digit2.P.DCML(VDD=VDD CLK=adder_block_1_digit2_P_N00392 OUTL=adder_block_1_N02116 GND=0 OUTR=
+adder_block_1_N02112 NR=adder_block_1_digit2_P_N00400 NL=adder_block_1_digit2_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit2_P_DCML_M4          adder.block_1.digit2.P.DCML.M4(d=adder_block_1_N02116 g=adder_block_1_N02112
+s=adder_block_1_digit2_P_DCML_N00757 s=adder_block_1_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M9          adder.block_1.digit2.P.DCML.M9(d=adder_block_1_N02112 g=adder_block_1_N02116
+s=adder_block_1_digit2_P_DCML_N00714 s=adder_block_1_digit2_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M14          adder.block_1.digit2.P.DCML.M14(d=adder_block_1_digit2_P_DCML_N00753
+g=adder_block_1_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M2          adder.block_1.digit2.P.DCML.M2(d=adder_block_1_N02116 g=adder_block_1_N02112 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M7          adder.block_1.digit2.P.DCML.M7(d=adder_block_1_N02116 g=adder_block_1_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M12          adder.block_1.digit2.P.DCML.M12(d=adder_block_1_digit2_P_DCML_N00710
+g=adder_block_1_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M5          adder.block_1.digit2.P.DCML.M5(d=adder_block_1_digit2_P_DCML_N00757
+g=adder_block_1_digit2_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M10          adder.block_1.digit2.P.DCML.M10(d=adder_block_1_N02116 g=adder_block_1_N02112
+s=adder_block_1_digit2_P_DCML_N00753 s=adder_block_1_digit2_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M15          adder.block_1.digit2.P.DCML.M15(d=adder_block_1_digit2_P_DCML_N00745
+g=adder_block_1_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M3          adder.block_1.digit2.P.DCML.M3(d=adder_block_1_N02112 g=adder_block_1_N02116
+s=adder_block_1_digit2_P_DCML_N00757 s=adder_block_1_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M8          adder.block_1.digit2.P.DCML.M8(d=adder_block_1_digit2_P_N00404 g=adder_block_1_N02112
+s=adder_block_1_digit2_P_DCML_N00710 s=adder_block_1_digit2_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M13          adder.block_1.digit2.P.DCML.M13(d=adder_block_1_digit2_P_DCML_N00714
+g=adder_block_1_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M1          adder.block_1.digit2.P.DCML.M1(d=adder_block_1_N02112 g=adder_block_1_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M6          adder.block_1.digit2.P.DCML.M6(d=adder_block_1_N02112 g=adder_block_1_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_P_DCML_M11          adder.block_1.digit2.P.DCML.M11(d=adder_block_1_digit2_P_N00400 g=adder_block_1_N02116
+s=adder_block_1_digit2_P_DCML_N00745 s=adder_block_1_digit2_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit2.P.DCML.CLK=adder_block_1_digit2_P_N00392)
_    _(adder.block_1.digit2.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.P.DCML.NL=adder_block_1_digit2_P_N00404)
_    _(adder.block_1.digit2.P.DCML.NR=adder_block_1_digit2_P_N00400)
_    _(adder.block_1.digit2.P.DCML.OUTL=adder_block_1_N02116)
_    _(adder.block_1.digit2.P.DCML.OUTR=adder_block_1_N02112)
_    _(adder.block_1.digit2.P.DCML.VDD=VDD)
V_adder_block_1_digit2_P_LEVEL_1_CLOCK          adder.block_1.digit2.P.LEVEL_1_CLOCK(+=adder_block_1_digit2_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit2.P.A=A6)
_    _(adder.block_1.digit2.P.AB=A6)
_    _(adder.block_1.digit2.P.B=B6)
_    _(adder.block_1.digit2.P.BB=adder_N05325)
_    _(adder.block_1.digit2.P.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.P.P=adder_block_1_N02112)
_    _(adder.block_1.digit2.P.PB=adder_block_1_N02116)
_    _(adder.block_1.digit2.P.VDD=VDD)
_    adder.block_1.digit2.G(G=adder_block_1_N02116 GB=adder_block_1_N02154 GND=0 VDD=VDD A=A6 AB=A6 B=B6 BB=adder_N05325 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_1.digit2.G.DCML(VDD=VDD CLK=adder_block_1_digit2_G_N00394 OUTL=adder_block_1_N02154 GND=0 OUTR=
+adder_block_1_N02116 NR=adder_block_1_digit2_G_N00410 NL=adder_block_1_digit2_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit2_G_DCML_M4          adder.block_1.digit2.G.DCML.M4(d=adder_block_1_N02154 g=adder_block_1_N02116
+s=adder_block_1_digit2_G_DCML_N00757 s=adder_block_1_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M9          adder.block_1.digit2.G.DCML.M9(d=adder_block_1_N02116 g=adder_block_1_N02154
+s=adder_block_1_digit2_G_DCML_N00714 s=adder_block_1_digit2_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M14          adder.block_1.digit2.G.DCML.M14(d=adder_block_1_digit2_G_DCML_N00753
+g=adder_block_1_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M2          adder.block_1.digit2.G.DCML.M2(d=adder_block_1_N02154 g=adder_block_1_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M7          adder.block_1.digit2.G.DCML.M7(d=adder_block_1_N02154 g=adder_block_1_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M12          adder.block_1.digit2.G.DCML.M12(d=adder_block_1_digit2_G_DCML_N00710
+g=adder_block_1_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M5          adder.block_1.digit2.G.DCML.M5(d=adder_block_1_digit2_G_DCML_N00757
+g=adder_block_1_digit2_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M10          adder.block_1.digit2.G.DCML.M10(d=adder_block_1_N02154 g=adder_block_1_N02116
+s=adder_block_1_digit2_G_DCML_N00753 s=adder_block_1_digit2_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M15          adder.block_1.digit2.G.DCML.M15(d=adder_block_1_digit2_G_DCML_N00745
+g=adder_block_1_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M3          adder.block_1.digit2.G.DCML.M3(d=adder_block_1_N02116 g=adder_block_1_N02154
+s=adder_block_1_digit2_G_DCML_N00757 s=adder_block_1_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M8          adder.block_1.digit2.G.DCML.M8(d=adder_block_1_digit2_G_N00406 g=adder_block_1_N02116
+s=adder_block_1_digit2_G_DCML_N00710 s=adder_block_1_digit2_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M13          adder.block_1.digit2.G.DCML.M13(d=adder_block_1_digit2_G_DCML_N00714
+g=adder_block_1_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M1          adder.block_1.digit2.G.DCML.M1(d=adder_block_1_N02116 g=adder_block_1_N02154 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M6          adder.block_1.digit2.G.DCML.M6(d=adder_block_1_N02116 g=adder_block_1_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_DCML_M11          adder.block_1.digit2.G.DCML.M11(d=adder_block_1_digit2_G_N00410 g=adder_block_1_N02154
+s=adder_block_1_digit2_G_DCML_N00745 s=adder_block_1_digit2_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit2.G.DCML.CLK=adder_block_1_digit2_G_N00394)
_    _(adder.block_1.digit2.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.G.DCML.NL=adder_block_1_digit2_G_N00406)
_    _(adder.block_1.digit2.G.DCML.NR=adder_block_1_digit2_G_N00410)
_    _(adder.block_1.digit2.G.DCML.OUTL=adder_block_1_N02154)
_    _(adder.block_1.digit2.G.DCML.OUTR=adder_block_1_N02116)
_    _(adder.block_1.digit2.G.DCML.VDD=VDD)
_    adder.block_1.digit2.G.G_DIFF_NET(VDD=VDD A=A6 BB=adder_N05325 B=B6 GB=adder_block_1_digit2_G_N00406 AB=A6 G=
+adder_block_1_digit2_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_1_digit2_G_G_DIFF_NET_M2          adder.block_1.digit2.G.G_DIFF_NET.M2(d=adder_block_1_digit2_G_G_DIFF_NET_N01214
+g=A6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_G_DIFF_NET_M4          adder.block_1.digit2.G.G_DIFF_NET.M4(d=adder_block_1_digit2_G_N00406 g=B6
+s=adder_block_1_digit2_G_G_DIFF_NET_N01210 s=adder_block_1_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_G_DIFF_NET_M6          adder.block_1.digit2.G.G_DIFF_NET.M6(d=adder_block_1_digit2_G_N00406 g=B6
+s=adder_block_1_digit2_G_G_DIFF_NET_N01214 s=adder_block_1_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_G_DIFF_NET_M1          adder.block_1.digit2.G.G_DIFF_NET.M1(d=adder_block_1_digit2_G_G_DIFF_NET_N01210
+g=A6 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_G_DIFF_NET_M3          adder.block_1.digit2.G.G_DIFF_NET.M3(d=adder_block_1_digit2_G_N00410
+g=adder_N05325 s=adder_block_1_digit2_G_G_DIFF_NET_N01210 s=adder_block_1_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit2_G_G_DIFF_NET_M5          adder.block_1.digit2.G.G_DIFF_NET.M5(d=adder_block_1_digit2_G_N00406
+g=adder_N05325 s=adder_block_1_digit2_G_G_DIFF_NET_N01214 s=adder_block_1_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit2.G.G_DIFF_NET.A=A6)
_    _(adder.block_1.digit2.G.G_DIFF_NET.AB=A6)
_    _(adder.block_1.digit2.G.G_DIFF_NET.B=B6)
_    _(adder.block_1.digit2.G.G_DIFF_NET.BB=adder_N05325)
_    _(adder.block_1.digit2.G.G_DIFF_NET.G=adder_block_1_digit2_G_N00410)
_    _(adder.block_1.digit2.G.G_DIFF_NET.GB=adder_block_1_digit2_G_N00406)
_    _(adder.block_1.digit2.G.G_DIFF_NET.VDD=VDD)
V_adder_block_1_digit2_G_LEVEL_1_CLOCK          adder.block_1.digit2.G.LEVEL_1_CLOCK(+=adder_block_1_digit2_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit2.G.A=A6)
_    _(adder.block_1.digit2.G.AB=A6)
_    _(adder.block_1.digit2.G.B=B6)
_    _(adder.block_1.digit2.G.BB=adder_N05325)
_    _(adder.block_1.digit2.G.G=adder_block_1_N02116)
_    _(adder.block_1.digit2.G.GB=adder_block_1_N02154)
_    _(adder.block_1.digit2.G.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.G.VDD=VDD)
_    _(adder.block_1.digit2.A=A6)
_    _(adder.block_1.digit2.AB=A6)
_    _(adder.block_1.digit2.B=B6)
_    _(adder.block_1.digit2.BB=adder_N05325)
_    _(adder.block_1.digit2.Ci=adder_block_1_N01607)
_    _(adder.block_1.digit2.CiB=adder_block_1_N01614)
_    _(adder.block_1.digit2.G=adder_block_1_N02116)
_    _(adder.block_1.digit2.GB=adder_block_1_N02154)
_    _(adder.block_1.digit2.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit2.P=adder_block_1_N02112)
_    _(adder.block_1.digit2.PB=adder_block_1_N02116)
_    _(adder.block_1.digit2.S=S6)
_    _(adder.block_1.digit2.SB=SB6)
_    _(adder.block_1.digit2.VDD=VDD)
_    adder.block_1.digit1(GB=adder_block_1_N02108 G=adder_block_1_N02104 PB=adder_block_1_N02100 P=adder_block_1_N02096 VDD=VDD GND
+=0 A=A5 AB=A5 B=B5 BB=adder_N05337 CiB=adder_block_1_N01600 Ci=adder_block_1_N01593 S=S5 SB=SB5 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_1.digit1.S(P=adder_block_1_N02096 PB=adder_block_1_N02100 Ci=adder_block_1_N01593 CiB=adder_block_1_N01600 SB=SB5 
+S=S5 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_1.digit1.S.S_DIFF_NET(VDD=VDD Ci=adder_block_1_N01593 PB=adder_block_1_N02100 P=adder_block_1_N02096 SB=
+adder_block_1_digit1_S_N00090 S=adder_block_1_digit1_S_N00086 CiB=adder_block_1_N01600 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_1_digit1_S_S_DIFF_NET_M2          adder.block_1.digit1.S.S_DIFF_NET.M2(d=adder_block_1_digit1_S_S_DIFF_NET_N00298
+g=adder_block_1_N01593 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_S_DIFF_NET_M5          adder.block_1.digit1.S.S_DIFF_NET.M5(d=adder_block_1_digit1_S_N00086
+g=adder_block_1_N02100 s=adder_block_1_digit1_S_S_DIFF_NET_N00298 s=adder_block_1_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_S_DIFF_NET_M3          adder.block_1.digit1.S.S_DIFF_NET.M3(d=adder_block_1_digit1_S_N00090
+g=adder_block_1_N02100 s=adder_block_1_digit1_S_S_DIFF_NET_N00294 s=adder_block_1_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_S_DIFF_NET_M1          adder.block_1.digit1.S.S_DIFF_NET.M1(d=adder_block_1_digit1_S_S_DIFF_NET_N00294
+g=adder_block_1_N01600 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_S_DIFF_NET_M6          adder.block_1.digit1.S.S_DIFF_NET.M6(d=adder_block_1_digit1_S_N00090
+g=adder_block_1_N02096 s=adder_block_1_digit1_S_S_DIFF_NET_N00298 s=adder_block_1_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_S_DIFF_NET_M4          adder.block_1.digit1.S.S_DIFF_NET.M4(d=adder_block_1_digit1_S_N00086
+g=adder_block_1_N02096 s=adder_block_1_digit1_S_S_DIFF_NET_N00294 s=adder_block_1_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit1.S.S_DIFF_NET.Ci=adder_block_1_N01593)
_    _(adder.block_1.digit1.S.S_DIFF_NET.CiB=adder_block_1_N01600)
_    _(adder.block_1.digit1.S.S_DIFF_NET.P=adder_block_1_N02096)
_    _(adder.block_1.digit1.S.S_DIFF_NET.PB=adder_block_1_N02100)
_    _(adder.block_1.digit1.S.S_DIFF_NET.S=adder_block_1_digit1_S_N00086)
_    _(adder.block_1.digit1.S.S_DIFF_NET.SB=adder_block_1_digit1_S_N00090)
_    _(adder.block_1.digit1.S.S_DIFF_NET.VDD=VDD)
_    adder.block_1.digit1.S.DCML(VDD=VDD CLK=adder_block_1_digit1_S_N00078 OUTL=SB5 GND=0 OUTR=S5 NR=adder_block_1_digit1_S_N00086 
+NL=adder_block_1_digit1_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit1_S_DCML_M4          adder.block_1.digit1.S.DCML.M4(d=SB5 g=S5 s=adder_block_1_digit1_S_DCML_N00757
+s=adder_block_1_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M9          adder.block_1.digit1.S.DCML.M9(d=S5 g=SB5 s=adder_block_1_digit1_S_DCML_N00714
+s=adder_block_1_digit1_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M14          adder.block_1.digit1.S.DCML.M14(d=adder_block_1_digit1_S_DCML_N00753
+g=adder_block_1_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M2          adder.block_1.digit1.S.DCML.M2(d=SB5 g=S5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M7          adder.block_1.digit1.S.DCML.M7(d=SB5 g=adder_block_1_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M12          adder.block_1.digit1.S.DCML.M12(d=adder_block_1_digit1_S_DCML_N00710
+g=adder_block_1_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M5          adder.block_1.digit1.S.DCML.M5(d=adder_block_1_digit1_S_DCML_N00757
+g=adder_block_1_digit1_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M10          adder.block_1.digit1.S.DCML.M10(d=SB5 g=S5 s=adder_block_1_digit1_S_DCML_N00753
+s=adder_block_1_digit1_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M15          adder.block_1.digit1.S.DCML.M15(d=adder_block_1_digit1_S_DCML_N00745
+g=adder_block_1_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M3          adder.block_1.digit1.S.DCML.M3(d=S5 g=SB5 s=adder_block_1_digit1_S_DCML_N00757
+s=adder_block_1_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M8          adder.block_1.digit1.S.DCML.M8(d=adder_block_1_digit1_S_N00090 g=S5
+s=adder_block_1_digit1_S_DCML_N00710 s=adder_block_1_digit1_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M13          adder.block_1.digit1.S.DCML.M13(d=adder_block_1_digit1_S_DCML_N00714
+g=adder_block_1_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M1          adder.block_1.digit1.S.DCML.M1(d=S5 g=SB5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M6          adder.block_1.digit1.S.DCML.M6(d=S5 g=adder_block_1_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_S_DCML_M11          adder.block_1.digit1.S.DCML.M11(d=adder_block_1_digit1_S_N00086 g=SB5
+s=adder_block_1_digit1_S_DCML_N00745 s=adder_block_1_digit1_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit1.S.DCML.CLK=adder_block_1_digit1_S_N00078)
_    _(adder.block_1.digit1.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.S.DCML.NL=adder_block_1_digit1_S_N00090)
_    _(adder.block_1.digit1.S.DCML.NR=adder_block_1_digit1_S_N00086)
_    _(adder.block_1.digit1.S.DCML.OUTL=SB5)
_    _(adder.block_1.digit1.S.DCML.OUTR=S5)
_    _(adder.block_1.digit1.S.DCML.VDD=VDD)
V_adder_block_1_digit1_S_LEVEL_4_CLOCK          adder.block_1.digit1.S.LEVEL_4_CLOCK(+=adder_block_1_digit1_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit1.S.Ci=adder_block_1_N01593)
_    _(adder.block_1.digit1.S.CiB=adder_block_1_N01600)
_    _(adder.block_1.digit1.S.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.S.P=adder_block_1_N02096)
_    _(adder.block_1.digit1.S.PB=adder_block_1_N02100)
_    _(adder.block_1.digit1.S.S=S5)
_    _(adder.block_1.digit1.S.SB=SB5)
_    _(adder.block_1.digit1.S.VDD=VDD)
_    adder.block_1.digit1.P(A=A5 AB=A5 B=B5 BB=adder_N05337 PB=adder_block_1_N02100 P=adder_block_1_N02096 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_1.digit1.P.P_DIFF_NET(VDD=VDD A=A5 BB=adder_N05337 B=B5 PB=adder_block_1_digit1_P_N00404 P=
+adder_block_1_digit1_P_N00400 AB=A5 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_1_digit1_P_P_DIFF_NET_M4          adder.block_1.digit1.P.P_DIFF_NET.M4(d=adder_block_1_digit1_P_N00400 g=B5
+s=adder_block_1_digit1_P_P_DIFF_NET_N00761 s=adder_block_1_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_P_DIFF_NET_M6          adder.block_1.digit1.P.P_DIFF_NET.M6(d=adder_block_1_digit1_P_N00404 g=B5
+s=adder_block_1_digit1_P_P_DIFF_NET_N00765 s=adder_block_1_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_P_DIFF_NET_M1          adder.block_1.digit1.P.P_DIFF_NET.M1(d=adder_block_1_digit1_P_P_DIFF_NET_N00761
+g=A5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_P_DIFF_NET_M3          adder.block_1.digit1.P.P_DIFF_NET.M3(d=adder_block_1_digit1_P_N00404
+g=adder_N05337 s=adder_block_1_digit1_P_P_DIFF_NET_N00761 s=adder_block_1_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_P_DIFF_NET_M5          adder.block_1.digit1.P.P_DIFF_NET.M5(d=adder_block_1_digit1_P_N00400
+g=adder_N05337 s=adder_block_1_digit1_P_P_DIFF_NET_N00765 s=adder_block_1_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_P_DIFF_NET_M2          adder.block_1.digit1.P.P_DIFF_NET.M2(d=adder_block_1_digit1_P_P_DIFF_NET_N00765
+g=A5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit1.P.P_DIFF_NET.A=A5)
_    _(adder.block_1.digit1.P.P_DIFF_NET.AB=A5)
_    _(adder.block_1.digit1.P.P_DIFF_NET.B=B5)
_    _(adder.block_1.digit1.P.P_DIFF_NET.BB=adder_N05337)
_    _(adder.block_1.digit1.P.P_DIFF_NET.P=adder_block_1_digit1_P_N00400)
_    _(adder.block_1.digit1.P.P_DIFF_NET.PB=adder_block_1_digit1_P_N00404)
_    _(adder.block_1.digit1.P.P_DIFF_NET.VDD=VDD)
_    adder.block_1.digit1.P.DCML(VDD=VDD CLK=adder_block_1_digit1_P_N00392 OUTL=adder_block_1_N02100 GND=0 OUTR=
+adder_block_1_N02096 NR=adder_block_1_digit1_P_N00400 NL=adder_block_1_digit1_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit1_P_DCML_M4          adder.block_1.digit1.P.DCML.M4(d=adder_block_1_N02100 g=adder_block_1_N02096
+s=adder_block_1_digit1_P_DCML_N00757 s=adder_block_1_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M9          adder.block_1.digit1.P.DCML.M9(d=adder_block_1_N02096 g=adder_block_1_N02100
+s=adder_block_1_digit1_P_DCML_N00714 s=adder_block_1_digit1_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M14          adder.block_1.digit1.P.DCML.M14(d=adder_block_1_digit1_P_DCML_N00753
+g=adder_block_1_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M2          adder.block_1.digit1.P.DCML.M2(d=adder_block_1_N02100 g=adder_block_1_N02096 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M7          adder.block_1.digit1.P.DCML.M7(d=adder_block_1_N02100 g=adder_block_1_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M12          adder.block_1.digit1.P.DCML.M12(d=adder_block_1_digit1_P_DCML_N00710
+g=adder_block_1_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M5          adder.block_1.digit1.P.DCML.M5(d=adder_block_1_digit1_P_DCML_N00757
+g=adder_block_1_digit1_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M10          adder.block_1.digit1.P.DCML.M10(d=adder_block_1_N02100 g=adder_block_1_N02096
+s=adder_block_1_digit1_P_DCML_N00753 s=adder_block_1_digit1_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M15          adder.block_1.digit1.P.DCML.M15(d=adder_block_1_digit1_P_DCML_N00745
+g=adder_block_1_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M3          adder.block_1.digit1.P.DCML.M3(d=adder_block_1_N02096 g=adder_block_1_N02100
+s=adder_block_1_digit1_P_DCML_N00757 s=adder_block_1_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M8          adder.block_1.digit1.P.DCML.M8(d=adder_block_1_digit1_P_N00404 g=adder_block_1_N02096
+s=adder_block_1_digit1_P_DCML_N00710 s=adder_block_1_digit1_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M13          adder.block_1.digit1.P.DCML.M13(d=adder_block_1_digit1_P_DCML_N00714
+g=adder_block_1_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M1          adder.block_1.digit1.P.DCML.M1(d=adder_block_1_N02096 g=adder_block_1_N02100 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M6          adder.block_1.digit1.P.DCML.M6(d=adder_block_1_N02096 g=adder_block_1_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_P_DCML_M11          adder.block_1.digit1.P.DCML.M11(d=adder_block_1_digit1_P_N00400 g=adder_block_1_N02100
+s=adder_block_1_digit1_P_DCML_N00745 s=adder_block_1_digit1_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit1.P.DCML.CLK=adder_block_1_digit1_P_N00392)
_    _(adder.block_1.digit1.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.P.DCML.NL=adder_block_1_digit1_P_N00404)
_    _(adder.block_1.digit1.P.DCML.NR=adder_block_1_digit1_P_N00400)
_    _(adder.block_1.digit1.P.DCML.OUTL=adder_block_1_N02100)
_    _(adder.block_1.digit1.P.DCML.OUTR=adder_block_1_N02096)
_    _(adder.block_1.digit1.P.DCML.VDD=VDD)
V_adder_block_1_digit1_P_LEVEL_1_CLOCK          adder.block_1.digit1.P.LEVEL_1_CLOCK(+=adder_block_1_digit1_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit1.P.A=A5)
_    _(adder.block_1.digit1.P.AB=A5)
_    _(adder.block_1.digit1.P.B=B5)
_    _(adder.block_1.digit1.P.BB=adder_N05337)
_    _(adder.block_1.digit1.P.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.P.P=adder_block_1_N02096)
_    _(adder.block_1.digit1.P.PB=adder_block_1_N02100)
_    _(adder.block_1.digit1.P.VDD=VDD)
_    adder.block_1.digit1.G(G=adder_block_1_N02104 GB=adder_block_1_N02108 GND=0 VDD=VDD A=A5 AB=A5 B=B5 BB=adder_N05337 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_1.digit1.G.DCML(VDD=VDD CLK=adder_block_1_digit1_G_N00394 OUTL=adder_block_1_N02108 GND=0 OUTR=
+adder_block_1_N02104 NR=adder_block_1_digit1_G_N00410 NL=adder_block_1_digit1_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit1_G_DCML_M4          adder.block_1.digit1.G.DCML.M4(d=adder_block_1_N02108 g=adder_block_1_N02104
+s=adder_block_1_digit1_G_DCML_N00757 s=adder_block_1_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M9          adder.block_1.digit1.G.DCML.M9(d=adder_block_1_N02104 g=adder_block_1_N02108
+s=adder_block_1_digit1_G_DCML_N00714 s=adder_block_1_digit1_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M14          adder.block_1.digit1.G.DCML.M14(d=adder_block_1_digit1_G_DCML_N00753
+g=adder_block_1_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M2          adder.block_1.digit1.G.DCML.M2(d=adder_block_1_N02108 g=adder_block_1_N02104 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M7          adder.block_1.digit1.G.DCML.M7(d=adder_block_1_N02108 g=adder_block_1_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M12          adder.block_1.digit1.G.DCML.M12(d=adder_block_1_digit1_G_DCML_N00710
+g=adder_block_1_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M5          adder.block_1.digit1.G.DCML.M5(d=adder_block_1_digit1_G_DCML_N00757
+g=adder_block_1_digit1_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M10          adder.block_1.digit1.G.DCML.M10(d=adder_block_1_N02108 g=adder_block_1_N02104
+s=adder_block_1_digit1_G_DCML_N00753 s=adder_block_1_digit1_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M15          adder.block_1.digit1.G.DCML.M15(d=adder_block_1_digit1_G_DCML_N00745
+g=adder_block_1_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M3          adder.block_1.digit1.G.DCML.M3(d=adder_block_1_N02104 g=adder_block_1_N02108
+s=adder_block_1_digit1_G_DCML_N00757 s=adder_block_1_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M8          adder.block_1.digit1.G.DCML.M8(d=adder_block_1_digit1_G_N00406 g=adder_block_1_N02104
+s=adder_block_1_digit1_G_DCML_N00710 s=adder_block_1_digit1_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M13          adder.block_1.digit1.G.DCML.M13(d=adder_block_1_digit1_G_DCML_N00714
+g=adder_block_1_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M1          adder.block_1.digit1.G.DCML.M1(d=adder_block_1_N02104 g=adder_block_1_N02108 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M6          adder.block_1.digit1.G.DCML.M6(d=adder_block_1_N02104 g=adder_block_1_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_DCML_M11          adder.block_1.digit1.G.DCML.M11(d=adder_block_1_digit1_G_N00410 g=adder_block_1_N02108
+s=adder_block_1_digit1_G_DCML_N00745 s=adder_block_1_digit1_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit1.G.DCML.CLK=adder_block_1_digit1_G_N00394)
_    _(adder.block_1.digit1.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.G.DCML.NL=adder_block_1_digit1_G_N00406)
_    _(adder.block_1.digit1.G.DCML.NR=adder_block_1_digit1_G_N00410)
_    _(adder.block_1.digit1.G.DCML.OUTL=adder_block_1_N02108)
_    _(adder.block_1.digit1.G.DCML.OUTR=adder_block_1_N02104)
_    _(adder.block_1.digit1.G.DCML.VDD=VDD)
_    adder.block_1.digit1.G.G_DIFF_NET(VDD=VDD A=A5 BB=adder_N05337 B=B5 GB=adder_block_1_digit1_G_N00406 AB=A5 G=
+adder_block_1_digit1_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_1_digit1_G_G_DIFF_NET_M2          adder.block_1.digit1.G.G_DIFF_NET.M2(d=adder_block_1_digit1_G_G_DIFF_NET_N01214
+g=A5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_G_DIFF_NET_M4          adder.block_1.digit1.G.G_DIFF_NET.M4(d=adder_block_1_digit1_G_N00406 g=B5
+s=adder_block_1_digit1_G_G_DIFF_NET_N01210 s=adder_block_1_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_G_DIFF_NET_M6          adder.block_1.digit1.G.G_DIFF_NET.M6(d=adder_block_1_digit1_G_N00406 g=B5
+s=adder_block_1_digit1_G_G_DIFF_NET_N01214 s=adder_block_1_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_G_DIFF_NET_M1          adder.block_1.digit1.G.G_DIFF_NET.M1(d=adder_block_1_digit1_G_G_DIFF_NET_N01210
+g=A5 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_G_DIFF_NET_M3          adder.block_1.digit1.G.G_DIFF_NET.M3(d=adder_block_1_digit1_G_N00410
+g=adder_N05337 s=adder_block_1_digit1_G_G_DIFF_NET_N01210 s=adder_block_1_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit1_G_G_DIFF_NET_M5          adder.block_1.digit1.G.G_DIFF_NET.M5(d=adder_block_1_digit1_G_N00406
+g=adder_N05337 s=adder_block_1_digit1_G_G_DIFF_NET_N01214 s=adder_block_1_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit1.G.G_DIFF_NET.A=A5)
_    _(adder.block_1.digit1.G.G_DIFF_NET.AB=A5)
_    _(adder.block_1.digit1.G.G_DIFF_NET.B=B5)
_    _(adder.block_1.digit1.G.G_DIFF_NET.BB=adder_N05337)
_    _(adder.block_1.digit1.G.G_DIFF_NET.G=adder_block_1_digit1_G_N00410)
_    _(adder.block_1.digit1.G.G_DIFF_NET.GB=adder_block_1_digit1_G_N00406)
_    _(adder.block_1.digit1.G.G_DIFF_NET.VDD=VDD)
V_adder_block_1_digit1_G_LEVEL_1_CLOCK          adder.block_1.digit1.G.LEVEL_1_CLOCK(+=adder_block_1_digit1_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit1.G.A=A5)
_    _(adder.block_1.digit1.G.AB=A5)
_    _(adder.block_1.digit1.G.B=B5)
_    _(adder.block_1.digit1.G.BB=adder_N05337)
_    _(adder.block_1.digit1.G.G=adder_block_1_N02104)
_    _(adder.block_1.digit1.G.GB=adder_block_1_N02108)
_    _(adder.block_1.digit1.G.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.G.VDD=VDD)
_    _(adder.block_1.digit1.A=A5)
_    _(adder.block_1.digit1.AB=A5)
_    _(adder.block_1.digit1.B=B5)
_    _(adder.block_1.digit1.BB=adder_N05337)
_    _(adder.block_1.digit1.Ci=adder_block_1_N01593)
_    _(adder.block_1.digit1.CiB=adder_block_1_N01600)
_    _(adder.block_1.digit1.G=adder_block_1_N02104)
_    _(adder.block_1.digit1.GB=adder_block_1_N02108)
_    _(adder.block_1.digit1.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit1.P=adder_block_1_N02096)
_    _(adder.block_1.digit1.PB=adder_block_1_N02100)
_    _(adder.block_1.digit1.S=S5)
_    _(adder.block_1.digit1.SB=SB5)
_    _(adder.block_1.digit1.VDD=VDD)
_    adder.block_1.digit3(GB=adder_block_1_N02170 G=adder_block_1_N02166 PB=adder_block_1_N02162 P=adder_block_1_N02158 VDD=VDD GND
+=0 A=A7 AB=adder_N05409 B=B7 BB=B7 CiB=adder_block_1_N01628 Ci=adder_block_1_N01621 S=S7 SB=SB7 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_1.digit3.S(P=adder_block_1_N02158 PB=adder_block_1_N02162 Ci=adder_block_1_N01621 CiB=adder_block_1_N01628 SB=SB7 
+S=S7 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_1.digit3.S.S_DIFF_NET(VDD=VDD Ci=adder_block_1_N01621 PB=adder_block_1_N02162 P=adder_block_1_N02158 SB=
+adder_block_1_digit3_S_N00090 S=adder_block_1_digit3_S_N00086 CiB=adder_block_1_N01628 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_1_digit3_S_S_DIFF_NET_M2          adder.block_1.digit3.S.S_DIFF_NET.M2(d=adder_block_1_digit3_S_S_DIFF_NET_N00298
+g=adder_block_1_N01621 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_S_DIFF_NET_M5          adder.block_1.digit3.S.S_DIFF_NET.M5(d=adder_block_1_digit3_S_N00086
+g=adder_block_1_N02162 s=adder_block_1_digit3_S_S_DIFF_NET_N00298 s=adder_block_1_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_S_DIFF_NET_M3          adder.block_1.digit3.S.S_DIFF_NET.M3(d=adder_block_1_digit3_S_N00090
+g=adder_block_1_N02162 s=adder_block_1_digit3_S_S_DIFF_NET_N00294 s=adder_block_1_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_S_DIFF_NET_M1          adder.block_1.digit3.S.S_DIFF_NET.M1(d=adder_block_1_digit3_S_S_DIFF_NET_N00294
+g=adder_block_1_N01628 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_S_DIFF_NET_M6          adder.block_1.digit3.S.S_DIFF_NET.M6(d=adder_block_1_digit3_S_N00090
+g=adder_block_1_N02158 s=adder_block_1_digit3_S_S_DIFF_NET_N00298 s=adder_block_1_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_S_DIFF_NET_M4          adder.block_1.digit3.S.S_DIFF_NET.M4(d=adder_block_1_digit3_S_N00086
+g=adder_block_1_N02158 s=adder_block_1_digit3_S_S_DIFF_NET_N00294 s=adder_block_1_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit3.S.S_DIFF_NET.Ci=adder_block_1_N01621)
_    _(adder.block_1.digit3.S.S_DIFF_NET.CiB=adder_block_1_N01628)
_    _(adder.block_1.digit3.S.S_DIFF_NET.P=adder_block_1_N02158)
_    _(adder.block_1.digit3.S.S_DIFF_NET.PB=adder_block_1_N02162)
_    _(adder.block_1.digit3.S.S_DIFF_NET.S=adder_block_1_digit3_S_N00086)
_    _(adder.block_1.digit3.S.S_DIFF_NET.SB=adder_block_1_digit3_S_N00090)
_    _(adder.block_1.digit3.S.S_DIFF_NET.VDD=VDD)
_    adder.block_1.digit3.S.DCML(VDD=VDD CLK=adder_block_1_digit3_S_N00078 OUTL=SB7 GND=0 OUTR=S7 NR=adder_block_1_digit3_S_N00086 
+NL=adder_block_1_digit3_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit3_S_DCML_M4          adder.block_1.digit3.S.DCML.M4(d=SB7 g=S7 s=adder_block_1_digit3_S_DCML_N00757
+s=adder_block_1_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M9          adder.block_1.digit3.S.DCML.M9(d=S7 g=SB7 s=adder_block_1_digit3_S_DCML_N00714
+s=adder_block_1_digit3_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M14          adder.block_1.digit3.S.DCML.M14(d=adder_block_1_digit3_S_DCML_N00753
+g=adder_block_1_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M2          adder.block_1.digit3.S.DCML.M2(d=SB7 g=S7 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M7          adder.block_1.digit3.S.DCML.M7(d=SB7 g=adder_block_1_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M12          adder.block_1.digit3.S.DCML.M12(d=adder_block_1_digit3_S_DCML_N00710
+g=adder_block_1_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M5          adder.block_1.digit3.S.DCML.M5(d=adder_block_1_digit3_S_DCML_N00757
+g=adder_block_1_digit3_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M10          adder.block_1.digit3.S.DCML.M10(d=SB7 g=S7 s=adder_block_1_digit3_S_DCML_N00753
+s=adder_block_1_digit3_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M15          adder.block_1.digit3.S.DCML.M15(d=adder_block_1_digit3_S_DCML_N00745
+g=adder_block_1_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M3          adder.block_1.digit3.S.DCML.M3(d=S7 g=SB7 s=adder_block_1_digit3_S_DCML_N00757
+s=adder_block_1_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M8          adder.block_1.digit3.S.DCML.M8(d=adder_block_1_digit3_S_N00090 g=S7
+s=adder_block_1_digit3_S_DCML_N00710 s=adder_block_1_digit3_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M13          adder.block_1.digit3.S.DCML.M13(d=adder_block_1_digit3_S_DCML_N00714
+g=adder_block_1_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M1          adder.block_1.digit3.S.DCML.M1(d=S7 g=SB7 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M6          adder.block_1.digit3.S.DCML.M6(d=S7 g=adder_block_1_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_S_DCML_M11          adder.block_1.digit3.S.DCML.M11(d=adder_block_1_digit3_S_N00086 g=SB7
+s=adder_block_1_digit3_S_DCML_N00745 s=adder_block_1_digit3_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit3.S.DCML.CLK=adder_block_1_digit3_S_N00078)
_    _(adder.block_1.digit3.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.S.DCML.NL=adder_block_1_digit3_S_N00090)
_    _(adder.block_1.digit3.S.DCML.NR=adder_block_1_digit3_S_N00086)
_    _(adder.block_1.digit3.S.DCML.OUTL=SB7)
_    _(adder.block_1.digit3.S.DCML.OUTR=S7)
_    _(adder.block_1.digit3.S.DCML.VDD=VDD)
V_adder_block_1_digit3_S_LEVEL_4_CLOCK          adder.block_1.digit3.S.LEVEL_4_CLOCK(+=adder_block_1_digit3_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit3.S.Ci=adder_block_1_N01621)
_    _(adder.block_1.digit3.S.CiB=adder_block_1_N01628)
_    _(adder.block_1.digit3.S.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.S.P=adder_block_1_N02158)
_    _(adder.block_1.digit3.S.PB=adder_block_1_N02162)
_    _(adder.block_1.digit3.S.S=S7)
_    _(adder.block_1.digit3.S.SB=SB7)
_    _(adder.block_1.digit3.S.VDD=VDD)
_    adder.block_1.digit3.P(A=A7 AB=adder_N05409 B=B7 BB=B7 PB=adder_block_1_N02162 P=adder_block_1_N02158 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_1.digit3.P.P_DIFF_NET(VDD=VDD A=A7 BB=B7 B=B7 PB=adder_block_1_digit3_P_N00404 P=adder_block_1_digit3_P_N00400 AB=
+adder_N05409 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_1_digit3_P_P_DIFF_NET_M4          adder.block_1.digit3.P.P_DIFF_NET.M4(d=adder_block_1_digit3_P_N00400 g=B7
+s=adder_block_1_digit3_P_P_DIFF_NET_N00761 s=adder_block_1_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_P_DIFF_NET_M6          adder.block_1.digit3.P.P_DIFF_NET.M6(d=adder_block_1_digit3_P_N00404 g=B7
+s=adder_block_1_digit3_P_P_DIFF_NET_N00765 s=adder_block_1_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_P_DIFF_NET_M1          adder.block_1.digit3.P.P_DIFF_NET.M1(d=adder_block_1_digit3_P_P_DIFF_NET_N00761
+g=adder_N05409 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_P_DIFF_NET_M3          adder.block_1.digit3.P.P_DIFF_NET.M3(d=adder_block_1_digit3_P_N00404 g=B7
+s=adder_block_1_digit3_P_P_DIFF_NET_N00761 s=adder_block_1_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_P_DIFF_NET_M5          adder.block_1.digit3.P.P_DIFF_NET.M5(d=adder_block_1_digit3_P_N00400 g=B7
+s=adder_block_1_digit3_P_P_DIFF_NET_N00765 s=adder_block_1_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_P_DIFF_NET_M2          adder.block_1.digit3.P.P_DIFF_NET.M2(d=adder_block_1_digit3_P_P_DIFF_NET_N00765
+g=A7 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit3.P.P_DIFF_NET.A=A7)
_    _(adder.block_1.digit3.P.P_DIFF_NET.AB=adder_N05409)
_    _(adder.block_1.digit3.P.P_DIFF_NET.B=B7)
_    _(adder.block_1.digit3.P.P_DIFF_NET.BB=B7)
_    _(adder.block_1.digit3.P.P_DIFF_NET.P=adder_block_1_digit3_P_N00400)
_    _(adder.block_1.digit3.P.P_DIFF_NET.PB=adder_block_1_digit3_P_N00404)
_    _(adder.block_1.digit3.P.P_DIFF_NET.VDD=VDD)
_    adder.block_1.digit3.P.DCML(VDD=VDD CLK=adder_block_1_digit3_P_N00392 OUTL=adder_block_1_N02162 GND=0 OUTR=
+adder_block_1_N02158 NR=adder_block_1_digit3_P_N00400 NL=adder_block_1_digit3_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit3_P_DCML_M4          adder.block_1.digit3.P.DCML.M4(d=adder_block_1_N02162 g=adder_block_1_N02158
+s=adder_block_1_digit3_P_DCML_N00757 s=adder_block_1_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M9          adder.block_1.digit3.P.DCML.M9(d=adder_block_1_N02158 g=adder_block_1_N02162
+s=adder_block_1_digit3_P_DCML_N00714 s=adder_block_1_digit3_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M14          adder.block_1.digit3.P.DCML.M14(d=adder_block_1_digit3_P_DCML_N00753
+g=adder_block_1_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M2          adder.block_1.digit3.P.DCML.M2(d=adder_block_1_N02162 g=adder_block_1_N02158 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M7          adder.block_1.digit3.P.DCML.M7(d=adder_block_1_N02162 g=adder_block_1_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M12          adder.block_1.digit3.P.DCML.M12(d=adder_block_1_digit3_P_DCML_N00710
+g=adder_block_1_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M5          adder.block_1.digit3.P.DCML.M5(d=adder_block_1_digit3_P_DCML_N00757
+g=adder_block_1_digit3_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M10          adder.block_1.digit3.P.DCML.M10(d=adder_block_1_N02162 g=adder_block_1_N02158
+s=adder_block_1_digit3_P_DCML_N00753 s=adder_block_1_digit3_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M15          adder.block_1.digit3.P.DCML.M15(d=adder_block_1_digit3_P_DCML_N00745
+g=adder_block_1_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M3          adder.block_1.digit3.P.DCML.M3(d=adder_block_1_N02158 g=adder_block_1_N02162
+s=adder_block_1_digit3_P_DCML_N00757 s=adder_block_1_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M8          adder.block_1.digit3.P.DCML.M8(d=adder_block_1_digit3_P_N00404 g=adder_block_1_N02158
+s=adder_block_1_digit3_P_DCML_N00710 s=adder_block_1_digit3_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M13          adder.block_1.digit3.P.DCML.M13(d=adder_block_1_digit3_P_DCML_N00714
+g=adder_block_1_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M1          adder.block_1.digit3.P.DCML.M1(d=adder_block_1_N02158 g=adder_block_1_N02162 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M6          adder.block_1.digit3.P.DCML.M6(d=adder_block_1_N02158 g=adder_block_1_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_P_DCML_M11          adder.block_1.digit3.P.DCML.M11(d=adder_block_1_digit3_P_N00400 g=adder_block_1_N02162
+s=adder_block_1_digit3_P_DCML_N00745 s=adder_block_1_digit3_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit3.P.DCML.CLK=adder_block_1_digit3_P_N00392)
_    _(adder.block_1.digit3.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.P.DCML.NL=adder_block_1_digit3_P_N00404)
_    _(adder.block_1.digit3.P.DCML.NR=adder_block_1_digit3_P_N00400)
_    _(adder.block_1.digit3.P.DCML.OUTL=adder_block_1_N02162)
_    _(adder.block_1.digit3.P.DCML.OUTR=adder_block_1_N02158)
_    _(adder.block_1.digit3.P.DCML.VDD=VDD)
V_adder_block_1_digit3_P_LEVEL_1_CLOCK          adder.block_1.digit3.P.LEVEL_1_CLOCK(+=adder_block_1_digit3_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit3.P.A=A7)
_    _(adder.block_1.digit3.P.AB=adder_N05409)
_    _(adder.block_1.digit3.P.B=B7)
_    _(adder.block_1.digit3.P.BB=B7)
_    _(adder.block_1.digit3.P.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.P.P=adder_block_1_N02158)
_    _(adder.block_1.digit3.P.PB=adder_block_1_N02162)
_    _(adder.block_1.digit3.P.VDD=VDD)
_    adder.block_1.digit3.G(G=adder_block_1_N02166 GB=adder_block_1_N02170 GND=0 VDD=VDD A=A7 AB=adder_N05409 B=B7 BB=B7 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_1.digit3.G.DCML(VDD=VDD CLK=adder_block_1_digit3_G_N00394 OUTL=adder_block_1_N02170 GND=0 OUTR=
+adder_block_1_N02166 NR=adder_block_1_digit3_G_N00410 NL=adder_block_1_digit3_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit3_G_DCML_M4          adder.block_1.digit3.G.DCML.M4(d=adder_block_1_N02170 g=adder_block_1_N02166
+s=adder_block_1_digit3_G_DCML_N00757 s=adder_block_1_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M9          adder.block_1.digit3.G.DCML.M9(d=adder_block_1_N02166 g=adder_block_1_N02170
+s=adder_block_1_digit3_G_DCML_N00714 s=adder_block_1_digit3_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M14          adder.block_1.digit3.G.DCML.M14(d=adder_block_1_digit3_G_DCML_N00753
+g=adder_block_1_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M2          adder.block_1.digit3.G.DCML.M2(d=adder_block_1_N02170 g=adder_block_1_N02166 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M7          adder.block_1.digit3.G.DCML.M7(d=adder_block_1_N02170 g=adder_block_1_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M12          adder.block_1.digit3.G.DCML.M12(d=adder_block_1_digit3_G_DCML_N00710
+g=adder_block_1_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M5          adder.block_1.digit3.G.DCML.M5(d=adder_block_1_digit3_G_DCML_N00757
+g=adder_block_1_digit3_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M10          adder.block_1.digit3.G.DCML.M10(d=adder_block_1_N02170 g=adder_block_1_N02166
+s=adder_block_1_digit3_G_DCML_N00753 s=adder_block_1_digit3_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M15          adder.block_1.digit3.G.DCML.M15(d=adder_block_1_digit3_G_DCML_N00745
+g=adder_block_1_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M3          adder.block_1.digit3.G.DCML.M3(d=adder_block_1_N02166 g=adder_block_1_N02170
+s=adder_block_1_digit3_G_DCML_N00757 s=adder_block_1_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M8          adder.block_1.digit3.G.DCML.M8(d=adder_block_1_digit3_G_N00406 g=adder_block_1_N02166
+s=adder_block_1_digit3_G_DCML_N00710 s=adder_block_1_digit3_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M13          adder.block_1.digit3.G.DCML.M13(d=adder_block_1_digit3_G_DCML_N00714
+g=adder_block_1_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M1          adder.block_1.digit3.G.DCML.M1(d=adder_block_1_N02166 g=adder_block_1_N02170 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M6          adder.block_1.digit3.G.DCML.M6(d=adder_block_1_N02166 g=adder_block_1_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_DCML_M11          adder.block_1.digit3.G.DCML.M11(d=adder_block_1_digit3_G_N00410 g=adder_block_1_N02170
+s=adder_block_1_digit3_G_DCML_N00745 s=adder_block_1_digit3_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit3.G.DCML.CLK=adder_block_1_digit3_G_N00394)
_    _(adder.block_1.digit3.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.G.DCML.NL=adder_block_1_digit3_G_N00406)
_    _(adder.block_1.digit3.G.DCML.NR=adder_block_1_digit3_G_N00410)
_    _(adder.block_1.digit3.G.DCML.OUTL=adder_block_1_N02170)
_    _(adder.block_1.digit3.G.DCML.OUTR=adder_block_1_N02166)
_    _(adder.block_1.digit3.G.DCML.VDD=VDD)
_    adder.block_1.digit3.G.G_DIFF_NET(VDD=VDD A=A7 BB=B7 B=B7 GB=adder_block_1_digit3_G_N00406 AB=adder_N05409 G=
+adder_block_1_digit3_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_1_digit3_G_G_DIFF_NET_M2          adder.block_1.digit3.G.G_DIFF_NET.M2(d=adder_block_1_digit3_G_G_DIFF_NET_N01214
+g=A7 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_G_DIFF_NET_M4          adder.block_1.digit3.G.G_DIFF_NET.M4(d=adder_block_1_digit3_G_N00406 g=B7
+s=adder_block_1_digit3_G_G_DIFF_NET_N01210 s=adder_block_1_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_G_DIFF_NET_M6          adder.block_1.digit3.G.G_DIFF_NET.M6(d=adder_block_1_digit3_G_N00406 g=B7
+s=adder_block_1_digit3_G_G_DIFF_NET_N01214 s=adder_block_1_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_G_DIFF_NET_M1          adder.block_1.digit3.G.G_DIFF_NET.M1(d=adder_block_1_digit3_G_G_DIFF_NET_N01210
+g=adder_N05409 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_G_DIFF_NET_M3          adder.block_1.digit3.G.G_DIFF_NET.M3(d=adder_block_1_digit3_G_N00410 g=B7
+s=adder_block_1_digit3_G_G_DIFF_NET_N01210 s=adder_block_1_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit3_G_G_DIFF_NET_M5          adder.block_1.digit3.G.G_DIFF_NET.M5(d=adder_block_1_digit3_G_N00406 g=B7
+s=adder_block_1_digit3_G_G_DIFF_NET_N01214 s=adder_block_1_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit3.G.G_DIFF_NET.A=A7)
_    _(adder.block_1.digit3.G.G_DIFF_NET.AB=adder_N05409)
_    _(adder.block_1.digit3.G.G_DIFF_NET.B=B7)
_    _(adder.block_1.digit3.G.G_DIFF_NET.BB=B7)
_    _(adder.block_1.digit3.G.G_DIFF_NET.G=adder_block_1_digit3_G_N00410)
_    _(adder.block_1.digit3.G.G_DIFF_NET.GB=adder_block_1_digit3_G_N00406)
_    _(adder.block_1.digit3.G.G_DIFF_NET.VDD=VDD)
V_adder_block_1_digit3_G_LEVEL_1_CLOCK          adder.block_1.digit3.G.LEVEL_1_CLOCK(+=adder_block_1_digit3_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit3.G.A=A7)
_    _(adder.block_1.digit3.G.AB=adder_N05409)
_    _(adder.block_1.digit3.G.B=B7)
_    _(adder.block_1.digit3.G.BB=B7)
_    _(adder.block_1.digit3.G.G=adder_block_1_N02166)
_    _(adder.block_1.digit3.G.GB=adder_block_1_N02170)
_    _(adder.block_1.digit3.G.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.G.VDD=VDD)
_    _(adder.block_1.digit3.A=A7)
_    _(adder.block_1.digit3.AB=adder_N05409)
_    _(adder.block_1.digit3.B=B7)
_    _(adder.block_1.digit3.BB=B7)
_    _(adder.block_1.digit3.Ci=adder_block_1_N01621)
_    _(adder.block_1.digit3.CiB=adder_block_1_N01628)
_    _(adder.block_1.digit3.G=adder_block_1_N02166)
_    _(adder.block_1.digit3.GB=adder_block_1_N02170)
_    _(adder.block_1.digit3.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit3.P=adder_block_1_N02158)
_    _(adder.block_1.digit3.PB=adder_block_1_N02162)
_    _(adder.block_1.digit3.S=S7)
_    _(adder.block_1.digit3.SB=SB7)
_    _(adder.block_1.digit3.VDD=VDD)
_    adder.block_1.digit0(GB=adder_block_1_N02092 G=adder_block_1_N02088 PB=adder_block_1_N02084 P=adder_block_1_N02080 VDD=VDD GND
+=0 A=A4 AB=adder_N05437 B=B4 BB=adder_N05349 CiB=adder_N63362 Ci=adder_N63358 S=S4 SB=SB4 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_1.digit0.S(P=adder_block_1_N02080 PB=adder_block_1_N02084 Ci=adder_N63358 CiB=adder_N63362 SB=SB4 S=S4 GND=0 VDD=
+VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_1.digit0.S.S_DIFF_NET(VDD=VDD Ci=adder_N63358 PB=adder_block_1_N02084 P=adder_block_1_N02080 SB=
+adder_block_1_digit0_S_N00090 S=adder_block_1_digit0_S_N00086 CiB=adder_N63362 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_1_digit0_S_S_DIFF_NET_M2          adder.block_1.digit0.S.S_DIFF_NET.M2(d=adder_block_1_digit0_S_S_DIFF_NET_N00298
+g=adder_N63358 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_S_DIFF_NET_M5          adder.block_1.digit0.S.S_DIFF_NET.M5(d=adder_block_1_digit0_S_N00086
+g=adder_block_1_N02084 s=adder_block_1_digit0_S_S_DIFF_NET_N00298 s=adder_block_1_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_S_DIFF_NET_M3          adder.block_1.digit0.S.S_DIFF_NET.M3(d=adder_block_1_digit0_S_N00090
+g=adder_block_1_N02084 s=adder_block_1_digit0_S_S_DIFF_NET_N00294 s=adder_block_1_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_S_DIFF_NET_M1          adder.block_1.digit0.S.S_DIFF_NET.M1(d=adder_block_1_digit0_S_S_DIFF_NET_N00294
+g=adder_N63362 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_S_DIFF_NET_M6          adder.block_1.digit0.S.S_DIFF_NET.M6(d=adder_block_1_digit0_S_N00090
+g=adder_block_1_N02080 s=adder_block_1_digit0_S_S_DIFF_NET_N00298 s=adder_block_1_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_S_DIFF_NET_M4          adder.block_1.digit0.S.S_DIFF_NET.M4(d=adder_block_1_digit0_S_N00086
+g=adder_block_1_N02080 s=adder_block_1_digit0_S_S_DIFF_NET_N00294 s=adder_block_1_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit0.S.S_DIFF_NET.Ci=adder_N63358)
_    _(adder.block_1.digit0.S.S_DIFF_NET.CiB=adder_N63362)
_    _(adder.block_1.digit0.S.S_DIFF_NET.P=adder_block_1_N02080)
_    _(adder.block_1.digit0.S.S_DIFF_NET.PB=adder_block_1_N02084)
_    _(adder.block_1.digit0.S.S_DIFF_NET.S=adder_block_1_digit0_S_N00086)
_    _(adder.block_1.digit0.S.S_DIFF_NET.SB=adder_block_1_digit0_S_N00090)
_    _(adder.block_1.digit0.S.S_DIFF_NET.VDD=VDD)
_    adder.block_1.digit0.S.DCML(VDD=VDD CLK=adder_block_1_digit0_S_N00078 OUTL=SB4 GND=0 OUTR=S4 NR=adder_block_1_digit0_S_N00086 
+NL=adder_block_1_digit0_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit0_S_DCML_M4          adder.block_1.digit0.S.DCML.M4(d=SB4 g=S4 s=adder_block_1_digit0_S_DCML_N00757
+s=adder_block_1_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M9          adder.block_1.digit0.S.DCML.M9(d=S4 g=SB4 s=adder_block_1_digit0_S_DCML_N00714
+s=adder_block_1_digit0_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M14          adder.block_1.digit0.S.DCML.M14(d=adder_block_1_digit0_S_DCML_N00753
+g=adder_block_1_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M2          adder.block_1.digit0.S.DCML.M2(d=SB4 g=S4 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M7          adder.block_1.digit0.S.DCML.M7(d=SB4 g=adder_block_1_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M12          adder.block_1.digit0.S.DCML.M12(d=adder_block_1_digit0_S_DCML_N00710
+g=adder_block_1_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M5          adder.block_1.digit0.S.DCML.M5(d=adder_block_1_digit0_S_DCML_N00757
+g=adder_block_1_digit0_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M10          adder.block_1.digit0.S.DCML.M10(d=SB4 g=S4 s=adder_block_1_digit0_S_DCML_N00753
+s=adder_block_1_digit0_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M15          adder.block_1.digit0.S.DCML.M15(d=adder_block_1_digit0_S_DCML_N00745
+g=adder_block_1_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M3          adder.block_1.digit0.S.DCML.M3(d=S4 g=SB4 s=adder_block_1_digit0_S_DCML_N00757
+s=adder_block_1_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M8          adder.block_1.digit0.S.DCML.M8(d=adder_block_1_digit0_S_N00090 g=S4
+s=adder_block_1_digit0_S_DCML_N00710 s=adder_block_1_digit0_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M13          adder.block_1.digit0.S.DCML.M13(d=adder_block_1_digit0_S_DCML_N00714
+g=adder_block_1_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M1          adder.block_1.digit0.S.DCML.M1(d=S4 g=SB4 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M6          adder.block_1.digit0.S.DCML.M6(d=S4 g=adder_block_1_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_S_DCML_M11          adder.block_1.digit0.S.DCML.M11(d=adder_block_1_digit0_S_N00086 g=SB4
+s=adder_block_1_digit0_S_DCML_N00745 s=adder_block_1_digit0_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit0.S.DCML.CLK=adder_block_1_digit0_S_N00078)
_    _(adder.block_1.digit0.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.S.DCML.NL=adder_block_1_digit0_S_N00090)
_    _(adder.block_1.digit0.S.DCML.NR=adder_block_1_digit0_S_N00086)
_    _(adder.block_1.digit0.S.DCML.OUTL=SB4)
_    _(adder.block_1.digit0.S.DCML.OUTR=S4)
_    _(adder.block_1.digit0.S.DCML.VDD=VDD)
V_adder_block_1_digit0_S_LEVEL_4_CLOCK          adder.block_1.digit0.S.LEVEL_4_CLOCK(+=adder_block_1_digit0_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit0.S.Ci=adder_N63358)
_    _(adder.block_1.digit0.S.CiB=adder_N63362)
_    _(adder.block_1.digit0.S.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.S.P=adder_block_1_N02080)
_    _(adder.block_1.digit0.S.PB=adder_block_1_N02084)
_    _(adder.block_1.digit0.S.S=S4)
_    _(adder.block_1.digit0.S.SB=SB4)
_    _(adder.block_1.digit0.S.VDD=VDD)
_    adder.block_1.digit0.P(A=A4 AB=adder_N05437 B=B4 BB=adder_N05349 PB=adder_block_1_N02084 P=adder_block_1_N02080 GND=0 VDD=VDD 
+) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_1.digit0.P.P_DIFF_NET(VDD=VDD A=A4 BB=adder_N05349 B=B4 PB=adder_block_1_digit0_P_N00404 P=
+adder_block_1_digit0_P_N00400 AB=adder_N05437 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_1_digit0_P_P_DIFF_NET_M4          adder.block_1.digit0.P.P_DIFF_NET.M4(d=adder_block_1_digit0_P_N00400 g=B4
+s=adder_block_1_digit0_P_P_DIFF_NET_N00761 s=adder_block_1_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_P_DIFF_NET_M6          adder.block_1.digit0.P.P_DIFF_NET.M6(d=adder_block_1_digit0_P_N00404 g=B4
+s=adder_block_1_digit0_P_P_DIFF_NET_N00765 s=adder_block_1_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_P_DIFF_NET_M1          adder.block_1.digit0.P.P_DIFF_NET.M1(d=adder_block_1_digit0_P_P_DIFF_NET_N00761
+g=adder_N05437 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_P_DIFF_NET_M3          adder.block_1.digit0.P.P_DIFF_NET.M3(d=adder_block_1_digit0_P_N00404
+g=adder_N05349 s=adder_block_1_digit0_P_P_DIFF_NET_N00761 s=adder_block_1_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_P_DIFF_NET_M5          adder.block_1.digit0.P.P_DIFF_NET.M5(d=adder_block_1_digit0_P_N00400
+g=adder_N05349 s=adder_block_1_digit0_P_P_DIFF_NET_N00765 s=adder_block_1_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_P_DIFF_NET_M2          adder.block_1.digit0.P.P_DIFF_NET.M2(d=adder_block_1_digit0_P_P_DIFF_NET_N00765
+g=A4 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit0.P.P_DIFF_NET.A=A4)
_    _(adder.block_1.digit0.P.P_DIFF_NET.AB=adder_N05437)
_    _(adder.block_1.digit0.P.P_DIFF_NET.B=B4)
_    _(adder.block_1.digit0.P.P_DIFF_NET.BB=adder_N05349)
_    _(adder.block_1.digit0.P.P_DIFF_NET.P=adder_block_1_digit0_P_N00400)
_    _(adder.block_1.digit0.P.P_DIFF_NET.PB=adder_block_1_digit0_P_N00404)
_    _(adder.block_1.digit0.P.P_DIFF_NET.VDD=VDD)
_    adder.block_1.digit0.P.DCML(VDD=VDD CLK=adder_block_1_digit0_P_N00392 OUTL=adder_block_1_N02084 GND=0 OUTR=
+adder_block_1_N02080 NR=adder_block_1_digit0_P_N00400 NL=adder_block_1_digit0_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit0_P_DCML_M4          adder.block_1.digit0.P.DCML.M4(d=adder_block_1_N02084 g=adder_block_1_N02080
+s=adder_block_1_digit0_P_DCML_N00757 s=adder_block_1_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M9          adder.block_1.digit0.P.DCML.M9(d=adder_block_1_N02080 g=adder_block_1_N02084
+s=adder_block_1_digit0_P_DCML_N00714 s=adder_block_1_digit0_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M14          adder.block_1.digit0.P.DCML.M14(d=adder_block_1_digit0_P_DCML_N00753
+g=adder_block_1_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M2          adder.block_1.digit0.P.DCML.M2(d=adder_block_1_N02084 g=adder_block_1_N02080 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M7          adder.block_1.digit0.P.DCML.M7(d=adder_block_1_N02084 g=adder_block_1_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M12          adder.block_1.digit0.P.DCML.M12(d=adder_block_1_digit0_P_DCML_N00710
+g=adder_block_1_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M5          adder.block_1.digit0.P.DCML.M5(d=adder_block_1_digit0_P_DCML_N00757
+g=adder_block_1_digit0_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M10          adder.block_1.digit0.P.DCML.M10(d=adder_block_1_N02084 g=adder_block_1_N02080
+s=adder_block_1_digit0_P_DCML_N00753 s=adder_block_1_digit0_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M15          adder.block_1.digit0.P.DCML.M15(d=adder_block_1_digit0_P_DCML_N00745
+g=adder_block_1_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M3          adder.block_1.digit0.P.DCML.M3(d=adder_block_1_N02080 g=adder_block_1_N02084
+s=adder_block_1_digit0_P_DCML_N00757 s=adder_block_1_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M8          adder.block_1.digit0.P.DCML.M8(d=adder_block_1_digit0_P_N00404 g=adder_block_1_N02080
+s=adder_block_1_digit0_P_DCML_N00710 s=adder_block_1_digit0_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M13          adder.block_1.digit0.P.DCML.M13(d=adder_block_1_digit0_P_DCML_N00714
+g=adder_block_1_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M1          adder.block_1.digit0.P.DCML.M1(d=adder_block_1_N02080 g=adder_block_1_N02084 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M6          adder.block_1.digit0.P.DCML.M6(d=adder_block_1_N02080 g=adder_block_1_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_P_DCML_M11          adder.block_1.digit0.P.DCML.M11(d=adder_block_1_digit0_P_N00400 g=adder_block_1_N02084
+s=adder_block_1_digit0_P_DCML_N00745 s=adder_block_1_digit0_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit0.P.DCML.CLK=adder_block_1_digit0_P_N00392)
_    _(adder.block_1.digit0.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.P.DCML.NL=adder_block_1_digit0_P_N00404)
_    _(adder.block_1.digit0.P.DCML.NR=adder_block_1_digit0_P_N00400)
_    _(adder.block_1.digit0.P.DCML.OUTL=adder_block_1_N02084)
_    _(adder.block_1.digit0.P.DCML.OUTR=adder_block_1_N02080)
_    _(adder.block_1.digit0.P.DCML.VDD=VDD)
V_adder_block_1_digit0_P_LEVEL_1_CLOCK          adder.block_1.digit0.P.LEVEL_1_CLOCK(+=adder_block_1_digit0_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit0.P.A=A4)
_    _(adder.block_1.digit0.P.AB=adder_N05437)
_    _(adder.block_1.digit0.P.B=B4)
_    _(adder.block_1.digit0.P.BB=adder_N05349)
_    _(adder.block_1.digit0.P.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.P.P=adder_block_1_N02080)
_    _(adder.block_1.digit0.P.PB=adder_block_1_N02084)
_    _(adder.block_1.digit0.P.VDD=VDD)
_    adder.block_1.digit0.G(G=adder_block_1_N02088 GB=adder_block_1_N02092 GND=0 VDD=VDD A=A4 AB=adder_N05437 B=B4 BB=adder_N05349 
+) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_1.digit0.G.DCML(VDD=VDD CLK=adder_block_1_digit0_G_N00394 OUTL=adder_block_1_N02092 GND=0 OUTR=
+adder_block_1_N02088 NR=adder_block_1_digit0_G_N00410 NL=adder_block_1_digit0_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_1_digit0_G_DCML_M4          adder.block_1.digit0.G.DCML.M4(d=adder_block_1_N02092 g=adder_block_1_N02088
+s=adder_block_1_digit0_G_DCML_N00757 s=adder_block_1_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M9          adder.block_1.digit0.G.DCML.M9(d=adder_block_1_N02088 g=adder_block_1_N02092
+s=adder_block_1_digit0_G_DCML_N00714 s=adder_block_1_digit0_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M14          adder.block_1.digit0.G.DCML.M14(d=adder_block_1_digit0_G_DCML_N00753
+g=adder_block_1_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M2          adder.block_1.digit0.G.DCML.M2(d=adder_block_1_N02092 g=adder_block_1_N02088 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M7          adder.block_1.digit0.G.DCML.M7(d=adder_block_1_N02092 g=adder_block_1_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M12          adder.block_1.digit0.G.DCML.M12(d=adder_block_1_digit0_G_DCML_N00710
+g=adder_block_1_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M5          adder.block_1.digit0.G.DCML.M5(d=adder_block_1_digit0_G_DCML_N00757
+g=adder_block_1_digit0_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M10          adder.block_1.digit0.G.DCML.M10(d=adder_block_1_N02092 g=adder_block_1_N02088
+s=adder_block_1_digit0_G_DCML_N00753 s=adder_block_1_digit0_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M15          adder.block_1.digit0.G.DCML.M15(d=adder_block_1_digit0_G_DCML_N00745
+g=adder_block_1_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M3          adder.block_1.digit0.G.DCML.M3(d=adder_block_1_N02088 g=adder_block_1_N02092
+s=adder_block_1_digit0_G_DCML_N00757 s=adder_block_1_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M8          adder.block_1.digit0.G.DCML.M8(d=adder_block_1_digit0_G_N00406 g=adder_block_1_N02088
+s=adder_block_1_digit0_G_DCML_N00710 s=adder_block_1_digit0_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M13          adder.block_1.digit0.G.DCML.M13(d=adder_block_1_digit0_G_DCML_N00714
+g=adder_block_1_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M1          adder.block_1.digit0.G.DCML.M1(d=adder_block_1_N02088 g=adder_block_1_N02092 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M6          adder.block_1.digit0.G.DCML.M6(d=adder_block_1_N02088 g=adder_block_1_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_DCML_M11          adder.block_1.digit0.G.DCML.M11(d=adder_block_1_digit0_G_N00410 g=adder_block_1_N02092
+s=adder_block_1_digit0_G_DCML_N00745 s=adder_block_1_digit0_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit0.G.DCML.CLK=adder_block_1_digit0_G_N00394)
_    _(adder.block_1.digit0.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.G.DCML.NL=adder_block_1_digit0_G_N00406)
_    _(adder.block_1.digit0.G.DCML.NR=adder_block_1_digit0_G_N00410)
_    _(adder.block_1.digit0.G.DCML.OUTL=adder_block_1_N02092)
_    _(adder.block_1.digit0.G.DCML.OUTR=adder_block_1_N02088)
_    _(adder.block_1.digit0.G.DCML.VDD=VDD)
_    adder.block_1.digit0.G.G_DIFF_NET(VDD=VDD A=A4 BB=adder_N05349 B=B4 GB=adder_block_1_digit0_G_N00406 AB=adder_N05437 G=
+adder_block_1_digit0_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_1_digit0_G_G_DIFF_NET_M2          adder.block_1.digit0.G.G_DIFF_NET.M2(d=adder_block_1_digit0_G_G_DIFF_NET_N01214
+g=A4 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_G_DIFF_NET_M4          adder.block_1.digit0.G.G_DIFF_NET.M4(d=adder_block_1_digit0_G_N00406 g=B4
+s=adder_block_1_digit0_G_G_DIFF_NET_N01210 s=adder_block_1_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_G_DIFF_NET_M6          adder.block_1.digit0.G.G_DIFF_NET.M6(d=adder_block_1_digit0_G_N00406 g=B4
+s=adder_block_1_digit0_G_G_DIFF_NET_N01214 s=adder_block_1_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_G_DIFF_NET_M1          adder.block_1.digit0.G.G_DIFF_NET.M1(d=adder_block_1_digit0_G_G_DIFF_NET_N01210
+g=adder_N05437 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_G_DIFF_NET_M3          adder.block_1.digit0.G.G_DIFF_NET.M3(d=adder_block_1_digit0_G_N00410
+g=adder_N05349 s=adder_block_1_digit0_G_G_DIFF_NET_N01210 s=adder_block_1_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_1_digit0_G_G_DIFF_NET_M5          adder.block_1.digit0.G.G_DIFF_NET.M5(d=adder_block_1_digit0_G_N00406
+g=adder_N05349 s=adder_block_1_digit0_G_G_DIFF_NET_N01214 s=adder_block_1_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_1.digit0.G.G_DIFF_NET.A=A4)
_    _(adder.block_1.digit0.G.G_DIFF_NET.AB=adder_N05437)
_    _(adder.block_1.digit0.G.G_DIFF_NET.B=B4)
_    _(adder.block_1.digit0.G.G_DIFF_NET.BB=adder_N05349)
_    _(adder.block_1.digit0.G.G_DIFF_NET.G=adder_block_1_digit0_G_N00410)
_    _(adder.block_1.digit0.G.G_DIFF_NET.GB=adder_block_1_digit0_G_N00406)
_    _(adder.block_1.digit0.G.G_DIFF_NET.VDD=VDD)
V_adder_block_1_digit0_G_LEVEL_1_CLOCK          adder.block_1.digit0.G.LEVEL_1_CLOCK(+=adder_block_1_digit0_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block4@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_1.digit0.G.A=A4)
_    _(adder.block_1.digit0.G.AB=adder_N05437)
_    _(adder.block_1.digit0.G.B=B4)
_    _(adder.block_1.digit0.G.BB=adder_N05349)
_    _(adder.block_1.digit0.G.G=adder_block_1_N02088)
_    _(adder.block_1.digit0.G.GB=adder_block_1_N02092)
_    _(adder.block_1.digit0.G.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.G.VDD=VDD)
_    _(adder.block_1.digit0.A=A4)
_    _(adder.block_1.digit0.AB=adder_N05437)
_    _(adder.block_1.digit0.B=B4)
_    _(adder.block_1.digit0.BB=adder_N05349)
_    _(adder.block_1.digit0.Ci=adder_N63358)
_    _(adder.block_1.digit0.CiB=adder_N63362)
_    _(adder.block_1.digit0.G=adder_block_1_N02088)
_    _(adder.block_1.digit0.GB=adder_block_1_N02092)
_    _(adder.block_1.digit0.GND=0)
_    _(GND=0)
_    _(adder.block_1.digit0.P=adder_block_1_N02080)
_    _(adder.block_1.digit0.PB=adder_block_1_N02084)
_    _(adder.block_1.digit0.S=S4)
_    _(adder.block_1.digit0.SB=SB4)
_    _(adder.block_1.digit0.VDD=VDD)
_    _(adder.block_1.A0=A4)
_    _(adder.block_1.A0B=adder_N05437)
_    _(adder.block_1.A1=A5)
_    _(adder.block_1.A1B=A5)
_    _(adder.block_1.A2=A6)
_    _(adder.block_1.A2B=A6)
_    _(adder.block_1.A3=A7)
_    _(adder.block_1.A3B=adder_N05409)
_    _(adder.block_1.B0=B4)
_    _(adder.block_1.B0B=adder_N05349)
_    _(adder.block_1.B1=B5)
_    _(adder.block_1.B1B=adder_N05337)
_    _(adder.block_1.B2=B6)
_    _(adder.block_1.B2B=adder_N05325)
_    _(adder.block_1.B3=B7)
_    _(adder.block_1.B3B=B7)
_    _(adder.block_1.Ci=adder_N63358)
_    _(adder.block_1.CiB=adder_N63362)
_    _(adder.block_1.Co=adder_N20385)
_    _(adder.block_1.CoB=adder_N05645)
_    _(adder.block_1.GG=adder_N62329)
_    _(adder.block_1.GGB=adder_N62333)
_    _(adder.block_1.GND=0)
_    _(GND=0)
_    _(adder.block_1.PG=adder_N62321)
_    _(adder.block_1.PGB=adder_N62325)
_    _(adder.block_1.S0=S4)
_    _(adder.block_1.S0B=SB4)
_    _(adder.block_1.S1=S5)
_    _(adder.block_1.S1B=SB5)
_    _(adder.block_1.S2=S6)
_    _(adder.block_1.S2B=SB6)
_    _(adder.block_1.S3=S7)
_    _(adder.block_1.S3B=SB7)
_    _(adder.block_1.VDD=VDD)
_    adder.not_A1(OUT=A1 VDD=VDD GND=0 IN=A1 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A1@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A1_M1          adder.not_A1.M1(d=A1 g=A1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A1@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A1_M2          adder.not_A1.M2(d=A1 g=A1 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A1@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A1.GND=0)
_    _(GND=0)
_    _(adder.not_A1.IN=A1)
_    _(adder.not_A1.OUT=A1)
_    _(adder.not_A1.VDD=VDD)
_    adder.not_B12(OUT=adder_N10220 VDD=VDD GND=0 IN=B12 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B12@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B12_M1          adder.not_B12.M1(d=adder_N10220 g=B12 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B12@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B12_M2          adder.not_B12.M2(d=adder_N10220 g=B12 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B12@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B12.GND=0)
_    _(GND=0)
_    _(adder.not_B12.IN=B12)
_    _(adder.not_B12.OUT=adder_N10220)
_    _(adder.not_B12.VDD=VDD)
_    adder.not_A11(OUT=adder_N07283 VDD=VDD GND=0 IN=A11 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A11@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A11_M1          adder.not_A11.M1(d=adder_N07283 g=A11 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A11@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A11_M2          adder.not_A11.M2(d=adder_N07283 g=A11 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A11@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A11.GND=0)
_    _(GND=0)
_    _(adder.not_A11.IN=A11)
_    _(adder.not_A11.OUT=adder_N07283)
_    _(adder.not_A11.VDD=VDD)
_    adder.not_B3(OUT=B3 VDD=VDD GND=0 IN=B3 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B3@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B3_M1          adder.not_B3.M1(d=B3 g=B3 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B3@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B3_M2          adder.not_B3.M2(d=B3 g=B3 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B3@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B3.GND=0)
_    _(GND=0)
_    _(adder.not_B3.IN=B3)
_    _(adder.not_B3.OUT=B3)
_    _(adder.not_B3.VDD=VDD)
_    adder.not_A9(OUT=A9 VDD=VDD GND=0 IN=A9 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A9@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_A9_M1          adder.not_A9.M1(d=A9 g=A9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A9@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_A9_M2          adder.not_A9.M2(d=A9 g=A9 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_A9@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_A9.GND=0)
_    _(GND=0)
_    _(adder.not_A9.IN=A9)
_    _(adder.not_A9.OUT=A9)
_    _(adder.not_A9.VDD=VDD)
_    adder.not_B11(OUT=B11 VDD=VDD GND=0 IN=B11 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B11@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B11_M1          adder.not_B11.M1(d=B11 g=B11 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B11@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B11_M2          adder.not_B11.M2(d=B11 g=B11 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B11@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B11.GND=0)
_    _(GND=0)
_    _(adder.not_B11.IN=B11)
_    _(adder.not_B11.OUT=B11)
_    _(adder.not_B11.VDD=VDD)
_    adder.not_B1(OUT=adder_N03538 VDD=VDD GND=0 IN=B1 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B1@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B1_M1          adder.not_B1.M1(d=adder_N03538 g=B1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B1@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B1_M2          adder.not_B1.M2(d=adder_N03538 g=B1 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B1@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B1.GND=0)
_    _(GND=0)
_    _(adder.not_B1.IN=B1)
_    _(adder.not_B1.OUT=adder_N03538)
_    _(adder.not_B1.VDD=VDD)
_    adder.not_B9(OUT=adder_N07211 VDD=VDD GND=0 IN=B9 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B9@TIMED_CLA_16.INVERTER(sch_1)
M_adder_not_B9_M1          adder.not_B9.M1(d=adder_N07211 g=B9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B9@TIMED_CLA_16.INVERTER(sch_1):INS32@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_not_B9_M2          adder.not_B9.M2(d=adder_N07211 g=B9 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):not_B9@TIMED_CLA_16.INVERTER(sch_1):INS73@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.not_B9.GND=0)
_    _(GND=0)
_    _(adder.not_B9.IN=B9)
_    _(adder.not_B9.OUT=adder_N07211)
_    _(adder.not_B9.VDD=VDD)
_    adder.block_0(B0B=adder_N03550 B0=B0 A0B=adder_N03638 A0=A0 B1B=adder_N03538 B1=B1 A1B=A1 A1=A1 B2B=adder_N03526 B2=B2 A2B=A2 
+A2=A2 B3B=B3 B3=B3 A3B=adder_N03610 A3=A3 S0B=SB0 S0=S0 S1B=SB1 S1=S1 S2B=SB2 S2=S2 S3B=SB3 S3=S3 CiB=VDD Ci=0 GND=0 VDD=VDD Co=
+adder_N38950 CoB=adder_N38954 GG=adder_N56337 PGB=adder_N56333 PG=adder_N56025 GGB=adder_N56341 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1)
_    adder.block_0.block_carry(VDD=VDD GND=0 Ci0B=VDD Ci0=0 C1=adder_block_0_N01593 C1B=adder_block_0_N01600 C2=
+adder_block_0_N01607 C2B=adder_block_0_N01614 C3=adder_block_0_N01621 C3B=adder_block_0_N01628 C4=adder_N38950 C4B=adder_N38954 
+G3B=adder_block_0_N02170 G3=adder_block_0_N02166 P3B=adder_block_0_N02162 P3=adder_block_0_N02158 G2B=adder_block_0_N02154 G2=
+adder_block_0_N02116 P2B=adder_block_0_N02116 P2=adder_block_0_N02112 G1B=adder_block_0_N02108 G1=adder_block_0_N02104 P1B=
+adder_block_0_N02100 P1=adder_block_0_N02096 G0B=adder_block_0_N02092 G0=adder_block_0_N02088 P0B=adder_block_0_N02084 P0=
+adder_block_0_N02080 GG=adder_N56337 PGB=adder_N56333 PG=adder_N56025 GGB=adder_N56341 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1)
_    adder.block_0.block_carry.group_G(GND=0 VDD=VDD G0=adder_block_0_N02088 G0B=adder_block_0_N02092 P1=adder_block_0_N02096 P1B=
+adder_block_0_N02100 G1=adder_block_0_N02104 G1B=adder_block_0_N02108 P2=adder_block_0_N02112 P2B=adder_block_0_N02116 G2=
+adder_block_0_N02116 G2B=adder_block_0_N02154 P3=adder_block_0_N02158 P3B=adder_block_0_N02162 G3=adder_block_0_N02166 G3B=
+adder_block_0_N02170 GG=adder_N56337 GGB=adder_N56341 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1)
_    adder.block_0.block_carry.group_G.GG_DIFF_NET(G0B=adder_block_0_N02092 G0=adder_block_0_N02088 P2=adder_block_0_N02112 G2=
+adder_block_0_N02116 VDD=VDD G2B=adder_block_0_N02154 P2B=adder_block_0_N02116 P1B=adder_block_0_N02100 P1=adder_block_0_N02096 
+G1B=adder_block_0_N02108 G1=adder_block_0_N02104 GG=adder_block_0_block_carry_group_G_N01880 G3B=adder_block_0_N02170 P3=
+adder_block_0_N02158 P3B=adder_block_0_N02162 G3=adder_block_0_N02166 GGB=adder_block_0_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M5         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M5(d=adder_block_0_block_carry_group_G_N01880 g=adder_block_0_N02154
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2245@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M4         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M4(d=adder_block_0_block_carry_group_G_N01876 g=adder_block_0_N02158
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS953@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M1         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M1(d=adder_block_0_block_carry_group_G_N01880 g=adder_block_0_N02170 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS875@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M3         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M3(d=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 g=adder_block_0_N02162
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS927@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M8         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M8(d=adder_block_0_block_carry_group_G_N01876 g=adder_block_0_N02112
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2491@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M7         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M7(d=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 g=adder_block_0_N02116
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2459@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M6         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M6(d=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02525 g=adder_block_0_N02116
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2277@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M2         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M2(d=adder_block_0_block_carry_group_G_GG_DIFF_NET_N01001 g=adder_block_0_N02166
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M10         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M10(d=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 g=adder_block_0_N02104
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2721@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M14         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M14(d=adder_block_0_block_carry_group_G_N01876 g=adder_block_0_N02088
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3147@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M9         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M9(d=adder_block_0_block_carry_group_G_N01880 g=adder_block_0_N02108
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2689@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M13         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M13(d=adder_block_0_block_carry_group_G_N01880 g=adder_block_0_N02092
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3115@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M12         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M12(d=adder_block_0_block_carry_group_G_N01876 g=adder_block_0_N02096
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2933@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_GG_DIFF_NET_M11         
+adder.block_0.block_carry.group_G.GG_DIFF_NET.M11(d=adder_block_0_block_carry_group_G_GG_DIFF_NET_N03001 g=adder_block_0_N02100
+s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_0_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_0_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G3=adder_block_0_N02166)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.G3B=adder_block_0_N02170)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.GG=adder_block_0_block_carry_group_G_N01880)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.GG=adder_block_0_block_carry_group_G_N01880)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_0_block_carry_group_G_N01876)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_0_block_carry_group_G_N01876)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.P3=adder_block_0_N02158)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.P3B=adder_block_0_N02162)
_    _(adder.block_0.block_carry.group_G.GG_DIFF_NET.VDD=VDD)
_    adder.block_0.block_carry.group_G.DCML(VDD=VDD CLK=adder_block_0_block_carry_group_G_N01864 OUTL=adder_N56341 GND=0 OUTR=
+adder_N56337 NR=adder_block_0_block_carry_group_G_N01880 NL=adder_block_0_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_block_carry_group_G_DCML_M4          adder.block_0.block_carry.group_G.DCML.M4(d=adder_N56341 g=adder_N56337
+s=adder_block_0_block_carry_group_G_DCML_N00757 s=adder_block_0_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M9          adder.block_0.block_carry.group_G.DCML.M9(d=adder_N56337 g=adder_N56341
+s=adder_block_0_block_carry_group_G_DCML_N00714 s=adder_block_0_block_carry_group_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M14         
+adder.block_0.block_carry.group_G.DCML.M14(d=adder_block_0_block_carry_group_G_DCML_N00753
+g=adder_block_0_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M2          adder.block_0.block_carry.group_G.DCML.M2(d=adder_N56341 g=adder_N56337 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M7          adder.block_0.block_carry.group_G.DCML.M7(d=adder_N56341
+g=adder_block_0_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M12         
+adder.block_0.block_carry.group_G.DCML.M12(d=adder_block_0_block_carry_group_G_DCML_N00710
+g=adder_block_0_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M5         
+adder.block_0.block_carry.group_G.DCML.M5(d=adder_block_0_block_carry_group_G_DCML_N00757
+g=adder_block_0_block_carry_group_G_N01864 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M10          adder.block_0.block_carry.group_G.DCML.M10(d=adder_N56341 g=adder_N56337
+s=adder_block_0_block_carry_group_G_DCML_N00753 s=adder_block_0_block_carry_group_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M15         
+adder.block_0.block_carry.group_G.DCML.M15(d=adder_block_0_block_carry_group_G_DCML_N00745
+g=adder_block_0_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M3          adder.block_0.block_carry.group_G.DCML.M3(d=adder_N56337 g=adder_N56341
+s=adder_block_0_block_carry_group_G_DCML_N00757 s=adder_block_0_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M8         
+adder.block_0.block_carry.group_G.DCML.M8(d=adder_block_0_block_carry_group_G_N01876 g=adder_N56337
+s=adder_block_0_block_carry_group_G_DCML_N00710 s=adder_block_0_block_carry_group_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M13         
+adder.block_0.block_carry.group_G.DCML.M13(d=adder_block_0_block_carry_group_G_DCML_N00714
+g=adder_block_0_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M1          adder.block_0.block_carry.group_G.DCML.M1(d=adder_N56337 g=adder_N56341 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M6          adder.block_0.block_carry.group_G.DCML.M6(d=adder_N56337
+g=adder_block_0_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_G_DCML_M11         
+adder.block_0.block_carry.group_G.DCML.M11(d=adder_block_0_block_carry_group_G_N01880 g=adder_N56341
+s=adder_block_0_block_carry_group_G_DCML_N00745 s=adder_block_0_block_carry_group_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.group_G.DCML.CLK=adder_block_0_block_carry_group_G_N01864)
_    _(adder.block_0.block_carry.group_G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.group_G.DCML.NL=adder_block_0_block_carry_group_G_N01876)
_    _(adder.block_0.block_carry.group_G.DCML.NR=adder_block_0_block_carry_group_G_N01880)
_    _(adder.block_0.block_carry.group_G.DCML.OUTL=adder_N56341)
_    _(adder.block_0.block_carry.group_G.DCML.OUTR=adder_N56337)
_    _(adder.block_0.block_carry.group_G.DCML.VDD=VDD)
V_adder_block_0_block_carry_group_G_LEVEL_2_CLOCK         
+adder.block_0.block_carry.group_G.LEVEL_2_CLOCK(+=adder_block_0_block_carry_group_G_N01864 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.block_carry.group_G.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.group_G.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.group_G.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.group_G.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.group_G.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.group_G.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.group_G.G3=adder_block_0_N02166)
_    _(adder.block_0.block_carry.group_G.G3B=adder_block_0_N02170)
_    _(adder.block_0.block_carry.group_G.GG=adder_N56337)
_    _(adder.block_0.block_carry.group_G.GGB=adder_N56341)
_    _(adder.block_0.block_carry.group_G.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.group_G.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.group_G.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.group_G.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.group_G.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.group_G.P3=adder_block_0_N02158)
_    _(adder.block_0.block_carry.group_G.P3B=adder_block_0_N02162)
_    _(adder.block_0.block_carry.group_G.VDD=VDD)
_    adder.block_0.block_carry.group_P(GND=0 VDD=VDD P0=adder_block_0_N02080 P0B=adder_block_0_N02084 P1=adder_block_0_N02080 P1B=
+adder_block_0_N02084 P2=adder_block_0_N02080 P2B=adder_block_0_N02084 P3=adder_block_0_N02080 P3B=adder_block_0_N02084 PGB=
+adder_N56333 PG=adder_N56025 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1)
_    adder.block_0.block_carry.group_P.DCML(VDD=VDD CLK=adder_block_0_block_carry_group_P_N02485 OUTL=adder_N56333 GND=0 OUTR=
+adder_N56025 NR=adder_block_0_block_carry_group_P_N02501 NL=adder_block_0_block_carry_group_P_N02497 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_block_carry_group_P_DCML_M4          adder.block_0.block_carry.group_P.DCML.M4(d=adder_N56333 g=adder_N56025
+s=adder_block_0_block_carry_group_P_DCML_N00757 s=adder_block_0_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M9          adder.block_0.block_carry.group_P.DCML.M9(d=adder_N56025 g=adder_N56333
+s=adder_block_0_block_carry_group_P_DCML_N00714 s=adder_block_0_block_carry_group_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M14         
+adder.block_0.block_carry.group_P.DCML.M14(d=adder_block_0_block_carry_group_P_DCML_N00753
+g=adder_block_0_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M2          adder.block_0.block_carry.group_P.DCML.M2(d=adder_N56333 g=adder_N56025 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M7          adder.block_0.block_carry.group_P.DCML.M7(d=adder_N56333
+g=adder_block_0_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M12         
+adder.block_0.block_carry.group_P.DCML.M12(d=adder_block_0_block_carry_group_P_DCML_N00710
+g=adder_block_0_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M5         
+adder.block_0.block_carry.group_P.DCML.M5(d=adder_block_0_block_carry_group_P_DCML_N00757
+g=adder_block_0_block_carry_group_P_N02485 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M10          adder.block_0.block_carry.group_P.DCML.M10(d=adder_N56333 g=adder_N56025
+s=adder_block_0_block_carry_group_P_DCML_N00753 s=adder_block_0_block_carry_group_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M15         
+adder.block_0.block_carry.group_P.DCML.M15(d=adder_block_0_block_carry_group_P_DCML_N00745
+g=adder_block_0_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M3          adder.block_0.block_carry.group_P.DCML.M3(d=adder_N56025 g=adder_N56333
+s=adder_block_0_block_carry_group_P_DCML_N00757 s=adder_block_0_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M8         
+adder.block_0.block_carry.group_P.DCML.M8(d=adder_block_0_block_carry_group_P_N02497 g=adder_N56025
+s=adder_block_0_block_carry_group_P_DCML_N00710 s=adder_block_0_block_carry_group_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M13         
+adder.block_0.block_carry.group_P.DCML.M13(d=adder_block_0_block_carry_group_P_DCML_N00714
+g=adder_block_0_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M1          adder.block_0.block_carry.group_P.DCML.M1(d=adder_N56025 g=adder_N56333 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M6          adder.block_0.block_carry.group_P.DCML.M6(d=adder_N56025
+g=adder_block_0_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_DCML_M11         
+adder.block_0.block_carry.group_P.DCML.M11(d=adder_block_0_block_carry_group_P_N02501 g=adder_N56333
+s=adder_block_0_block_carry_group_P_DCML_N00745 s=adder_block_0_block_carry_group_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.group_P.DCML.CLK=adder_block_0_block_carry_group_P_N02485)
_    _(adder.block_0.block_carry.group_P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.group_P.DCML.NL=adder_block_0_block_carry_group_P_N02497)
_    _(adder.block_0.block_carry.group_P.DCML.NR=adder_block_0_block_carry_group_P_N02501)
_    _(adder.block_0.block_carry.group_P.DCML.OUTL=adder_N56333)
_    _(adder.block_0.block_carry.group_P.DCML.OUTR=adder_N56025)
_    _(adder.block_0.block_carry.group_P.DCML.VDD=VDD)
_    adder.block_0.block_carry.group_P.PG_DIFF_NET(P0B=adder_block_0_N02084 P0=adder_block_0_N02080 P3=adder_block_0_N02080 VDD=VDD
+ P3B=adder_block_0_N02084 P1B=adder_block_0_N02084 P1=adder_block_0_N02080 P2B=adder_block_0_N02084 P2=adder_block_0_N02080 PGB=
+adder_block_0_block_carry_group_P_N02497 PG=adder_block_0_block_carry_group_P_N02501 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M8         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M8(d=adder_block_0_block_carry_group_P_N02501 g=adder_block_0_N02084
+s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3674@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M2         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M2(d=adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 g=adder_block_0_N02084
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M7         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M7(d=adder_block_0_block_carry_group_P_N02497 g=adder_block_0_N02080
+s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3642@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M4         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M4(d=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 g=adder_block_0_N02084
+s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1993@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M1         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M1(d=adder_block_0_block_carry_group_P_N02497 g=adder_block_0_N02080 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1915@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M3         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M3(d=adder_block_0_block_carry_group_P_N02497 g=adder_block_0_N02080
+s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1967@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M6         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M6(d=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03885 g=adder_block_0_N02084
+s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3497@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_group_P_PG_DIFF_NET_M5         
+adder.block_0.block_carry.group_P.PG_DIFF_NET.M5(d=adder_block_0_block_carry_group_P_N02497 g=adder_block_0_N02080
+s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_0_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3465@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P1=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P1B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P2=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P2B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P3=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.P3B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.PG=adder_block_0_block_carry_group_P_N02501)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.PGB=adder_block_0_block_carry_group_P_N02497)
_    _(adder.block_0.block_carry.group_P.PG_DIFF_NET.VDD=VDD)
V_adder_block_0_block_carry_group_P_LEVEL_2_CLOCK         
+adder.block_0.block_carry.group_P.LEVEL_2_CLOCK(+=adder_block_0_block_carry_group_P_N02485 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.block_carry.group_P.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.group_P.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.P1=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.P1B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.P2=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.P2B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.P3=adder_block_0_N02080)
_    _(adder.block_0.block_carry.group_P.P3B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.group_P.PG=adder_N56025)
_    _(adder.block_0.block_carry.group_P.PGB=adder_N56333)
_    _(adder.block_0.block_carry.group_P.VDD=VDD)
_    adder.block_0.block_carry.C1(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_block_0_N02080 P0B=adder_block_0_N02084 G0=
+adder_block_0_N02088 G0B=adder_block_0_N02092 Co0=adder_block_0_N01600 Co0B=adder_block_0_N01593 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1)
_    adder.block_0.block_carry.C1.Co0_DIFF_NET(VDD=VDD Ci=0 CiB=VDD P0=adder_block_0_N02080 G0B=adder_block_0_N02092 Co0=
+adder_block_0_block_carry_C1_N00845 Co0B=adder_block_0_block_carry_C1_N00841 G0=adder_block_0_N02088 P0B=adder_block_0_N02084 )
+ CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1)
M_adder_block_0_block_carry_C1_Co0_DIFF_NET_M2         
+adder.block_0.block_carry.C1.Co0_DIFF_NET.M2(d=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00302 g=adder_block_0_N02088 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_Co0_DIFF_NET_M5         
+adder.block_0.block_carry.C1.Co0_DIFF_NET.M5(d=adder_block_0_block_carry_C1_N00845 g=VDD
+s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS224@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_Co0_DIFF_NET_M3         
+adder.block_0.block_carry.C1.Co0_DIFF_NET.M3(d=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00314 g=adder_block_0_N02084
+s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_Co0_DIFF_NET_M6         
+adder.block_0.block_carry.C1.Co0_DIFF_NET.M6(d=adder_block_0_block_carry_C1_N00841 g=0
+s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS264@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_Co0_DIFF_NET_M1         
+adder.block_0.block_carry.C1.Co0_DIFF_NET.M1(d=adder_block_0_block_carry_C1_N00845 g=adder_block_0_N02092 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_Co0_DIFF_NET_M4         
+adder.block_0.block_carry.C1.Co0_DIFF_NET.M4(d=adder_block_0_block_carry_C1_N00841 g=adder_block_0_N02080
+s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_0_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.CiB=VDD)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.Co0=adder_block_0_block_carry_C1_N00845)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.Co0B=adder_block_0_block_carry_C1_N00841)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C1.Co0_DIFF_NET.VDD=VDD)
_    adder.block_0.block_carry.C1.DCML(VDD=VDD CLK=adder_block_0_block_carry_C1_N00829 OUTL=adder_block_0_N01593 GND=0 OUTR=
+adder_block_0_N01600 NR=adder_block_0_block_carry_C1_N00845 NL=adder_block_0_block_carry_C1_N00841 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_block_carry_C1_DCML_M13          adder.block_0.block_carry.C1.DCML.M13(d=adder_block_0_block_carry_C1_DCML_N00714
+g=adder_block_0_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M11          adder.block_0.block_carry.C1.DCML.M11(d=adder_block_0_block_carry_C1_N00845
+g=adder_block_0_N01593 s=adder_block_0_block_carry_C1_DCML_N00745 s=adder_block_0_block_carry_C1_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M9          adder.block_0.block_carry.C1.DCML.M9(d=adder_block_0_N01600 g=adder_block_0_N01593
+s=adder_block_0_block_carry_C1_DCML_N00714 s=adder_block_0_block_carry_C1_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M2          adder.block_0.block_carry.C1.DCML.M2(d=adder_block_0_N01593 g=adder_block_0_N01600
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M7          adder.block_0.block_carry.C1.DCML.M7(d=adder_block_0_N01593
+g=adder_block_0_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M5          adder.block_0.block_carry.C1.DCML.M5(d=adder_block_0_block_carry_C1_DCML_N00757
+g=adder_block_0_block_carry_C1_N00829 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M14          adder.block_0.block_carry.C1.DCML.M14(d=adder_block_0_block_carry_C1_DCML_N00753
+g=adder_block_0_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M12          adder.block_0.block_carry.C1.DCML.M12(d=adder_block_0_block_carry_C1_DCML_N00710
+g=adder_block_0_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M3          adder.block_0.block_carry.C1.DCML.M3(d=adder_block_0_N01600 g=adder_block_0_N01593
+s=adder_block_0_block_carry_C1_DCML_N00757 s=adder_block_0_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M10          adder.block_0.block_carry.C1.DCML.M10(d=adder_block_0_N01593
+g=adder_block_0_N01600 s=adder_block_0_block_carry_C1_DCML_N00753 s=adder_block_0_block_carry_C1_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M8          adder.block_0.block_carry.C1.DCML.M8(d=adder_block_0_block_carry_C1_N00841
+g=adder_block_0_N01600 s=adder_block_0_block_carry_C1_DCML_N00710 s=adder_block_0_block_carry_C1_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M1          adder.block_0.block_carry.C1.DCML.M1(d=adder_block_0_N01600 g=adder_block_0_N01593
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M6          adder.block_0.block_carry.C1.DCML.M6(d=adder_block_0_N01600
+g=adder_block_0_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M4          adder.block_0.block_carry.C1.DCML.M4(d=adder_block_0_N01593 g=adder_block_0_N01600
+s=adder_block_0_block_carry_C1_DCML_N00757 s=adder_block_0_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C1_DCML_M15          adder.block_0.block_carry.C1.DCML.M15(d=adder_block_0_block_carry_C1_DCML_N00745
+g=adder_block_0_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C1.DCML.CLK=adder_block_0_block_carry_C1_N00829)
_    _(adder.block_0.block_carry.C1.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C1.DCML.NL=adder_block_0_block_carry_C1_N00841)
_    _(adder.block_0.block_carry.C1.DCML.NR=adder_block_0_block_carry_C1_N00845)
_    _(adder.block_0.block_carry.C1.DCML.OUTL=adder_block_0_N01593)
_    _(adder.block_0.block_carry.C1.DCML.OUTR=adder_block_0_N01600)
_    _(adder.block_0.block_carry.C1.DCML.VDD=VDD)
V_adder_block_0_block_carry_C1_LEVEL_3_CLOCK         
+adder.block_0.block_carry.C1.LEVEL_3_CLOCK(+=adder_block_0_block_carry_C1_N00829 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.block_carry.C1.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C1.CiB=VDD)
_    _(adder.block_0.block_carry.C1.Co0=adder_block_0_N01600)
_    _(adder.block_0.block_carry.C1.Co0B=adder_block_0_N01593)
_    _(adder.block_0.block_carry.C1.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C1.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C1.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C1.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C1.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C1.VDD=VDD)
_    adder.block_0.block_carry.C2(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_block_0_N02080 P0B=adder_block_0_N02084 G0=
+adder_block_0_N02088 G0B=adder_block_0_N02092 Co1=adder_block_0_N01614 Co1B=adder_block_0_N01607 P1=adder_block_0_N02096 P1B=
+adder_block_0_N02100 G1=adder_block_0_N02104 G1B=adder_block_0_N02108 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1)
V_adder_block_0_block_carry_C2_LEVEL_3_CLOCK         
+adder.block_0.block_carry.C2.LEVEL_3_CLOCK(+=adder_block_0_block_carry_C2_N07582 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):INS7730@SOURCE.VPULSE.Normal(chips)
_    adder.block_0.block_carry.C2.Co1_DIFF_NET(VDD=VDD G1=adder_block_0_N02104 P1=adder_block_0_N02096 G0=adder_block_0_N02088 Co1=
+adder_block_0_block_carry_C2_N07602 G0B=adder_block_0_N02092 P1B=adder_block_0_N02100 G1B=adder_block_0_N02108 P0=
+adder_block_0_N02080 P0B=adder_block_0_N02084 Ci=0 CiB=VDD Co1B=adder_block_0_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M6         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M6(d=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01140 g=adder_block_0_N02088
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1038@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M9         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M9(d=adder_block_0_block_carry_C2_N07602 g=VDD
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1770@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M5         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M5(d=adder_block_0_block_carry_C2_N07602 g=adder_block_0_N02092
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1006@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M4         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M4(d=adder_block_0_block_carry_C2_N07596 g=adder_block_0_N02096
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS974@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M8         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M8(d=adder_block_0_block_carry_C2_N07596 g=adder_block_0_N02080
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1570@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M3         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M3(d=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01098 g=adder_block_0_N02100
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS942@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M7         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M7(d=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01634 g=adder_block_0_N02084
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1538@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M2         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M2(d=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01086 g=adder_block_0_N02104 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS910@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M1         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M1(d=adder_block_0_block_carry_C2_N07602 g=adder_block_0_N02108 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS878@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_Co1_DIFF_NET_M10         
+adder.block_0.block_carry.C2.Co1_DIFF_NET.M10(d=adder_block_0_block_carry_C2_N07596 g=0
+s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_0_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1802@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.CiB=VDD)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.Co1=adder_block_0_block_carry_C2_N07602)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.Co1B=adder_block_0_block_carry_C2_N07596)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.C2.Co1_DIFF_NET.VDD=VDD)
_    adder.block_0.block_carry.C2.DCML(VDD=VDD CLK=adder_block_0_block_carry_C2_N07582 OUTL=adder_block_0_N01607 GND=0 OUTR=
+adder_block_0_N01614 NR=adder_block_0_block_carry_C2_N07602 NL=adder_block_0_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_block_carry_C2_DCML_M13          adder.block_0.block_carry.C2.DCML.M13(d=adder_block_0_block_carry_C2_DCML_N00714
+g=adder_block_0_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M11          adder.block_0.block_carry.C2.DCML.M11(d=adder_block_0_block_carry_C2_N07602
+g=adder_block_0_N01607 s=adder_block_0_block_carry_C2_DCML_N00745 s=adder_block_0_block_carry_C2_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M9          adder.block_0.block_carry.C2.DCML.M9(d=adder_block_0_N01614 g=adder_block_0_N01607
+s=adder_block_0_block_carry_C2_DCML_N00714 s=adder_block_0_block_carry_C2_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M2          adder.block_0.block_carry.C2.DCML.M2(d=adder_block_0_N01607 g=adder_block_0_N01614
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M7          adder.block_0.block_carry.C2.DCML.M7(d=adder_block_0_N01607
+g=adder_block_0_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M5          adder.block_0.block_carry.C2.DCML.M5(d=adder_block_0_block_carry_C2_DCML_N00757
+g=adder_block_0_block_carry_C2_N07582 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M14          adder.block_0.block_carry.C2.DCML.M14(d=adder_block_0_block_carry_C2_DCML_N00753
+g=adder_block_0_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M12          adder.block_0.block_carry.C2.DCML.M12(d=adder_block_0_block_carry_C2_DCML_N00710
+g=adder_block_0_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M3          adder.block_0.block_carry.C2.DCML.M3(d=adder_block_0_N01614 g=adder_block_0_N01607
+s=adder_block_0_block_carry_C2_DCML_N00757 s=adder_block_0_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M10          adder.block_0.block_carry.C2.DCML.M10(d=adder_block_0_N01607
+g=adder_block_0_N01614 s=adder_block_0_block_carry_C2_DCML_N00753 s=adder_block_0_block_carry_C2_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M8          adder.block_0.block_carry.C2.DCML.M8(d=adder_block_0_block_carry_C2_N07596
+g=adder_block_0_N01614 s=adder_block_0_block_carry_C2_DCML_N00710 s=adder_block_0_block_carry_C2_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M1          adder.block_0.block_carry.C2.DCML.M1(d=adder_block_0_N01614 g=adder_block_0_N01607
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M6          adder.block_0.block_carry.C2.DCML.M6(d=adder_block_0_N01614
+g=adder_block_0_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M4          adder.block_0.block_carry.C2.DCML.M4(d=adder_block_0_N01607 g=adder_block_0_N01614
+s=adder_block_0_block_carry_C2_DCML_N00757 s=adder_block_0_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C2_DCML_M15          adder.block_0.block_carry.C2.DCML.M15(d=adder_block_0_block_carry_C2_DCML_N00745
+g=adder_block_0_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C2.DCML.CLK=adder_block_0_block_carry_C2_N07582)
_    _(adder.block_0.block_carry.C2.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C2.DCML.NL=adder_block_0_block_carry_C2_N07596)
_    _(adder.block_0.block_carry.C2.DCML.NR=adder_block_0_block_carry_C2_N07602)
_    _(adder.block_0.block_carry.C2.DCML.OUTL=adder_block_0_N01607)
_    _(adder.block_0.block_carry.C2.DCML.OUTR=adder_block_0_N01614)
_    _(adder.block_0.block_carry.C2.DCML.VDD=VDD)
_    _(adder.block_0.block_carry.C2.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C2.CiB=VDD)
_    _(adder.block_0.block_carry.C2.Co1=adder_block_0_N01614)
_    _(adder.block_0.block_carry.C2.Co1B=adder_block_0_N01607)
_    _(adder.block_0.block_carry.C2.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C2.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C2.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.C2.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.C2.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C2.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C2.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C2.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.C2.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.C2.VDD=VDD)
_    adder.block_0.block_carry.C3(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_block_0_N02080 P0B=adder_block_0_N02084 G0=
+adder_block_0_N02088 G0B=adder_block_0_N02092 Co2=adder_block_0_N01628 Co2B=adder_block_0_N01621 P1=adder_block_0_N02096 P1B=
+adder_block_0_N02100 G1=adder_block_0_N02104 G1B=adder_block_0_N02108 P2=adder_block_0_N02112 P2B=adder_block_0_N02116 G2=
+adder_block_0_N02116 G2B=adder_block_0_N02154 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1)
_    adder.block_0.block_carry.C3.Co2_DIFF_NET(VDD=VDD G2=adder_block_0_N02116 P2=adder_block_0_N02112 G1=adder_block_0_N02104 Co2B
+=adder_block_0_block_carry_C3_N08483 Co2=adder_block_0_block_carry_C3_N08489 G1B=adder_block_0_N02108 P2B=adder_block_0_N02116 G2B
+=adder_block_0_N02154 P1=adder_block_0_N02096 P1B=adder_block_0_N02100 G0=adder_block_0_N02088 G0B=adder_block_0_N02092 P0B=
+adder_block_0_N02084 P0=adder_block_0_N02080 Ci=0 CiB=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M2         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M2(d=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02591 g=adder_block_0_N02116 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2415@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M1         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M1(d=adder_block_0_block_carry_C3_N08489 g=adder_block_0_N02154 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2383@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M10         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M10(d=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03784 g=adder_block_0_N02088
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2861@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M9         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M9(d=adder_block_0_block_carry_C3_N08489 g=adder_block_0_N02092
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2829@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M6         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M6(d=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02633 g=adder_block_0_N02104
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2543@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M12         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M12(d=adder_block_0_block_carry_C3_N08483 g=adder_block_0_N02080
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3750@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M5         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M5(d=adder_block_0_block_carry_C3_N08489 g=adder_block_0_N02108
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2511@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M11         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M11(d=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03814 g=adder_block_0_N02084
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3718@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M8         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M8(d=adder_block_0_block_carry_C3_N08483 g=adder_block_0_N02096
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2751@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M4         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M4(d=adder_block_0_block_carry_C3_N08483 g=adder_block_0_N02112
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2479@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M14         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M14(d=adder_block_0_block_carry_C3_N08483 g=0
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3856@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M7         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M7(d=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02815 g=adder_block_0_N02100
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2719@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M3         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M3(d=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02603 g=adder_block_0_N02116
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2447@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_Co2_DIFF_NET_M13         
+adder.block_0.block_carry.C3.Co2_DIFF_NET.M13(d=adder_block_0_block_carry_C3_N08489
+s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_0_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3824@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.CiB=VDD)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.Co2=adder_block_0_block_carry_C3_N08489)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.Co2B=adder_block_0_block_carry_C3_N08483)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C3.Co2_DIFF_NET.VDD=VDD)
V_adder_block_0_block_carry_C3_LEVEL_3_CLOCK         
+adder.block_0.block_carry.C3.LEVEL_3_CLOCK(+=adder_block_0_block_carry_C3_N08469 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):INS8609@SOURCE.VPULSE.Normal(chips)
_    adder.block_0.block_carry.C3.DCML(VDD=VDD CLK=adder_block_0_block_carry_C3_N08469 OUTL=adder_block_0_N01621 GND=0 OUTR=
+adder_block_0_N01628 NR=adder_block_0_block_carry_C3_N08489 NL=adder_block_0_block_carry_C3_N08483 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_block_carry_C3_DCML_M13          adder.block_0.block_carry.C3.DCML.M13(d=adder_block_0_block_carry_C3_DCML_N00714
+g=adder_block_0_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M11          adder.block_0.block_carry.C3.DCML.M11(d=adder_block_0_block_carry_C3_N08489
+g=adder_block_0_N01621 s=adder_block_0_block_carry_C3_DCML_N00745 s=adder_block_0_block_carry_C3_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M9          adder.block_0.block_carry.C3.DCML.M9(d=adder_block_0_N01628 g=adder_block_0_N01621
+s=adder_block_0_block_carry_C3_DCML_N00714 s=adder_block_0_block_carry_C3_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M2          adder.block_0.block_carry.C3.DCML.M2(d=adder_block_0_N01621 g=adder_block_0_N01628
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M7          adder.block_0.block_carry.C3.DCML.M7(d=adder_block_0_N01621
+g=adder_block_0_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M5          adder.block_0.block_carry.C3.DCML.M5(d=adder_block_0_block_carry_C3_DCML_N00757
+g=adder_block_0_block_carry_C3_N08469 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M14          adder.block_0.block_carry.C3.DCML.M14(d=adder_block_0_block_carry_C3_DCML_N00753
+g=adder_block_0_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M12          adder.block_0.block_carry.C3.DCML.M12(d=adder_block_0_block_carry_C3_DCML_N00710
+g=adder_block_0_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M3          adder.block_0.block_carry.C3.DCML.M3(d=adder_block_0_N01628 g=adder_block_0_N01621
+s=adder_block_0_block_carry_C3_DCML_N00757 s=adder_block_0_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M10          adder.block_0.block_carry.C3.DCML.M10(d=adder_block_0_N01621
+g=adder_block_0_N01628 s=adder_block_0_block_carry_C3_DCML_N00753 s=adder_block_0_block_carry_C3_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M8          adder.block_0.block_carry.C3.DCML.M8(d=adder_block_0_block_carry_C3_N08483
+g=adder_block_0_N01628 s=adder_block_0_block_carry_C3_DCML_N00710 s=adder_block_0_block_carry_C3_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M1          adder.block_0.block_carry.C3.DCML.M1(d=adder_block_0_N01628 g=adder_block_0_N01621
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M6          adder.block_0.block_carry.C3.DCML.M6(d=adder_block_0_N01628
+g=adder_block_0_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M4          adder.block_0.block_carry.C3.DCML.M4(d=adder_block_0_N01621 g=adder_block_0_N01628
+s=adder_block_0_block_carry_C3_DCML_N00757 s=adder_block_0_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C3_DCML_M15          adder.block_0.block_carry.C3.DCML.M15(d=adder_block_0_block_carry_C3_DCML_N00745
+g=adder_block_0_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C3.DCML.CLK=adder_block_0_block_carry_C3_N08469)
_    _(adder.block_0.block_carry.C3.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C3.DCML.NL=adder_block_0_block_carry_C3_N08483)
_    _(adder.block_0.block_carry.C3.DCML.NR=adder_block_0_block_carry_C3_N08489)
_    _(adder.block_0.block_carry.C3.DCML.OUTL=adder_block_0_N01621)
_    _(adder.block_0.block_carry.C3.DCML.OUTR=adder_block_0_N01628)
_    _(adder.block_0.block_carry.C3.DCML.VDD=VDD)
_    _(adder.block_0.block_carry.C3.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C3.CiB=VDD)
_    _(adder.block_0.block_carry.C3.Co2=adder_block_0_N01628)
_    _(adder.block_0.block_carry.C3.Co2B=adder_block_0_N01621)
_    _(adder.block_0.block_carry.C3.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C3.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C3.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.C3.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.C3.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C3.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.C3.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C3.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C3.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C3.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.C3.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.C3.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.C3.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C3.VDD=VDD)
_    adder.block_0.block_carry.C4(GND=0 VDD=VDD Ci=0 CiB=VDD P0=adder_block_0_N02080 P0B=adder_block_0_N02084 G0=
+adder_block_0_N02088 G0B=adder_block_0_N02092 Co3=adder_N38954 Co3B=adder_N38950 P1=adder_block_0_N02096 P1B=adder_block_0_N02100 
+G1=adder_block_0_N02104 G1B=adder_block_0_N02108 P2=adder_block_0_N02112 P2B=adder_block_0_N02116 G2=adder_block_0_N02116 G2B=
+adder_block_0_N02154 P3=adder_block_0_N02158 P3B=adder_block_0_N02162 G3=adder_block_0_N02166 G3B=adder_block_0_N02170 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1)
_    adder.block_0.block_carry.C4.DCML(VDD=VDD CLK=adder_block_0_block_carry_C4_N09458 OUTL=adder_N38950 GND=0 OUTR=adder_N38954 NR
+=adder_block_0_block_carry_C4_N09478 NL=adder_block_0_block_carry_C4_N09472 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_block_carry_C4_DCML_M13          adder.block_0.block_carry.C4.DCML.M13(d=adder_block_0_block_carry_C4_DCML_N00714
+g=adder_block_0_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M11          adder.block_0.block_carry.C4.DCML.M11(d=adder_block_0_block_carry_C4_N09478
+g=adder_N38950 s=adder_block_0_block_carry_C4_DCML_N00745 s=adder_block_0_block_carry_C4_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M9          adder.block_0.block_carry.C4.DCML.M9(d=adder_N38954 g=adder_N38950
+s=adder_block_0_block_carry_C4_DCML_N00714 s=adder_block_0_block_carry_C4_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M2          adder.block_0.block_carry.C4.DCML.M2(d=adder_N38950 g=adder_N38954 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M7          adder.block_0.block_carry.C4.DCML.M7(d=adder_N38950
+g=adder_block_0_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M5          adder.block_0.block_carry.C4.DCML.M5(d=adder_block_0_block_carry_C4_DCML_N00757
+g=adder_block_0_block_carry_C4_N09458 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M14          adder.block_0.block_carry.C4.DCML.M14(d=adder_block_0_block_carry_C4_DCML_N00753
+g=adder_block_0_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M12          adder.block_0.block_carry.C4.DCML.M12(d=adder_block_0_block_carry_C4_DCML_N00710
+g=adder_block_0_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M3          adder.block_0.block_carry.C4.DCML.M3(d=adder_N38954 g=adder_N38950
+s=adder_block_0_block_carry_C4_DCML_N00757 s=adder_block_0_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M10          adder.block_0.block_carry.C4.DCML.M10(d=adder_N38950 g=adder_N38954
+s=adder_block_0_block_carry_C4_DCML_N00753 s=adder_block_0_block_carry_C4_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M8          adder.block_0.block_carry.C4.DCML.M8(d=adder_block_0_block_carry_C4_N09472
+g=adder_N38954 s=adder_block_0_block_carry_C4_DCML_N00710 s=adder_block_0_block_carry_C4_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M1          adder.block_0.block_carry.C4.DCML.M1(d=adder_N38954 g=adder_N38950 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M6          adder.block_0.block_carry.C4.DCML.M6(d=adder_N38954
+g=adder_block_0_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M4          adder.block_0.block_carry.C4.DCML.M4(d=adder_N38950 g=adder_N38954
+s=adder_block_0_block_carry_C4_DCML_N00757 s=adder_block_0_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_DCML_M15          adder.block_0.block_carry.C4.DCML.M15(d=adder_block_0_block_carry_C4_DCML_N00745
+g=adder_block_0_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C4.DCML.CLK=adder_block_0_block_carry_C4_N09458)
_    _(adder.block_0.block_carry.C4.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C4.DCML.NL=adder_block_0_block_carry_C4_N09472)
_    _(adder.block_0.block_carry.C4.DCML.NR=adder_block_0_block_carry_C4_N09478)
_    _(adder.block_0.block_carry.C4.DCML.OUTL=adder_N38950)
_    _(adder.block_0.block_carry.C4.DCML.OUTR=adder_N38954)
_    _(adder.block_0.block_carry.C4.DCML.VDD=VDD)
V_adder_block_0_block_carry_C4_LEVEL_3_CLOCK         
+adder.block_0.block_carry.C4.LEVEL_3_CLOCK(+=adder_block_0_block_carry_C4_N09458 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):INS9598@SOURCE.VPULSE.Normal(chips)
_    adder.block_0.block_carry.C4.Co3_DIFF_NET(VDD=VDD G3=adder_block_0_N02166 P3=adder_block_0_N02158 G2=adder_block_0_N02116 Co3B
+=adder_block_0_block_carry_C4_N09472 Co3=adder_block_0_block_carry_C4_N09478 G2B=adder_block_0_N02154 P3B=adder_block_0_N02162 G3B
+=adder_block_0_N02170 P2=adder_block_0_N02112 P2B=adder_block_0_N02116 G1=adder_block_0_N02104 G1B=adder_block_0_N02108 P1B=
+adder_block_0_N02100 P1=adder_block_0_N02096 P0=adder_block_0_N02080 P0B=adder_block_0_N02084 Ci=0 CiB=VDD G0B=
+adder_block_0_N02092 G0=adder_block_0_N02088 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M9         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M9(d=adder_block_0_block_carry_C4_N09478 g=adder_block_0_N02108
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5017@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M6         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M6(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04821 g=adder_block_0_N02116
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4731@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M5         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M5(d=adder_block_0_block_carry_C4_N09478 g=adder_block_0_N02154
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4699@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M12         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M12(d=adder_block_0_block_carry_C4_N09472 g=adder_block_0_N02096
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5159@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M14         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M14(d=adder_block_0_block_carry_C4_N09472 g=adder_block_0_N02080
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5839@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M16         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M16(d=adder_block_0_block_carry_C4_N09472 g=0
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M4         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M4(d=adder_block_0_block_carry_C4_N09472 g=adder_block_0_N02158
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4667@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M8         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M8(d=adder_block_0_block_carry_C4_N09472 g=adder_block_0_N02112
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4939@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M11          adder.block_0.block_carry.C4.Co3_DIFF_NET.M11(g=adder_block_0_N02100
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5127@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M13         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M13(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05903 g=adder_block_0_N02084
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5807@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M15         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M15(d=adder_block_0_block_carry_C4_N09478 g=VDD
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5909@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M3         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M3(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04791 g=adder_block_0_N02162
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4635@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M7         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M7(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04991 g=adder_block_0_N02116
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4907@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M18          adder.block_0.block_carry.C4.Co3_DIFF_NET.M18(d=N06657
+g=adder_block_0_N02088 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6609@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M2         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M2(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04779 g=adder_block_0_N02166 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M17         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M17(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05873 g=adder_block_0_N02092
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6577@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M1         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M1(d=adder_block_0_block_carry_C4_N09478 g=adder_block_0_N02170 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4571@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_block_carry_C4_Co3_DIFF_NET_M10         
+adder.block_0.block_carry.C4.Co3_DIFF_NET.M10(d=adder_block_0_block_carry_C4_Co3_DIFF_NET_N05193 g=adder_block_0_N02104
+s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_0_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5049@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.CiB=VDD)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.Co3=adder_block_0_block_carry_C4_N09478)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.Co3B=adder_block_0_block_carry_C4_N09472)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G3=adder_block_0_N02166)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.G3B=adder_block_0_N02170)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P3=adder_block_0_N02158)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.P3B=adder_block_0_N02162)
_    _(adder.block_0.block_carry.C4.Co3_DIFF_NET.VDD=VDD)
_    _(adder.block_0.block_carry.C4.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.block_carry.C4.CiB=VDD)
_    _(adder.block_0.block_carry.C4.Co3=adder_N38954)
_    _(adder.block_0.block_carry.C4.Co3B=adder_N38950)
_    _(adder.block_0.block_carry.C4.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.C4.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.C4.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.C4.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.C4.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C4.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.C4.G3=adder_block_0_N02166)
_    _(adder.block_0.block_carry.C4.G3B=adder_block_0_N02170)
_    _(adder.block_0.block_carry.C4.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.C4.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.C4.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.C4.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.C4.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.C4.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.C4.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.C4.P3=adder_block_0_N02158)
_    _(adder.block_0.block_carry.C4.P3B=adder_block_0_N02162)
_    _(adder.block_0.block_carry.C4.VDD=VDD)
_    _(adder.block_0.block_carry.C1=adder_block_0_N01593)
_    _(adder.block_0.block_carry.C1B=adder_block_0_N01600)
_    _(adder.block_0.block_carry.C2=adder_block_0_N01607)
_    _(adder.block_0.block_carry.C2B=adder_block_0_N01614)
_    _(adder.block_0.block_carry.C3=adder_block_0_N01621)
_    _(adder.block_0.block_carry.C3B=adder_block_0_N01628)
_    _(adder.block_0.block_carry.C4=adder_N38950)
_    _(adder.block_0.block_carry.C4B=adder_N38954)
_    _(adder.block_0.block_carry.Ci0=0)
_    _(Ci0=0)
_    _(adder.block_0.block_carry.Ci0B=VDD)
_    _(adder.block_0.block_carry.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.G0=adder_block_0_N02088)
_    _(adder.block_0.block_carry.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.G0B=adder_block_0_N02092)
_    _(adder.block_0.block_carry.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.G1=adder_block_0_N02104)
_    _(adder.block_0.block_carry.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.G1B=adder_block_0_N02108)
_    _(adder.block_0.block_carry.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.G2=adder_block_0_N02116)
_    _(adder.block_0.block_carry.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.G2B=adder_block_0_N02154)
_    _(adder.block_0.block_carry.G3=adder_block_0_N02166)
_    _(adder.block_0.block_carry.G3=adder_block_0_N02166)
_    _(adder.block_0.block_carry.G3B=adder_block_0_N02170)
_    _(adder.block_0.block_carry.G3B=adder_block_0_N02170)
_    _(adder.block_0.block_carry.GG=adder_N56337)
_    _(adder.block_0.block_carry.GGB=adder_N56341)
_    _(adder.block_0.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_0.block_carry.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.P0=adder_block_0_N02080)
_    _(adder.block_0.block_carry.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.P0B=adder_block_0_N02084)
_    _(adder.block_0.block_carry.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.P1=adder_block_0_N02096)
_    _(adder.block_0.block_carry.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.P1B=adder_block_0_N02100)
_    _(adder.block_0.block_carry.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.P2=adder_block_0_N02112)
_    _(adder.block_0.block_carry.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.P2B=adder_block_0_N02116)
_    _(adder.block_0.block_carry.P3=adder_block_0_N02158)
_    _(adder.block_0.block_carry.P3=adder_block_0_N02158)
_    _(adder.block_0.block_carry.P3B=adder_block_0_N02162)
_    _(adder.block_0.block_carry.P3B=adder_block_0_N02162)
_    _(adder.block_0.block_carry.PG=adder_N56025)
_    _(adder.block_0.block_carry.PGB=adder_N56333)
_    _(adder.block_0.block_carry.VDD=VDD)
_    _(adder.block_0.block_carry.VDD=VDD)
_    adder.block_0.digit2(GB=adder_block_0_N02154 G=adder_block_0_N02116 PB=adder_block_0_N02116 P=adder_block_0_N02112 VDD=VDD GND
+=0 A=A2 AB=A2 B=B2 BB=adder_N03526 CiB=adder_block_0_N01614 Ci=adder_block_0_N01607 S=S2 SB=SB2 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_0.digit2.S(P=adder_block_0_N02112 PB=adder_block_0_N02116 Ci=adder_block_0_N01607 CiB=adder_block_0_N01614 SB=SB2 
+S=S2 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_0.digit2.S.S_DIFF_NET(VDD=VDD Ci=adder_block_0_N01607 PB=adder_block_0_N02116 P=adder_block_0_N02112 SB=
+adder_block_0_digit2_S_N00090 S=adder_block_0_digit2_S_N00086 CiB=adder_block_0_N01614 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_0_digit2_S_S_DIFF_NET_M2          adder.block_0.digit2.S.S_DIFF_NET.M2(d=adder_block_0_digit2_S_S_DIFF_NET_N00298
+g=adder_block_0_N01607 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_S_DIFF_NET_M5          adder.block_0.digit2.S.S_DIFF_NET.M5(d=adder_block_0_digit2_S_N00086
+g=adder_block_0_N02116 s=adder_block_0_digit2_S_S_DIFF_NET_N00298 s=adder_block_0_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_S_DIFF_NET_M3          adder.block_0.digit2.S.S_DIFF_NET.M3(d=adder_block_0_digit2_S_N00090
+g=adder_block_0_N02116 s=adder_block_0_digit2_S_S_DIFF_NET_N00294 s=adder_block_0_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_S_DIFF_NET_M1          adder.block_0.digit2.S.S_DIFF_NET.M1(d=adder_block_0_digit2_S_S_DIFF_NET_N00294
+g=adder_block_0_N01614 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_S_DIFF_NET_M6          adder.block_0.digit2.S.S_DIFF_NET.M6(d=adder_block_0_digit2_S_N00090
+g=adder_block_0_N02112 s=adder_block_0_digit2_S_S_DIFF_NET_N00298 s=adder_block_0_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_S_DIFF_NET_M4          adder.block_0.digit2.S.S_DIFF_NET.M4(d=adder_block_0_digit2_S_N00086
+g=adder_block_0_N02112 s=adder_block_0_digit2_S_S_DIFF_NET_N00294 s=adder_block_0_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit2.S.S_DIFF_NET.Ci=adder_block_0_N01607)
_    _(adder.block_0.digit2.S.S_DIFF_NET.CiB=adder_block_0_N01614)
_    _(adder.block_0.digit2.S.S_DIFF_NET.P=adder_block_0_N02112)
_    _(adder.block_0.digit2.S.S_DIFF_NET.PB=adder_block_0_N02116)
_    _(adder.block_0.digit2.S.S_DIFF_NET.S=adder_block_0_digit2_S_N00086)
_    _(adder.block_0.digit2.S.S_DIFF_NET.SB=adder_block_0_digit2_S_N00090)
_    _(adder.block_0.digit2.S.S_DIFF_NET.VDD=VDD)
_    adder.block_0.digit2.S.DCML(VDD=VDD CLK=adder_block_0_digit2_S_N00078 OUTL=SB2 GND=0 OUTR=S2 NR=adder_block_0_digit2_S_N00086 
+NL=adder_block_0_digit2_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit2_S_DCML_M4          adder.block_0.digit2.S.DCML.M4(d=SB2 g=S2 s=adder_block_0_digit2_S_DCML_N00757
+s=adder_block_0_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M9          adder.block_0.digit2.S.DCML.M9(d=S2 g=SB2 s=adder_block_0_digit2_S_DCML_N00714
+s=adder_block_0_digit2_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M14          adder.block_0.digit2.S.DCML.M14(d=adder_block_0_digit2_S_DCML_N00753
+g=adder_block_0_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M2          adder.block_0.digit2.S.DCML.M2(d=SB2 g=S2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M7          adder.block_0.digit2.S.DCML.M7(d=SB2 g=adder_block_0_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M12          adder.block_0.digit2.S.DCML.M12(d=adder_block_0_digit2_S_DCML_N00710
+g=adder_block_0_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M5          adder.block_0.digit2.S.DCML.M5(d=adder_block_0_digit2_S_DCML_N00757
+g=adder_block_0_digit2_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M10          adder.block_0.digit2.S.DCML.M10(d=SB2 g=S2 s=adder_block_0_digit2_S_DCML_N00753
+s=adder_block_0_digit2_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M15          adder.block_0.digit2.S.DCML.M15(d=adder_block_0_digit2_S_DCML_N00745
+g=adder_block_0_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M3          adder.block_0.digit2.S.DCML.M3(d=S2 g=SB2 s=adder_block_0_digit2_S_DCML_N00757
+s=adder_block_0_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M8          adder.block_0.digit2.S.DCML.M8(d=adder_block_0_digit2_S_N00090 g=S2
+s=adder_block_0_digit2_S_DCML_N00710 s=adder_block_0_digit2_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M13          adder.block_0.digit2.S.DCML.M13(d=adder_block_0_digit2_S_DCML_N00714
+g=adder_block_0_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M1          adder.block_0.digit2.S.DCML.M1(d=S2 g=SB2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M6          adder.block_0.digit2.S.DCML.M6(d=S2 g=adder_block_0_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_S_DCML_M11          adder.block_0.digit2.S.DCML.M11(d=adder_block_0_digit2_S_N00086 g=SB2
+s=adder_block_0_digit2_S_DCML_N00745 s=adder_block_0_digit2_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit2.S.DCML.CLK=adder_block_0_digit2_S_N00078)
_    _(adder.block_0.digit2.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.S.DCML.NL=adder_block_0_digit2_S_N00090)
_    _(adder.block_0.digit2.S.DCML.NR=adder_block_0_digit2_S_N00086)
_    _(adder.block_0.digit2.S.DCML.OUTL=SB2)
_    _(adder.block_0.digit2.S.DCML.OUTR=S2)
_    _(adder.block_0.digit2.S.DCML.VDD=VDD)
V_adder_block_0_digit2_S_LEVEL_4_CLOCK          adder.block_0.digit2.S.LEVEL_4_CLOCK(+=adder_block_0_digit2_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit2.S.Ci=adder_block_0_N01607)
_    _(adder.block_0.digit2.S.CiB=adder_block_0_N01614)
_    _(adder.block_0.digit2.S.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.S.P=adder_block_0_N02112)
_    _(adder.block_0.digit2.S.PB=adder_block_0_N02116)
_    _(adder.block_0.digit2.S.S=S2)
_    _(adder.block_0.digit2.S.SB=SB2)
_    _(adder.block_0.digit2.S.VDD=VDD)
_    adder.block_0.digit2.P(A=A2 AB=A2 B=B2 BB=adder_N03526 PB=adder_block_0_N02116 P=adder_block_0_N02112 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_0.digit2.P.P_DIFF_NET(VDD=VDD A=A2 BB=adder_N03526 B=B2 PB=adder_block_0_digit2_P_N00404 P=
+adder_block_0_digit2_P_N00400 AB=A2 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_0_digit2_P_P_DIFF_NET_M4          adder.block_0.digit2.P.P_DIFF_NET.M4(d=adder_block_0_digit2_P_N00400 g=B2
+s=adder_block_0_digit2_P_P_DIFF_NET_N00761 s=adder_block_0_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_P_DIFF_NET_M6          adder.block_0.digit2.P.P_DIFF_NET.M6(d=adder_block_0_digit2_P_N00404 g=B2
+s=adder_block_0_digit2_P_P_DIFF_NET_N00765 s=adder_block_0_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_P_DIFF_NET_M1          adder.block_0.digit2.P.P_DIFF_NET.M1(d=adder_block_0_digit2_P_P_DIFF_NET_N00761
+g=A2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_P_DIFF_NET_M3          adder.block_0.digit2.P.P_DIFF_NET.M3(d=adder_block_0_digit2_P_N00404
+g=adder_N03526 s=adder_block_0_digit2_P_P_DIFF_NET_N00761 s=adder_block_0_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_P_DIFF_NET_M5          adder.block_0.digit2.P.P_DIFF_NET.M5(d=adder_block_0_digit2_P_N00400
+g=adder_N03526 s=adder_block_0_digit2_P_P_DIFF_NET_N00765 s=adder_block_0_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_P_DIFF_NET_M2          adder.block_0.digit2.P.P_DIFF_NET.M2(d=adder_block_0_digit2_P_P_DIFF_NET_N00765
+g=A2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit2.P.P_DIFF_NET.A=A2)
_    _(adder.block_0.digit2.P.P_DIFF_NET.AB=A2)
_    _(adder.block_0.digit2.P.P_DIFF_NET.B=B2)
_    _(adder.block_0.digit2.P.P_DIFF_NET.BB=adder_N03526)
_    _(adder.block_0.digit2.P.P_DIFF_NET.P=adder_block_0_digit2_P_N00400)
_    _(adder.block_0.digit2.P.P_DIFF_NET.PB=adder_block_0_digit2_P_N00404)
_    _(adder.block_0.digit2.P.P_DIFF_NET.VDD=VDD)
_    adder.block_0.digit2.P.DCML(VDD=VDD CLK=adder_block_0_digit2_P_N00392 OUTL=adder_block_0_N02116 GND=0 OUTR=
+adder_block_0_N02112 NR=adder_block_0_digit2_P_N00400 NL=adder_block_0_digit2_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit2_P_DCML_M4          adder.block_0.digit2.P.DCML.M4(d=adder_block_0_N02116 g=adder_block_0_N02112
+s=adder_block_0_digit2_P_DCML_N00757 s=adder_block_0_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M9          adder.block_0.digit2.P.DCML.M9(d=adder_block_0_N02112 g=adder_block_0_N02116
+s=adder_block_0_digit2_P_DCML_N00714 s=adder_block_0_digit2_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M14          adder.block_0.digit2.P.DCML.M14(d=adder_block_0_digit2_P_DCML_N00753
+g=adder_block_0_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M2          adder.block_0.digit2.P.DCML.M2(d=adder_block_0_N02116 g=adder_block_0_N02112 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M7          adder.block_0.digit2.P.DCML.M7(d=adder_block_0_N02116 g=adder_block_0_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M12          adder.block_0.digit2.P.DCML.M12(d=adder_block_0_digit2_P_DCML_N00710
+g=adder_block_0_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M5          adder.block_0.digit2.P.DCML.M5(d=adder_block_0_digit2_P_DCML_N00757
+g=adder_block_0_digit2_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M10          adder.block_0.digit2.P.DCML.M10(d=adder_block_0_N02116 g=adder_block_0_N02112
+s=adder_block_0_digit2_P_DCML_N00753 s=adder_block_0_digit2_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M15          adder.block_0.digit2.P.DCML.M15(d=adder_block_0_digit2_P_DCML_N00745
+g=adder_block_0_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M3          adder.block_0.digit2.P.DCML.M3(d=adder_block_0_N02112 g=adder_block_0_N02116
+s=adder_block_0_digit2_P_DCML_N00757 s=adder_block_0_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M8          adder.block_0.digit2.P.DCML.M8(d=adder_block_0_digit2_P_N00404 g=adder_block_0_N02112
+s=adder_block_0_digit2_P_DCML_N00710 s=adder_block_0_digit2_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M13          adder.block_0.digit2.P.DCML.M13(d=adder_block_0_digit2_P_DCML_N00714
+g=adder_block_0_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M1          adder.block_0.digit2.P.DCML.M1(d=adder_block_0_N02112 g=adder_block_0_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M6          adder.block_0.digit2.P.DCML.M6(d=adder_block_0_N02112 g=adder_block_0_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_P_DCML_M11          adder.block_0.digit2.P.DCML.M11(d=adder_block_0_digit2_P_N00400 g=adder_block_0_N02116
+s=adder_block_0_digit2_P_DCML_N00745 s=adder_block_0_digit2_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit2.P.DCML.CLK=adder_block_0_digit2_P_N00392)
_    _(adder.block_0.digit2.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.P.DCML.NL=adder_block_0_digit2_P_N00404)
_    _(adder.block_0.digit2.P.DCML.NR=adder_block_0_digit2_P_N00400)
_    _(adder.block_0.digit2.P.DCML.OUTL=adder_block_0_N02116)
_    _(adder.block_0.digit2.P.DCML.OUTR=adder_block_0_N02112)
_    _(adder.block_0.digit2.P.DCML.VDD=VDD)
V_adder_block_0_digit2_P_LEVEL_1_CLOCK          adder.block_0.digit2.P.LEVEL_1_CLOCK(+=adder_block_0_digit2_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit2.P.A=A2)
_    _(adder.block_0.digit2.P.AB=A2)
_    _(adder.block_0.digit2.P.B=B2)
_    _(adder.block_0.digit2.P.BB=adder_N03526)
_    _(adder.block_0.digit2.P.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.P.P=adder_block_0_N02112)
_    _(adder.block_0.digit2.P.PB=adder_block_0_N02116)
_    _(adder.block_0.digit2.P.VDD=VDD)
_    adder.block_0.digit2.G(G=adder_block_0_N02116 GB=adder_block_0_N02154 GND=0 VDD=VDD A=A2 AB=A2 B=B2 BB=adder_N03526 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_0.digit2.G.DCML(VDD=VDD CLK=adder_block_0_digit2_G_N00394 OUTL=adder_block_0_N02154 GND=0 OUTR=
+adder_block_0_N02116 NR=adder_block_0_digit2_G_N00410 NL=adder_block_0_digit2_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit2_G_DCML_M4          adder.block_0.digit2.G.DCML.M4(d=adder_block_0_N02154 g=adder_block_0_N02116
+s=adder_block_0_digit2_G_DCML_N00757 s=adder_block_0_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M9          adder.block_0.digit2.G.DCML.M9(d=adder_block_0_N02116 g=adder_block_0_N02154
+s=adder_block_0_digit2_G_DCML_N00714 s=adder_block_0_digit2_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M14          adder.block_0.digit2.G.DCML.M14(d=adder_block_0_digit2_G_DCML_N00753
+g=adder_block_0_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M2          adder.block_0.digit2.G.DCML.M2(d=adder_block_0_N02154 g=adder_block_0_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M7          adder.block_0.digit2.G.DCML.M7(d=adder_block_0_N02154 g=adder_block_0_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M12          adder.block_0.digit2.G.DCML.M12(d=adder_block_0_digit2_G_DCML_N00710
+g=adder_block_0_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M5          adder.block_0.digit2.G.DCML.M5(d=adder_block_0_digit2_G_DCML_N00757
+g=adder_block_0_digit2_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M10          adder.block_0.digit2.G.DCML.M10(d=adder_block_0_N02154 g=adder_block_0_N02116
+s=adder_block_0_digit2_G_DCML_N00753 s=adder_block_0_digit2_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M15          adder.block_0.digit2.G.DCML.M15(d=adder_block_0_digit2_G_DCML_N00745
+g=adder_block_0_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M3          adder.block_0.digit2.G.DCML.M3(d=adder_block_0_N02116 g=adder_block_0_N02154
+s=adder_block_0_digit2_G_DCML_N00757 s=adder_block_0_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M8          adder.block_0.digit2.G.DCML.M8(d=adder_block_0_digit2_G_N00406 g=adder_block_0_N02116
+s=adder_block_0_digit2_G_DCML_N00710 s=adder_block_0_digit2_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M13          adder.block_0.digit2.G.DCML.M13(d=adder_block_0_digit2_G_DCML_N00714
+g=adder_block_0_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M1          adder.block_0.digit2.G.DCML.M1(d=adder_block_0_N02116 g=adder_block_0_N02154 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M6          adder.block_0.digit2.G.DCML.M6(d=adder_block_0_N02116 g=adder_block_0_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_DCML_M11          adder.block_0.digit2.G.DCML.M11(d=adder_block_0_digit2_G_N00410 g=adder_block_0_N02154
+s=adder_block_0_digit2_G_DCML_N00745 s=adder_block_0_digit2_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit2.G.DCML.CLK=adder_block_0_digit2_G_N00394)
_    _(adder.block_0.digit2.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.G.DCML.NL=adder_block_0_digit2_G_N00406)
_    _(adder.block_0.digit2.G.DCML.NR=adder_block_0_digit2_G_N00410)
_    _(adder.block_0.digit2.G.DCML.OUTL=adder_block_0_N02154)
_    _(adder.block_0.digit2.G.DCML.OUTR=adder_block_0_N02116)
_    _(adder.block_0.digit2.G.DCML.VDD=VDD)
_    adder.block_0.digit2.G.G_DIFF_NET(VDD=VDD A=A2 BB=adder_N03526 B=B2 GB=adder_block_0_digit2_G_N00406 AB=A2 G=
+adder_block_0_digit2_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_0_digit2_G_G_DIFF_NET_M2          adder.block_0.digit2.G.G_DIFF_NET.M2(d=adder_block_0_digit2_G_G_DIFF_NET_N01214
+g=A2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_G_DIFF_NET_M4          adder.block_0.digit2.G.G_DIFF_NET.M4(d=adder_block_0_digit2_G_N00406 g=B2
+s=adder_block_0_digit2_G_G_DIFF_NET_N01210 s=adder_block_0_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_G_DIFF_NET_M6          adder.block_0.digit2.G.G_DIFF_NET.M6(d=adder_block_0_digit2_G_N00406 g=B2
+s=adder_block_0_digit2_G_G_DIFF_NET_N01214 s=adder_block_0_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_G_DIFF_NET_M1          adder.block_0.digit2.G.G_DIFF_NET.M1(d=adder_block_0_digit2_G_G_DIFF_NET_N01210
+g=A2 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_G_DIFF_NET_M3          adder.block_0.digit2.G.G_DIFF_NET.M3(d=adder_block_0_digit2_G_N00410
+g=adder_N03526 s=adder_block_0_digit2_G_G_DIFF_NET_N01210 s=adder_block_0_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit2_G_G_DIFF_NET_M5          adder.block_0.digit2.G.G_DIFF_NET.M5(d=adder_block_0_digit2_G_N00406
+g=adder_N03526 s=adder_block_0_digit2_G_G_DIFF_NET_N01214 s=adder_block_0_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit2.G.G_DIFF_NET.A=A2)
_    _(adder.block_0.digit2.G.G_DIFF_NET.AB=A2)
_    _(adder.block_0.digit2.G.G_DIFF_NET.B=B2)
_    _(adder.block_0.digit2.G.G_DIFF_NET.BB=adder_N03526)
_    _(adder.block_0.digit2.G.G_DIFF_NET.G=adder_block_0_digit2_G_N00410)
_    _(adder.block_0.digit2.G.G_DIFF_NET.GB=adder_block_0_digit2_G_N00406)
_    _(adder.block_0.digit2.G.G_DIFF_NET.VDD=VDD)
V_adder_block_0_digit2_G_LEVEL_1_CLOCK          adder.block_0.digit2.G.LEVEL_1_CLOCK(+=adder_block_0_digit2_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit2.G.A=A2)
_    _(adder.block_0.digit2.G.AB=A2)
_    _(adder.block_0.digit2.G.B=B2)
_    _(adder.block_0.digit2.G.BB=adder_N03526)
_    _(adder.block_0.digit2.G.G=adder_block_0_N02116)
_    _(adder.block_0.digit2.G.GB=adder_block_0_N02154)
_    _(adder.block_0.digit2.G.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.G.VDD=VDD)
_    _(adder.block_0.digit2.A=A2)
_    _(adder.block_0.digit2.AB=A2)
_    _(adder.block_0.digit2.B=B2)
_    _(adder.block_0.digit2.BB=adder_N03526)
_    _(adder.block_0.digit2.Ci=adder_block_0_N01607)
_    _(adder.block_0.digit2.CiB=adder_block_0_N01614)
_    _(adder.block_0.digit2.G=adder_block_0_N02116)
_    _(adder.block_0.digit2.GB=adder_block_0_N02154)
_    _(adder.block_0.digit2.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit2.P=adder_block_0_N02112)
_    _(adder.block_0.digit2.PB=adder_block_0_N02116)
_    _(adder.block_0.digit2.S=S2)
_    _(adder.block_0.digit2.SB=SB2)
_    _(adder.block_0.digit2.VDD=VDD)
_    adder.block_0.digit1(GB=adder_block_0_N02108 G=adder_block_0_N02104 PB=adder_block_0_N02100 P=adder_block_0_N02096 VDD=VDD GND
+=0 A=A1 AB=A1 B=B1 BB=adder_N03538 CiB=adder_block_0_N01600 Ci=adder_block_0_N01593 S=S1 SB=SB1 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_0.digit1.S(P=adder_block_0_N02096 PB=adder_block_0_N02100 Ci=adder_block_0_N01593 CiB=adder_block_0_N01600 SB=SB1 
+S=S1 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_0.digit1.S.S_DIFF_NET(VDD=VDD Ci=adder_block_0_N01593 PB=adder_block_0_N02100 P=adder_block_0_N02096 SB=
+adder_block_0_digit1_S_N00090 S=adder_block_0_digit1_S_N00086 CiB=adder_block_0_N01600 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_0_digit1_S_S_DIFF_NET_M2          adder.block_0.digit1.S.S_DIFF_NET.M2(d=adder_block_0_digit1_S_S_DIFF_NET_N00298
+g=adder_block_0_N01593 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_S_DIFF_NET_M5          adder.block_0.digit1.S.S_DIFF_NET.M5(d=adder_block_0_digit1_S_N00086
+g=adder_block_0_N02100 s=adder_block_0_digit1_S_S_DIFF_NET_N00298 s=adder_block_0_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_S_DIFF_NET_M3          adder.block_0.digit1.S.S_DIFF_NET.M3(d=adder_block_0_digit1_S_N00090
+g=adder_block_0_N02100 s=adder_block_0_digit1_S_S_DIFF_NET_N00294 s=adder_block_0_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_S_DIFF_NET_M1          adder.block_0.digit1.S.S_DIFF_NET.M1(d=adder_block_0_digit1_S_S_DIFF_NET_N00294
+g=adder_block_0_N01600 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_S_DIFF_NET_M6          adder.block_0.digit1.S.S_DIFF_NET.M6(d=adder_block_0_digit1_S_N00090
+g=adder_block_0_N02096 s=adder_block_0_digit1_S_S_DIFF_NET_N00298 s=adder_block_0_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_S_DIFF_NET_M4          adder.block_0.digit1.S.S_DIFF_NET.M4(d=adder_block_0_digit1_S_N00086
+g=adder_block_0_N02096 s=adder_block_0_digit1_S_S_DIFF_NET_N00294 s=adder_block_0_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit1.S.S_DIFF_NET.Ci=adder_block_0_N01593)
_    _(adder.block_0.digit1.S.S_DIFF_NET.CiB=adder_block_0_N01600)
_    _(adder.block_0.digit1.S.S_DIFF_NET.P=adder_block_0_N02096)
_    _(adder.block_0.digit1.S.S_DIFF_NET.PB=adder_block_0_N02100)
_    _(adder.block_0.digit1.S.S_DIFF_NET.S=adder_block_0_digit1_S_N00086)
_    _(adder.block_0.digit1.S.S_DIFF_NET.SB=adder_block_0_digit1_S_N00090)
_    _(adder.block_0.digit1.S.S_DIFF_NET.VDD=VDD)
_    adder.block_0.digit1.S.DCML(VDD=VDD CLK=adder_block_0_digit1_S_N00078 OUTL=SB1 GND=0 OUTR=S1 NR=adder_block_0_digit1_S_N00086 
+NL=adder_block_0_digit1_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit1_S_DCML_M4          adder.block_0.digit1.S.DCML.M4(d=SB1 g=S1 s=adder_block_0_digit1_S_DCML_N00757
+s=adder_block_0_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M9          adder.block_0.digit1.S.DCML.M9(d=S1 g=SB1 s=adder_block_0_digit1_S_DCML_N00714
+s=adder_block_0_digit1_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M14          adder.block_0.digit1.S.DCML.M14(d=adder_block_0_digit1_S_DCML_N00753
+g=adder_block_0_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M2          adder.block_0.digit1.S.DCML.M2(d=SB1 g=S1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M7          adder.block_0.digit1.S.DCML.M7(d=SB1 g=adder_block_0_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M12          adder.block_0.digit1.S.DCML.M12(d=adder_block_0_digit1_S_DCML_N00710
+g=adder_block_0_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M5          adder.block_0.digit1.S.DCML.M5(d=adder_block_0_digit1_S_DCML_N00757
+g=adder_block_0_digit1_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M10          adder.block_0.digit1.S.DCML.M10(d=SB1 g=S1 s=adder_block_0_digit1_S_DCML_N00753
+s=adder_block_0_digit1_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M15          adder.block_0.digit1.S.DCML.M15(d=adder_block_0_digit1_S_DCML_N00745
+g=adder_block_0_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M3          adder.block_0.digit1.S.DCML.M3(d=S1 g=SB1 s=adder_block_0_digit1_S_DCML_N00757
+s=adder_block_0_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M8          adder.block_0.digit1.S.DCML.M8(d=adder_block_0_digit1_S_N00090 g=S1
+s=adder_block_0_digit1_S_DCML_N00710 s=adder_block_0_digit1_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M13          adder.block_0.digit1.S.DCML.M13(d=adder_block_0_digit1_S_DCML_N00714
+g=adder_block_0_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M1          adder.block_0.digit1.S.DCML.M1(d=S1 g=SB1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M6          adder.block_0.digit1.S.DCML.M6(d=S1 g=adder_block_0_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_S_DCML_M11          adder.block_0.digit1.S.DCML.M11(d=adder_block_0_digit1_S_N00086 g=SB1
+s=adder_block_0_digit1_S_DCML_N00745 s=adder_block_0_digit1_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit1.S.DCML.CLK=adder_block_0_digit1_S_N00078)
_    _(adder.block_0.digit1.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.S.DCML.NL=adder_block_0_digit1_S_N00090)
_    _(adder.block_0.digit1.S.DCML.NR=adder_block_0_digit1_S_N00086)
_    _(adder.block_0.digit1.S.DCML.OUTL=SB1)
_    _(adder.block_0.digit1.S.DCML.OUTR=S1)
_    _(adder.block_0.digit1.S.DCML.VDD=VDD)
V_adder_block_0_digit1_S_LEVEL_4_CLOCK          adder.block_0.digit1.S.LEVEL_4_CLOCK(+=adder_block_0_digit1_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit1.S.Ci=adder_block_0_N01593)
_    _(adder.block_0.digit1.S.CiB=adder_block_0_N01600)
_    _(adder.block_0.digit1.S.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.S.P=adder_block_0_N02096)
_    _(adder.block_0.digit1.S.PB=adder_block_0_N02100)
_    _(adder.block_0.digit1.S.S=S1)
_    _(adder.block_0.digit1.S.SB=SB1)
_    _(adder.block_0.digit1.S.VDD=VDD)
_    adder.block_0.digit1.P(A=A1 AB=A1 B=B1 BB=adder_N03538 PB=adder_block_0_N02100 P=adder_block_0_N02096 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_0.digit1.P.P_DIFF_NET(VDD=VDD A=A1 BB=adder_N03538 B=B1 PB=adder_block_0_digit1_P_N00404 P=
+adder_block_0_digit1_P_N00400 AB=A1 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_0_digit1_P_P_DIFF_NET_M4          adder.block_0.digit1.P.P_DIFF_NET.M4(d=adder_block_0_digit1_P_N00400 g=B1
+s=adder_block_0_digit1_P_P_DIFF_NET_N00761 s=adder_block_0_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_P_DIFF_NET_M6          adder.block_0.digit1.P.P_DIFF_NET.M6(d=adder_block_0_digit1_P_N00404 g=B1
+s=adder_block_0_digit1_P_P_DIFF_NET_N00765 s=adder_block_0_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_P_DIFF_NET_M1          adder.block_0.digit1.P.P_DIFF_NET.M1(d=adder_block_0_digit1_P_P_DIFF_NET_N00761
+g=A1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_P_DIFF_NET_M3          adder.block_0.digit1.P.P_DIFF_NET.M3(d=adder_block_0_digit1_P_N00404
+g=adder_N03538 s=adder_block_0_digit1_P_P_DIFF_NET_N00761 s=adder_block_0_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_P_DIFF_NET_M5          adder.block_0.digit1.P.P_DIFF_NET.M5(d=adder_block_0_digit1_P_N00400
+g=adder_N03538 s=adder_block_0_digit1_P_P_DIFF_NET_N00765 s=adder_block_0_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_P_DIFF_NET_M2          adder.block_0.digit1.P.P_DIFF_NET.M2(d=adder_block_0_digit1_P_P_DIFF_NET_N00765
+g=A1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit1.P.P_DIFF_NET.A=A1)
_    _(adder.block_0.digit1.P.P_DIFF_NET.AB=A1)
_    _(adder.block_0.digit1.P.P_DIFF_NET.B=B1)
_    _(adder.block_0.digit1.P.P_DIFF_NET.BB=adder_N03538)
_    _(adder.block_0.digit1.P.P_DIFF_NET.P=adder_block_0_digit1_P_N00400)
_    _(adder.block_0.digit1.P.P_DIFF_NET.PB=adder_block_0_digit1_P_N00404)
_    _(adder.block_0.digit1.P.P_DIFF_NET.VDD=VDD)
_    adder.block_0.digit1.P.DCML(VDD=VDD CLK=adder_block_0_digit1_P_N00392 OUTL=adder_block_0_N02100 GND=0 OUTR=
+adder_block_0_N02096 NR=adder_block_0_digit1_P_N00400 NL=adder_block_0_digit1_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit1_P_DCML_M4          adder.block_0.digit1.P.DCML.M4(d=adder_block_0_N02100 g=adder_block_0_N02096
+s=adder_block_0_digit1_P_DCML_N00757 s=adder_block_0_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M9          adder.block_0.digit1.P.DCML.M9(d=adder_block_0_N02096 g=adder_block_0_N02100
+s=adder_block_0_digit1_P_DCML_N00714 s=adder_block_0_digit1_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M14          adder.block_0.digit1.P.DCML.M14(d=adder_block_0_digit1_P_DCML_N00753
+g=adder_block_0_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M2          adder.block_0.digit1.P.DCML.M2(d=adder_block_0_N02100 g=adder_block_0_N02096 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M7          adder.block_0.digit1.P.DCML.M7(d=adder_block_0_N02100 g=adder_block_0_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M12          adder.block_0.digit1.P.DCML.M12(d=adder_block_0_digit1_P_DCML_N00710
+g=adder_block_0_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M5          adder.block_0.digit1.P.DCML.M5(d=adder_block_0_digit1_P_DCML_N00757
+g=adder_block_0_digit1_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M10          adder.block_0.digit1.P.DCML.M10(d=adder_block_0_N02100 g=adder_block_0_N02096
+s=adder_block_0_digit1_P_DCML_N00753 s=adder_block_0_digit1_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M15          adder.block_0.digit1.P.DCML.M15(d=adder_block_0_digit1_P_DCML_N00745
+g=adder_block_0_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M3          adder.block_0.digit1.P.DCML.M3(d=adder_block_0_N02096 g=adder_block_0_N02100
+s=adder_block_0_digit1_P_DCML_N00757 s=adder_block_0_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M8          adder.block_0.digit1.P.DCML.M8(d=adder_block_0_digit1_P_N00404 g=adder_block_0_N02096
+s=adder_block_0_digit1_P_DCML_N00710 s=adder_block_0_digit1_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M13          adder.block_0.digit1.P.DCML.M13(d=adder_block_0_digit1_P_DCML_N00714
+g=adder_block_0_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M1          adder.block_0.digit1.P.DCML.M1(d=adder_block_0_N02096 g=adder_block_0_N02100 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M6          adder.block_0.digit1.P.DCML.M6(d=adder_block_0_N02096 g=adder_block_0_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_P_DCML_M11          adder.block_0.digit1.P.DCML.M11(d=adder_block_0_digit1_P_N00400 g=adder_block_0_N02100
+s=adder_block_0_digit1_P_DCML_N00745 s=adder_block_0_digit1_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit1.P.DCML.CLK=adder_block_0_digit1_P_N00392)
_    _(adder.block_0.digit1.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.P.DCML.NL=adder_block_0_digit1_P_N00404)
_    _(adder.block_0.digit1.P.DCML.NR=adder_block_0_digit1_P_N00400)
_    _(adder.block_0.digit1.P.DCML.OUTL=adder_block_0_N02100)
_    _(adder.block_0.digit1.P.DCML.OUTR=adder_block_0_N02096)
_    _(adder.block_0.digit1.P.DCML.VDD=VDD)
V_adder_block_0_digit1_P_LEVEL_1_CLOCK          adder.block_0.digit1.P.LEVEL_1_CLOCK(+=adder_block_0_digit1_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit1.P.A=A1)
_    _(adder.block_0.digit1.P.AB=A1)
_    _(adder.block_0.digit1.P.B=B1)
_    _(adder.block_0.digit1.P.BB=adder_N03538)
_    _(adder.block_0.digit1.P.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.P.P=adder_block_0_N02096)
_    _(adder.block_0.digit1.P.PB=adder_block_0_N02100)
_    _(adder.block_0.digit1.P.VDD=VDD)
_    adder.block_0.digit1.G(G=adder_block_0_N02104 GB=adder_block_0_N02108 GND=0 VDD=VDD A=A1 AB=A1 B=B1 BB=adder_N03538 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_0.digit1.G.DCML(VDD=VDD CLK=adder_block_0_digit1_G_N00394 OUTL=adder_block_0_N02108 GND=0 OUTR=
+adder_block_0_N02104 NR=adder_block_0_digit1_G_N00410 NL=adder_block_0_digit1_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit1_G_DCML_M4          adder.block_0.digit1.G.DCML.M4(d=adder_block_0_N02108 g=adder_block_0_N02104
+s=adder_block_0_digit1_G_DCML_N00757 s=adder_block_0_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M9          adder.block_0.digit1.G.DCML.M9(d=adder_block_0_N02104 g=adder_block_0_N02108
+s=adder_block_0_digit1_G_DCML_N00714 s=adder_block_0_digit1_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M14          adder.block_0.digit1.G.DCML.M14(d=adder_block_0_digit1_G_DCML_N00753
+g=adder_block_0_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M2          adder.block_0.digit1.G.DCML.M2(d=adder_block_0_N02108 g=adder_block_0_N02104 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M7          adder.block_0.digit1.G.DCML.M7(d=adder_block_0_N02108 g=adder_block_0_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M12          adder.block_0.digit1.G.DCML.M12(d=adder_block_0_digit1_G_DCML_N00710
+g=adder_block_0_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M5          adder.block_0.digit1.G.DCML.M5(d=adder_block_0_digit1_G_DCML_N00757
+g=adder_block_0_digit1_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M10          adder.block_0.digit1.G.DCML.M10(d=adder_block_0_N02108 g=adder_block_0_N02104
+s=adder_block_0_digit1_G_DCML_N00753 s=adder_block_0_digit1_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M15          adder.block_0.digit1.G.DCML.M15(d=adder_block_0_digit1_G_DCML_N00745
+g=adder_block_0_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M3          adder.block_0.digit1.G.DCML.M3(d=adder_block_0_N02104 g=adder_block_0_N02108
+s=adder_block_0_digit1_G_DCML_N00757 s=adder_block_0_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M8          adder.block_0.digit1.G.DCML.M8(d=adder_block_0_digit1_G_N00406 g=adder_block_0_N02104
+s=adder_block_0_digit1_G_DCML_N00710 s=adder_block_0_digit1_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M13          adder.block_0.digit1.G.DCML.M13(d=adder_block_0_digit1_G_DCML_N00714
+g=adder_block_0_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M1          adder.block_0.digit1.G.DCML.M1(d=adder_block_0_N02104 g=adder_block_0_N02108 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M6          adder.block_0.digit1.G.DCML.M6(d=adder_block_0_N02104 g=adder_block_0_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_DCML_M11          adder.block_0.digit1.G.DCML.M11(d=adder_block_0_digit1_G_N00410 g=adder_block_0_N02108
+s=adder_block_0_digit1_G_DCML_N00745 s=adder_block_0_digit1_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit1.G.DCML.CLK=adder_block_0_digit1_G_N00394)
_    _(adder.block_0.digit1.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.G.DCML.NL=adder_block_0_digit1_G_N00406)
_    _(adder.block_0.digit1.G.DCML.NR=adder_block_0_digit1_G_N00410)
_    _(adder.block_0.digit1.G.DCML.OUTL=adder_block_0_N02108)
_    _(adder.block_0.digit1.G.DCML.OUTR=adder_block_0_N02104)
_    _(adder.block_0.digit1.G.DCML.VDD=VDD)
_    adder.block_0.digit1.G.G_DIFF_NET(VDD=VDD A=A1 BB=adder_N03538 B=B1 GB=adder_block_0_digit1_G_N00406 AB=A1 G=
+adder_block_0_digit1_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_0_digit1_G_G_DIFF_NET_M2          adder.block_0.digit1.G.G_DIFF_NET.M2(d=adder_block_0_digit1_G_G_DIFF_NET_N01214
+g=A1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_G_DIFF_NET_M4          adder.block_0.digit1.G.G_DIFF_NET.M4(d=adder_block_0_digit1_G_N00406 g=B1
+s=adder_block_0_digit1_G_G_DIFF_NET_N01210 s=adder_block_0_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_G_DIFF_NET_M6          adder.block_0.digit1.G.G_DIFF_NET.M6(d=adder_block_0_digit1_G_N00406 g=B1
+s=adder_block_0_digit1_G_G_DIFF_NET_N01214 s=adder_block_0_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_G_DIFF_NET_M1          adder.block_0.digit1.G.G_DIFF_NET.M1(d=adder_block_0_digit1_G_G_DIFF_NET_N01210
+g=A1 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_G_DIFF_NET_M3          adder.block_0.digit1.G.G_DIFF_NET.M3(d=adder_block_0_digit1_G_N00410
+g=adder_N03538 s=adder_block_0_digit1_G_G_DIFF_NET_N01210 s=adder_block_0_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit1_G_G_DIFF_NET_M5          adder.block_0.digit1.G.G_DIFF_NET.M5(d=adder_block_0_digit1_G_N00406
+g=adder_N03538 s=adder_block_0_digit1_G_G_DIFF_NET_N01214 s=adder_block_0_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit1.G.G_DIFF_NET.A=A1)
_    _(adder.block_0.digit1.G.G_DIFF_NET.AB=A1)
_    _(adder.block_0.digit1.G.G_DIFF_NET.B=B1)
_    _(adder.block_0.digit1.G.G_DIFF_NET.BB=adder_N03538)
_    _(adder.block_0.digit1.G.G_DIFF_NET.G=adder_block_0_digit1_G_N00410)
_    _(adder.block_0.digit1.G.G_DIFF_NET.GB=adder_block_0_digit1_G_N00406)
_    _(adder.block_0.digit1.G.G_DIFF_NET.VDD=VDD)
V_adder_block_0_digit1_G_LEVEL_1_CLOCK          adder.block_0.digit1.G.LEVEL_1_CLOCK(+=adder_block_0_digit1_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit1.G.A=A1)
_    _(adder.block_0.digit1.G.AB=A1)
_    _(adder.block_0.digit1.G.B=B1)
_    _(adder.block_0.digit1.G.BB=adder_N03538)
_    _(adder.block_0.digit1.G.G=adder_block_0_N02104)
_    _(adder.block_0.digit1.G.GB=adder_block_0_N02108)
_    _(adder.block_0.digit1.G.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.G.VDD=VDD)
_    _(adder.block_0.digit1.A=A1)
_    _(adder.block_0.digit1.AB=A1)
_    _(adder.block_0.digit1.B=B1)
_    _(adder.block_0.digit1.BB=adder_N03538)
_    _(adder.block_0.digit1.Ci=adder_block_0_N01593)
_    _(adder.block_0.digit1.CiB=adder_block_0_N01600)
_    _(adder.block_0.digit1.G=adder_block_0_N02104)
_    _(adder.block_0.digit1.GB=adder_block_0_N02108)
_    _(adder.block_0.digit1.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit1.P=adder_block_0_N02096)
_    _(adder.block_0.digit1.PB=adder_block_0_N02100)
_    _(adder.block_0.digit1.S=S1)
_    _(adder.block_0.digit1.SB=SB1)
_    _(adder.block_0.digit1.VDD=VDD)
_    adder.block_0.digit3(GB=adder_block_0_N02170 G=adder_block_0_N02166 PB=adder_block_0_N02162 P=adder_block_0_N02158 VDD=VDD GND
+=0 A=A3 AB=adder_N03610 B=B3 BB=B3 CiB=adder_block_0_N01628 Ci=adder_block_0_N01621 S=S3 SB=SB3 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_0.digit3.S(P=adder_block_0_N02158 PB=adder_block_0_N02162 Ci=adder_block_0_N01621 CiB=adder_block_0_N01628 SB=SB3 
+S=S3 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_0.digit3.S.S_DIFF_NET(VDD=VDD Ci=adder_block_0_N01621 PB=adder_block_0_N02162 P=adder_block_0_N02158 SB=
+adder_block_0_digit3_S_N00090 S=adder_block_0_digit3_S_N00086 CiB=adder_block_0_N01628 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_0_digit3_S_S_DIFF_NET_M2          adder.block_0.digit3.S.S_DIFF_NET.M2(d=adder_block_0_digit3_S_S_DIFF_NET_N00298
+g=adder_block_0_N01621 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_S_DIFF_NET_M5          adder.block_0.digit3.S.S_DIFF_NET.M5(d=adder_block_0_digit3_S_N00086
+g=adder_block_0_N02162 s=adder_block_0_digit3_S_S_DIFF_NET_N00298 s=adder_block_0_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_S_DIFF_NET_M3          adder.block_0.digit3.S.S_DIFF_NET.M3(d=adder_block_0_digit3_S_N00090
+g=adder_block_0_N02162 s=adder_block_0_digit3_S_S_DIFF_NET_N00294 s=adder_block_0_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_S_DIFF_NET_M1          adder.block_0.digit3.S.S_DIFF_NET.M1(d=adder_block_0_digit3_S_S_DIFF_NET_N00294
+g=adder_block_0_N01628 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_S_DIFF_NET_M6          adder.block_0.digit3.S.S_DIFF_NET.M6(d=adder_block_0_digit3_S_N00090
+g=adder_block_0_N02158 s=adder_block_0_digit3_S_S_DIFF_NET_N00298 s=adder_block_0_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_S_DIFF_NET_M4          adder.block_0.digit3.S.S_DIFF_NET.M4(d=adder_block_0_digit3_S_N00086
+g=adder_block_0_N02158 s=adder_block_0_digit3_S_S_DIFF_NET_N00294 s=adder_block_0_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit3.S.S_DIFF_NET.Ci=adder_block_0_N01621)
_    _(adder.block_0.digit3.S.S_DIFF_NET.CiB=adder_block_0_N01628)
_    _(adder.block_0.digit3.S.S_DIFF_NET.P=adder_block_0_N02158)
_    _(adder.block_0.digit3.S.S_DIFF_NET.PB=adder_block_0_N02162)
_    _(adder.block_0.digit3.S.S_DIFF_NET.S=adder_block_0_digit3_S_N00086)
_    _(adder.block_0.digit3.S.S_DIFF_NET.SB=adder_block_0_digit3_S_N00090)
_    _(adder.block_0.digit3.S.S_DIFF_NET.VDD=VDD)
_    adder.block_0.digit3.S.DCML(VDD=VDD CLK=adder_block_0_digit3_S_N00078 OUTL=SB3 GND=0 OUTR=S3 NR=adder_block_0_digit3_S_N00086 
+NL=adder_block_0_digit3_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit3_S_DCML_M4          adder.block_0.digit3.S.DCML.M4(d=SB3 g=S3 s=adder_block_0_digit3_S_DCML_N00757
+s=adder_block_0_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M9          adder.block_0.digit3.S.DCML.M9(d=S3 g=SB3 s=adder_block_0_digit3_S_DCML_N00714
+s=adder_block_0_digit3_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M14          adder.block_0.digit3.S.DCML.M14(d=adder_block_0_digit3_S_DCML_N00753
+g=adder_block_0_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M2          adder.block_0.digit3.S.DCML.M2(d=SB3 g=S3 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M7          adder.block_0.digit3.S.DCML.M7(d=SB3 g=adder_block_0_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M12          adder.block_0.digit3.S.DCML.M12(d=adder_block_0_digit3_S_DCML_N00710
+g=adder_block_0_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M5          adder.block_0.digit3.S.DCML.M5(d=adder_block_0_digit3_S_DCML_N00757
+g=adder_block_0_digit3_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M10          adder.block_0.digit3.S.DCML.M10(d=SB3 g=S3 s=adder_block_0_digit3_S_DCML_N00753
+s=adder_block_0_digit3_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M15          adder.block_0.digit3.S.DCML.M15(d=adder_block_0_digit3_S_DCML_N00745
+g=adder_block_0_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M3          adder.block_0.digit3.S.DCML.M3(d=S3 g=SB3 s=adder_block_0_digit3_S_DCML_N00757
+s=adder_block_0_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M8          adder.block_0.digit3.S.DCML.M8(d=adder_block_0_digit3_S_N00090 g=S3
+s=adder_block_0_digit3_S_DCML_N00710 s=adder_block_0_digit3_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M13          adder.block_0.digit3.S.DCML.M13(d=adder_block_0_digit3_S_DCML_N00714
+g=adder_block_0_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M1          adder.block_0.digit3.S.DCML.M1(d=S3 g=SB3 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M6          adder.block_0.digit3.S.DCML.M6(d=S3 g=adder_block_0_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_S_DCML_M11          adder.block_0.digit3.S.DCML.M11(d=adder_block_0_digit3_S_N00086 g=SB3
+s=adder_block_0_digit3_S_DCML_N00745 s=adder_block_0_digit3_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit3.S.DCML.CLK=adder_block_0_digit3_S_N00078)
_    _(adder.block_0.digit3.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.S.DCML.NL=adder_block_0_digit3_S_N00090)
_    _(adder.block_0.digit3.S.DCML.NR=adder_block_0_digit3_S_N00086)
_    _(adder.block_0.digit3.S.DCML.OUTL=SB3)
_    _(adder.block_0.digit3.S.DCML.OUTR=S3)
_    _(adder.block_0.digit3.S.DCML.VDD=VDD)
V_adder_block_0_digit3_S_LEVEL_4_CLOCK          adder.block_0.digit3.S.LEVEL_4_CLOCK(+=adder_block_0_digit3_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit3.S.Ci=adder_block_0_N01621)
_    _(adder.block_0.digit3.S.CiB=adder_block_0_N01628)
_    _(adder.block_0.digit3.S.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.S.P=adder_block_0_N02158)
_    _(adder.block_0.digit3.S.PB=adder_block_0_N02162)
_    _(adder.block_0.digit3.S.S=S3)
_    _(adder.block_0.digit3.S.SB=SB3)
_    _(adder.block_0.digit3.S.VDD=VDD)
_    adder.block_0.digit3.P(A=A3 AB=adder_N03610 B=B3 BB=B3 PB=adder_block_0_N02162 P=adder_block_0_N02158 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_0.digit3.P.P_DIFF_NET(VDD=VDD A=A3 BB=B3 B=B3 PB=adder_block_0_digit3_P_N00404 P=adder_block_0_digit3_P_N00400 AB=
+adder_N03610 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_0_digit3_P_P_DIFF_NET_M4          adder.block_0.digit3.P.P_DIFF_NET.M4(d=adder_block_0_digit3_P_N00400 g=B3
+s=adder_block_0_digit3_P_P_DIFF_NET_N00761 s=adder_block_0_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_P_DIFF_NET_M6          adder.block_0.digit3.P.P_DIFF_NET.M6(d=adder_block_0_digit3_P_N00404 g=B3
+s=adder_block_0_digit3_P_P_DIFF_NET_N00765 s=adder_block_0_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_P_DIFF_NET_M1          adder.block_0.digit3.P.P_DIFF_NET.M1(d=adder_block_0_digit3_P_P_DIFF_NET_N00761
+g=adder_N03610 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_P_DIFF_NET_M3          adder.block_0.digit3.P.P_DIFF_NET.M3(d=adder_block_0_digit3_P_N00404 g=B3
+s=adder_block_0_digit3_P_P_DIFF_NET_N00761 s=adder_block_0_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_P_DIFF_NET_M5          adder.block_0.digit3.P.P_DIFF_NET.M5(d=adder_block_0_digit3_P_N00400 g=B3
+s=adder_block_0_digit3_P_P_DIFF_NET_N00765 s=adder_block_0_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_P_DIFF_NET_M2          adder.block_0.digit3.P.P_DIFF_NET.M2(d=adder_block_0_digit3_P_P_DIFF_NET_N00765
+g=A3 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit3.P.P_DIFF_NET.A=A3)
_    _(adder.block_0.digit3.P.P_DIFF_NET.AB=adder_N03610)
_    _(adder.block_0.digit3.P.P_DIFF_NET.B=B3)
_    _(adder.block_0.digit3.P.P_DIFF_NET.BB=B3)
_    _(adder.block_0.digit3.P.P_DIFF_NET.P=adder_block_0_digit3_P_N00400)
_    _(adder.block_0.digit3.P.P_DIFF_NET.PB=adder_block_0_digit3_P_N00404)
_    _(adder.block_0.digit3.P.P_DIFF_NET.VDD=VDD)
_    adder.block_0.digit3.P.DCML(VDD=VDD CLK=adder_block_0_digit3_P_N00392 OUTL=adder_block_0_N02162 GND=0 OUTR=
+adder_block_0_N02158 NR=adder_block_0_digit3_P_N00400 NL=adder_block_0_digit3_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit3_P_DCML_M4          adder.block_0.digit3.P.DCML.M4(d=adder_block_0_N02162 g=adder_block_0_N02158
+s=adder_block_0_digit3_P_DCML_N00757 s=adder_block_0_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M9          adder.block_0.digit3.P.DCML.M9(d=adder_block_0_N02158 g=adder_block_0_N02162
+s=adder_block_0_digit3_P_DCML_N00714 s=adder_block_0_digit3_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M14          adder.block_0.digit3.P.DCML.M14(d=adder_block_0_digit3_P_DCML_N00753
+g=adder_block_0_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M2          adder.block_0.digit3.P.DCML.M2(d=adder_block_0_N02162 g=adder_block_0_N02158 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M7          adder.block_0.digit3.P.DCML.M7(d=adder_block_0_N02162 g=adder_block_0_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M12          adder.block_0.digit3.P.DCML.M12(d=adder_block_0_digit3_P_DCML_N00710
+g=adder_block_0_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M5          adder.block_0.digit3.P.DCML.M5(d=adder_block_0_digit3_P_DCML_N00757
+g=adder_block_0_digit3_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M10          adder.block_0.digit3.P.DCML.M10(d=adder_block_0_N02162 g=adder_block_0_N02158
+s=adder_block_0_digit3_P_DCML_N00753 s=adder_block_0_digit3_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M15          adder.block_0.digit3.P.DCML.M15(d=adder_block_0_digit3_P_DCML_N00745
+g=adder_block_0_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M3          adder.block_0.digit3.P.DCML.M3(d=adder_block_0_N02158 g=adder_block_0_N02162
+s=adder_block_0_digit3_P_DCML_N00757 s=adder_block_0_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M8          adder.block_0.digit3.P.DCML.M8(d=adder_block_0_digit3_P_N00404 g=adder_block_0_N02158
+s=adder_block_0_digit3_P_DCML_N00710 s=adder_block_0_digit3_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M13          adder.block_0.digit3.P.DCML.M13(d=adder_block_0_digit3_P_DCML_N00714
+g=adder_block_0_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M1          adder.block_0.digit3.P.DCML.M1(d=adder_block_0_N02158 g=adder_block_0_N02162 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M6          adder.block_0.digit3.P.DCML.M6(d=adder_block_0_N02158 g=adder_block_0_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_P_DCML_M11          adder.block_0.digit3.P.DCML.M11(d=adder_block_0_digit3_P_N00400 g=adder_block_0_N02162
+s=adder_block_0_digit3_P_DCML_N00745 s=adder_block_0_digit3_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit3.P.DCML.CLK=adder_block_0_digit3_P_N00392)
_    _(adder.block_0.digit3.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.P.DCML.NL=adder_block_0_digit3_P_N00404)
_    _(adder.block_0.digit3.P.DCML.NR=adder_block_0_digit3_P_N00400)
_    _(adder.block_0.digit3.P.DCML.OUTL=adder_block_0_N02162)
_    _(adder.block_0.digit3.P.DCML.OUTR=adder_block_0_N02158)
_    _(adder.block_0.digit3.P.DCML.VDD=VDD)
V_adder_block_0_digit3_P_LEVEL_1_CLOCK          adder.block_0.digit3.P.LEVEL_1_CLOCK(+=adder_block_0_digit3_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit3.P.A=A3)
_    _(adder.block_0.digit3.P.AB=adder_N03610)
_    _(adder.block_0.digit3.P.B=B3)
_    _(adder.block_0.digit3.P.BB=B3)
_    _(adder.block_0.digit3.P.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.P.P=adder_block_0_N02158)
_    _(adder.block_0.digit3.P.PB=adder_block_0_N02162)
_    _(adder.block_0.digit3.P.VDD=VDD)
_    adder.block_0.digit3.G(G=adder_block_0_N02166 GB=adder_block_0_N02170 GND=0 VDD=VDD A=A3 AB=adder_N03610 B=B3 BB=B3 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_0.digit3.G.DCML(VDD=VDD CLK=adder_block_0_digit3_G_N00394 OUTL=adder_block_0_N02170 GND=0 OUTR=
+adder_block_0_N02166 NR=adder_block_0_digit3_G_N00410 NL=adder_block_0_digit3_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit3_G_DCML_M4          adder.block_0.digit3.G.DCML.M4(d=adder_block_0_N02170 g=adder_block_0_N02166
+s=adder_block_0_digit3_G_DCML_N00757 s=adder_block_0_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M9          adder.block_0.digit3.G.DCML.M9(d=adder_block_0_N02166 g=adder_block_0_N02170
+s=adder_block_0_digit3_G_DCML_N00714 s=adder_block_0_digit3_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M14          adder.block_0.digit3.G.DCML.M14(d=adder_block_0_digit3_G_DCML_N00753
+g=adder_block_0_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M2          adder.block_0.digit3.G.DCML.M2(d=adder_block_0_N02170 g=adder_block_0_N02166 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M7          adder.block_0.digit3.G.DCML.M7(d=adder_block_0_N02170 g=adder_block_0_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M12          adder.block_0.digit3.G.DCML.M12(d=adder_block_0_digit3_G_DCML_N00710
+g=adder_block_0_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M5          adder.block_0.digit3.G.DCML.M5(d=adder_block_0_digit3_G_DCML_N00757
+g=adder_block_0_digit3_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M10          adder.block_0.digit3.G.DCML.M10(d=adder_block_0_N02170 g=adder_block_0_N02166
+s=adder_block_0_digit3_G_DCML_N00753 s=adder_block_0_digit3_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M15          adder.block_0.digit3.G.DCML.M15(d=adder_block_0_digit3_G_DCML_N00745
+g=adder_block_0_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M3          adder.block_0.digit3.G.DCML.M3(d=adder_block_0_N02166 g=adder_block_0_N02170
+s=adder_block_0_digit3_G_DCML_N00757 s=adder_block_0_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M8          adder.block_0.digit3.G.DCML.M8(d=adder_block_0_digit3_G_N00406 g=adder_block_0_N02166
+s=adder_block_0_digit3_G_DCML_N00710 s=adder_block_0_digit3_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M13          adder.block_0.digit3.G.DCML.M13(d=adder_block_0_digit3_G_DCML_N00714
+g=adder_block_0_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M1          adder.block_0.digit3.G.DCML.M1(d=adder_block_0_N02166 g=adder_block_0_N02170 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M6          adder.block_0.digit3.G.DCML.M6(d=adder_block_0_N02166 g=adder_block_0_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_DCML_M11          adder.block_0.digit3.G.DCML.M11(d=adder_block_0_digit3_G_N00410 g=adder_block_0_N02170
+s=adder_block_0_digit3_G_DCML_N00745 s=adder_block_0_digit3_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit3.G.DCML.CLK=adder_block_0_digit3_G_N00394)
_    _(adder.block_0.digit3.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.G.DCML.NL=adder_block_0_digit3_G_N00406)
_    _(adder.block_0.digit3.G.DCML.NR=adder_block_0_digit3_G_N00410)
_    _(adder.block_0.digit3.G.DCML.OUTL=adder_block_0_N02170)
_    _(adder.block_0.digit3.G.DCML.OUTR=adder_block_0_N02166)
_    _(adder.block_0.digit3.G.DCML.VDD=VDD)
_    adder.block_0.digit3.G.G_DIFF_NET(VDD=VDD A=A3 BB=B3 B=B3 GB=adder_block_0_digit3_G_N00406 AB=adder_N03610 G=
+adder_block_0_digit3_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_0_digit3_G_G_DIFF_NET_M2          adder.block_0.digit3.G.G_DIFF_NET.M2(d=adder_block_0_digit3_G_G_DIFF_NET_N01214
+g=A3 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_G_DIFF_NET_M4          adder.block_0.digit3.G.G_DIFF_NET.M4(d=adder_block_0_digit3_G_N00406 g=B3
+s=adder_block_0_digit3_G_G_DIFF_NET_N01210 s=adder_block_0_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_G_DIFF_NET_M6          adder.block_0.digit3.G.G_DIFF_NET.M6(d=adder_block_0_digit3_G_N00406 g=B3
+s=adder_block_0_digit3_G_G_DIFF_NET_N01214 s=adder_block_0_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_G_DIFF_NET_M1          adder.block_0.digit3.G.G_DIFF_NET.M1(d=adder_block_0_digit3_G_G_DIFF_NET_N01210
+g=adder_N03610 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_G_DIFF_NET_M3          adder.block_0.digit3.G.G_DIFF_NET.M3(d=adder_block_0_digit3_G_N00410 g=B3
+s=adder_block_0_digit3_G_G_DIFF_NET_N01210 s=adder_block_0_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit3_G_G_DIFF_NET_M5          adder.block_0.digit3.G.G_DIFF_NET.M5(d=adder_block_0_digit3_G_N00406 g=B3
+s=adder_block_0_digit3_G_G_DIFF_NET_N01214 s=adder_block_0_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit3.G.G_DIFF_NET.A=A3)
_    _(adder.block_0.digit3.G.G_DIFF_NET.AB=adder_N03610)
_    _(adder.block_0.digit3.G.G_DIFF_NET.B=B3)
_    _(adder.block_0.digit3.G.G_DIFF_NET.BB=B3)
_    _(adder.block_0.digit3.G.G_DIFF_NET.G=adder_block_0_digit3_G_N00410)
_    _(adder.block_0.digit3.G.G_DIFF_NET.GB=adder_block_0_digit3_G_N00406)
_    _(adder.block_0.digit3.G.G_DIFF_NET.VDD=VDD)
V_adder_block_0_digit3_G_LEVEL_1_CLOCK          adder.block_0.digit3.G.LEVEL_1_CLOCK(+=adder_block_0_digit3_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit3.G.A=A3)
_    _(adder.block_0.digit3.G.AB=adder_N03610)
_    _(adder.block_0.digit3.G.B=B3)
_    _(adder.block_0.digit3.G.BB=B3)
_    _(adder.block_0.digit3.G.G=adder_block_0_N02166)
_    _(adder.block_0.digit3.G.GB=adder_block_0_N02170)
_    _(adder.block_0.digit3.G.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.G.VDD=VDD)
_    _(adder.block_0.digit3.A=A3)
_    _(adder.block_0.digit3.AB=adder_N03610)
_    _(adder.block_0.digit3.B=B3)
_    _(adder.block_0.digit3.BB=B3)
_    _(adder.block_0.digit3.Ci=adder_block_0_N01621)
_    _(adder.block_0.digit3.CiB=adder_block_0_N01628)
_    _(adder.block_0.digit3.G=adder_block_0_N02166)
_    _(adder.block_0.digit3.GB=adder_block_0_N02170)
_    _(adder.block_0.digit3.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit3.P=adder_block_0_N02158)
_    _(adder.block_0.digit3.PB=adder_block_0_N02162)
_    _(adder.block_0.digit3.S=S3)
_    _(adder.block_0.digit3.SB=SB3)
_    _(adder.block_0.digit3.VDD=VDD)
_    adder.block_0.digit0(GB=adder_block_0_N02092 G=adder_block_0_N02088 PB=adder_block_0_N02084 P=adder_block_0_N02080 VDD=VDD GND
+=0 A=A0 AB=adder_N03638 B=B0 BB=adder_N03550 CiB=VDD Ci=0 S=S0 SB=SB0 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_0.digit0.S(P=adder_block_0_N02080 PB=adder_block_0_N02084 Ci=0 CiB=VDD SB=SB0 S=S0 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_0.digit0.S.S_DIFF_NET(VDD=VDD Ci=0 PB=adder_block_0_N02084 P=adder_block_0_N02080 SB=adder_block_0_digit0_S_N00090
+ S=adder_block_0_digit0_S_N00086 CiB=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_0_digit0_S_S_DIFF_NET_M2          adder.block_0.digit0.S.S_DIFF_NET.M2(d=adder_block_0_digit0_S_S_DIFF_NET_N00298
+g=0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_S_DIFF_NET_M5          adder.block_0.digit0.S.S_DIFF_NET.M5(d=adder_block_0_digit0_S_N00086
+g=adder_block_0_N02084 s=adder_block_0_digit0_S_S_DIFF_NET_N00298 s=adder_block_0_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_S_DIFF_NET_M3          adder.block_0.digit0.S.S_DIFF_NET.M3(d=adder_block_0_digit0_S_N00090
+g=adder_block_0_N02084 s=adder_block_0_digit0_S_S_DIFF_NET_N00294 s=adder_block_0_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_S_DIFF_NET_M1          adder.block_0.digit0.S.S_DIFF_NET.M1(d=adder_block_0_digit0_S_S_DIFF_NET_N00294
+g=VDD s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_S_DIFF_NET_M6          adder.block_0.digit0.S.S_DIFF_NET.M6(d=adder_block_0_digit0_S_N00090
+g=adder_block_0_N02080 s=adder_block_0_digit0_S_S_DIFF_NET_N00298 s=adder_block_0_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_S_DIFF_NET_M4          adder.block_0.digit0.S.S_DIFF_NET.M4(d=adder_block_0_digit0_S_N00086
+g=adder_block_0_N02080 s=adder_block_0_digit0_S_S_DIFF_NET_N00294 s=adder_block_0_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit0.S.S_DIFF_NET.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.digit0.S.S_DIFF_NET.CiB=VDD)
_    _(adder.block_0.digit0.S.S_DIFF_NET.P=adder_block_0_N02080)
_    _(adder.block_0.digit0.S.S_DIFF_NET.PB=adder_block_0_N02084)
_    _(adder.block_0.digit0.S.S_DIFF_NET.S=adder_block_0_digit0_S_N00086)
_    _(adder.block_0.digit0.S.S_DIFF_NET.SB=adder_block_0_digit0_S_N00090)
_    _(adder.block_0.digit0.S.S_DIFF_NET.VDD=VDD)
_    adder.block_0.digit0.S.DCML(VDD=VDD CLK=adder_block_0_digit0_S_N00078 OUTL=SB0 GND=0 OUTR=S0 NR=adder_block_0_digit0_S_N00086 
+NL=adder_block_0_digit0_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit0_S_DCML_M4          adder.block_0.digit0.S.DCML.M4(d=SB0 g=S0 s=adder_block_0_digit0_S_DCML_N00757
+s=adder_block_0_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M9          adder.block_0.digit0.S.DCML.M9(d=S0 g=SB0 s=adder_block_0_digit0_S_DCML_N00714
+s=adder_block_0_digit0_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M14          adder.block_0.digit0.S.DCML.M14(d=adder_block_0_digit0_S_DCML_N00753
+g=adder_block_0_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M2          adder.block_0.digit0.S.DCML.M2(d=SB0 g=S0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M7          adder.block_0.digit0.S.DCML.M7(d=SB0 g=adder_block_0_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M12          adder.block_0.digit0.S.DCML.M12(d=adder_block_0_digit0_S_DCML_N00710
+g=adder_block_0_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M5          adder.block_0.digit0.S.DCML.M5(d=adder_block_0_digit0_S_DCML_N00757
+g=adder_block_0_digit0_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M10          adder.block_0.digit0.S.DCML.M10(d=SB0 g=S0 s=adder_block_0_digit0_S_DCML_N00753
+s=adder_block_0_digit0_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M15          adder.block_0.digit0.S.DCML.M15(d=adder_block_0_digit0_S_DCML_N00745
+g=adder_block_0_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M3          adder.block_0.digit0.S.DCML.M3(d=S0 g=SB0 s=adder_block_0_digit0_S_DCML_N00757
+s=adder_block_0_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M8          adder.block_0.digit0.S.DCML.M8(d=adder_block_0_digit0_S_N00090 g=S0
+s=adder_block_0_digit0_S_DCML_N00710 s=adder_block_0_digit0_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M13          adder.block_0.digit0.S.DCML.M13(d=adder_block_0_digit0_S_DCML_N00714
+g=adder_block_0_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M1          adder.block_0.digit0.S.DCML.M1(d=S0 g=SB0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M6          adder.block_0.digit0.S.DCML.M6(d=S0 g=adder_block_0_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_S_DCML_M11          adder.block_0.digit0.S.DCML.M11(d=adder_block_0_digit0_S_N00086 g=SB0
+s=adder_block_0_digit0_S_DCML_N00745 s=adder_block_0_digit0_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit0.S.DCML.CLK=adder_block_0_digit0_S_N00078)
_    _(adder.block_0.digit0.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.S.DCML.NL=adder_block_0_digit0_S_N00090)
_    _(adder.block_0.digit0.S.DCML.NR=adder_block_0_digit0_S_N00086)
_    _(adder.block_0.digit0.S.DCML.OUTL=SB0)
_    _(adder.block_0.digit0.S.DCML.OUTR=S0)
_    _(adder.block_0.digit0.S.DCML.VDD=VDD)
V_adder_block_0_digit0_S_LEVEL_4_CLOCK          adder.block_0.digit0.S.LEVEL_4_CLOCK(+=adder_block_0_digit0_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit0.S.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.digit0.S.CiB=VDD)
_    _(adder.block_0.digit0.S.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.S.P=adder_block_0_N02080)
_    _(adder.block_0.digit0.S.PB=adder_block_0_N02084)
_    _(adder.block_0.digit0.S.S=S0)
_    _(adder.block_0.digit0.S.SB=SB0)
_    _(adder.block_0.digit0.S.VDD=VDD)
_    adder.block_0.digit0.P(A=A0 AB=adder_N03638 B=B0 BB=adder_N03550 PB=adder_block_0_N02084 P=adder_block_0_N02080 GND=0 VDD=VDD 
+) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_0.digit0.P.P_DIFF_NET(VDD=VDD A=A0 BB=adder_N03550 B=B0 PB=adder_block_0_digit0_P_N00404 P=
+adder_block_0_digit0_P_N00400 AB=adder_N03638 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_0_digit0_P_P_DIFF_NET_M4          adder.block_0.digit0.P.P_DIFF_NET.M4(d=adder_block_0_digit0_P_N00400 g=B0
+s=adder_block_0_digit0_P_P_DIFF_NET_N00761 s=adder_block_0_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_P_DIFF_NET_M6          adder.block_0.digit0.P.P_DIFF_NET.M6(d=adder_block_0_digit0_P_N00404 g=B0
+s=adder_block_0_digit0_P_P_DIFF_NET_N00765 s=adder_block_0_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_P_DIFF_NET_M1          adder.block_0.digit0.P.P_DIFF_NET.M1(d=adder_block_0_digit0_P_P_DIFF_NET_N00761
+g=adder_N03638 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_P_DIFF_NET_M3          adder.block_0.digit0.P.P_DIFF_NET.M3(d=adder_block_0_digit0_P_N00404
+g=adder_N03550 s=adder_block_0_digit0_P_P_DIFF_NET_N00761 s=adder_block_0_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_P_DIFF_NET_M5          adder.block_0.digit0.P.P_DIFF_NET.M5(d=adder_block_0_digit0_P_N00400
+g=adder_N03550 s=adder_block_0_digit0_P_P_DIFF_NET_N00765 s=adder_block_0_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_P_DIFF_NET_M2          adder.block_0.digit0.P.P_DIFF_NET.M2(d=adder_block_0_digit0_P_P_DIFF_NET_N00765
+g=A0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit0.P.P_DIFF_NET.A=A0)
_    _(adder.block_0.digit0.P.P_DIFF_NET.AB=adder_N03638)
_    _(adder.block_0.digit0.P.P_DIFF_NET.B=B0)
_    _(adder.block_0.digit0.P.P_DIFF_NET.BB=adder_N03550)
_    _(adder.block_0.digit0.P.P_DIFF_NET.P=adder_block_0_digit0_P_N00400)
_    _(adder.block_0.digit0.P.P_DIFF_NET.PB=adder_block_0_digit0_P_N00404)
_    _(adder.block_0.digit0.P.P_DIFF_NET.VDD=VDD)
_    adder.block_0.digit0.P.DCML(VDD=VDD CLK=adder_block_0_digit0_P_N00392 OUTL=adder_block_0_N02084 GND=0 OUTR=
+adder_block_0_N02080 NR=adder_block_0_digit0_P_N00400 NL=adder_block_0_digit0_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit0_P_DCML_M4          adder.block_0.digit0.P.DCML.M4(d=adder_block_0_N02084 g=adder_block_0_N02080
+s=adder_block_0_digit0_P_DCML_N00757 s=adder_block_0_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M9          adder.block_0.digit0.P.DCML.M9(d=adder_block_0_N02080 g=adder_block_0_N02084
+s=adder_block_0_digit0_P_DCML_N00714 s=adder_block_0_digit0_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M14          adder.block_0.digit0.P.DCML.M14(d=adder_block_0_digit0_P_DCML_N00753
+g=adder_block_0_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M2          adder.block_0.digit0.P.DCML.M2(d=adder_block_0_N02084 g=adder_block_0_N02080 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M7          adder.block_0.digit0.P.DCML.M7(d=adder_block_0_N02084 g=adder_block_0_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M12          adder.block_0.digit0.P.DCML.M12(d=adder_block_0_digit0_P_DCML_N00710
+g=adder_block_0_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M5          adder.block_0.digit0.P.DCML.M5(d=adder_block_0_digit0_P_DCML_N00757
+g=adder_block_0_digit0_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M10          adder.block_0.digit0.P.DCML.M10(d=adder_block_0_N02084 g=adder_block_0_N02080
+s=adder_block_0_digit0_P_DCML_N00753 s=adder_block_0_digit0_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M15          adder.block_0.digit0.P.DCML.M15(d=adder_block_0_digit0_P_DCML_N00745
+g=adder_block_0_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M3          adder.block_0.digit0.P.DCML.M3(d=adder_block_0_N02080 g=adder_block_0_N02084
+s=adder_block_0_digit0_P_DCML_N00757 s=adder_block_0_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M8          adder.block_0.digit0.P.DCML.M8(d=adder_block_0_digit0_P_N00404 g=adder_block_0_N02080
+s=adder_block_0_digit0_P_DCML_N00710 s=adder_block_0_digit0_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M13          adder.block_0.digit0.P.DCML.M13(d=adder_block_0_digit0_P_DCML_N00714
+g=adder_block_0_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M1          adder.block_0.digit0.P.DCML.M1(d=adder_block_0_N02080 g=adder_block_0_N02084 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M6          adder.block_0.digit0.P.DCML.M6(d=adder_block_0_N02080 g=adder_block_0_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_P_DCML_M11          adder.block_0.digit0.P.DCML.M11(d=adder_block_0_digit0_P_N00400 g=adder_block_0_N02084
+s=adder_block_0_digit0_P_DCML_N00745 s=adder_block_0_digit0_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit0.P.DCML.CLK=adder_block_0_digit0_P_N00392)
_    _(adder.block_0.digit0.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.P.DCML.NL=adder_block_0_digit0_P_N00404)
_    _(adder.block_0.digit0.P.DCML.NR=adder_block_0_digit0_P_N00400)
_    _(adder.block_0.digit0.P.DCML.OUTL=adder_block_0_N02084)
_    _(adder.block_0.digit0.P.DCML.OUTR=adder_block_0_N02080)
_    _(adder.block_0.digit0.P.DCML.VDD=VDD)
V_adder_block_0_digit0_P_LEVEL_1_CLOCK          adder.block_0.digit0.P.LEVEL_1_CLOCK(+=adder_block_0_digit0_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit0.P.A=A0)
_    _(adder.block_0.digit0.P.AB=adder_N03638)
_    _(adder.block_0.digit0.P.B=B0)
_    _(adder.block_0.digit0.P.BB=adder_N03550)
_    _(adder.block_0.digit0.P.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.P.P=adder_block_0_N02080)
_    _(adder.block_0.digit0.P.PB=adder_block_0_N02084)
_    _(adder.block_0.digit0.P.VDD=VDD)
_    adder.block_0.digit0.G(G=adder_block_0_N02088 GB=adder_block_0_N02092 GND=0 VDD=VDD A=A0 AB=adder_N03638 B=B0 BB=adder_N03550 
+) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_0.digit0.G.DCML(VDD=VDD CLK=adder_block_0_digit0_G_N00394 OUTL=adder_block_0_N02092 GND=0 OUTR=
+adder_block_0_N02088 NR=adder_block_0_digit0_G_N00410 NL=adder_block_0_digit0_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_0_digit0_G_DCML_M4          adder.block_0.digit0.G.DCML.M4(d=adder_block_0_N02092 g=adder_block_0_N02088
+s=adder_block_0_digit0_G_DCML_N00757 s=adder_block_0_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M9          adder.block_0.digit0.G.DCML.M9(d=adder_block_0_N02088 g=adder_block_0_N02092
+s=adder_block_0_digit0_G_DCML_N00714 s=adder_block_0_digit0_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M14          adder.block_0.digit0.G.DCML.M14(d=adder_block_0_digit0_G_DCML_N00753
+g=adder_block_0_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M2          adder.block_0.digit0.G.DCML.M2(d=adder_block_0_N02092 g=adder_block_0_N02088 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M7          adder.block_0.digit0.G.DCML.M7(d=adder_block_0_N02092 g=adder_block_0_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M12          adder.block_0.digit0.G.DCML.M12(d=adder_block_0_digit0_G_DCML_N00710
+g=adder_block_0_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M5          adder.block_0.digit0.G.DCML.M5(d=adder_block_0_digit0_G_DCML_N00757
+g=adder_block_0_digit0_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M10          adder.block_0.digit0.G.DCML.M10(d=adder_block_0_N02092 g=adder_block_0_N02088
+s=adder_block_0_digit0_G_DCML_N00753 s=adder_block_0_digit0_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M15          adder.block_0.digit0.G.DCML.M15(d=adder_block_0_digit0_G_DCML_N00745
+g=adder_block_0_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M3          adder.block_0.digit0.G.DCML.M3(d=adder_block_0_N02088 g=adder_block_0_N02092
+s=adder_block_0_digit0_G_DCML_N00757 s=adder_block_0_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M8          adder.block_0.digit0.G.DCML.M8(d=adder_block_0_digit0_G_N00406 g=adder_block_0_N02088
+s=adder_block_0_digit0_G_DCML_N00710 s=adder_block_0_digit0_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M13          adder.block_0.digit0.G.DCML.M13(d=adder_block_0_digit0_G_DCML_N00714
+g=adder_block_0_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M1          adder.block_0.digit0.G.DCML.M1(d=adder_block_0_N02088 g=adder_block_0_N02092 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M6          adder.block_0.digit0.G.DCML.M6(d=adder_block_0_N02088 g=adder_block_0_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_DCML_M11          adder.block_0.digit0.G.DCML.M11(d=adder_block_0_digit0_G_N00410 g=adder_block_0_N02092
+s=adder_block_0_digit0_G_DCML_N00745 s=adder_block_0_digit0_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit0.G.DCML.CLK=adder_block_0_digit0_G_N00394)
_    _(adder.block_0.digit0.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.G.DCML.NL=adder_block_0_digit0_G_N00406)
_    _(adder.block_0.digit0.G.DCML.NR=adder_block_0_digit0_G_N00410)
_    _(adder.block_0.digit0.G.DCML.OUTL=adder_block_0_N02092)
_    _(adder.block_0.digit0.G.DCML.OUTR=adder_block_0_N02088)
_    _(adder.block_0.digit0.G.DCML.VDD=VDD)
_    adder.block_0.digit0.G.G_DIFF_NET(VDD=VDD A=A0 BB=adder_N03550 B=B0 GB=adder_block_0_digit0_G_N00406 AB=adder_N03638 G=
+adder_block_0_digit0_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_0_digit0_G_G_DIFF_NET_M2          adder.block_0.digit0.G.G_DIFF_NET.M2(d=adder_block_0_digit0_G_G_DIFF_NET_N01214
+g=A0 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_G_DIFF_NET_M4          adder.block_0.digit0.G.G_DIFF_NET.M4(d=adder_block_0_digit0_G_N00406 g=B0
+s=adder_block_0_digit0_G_G_DIFF_NET_N01210 s=adder_block_0_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_G_DIFF_NET_M6          adder.block_0.digit0.G.G_DIFF_NET.M6(d=adder_block_0_digit0_G_N00406 g=B0
+s=adder_block_0_digit0_G_G_DIFF_NET_N01214 s=adder_block_0_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_G_DIFF_NET_M1          adder.block_0.digit0.G.G_DIFF_NET.M1(d=adder_block_0_digit0_G_G_DIFF_NET_N01210
+g=adder_N03638 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_G_DIFF_NET_M3          adder.block_0.digit0.G.G_DIFF_NET.M3(d=adder_block_0_digit0_G_N00410
+g=adder_N03550 s=adder_block_0_digit0_G_G_DIFF_NET_N01210 s=adder_block_0_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_0_digit0_G_G_DIFF_NET_M5          adder.block_0.digit0.G.G_DIFF_NET.M5(d=adder_block_0_digit0_G_N00406
+g=adder_N03550 s=adder_block_0_digit0_G_G_DIFF_NET_N01214 s=adder_block_0_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_0.digit0.G.G_DIFF_NET.A=A0)
_    _(adder.block_0.digit0.G.G_DIFF_NET.AB=adder_N03638)
_    _(adder.block_0.digit0.G.G_DIFF_NET.B=B0)
_    _(adder.block_0.digit0.G.G_DIFF_NET.BB=adder_N03550)
_    _(adder.block_0.digit0.G.G_DIFF_NET.G=adder_block_0_digit0_G_N00410)
_    _(adder.block_0.digit0.G.G_DIFF_NET.GB=adder_block_0_digit0_G_N00406)
_    _(adder.block_0.digit0.G.G_DIFF_NET.VDD=VDD)
V_adder_block_0_digit0_G_LEVEL_1_CLOCK          adder.block_0.digit0.G.LEVEL_1_CLOCK(+=adder_block_0_digit0_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_0.digit0.G.A=A0)
_    _(adder.block_0.digit0.G.AB=adder_N03638)
_    _(adder.block_0.digit0.G.B=B0)
_    _(adder.block_0.digit0.G.BB=adder_N03550)
_    _(adder.block_0.digit0.G.G=adder_block_0_N02088)
_    _(adder.block_0.digit0.G.GB=adder_block_0_N02092)
_    _(adder.block_0.digit0.G.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.G.VDD=VDD)
_    _(adder.block_0.digit0.A=A0)
_    _(adder.block_0.digit0.AB=adder_N03638)
_    _(adder.block_0.digit0.B=B0)
_    _(adder.block_0.digit0.BB=adder_N03550)
_    _(adder.block_0.digit0.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.digit0.CiB=VDD)
_    _(adder.block_0.digit0.G=adder_block_0_N02088)
_    _(adder.block_0.digit0.GB=adder_block_0_N02092)
_    _(adder.block_0.digit0.GND=0)
_    _(GND=0)
_    _(adder.block_0.digit0.P=adder_block_0_N02080)
_    _(adder.block_0.digit0.PB=adder_block_0_N02084)
_    _(adder.block_0.digit0.S=S0)
_    _(adder.block_0.digit0.SB=SB0)
_    _(adder.block_0.digit0.VDD=VDD)
_    _(adder.block_0.A0=A0)
_    _(adder.block_0.A0B=adder_N03638)
_    _(adder.block_0.A1=A1)
_    _(adder.block_0.A1B=A1)
_    _(adder.block_0.A2=A2)
_    _(adder.block_0.A2B=A2)
_    _(adder.block_0.A3=A3)
_    _(adder.block_0.A3B=adder_N03610)
_    _(adder.block_0.B0=B0)
_    _(adder.block_0.B0B=adder_N03550)
_    _(adder.block_0.B1=B1)
_    _(adder.block_0.B1B=adder_N03538)
_    _(adder.block_0.B2=B2)
_    _(adder.block_0.B2B=adder_N03526)
_    _(adder.block_0.B3=B3)
_    _(adder.block_0.B3B=B3)
_    _(adder.block_0.Ci=0)
_    _(Ci=0)
_    _(adder.block_0.CiB=VDD)
_    _(adder.block_0.Co=adder_N38950)
_    _(adder.block_0.CoB=adder_N38954)
_    _(adder.block_0.GG=adder_N56337)
_    _(adder.block_0.GGB=adder_N56341)
_    _(adder.block_0.GND=0)
_    _(GND=0)
_    _(adder.block_0.PG=adder_N56025)
_    _(adder.block_0.PGB=adder_N56333)
_    _(adder.block_0.S0=S0)
_    _(adder.block_0.S0B=SB0)
_    _(adder.block_0.S1=S1)
_    _(adder.block_0.S1B=SB1)
_    _(adder.block_0.S2=S2)
_    _(adder.block_0.S2B=SB2)
_    _(adder.block_0.S3=S3)
_    _(adder.block_0.S3B=SB3)
_    _(adder.block_0.VDD=VDD)
_    adder.block_2(B0B=adder_N07223 B0=B8 A0B=adder_N07311 A0=A8 B1B=adder_N07211 B1=B9 A1B=A9 A1=A9 B2B=adder_N07199 B2=B10 A2B=
+A10 A2=A10 B3B=B11 B3=B11 A3B=adder_N07283 A3=A11 S0B=SB8 S0=S8 S1B=SB9 S1=S9 S2B=SB10 S2=S10 S3B=SB11 S3=S11 CiB=adder_N63340 Ci=
+adder_N63325 GND=0 VDD=VDD Co=adder_N20431 CoB=adder_N07519 GG=adder_N61605 PGB=adder_N61601 PG=adder_N61597 GGB=adder_N61609 )
+ CN @TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1)
_    adder.block_2.block_carry(VDD=VDD GND=0 Ci0B=adder_N63340 Ci0=adder_N63325 C1=adder_block_2_N01593 C1B=adder_block_2_N01600 C2
+=adder_block_2_N01607 C2B=adder_block_2_N01614 C3=adder_block_2_N01621 C3B=adder_block_2_N01628 C4=adder_N20431 C4B=adder_N07519 
+G3B=adder_block_2_N02170 G3=adder_block_2_N02166 P3B=adder_block_2_N02162 P3=adder_block_2_N02158 G2B=adder_block_2_N02154 G2=
+adder_block_2_N02116 P2B=adder_block_2_N02116 P2=adder_block_2_N02112 G1B=adder_block_2_N02108 G1=adder_block_2_N02104 P1B=
+adder_block_2_N02100 P1=adder_block_2_N02096 G0B=adder_block_2_N02092 G0=adder_block_2_N02088 P0B=adder_block_2_N02084 P0=
+adder_block_2_N02080 GG=adder_N61605 PGB=adder_N61601 PG=adder_N61597 GGB=adder_N61609 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1)
_    adder.block_2.block_carry.group_G(GND=0 VDD=VDD G0=adder_block_2_N02088 G0B=adder_block_2_N02092 P1=adder_block_2_N02096 P1B=
+adder_block_2_N02100 G1=adder_block_2_N02104 G1B=adder_block_2_N02108 P2=adder_block_2_N02112 P2B=adder_block_2_N02116 G2=
+adder_block_2_N02116 G2B=adder_block_2_N02154 P3=adder_block_2_N02158 P3B=adder_block_2_N02162 G3=adder_block_2_N02166 G3B=
+adder_block_2_N02170 GG=adder_N61605 GGB=adder_N61609 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1)
_    adder.block_2.block_carry.group_G.GG_DIFF_NET(G0B=adder_block_2_N02092 G0=adder_block_2_N02088 P2=adder_block_2_N02112 G2=
+adder_block_2_N02116 VDD=VDD G2B=adder_block_2_N02154 P2B=adder_block_2_N02116 P1B=adder_block_2_N02100 P1=adder_block_2_N02096 
+G1B=adder_block_2_N02108 G1=adder_block_2_N02104 GG=adder_block_2_block_carry_group_G_N01880 G3B=adder_block_2_N02170 P3=
+adder_block_2_N02158 P3B=adder_block_2_N02162 G3=adder_block_2_N02166 GGB=adder_block_2_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M5         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M5(d=adder_block_2_block_carry_group_G_N01880 g=adder_block_2_N02154
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2245@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M4         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M4(d=adder_block_2_block_carry_group_G_N01876 g=adder_block_2_N02158
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS953@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M1         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M1(d=adder_block_2_block_carry_group_G_N01880 g=adder_block_2_N02170 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS875@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M3         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M3(d=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 g=adder_block_2_N02162
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS927@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M8         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M8(d=adder_block_2_block_carry_group_G_N01876 g=adder_block_2_N02112
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2491@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M7         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M7(d=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 g=adder_block_2_N02116
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2459@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M6         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M6(d=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02525 g=adder_block_2_N02116
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01677 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2277@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M2         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M2(d=adder_block_2_block_carry_group_G_GG_DIFF_NET_N01001 g=adder_block_2_N02166
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M10         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M10(d=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 g=adder_block_2_N02104
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2721@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M14         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M14(d=adder_block_2_block_carry_group_G_N01876 g=adder_block_2_N02088
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3147@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M9         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M9(d=adder_block_2_block_carry_group_G_N01880 g=adder_block_2_N02108
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2689@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M13         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M13(d=adder_block_2_block_carry_group_G_N01880 g=adder_block_2_N02092
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS3115@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M12         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M12(d=adder_block_2_block_carry_group_G_N01876 g=adder_block_2_N02096
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2933@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_GG_DIFF_NET_M11         
+adder.block_2.block_carry.group_G.GG_DIFF_NET.M11(d=adder_block_2_block_carry_group_G_GG_DIFF_NET_N03001 g=adder_block_2_N02100
+s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 s=adder_block_2_block_carry_group_G_GG_DIFF_NET_N02967 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.GG_TREE(sch_1):INS2901@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.BREAK_1=adder_block_2_block_carry_group_G_GG_DIFF_NET_BREAK_1)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G3=adder_block_2_N02166)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.G3B=adder_block_2_N02170)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.GG=adder_block_2_block_carry_group_G_N01880)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.GG=adder_block_2_block_carry_group_G_N01880)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_2_block_carry_group_G_N01876)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.GGB=adder_block_2_block_carry_group_G_N01876)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.P3=adder_block_2_N02158)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.P3B=adder_block_2_N02162)
_    _(adder.block_2.block_carry.group_G.GG_DIFF_NET.VDD=VDD)
_    adder.block_2.block_carry.group_G.DCML(VDD=VDD CLK=adder_block_2_block_carry_group_G_N01864 OUTL=adder_N61609 GND=0 OUTR=
+adder_N61605 NR=adder_block_2_block_carry_group_G_N01880 NL=adder_block_2_block_carry_group_G_N01876 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_block_carry_group_G_DCML_M4          adder.block_2.block_carry.group_G.DCML.M4(d=adder_N61609 g=adder_N61605
+s=adder_block_2_block_carry_group_G_DCML_N00757 s=adder_block_2_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M9          adder.block_2.block_carry.group_G.DCML.M9(d=adder_N61605 g=adder_N61609
+s=adder_block_2_block_carry_group_G_DCML_N00714 s=adder_block_2_block_carry_group_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M14         
+adder.block_2.block_carry.group_G.DCML.M14(d=adder_block_2_block_carry_group_G_DCML_N00753
+g=adder_block_2_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M2          adder.block_2.block_carry.group_G.DCML.M2(d=adder_N61609 g=adder_N61605 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M7          adder.block_2.block_carry.group_G.DCML.M7(d=adder_N61609
+g=adder_block_2_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M12         
+adder.block_2.block_carry.group_G.DCML.M12(d=adder_block_2_block_carry_group_G_DCML_N00710
+g=adder_block_2_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M5         
+adder.block_2.block_carry.group_G.DCML.M5(d=adder_block_2_block_carry_group_G_DCML_N00757
+g=adder_block_2_block_carry_group_G_N01864 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M10          adder.block_2.block_carry.group_G.DCML.M10(d=adder_N61609 g=adder_N61605
+s=adder_block_2_block_carry_group_G_DCML_N00753 s=adder_block_2_block_carry_group_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M15         
+adder.block_2.block_carry.group_G.DCML.M15(d=adder_block_2_block_carry_group_G_DCML_N00745
+g=adder_block_2_block_carry_group_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M3          adder.block_2.block_carry.group_G.DCML.M3(d=adder_N61605 g=adder_N61609
+s=adder_block_2_block_carry_group_G_DCML_N00757 s=adder_block_2_block_carry_group_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M8         
+adder.block_2.block_carry.group_G.DCML.M8(d=adder_block_2_block_carry_group_G_N01876 g=adder_N61605
+s=adder_block_2_block_carry_group_G_DCML_N00710 s=adder_block_2_block_carry_group_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M13         
+adder.block_2.block_carry.group_G.DCML.M13(d=adder_block_2_block_carry_group_G_DCML_N00714
+g=adder_block_2_block_carry_group_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M1          adder.block_2.block_carry.group_G.DCML.M1(d=adder_N61605 g=adder_N61609 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M6          adder.block_2.block_carry.group_G.DCML.M6(d=adder_N61605
+g=adder_block_2_block_carry_group_G_N01864 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_G_DCML_M11         
+adder.block_2.block_carry.group_G.DCML.M11(d=adder_block_2_block_carry_group_G_N01880 g=adder_N61609
+s=adder_block_2_block_carry_group_G_DCML_N00745 s=adder_block_2_block_carry_group_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.group_G.DCML.CLK=adder_block_2_block_carry_group_G_N01864)
_    _(adder.block_2.block_carry.group_G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.group_G.DCML.NL=adder_block_2_block_carry_group_G_N01876)
_    _(adder.block_2.block_carry.group_G.DCML.NR=adder_block_2_block_carry_group_G_N01880)
_    _(adder.block_2.block_carry.group_G.DCML.OUTL=adder_N61609)
_    _(adder.block_2.block_carry.group_G.DCML.OUTR=adder_N61605)
_    _(adder.block_2.block_carry.group_G.DCML.VDD=VDD)
V_adder_block_2_block_carry_group_G_LEVEL_2_CLOCK         
+adder.block_2.block_carry.group_G.LEVEL_2_CLOCK(+=adder_block_2_block_carry_group_G_N01864 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_G@TIMED_CLA_16.GG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.block_carry.group_G.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.group_G.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.group_G.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.group_G.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.group_G.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.group_G.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.group_G.G3=adder_block_2_N02166)
_    _(adder.block_2.block_carry.group_G.G3B=adder_block_2_N02170)
_    _(adder.block_2.block_carry.group_G.GG=adder_N61605)
_    _(adder.block_2.block_carry.group_G.GGB=adder_N61609)
_    _(adder.block_2.block_carry.group_G.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.group_G.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.group_G.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.group_G.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.group_G.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.group_G.P3=adder_block_2_N02158)
_    _(adder.block_2.block_carry.group_G.P3B=adder_block_2_N02162)
_    _(adder.block_2.block_carry.group_G.VDD=VDD)
_    adder.block_2.block_carry.group_P(GND=0 VDD=VDD P0=adder_block_2_N02080 P0B=adder_block_2_N02084 P1=adder_block_2_N02080 P1B=
+adder_block_2_N02084 P2=adder_block_2_N02080 P2B=adder_block_2_N02084 P3=adder_block_2_N02080 P3B=adder_block_2_N02084 PGB=
+adder_N61601 PG=adder_N61597 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1)
_    adder.block_2.block_carry.group_P.DCML(VDD=VDD CLK=adder_block_2_block_carry_group_P_N02485 OUTL=adder_N61601 GND=0 OUTR=
+adder_N61597 NR=adder_block_2_block_carry_group_P_N02501 NL=adder_block_2_block_carry_group_P_N02497 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_block_carry_group_P_DCML_M4          adder.block_2.block_carry.group_P.DCML.M4(d=adder_N61601 g=adder_N61597
+s=adder_block_2_block_carry_group_P_DCML_N00757 s=adder_block_2_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M9          adder.block_2.block_carry.group_P.DCML.M9(d=adder_N61597 g=adder_N61601
+s=adder_block_2_block_carry_group_P_DCML_N00714 s=adder_block_2_block_carry_group_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M14         
+adder.block_2.block_carry.group_P.DCML.M14(d=adder_block_2_block_carry_group_P_DCML_N00753
+g=adder_block_2_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M2          adder.block_2.block_carry.group_P.DCML.M2(d=adder_N61601 g=adder_N61597 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M7          adder.block_2.block_carry.group_P.DCML.M7(d=adder_N61601
+g=adder_block_2_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M12         
+adder.block_2.block_carry.group_P.DCML.M12(d=adder_block_2_block_carry_group_P_DCML_N00710
+g=adder_block_2_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M5         
+adder.block_2.block_carry.group_P.DCML.M5(d=adder_block_2_block_carry_group_P_DCML_N00757
+g=adder_block_2_block_carry_group_P_N02485 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M10          adder.block_2.block_carry.group_P.DCML.M10(d=adder_N61601 g=adder_N61597
+s=adder_block_2_block_carry_group_P_DCML_N00753 s=adder_block_2_block_carry_group_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M15         
+adder.block_2.block_carry.group_P.DCML.M15(d=adder_block_2_block_carry_group_P_DCML_N00745
+g=adder_block_2_block_carry_group_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M3          adder.block_2.block_carry.group_P.DCML.M3(d=adder_N61597 g=adder_N61601
+s=adder_block_2_block_carry_group_P_DCML_N00757 s=adder_block_2_block_carry_group_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M8         
+adder.block_2.block_carry.group_P.DCML.M8(d=adder_block_2_block_carry_group_P_N02497 g=adder_N61597
+s=adder_block_2_block_carry_group_P_DCML_N00710 s=adder_block_2_block_carry_group_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M13         
+adder.block_2.block_carry.group_P.DCML.M13(d=adder_block_2_block_carry_group_P_DCML_N00714
+g=adder_block_2_block_carry_group_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M1          adder.block_2.block_carry.group_P.DCML.M1(d=adder_N61597 g=adder_N61601 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M6          adder.block_2.block_carry.group_P.DCML.M6(d=adder_N61597
+g=adder_block_2_block_carry_group_P_N02485 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_DCML_M11         
+adder.block_2.block_carry.group_P.DCML.M11(d=adder_block_2_block_carry_group_P_N02501 g=adder_N61601
+s=adder_block_2_block_carry_group_P_DCML_N00745 s=adder_block_2_block_carry_group_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.group_P.DCML.CLK=adder_block_2_block_carry_group_P_N02485)
_    _(adder.block_2.block_carry.group_P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.group_P.DCML.NL=adder_block_2_block_carry_group_P_N02497)
_    _(adder.block_2.block_carry.group_P.DCML.NR=adder_block_2_block_carry_group_P_N02501)
_    _(adder.block_2.block_carry.group_P.DCML.OUTL=adder_N61601)
_    _(adder.block_2.block_carry.group_P.DCML.OUTR=adder_N61597)
_    _(adder.block_2.block_carry.group_P.DCML.VDD=VDD)
_    adder.block_2.block_carry.group_P.PG_DIFF_NET(P0B=adder_block_2_N02084 P0=adder_block_2_N02080 P3=adder_block_2_N02080 VDD=VDD
+ P3B=adder_block_2_N02084 P1B=adder_block_2_N02084 P1=adder_block_2_N02080 P2B=adder_block_2_N02084 P2=adder_block_2_N02080 PGB=
+adder_block_2_block_carry_group_P_N02497 PG=adder_block_2_block_carry_group_P_N02501 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M8         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M8(d=adder_block_2_block_carry_group_P_N02501 g=adder_block_2_N02084
+s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3674@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M2         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M2(d=adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 g=adder_block_2_N02084
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M7         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M7(d=adder_block_2_block_carry_group_P_N02497 g=adder_block_2_N02080
+s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3642@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M4         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M4(d=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 g=adder_block_2_N02084
+s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1993@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M1         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M1(d=adder_block_2_block_carry_group_P_N02497 g=adder_block_2_N02080 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1915@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M3         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M3(d=adder_block_2_block_carry_group_P_N02497 g=adder_block_2_N02080
+s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N02033 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS1967@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M6         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M6(d=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03885 g=adder_block_2_N02084
+s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3497@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_group_P_PG_DIFF_NET_M5         
+adder.block_2.block_carry.group_P.PG_DIFF_NET.M5(d=adder_block_2_block_carry_group_P_N02497 g=adder_block_2_N02080
+s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 s=adder_block_2_block_carry_group_P_PG_DIFF_NET_N03861 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.PG_TREE(sch_1):INS3465@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P1=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P1B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P2=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P2B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P3=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.P3B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.PG=adder_block_2_block_carry_group_P_N02501)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.PGB=adder_block_2_block_carry_group_P_N02497)
_    _(adder.block_2.block_carry.group_P.PG_DIFF_NET.VDD=VDD)
V_adder_block_2_block_carry_group_P_LEVEL_2_CLOCK         
+adder.block_2.block_carry.group_P.LEVEL_2_CLOCK(+=adder_block_2_block_carry_group_P_N02485 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):group_P@TIMED_CLA_16.PG_GATE(sch_1):INS7271@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.block_carry.group_P.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.group_P.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.P1=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.P1B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.P2=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.P2B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.P3=adder_block_2_N02080)
_    _(adder.block_2.block_carry.group_P.P3B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.group_P.PG=adder_N61597)
_    _(adder.block_2.block_carry.group_P.PGB=adder_N61601)
_    _(adder.block_2.block_carry.group_P.VDD=VDD)
_    adder.block_2.block_carry.C1(GND=0 VDD=VDD Ci=adder_N63325 CiB=adder_N63340 P0=adder_block_2_N02080 P0B=adder_block_2_N02084 
+G0=adder_block_2_N02088 G0B=adder_block_2_N02092 Co0=adder_block_2_N01600 Co0B=adder_block_2_N01593 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1)
_    adder.block_2.block_carry.C1.Co0_DIFF_NET(VDD=VDD Ci=adder_N63325 CiB=adder_N63340 P0=adder_block_2_N02080 G0B=
+adder_block_2_N02092 Co0=adder_block_2_block_carry_C1_N00845 Co0B=adder_block_2_block_carry_C1_N00841 G0=adder_block_2_N02088 P0B=
+adder_block_2_N02084 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1)
M_adder_block_2_block_carry_C1_Co0_DIFF_NET_M2         
+adder.block_2.block_carry.C1.Co0_DIFF_NET.M2(d=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00302 g=adder_block_2_N02088 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_Co0_DIFF_NET_M5         
+adder.block_2.block_carry.C1.Co0_DIFF_NET.M5(d=adder_block_2_block_carry_C1_N00845 g=adder_N63340
+s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS224@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_Co0_DIFF_NET_M3         
+adder.block_2.block_carry.C1.Co0_DIFF_NET.M3(d=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00314 g=adder_block_2_N02084
+s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_Co0_DIFF_NET_M6         
+adder.block_2.block_carry.C1.Co0_DIFF_NET.M6(d=adder_block_2_block_carry_C1_N00841 g=adder_N63325
+s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00314 s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00314 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS264@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_Co0_DIFF_NET_M1         
+adder.block_2.block_carry.C1.Co0_DIFF_NET.M1(d=adder_block_2_block_carry_C1_N00845 g=adder_block_2_N02092 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_Co0_DIFF_NET_M4         
+adder.block_2.block_carry.C1.Co0_DIFF_NET.M4(d=adder_block_2_block_carry_C1_N00841 g=adder_block_2_N02080
+s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00302 s=adder_block_2_block_carry_C1_Co0_DIFF_NET_N00302 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):Co0_DIFF_NET@TIMED_CLA_16.Co0_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.Co0=adder_block_2_block_carry_C1_N00845)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.Co0B=adder_block_2_block_carry_C1_N00841)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C1.Co0_DIFF_NET.VDD=VDD)
_    adder.block_2.block_carry.C1.DCML(VDD=VDD CLK=adder_block_2_block_carry_C1_N00829 OUTL=adder_block_2_N01593 GND=0 OUTR=
+adder_block_2_N01600 NR=adder_block_2_block_carry_C1_N00845 NL=adder_block_2_block_carry_C1_N00841 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_block_carry_C1_DCML_M13          adder.block_2.block_carry.C1.DCML.M13(d=adder_block_2_block_carry_C1_DCML_N00714
+g=adder_block_2_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M11          adder.block_2.block_carry.C1.DCML.M11(d=adder_block_2_block_carry_C1_N00845
+g=adder_block_2_N01593 s=adder_block_2_block_carry_C1_DCML_N00745 s=adder_block_2_block_carry_C1_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M9          adder.block_2.block_carry.C1.DCML.M9(d=adder_block_2_N01600 g=adder_block_2_N01593
+s=adder_block_2_block_carry_C1_DCML_N00714 s=adder_block_2_block_carry_C1_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M2          adder.block_2.block_carry.C1.DCML.M2(d=adder_block_2_N01593 g=adder_block_2_N01600
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M7          adder.block_2.block_carry.C1.DCML.M7(d=adder_block_2_N01593
+g=adder_block_2_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M5          adder.block_2.block_carry.C1.DCML.M5(d=adder_block_2_block_carry_C1_DCML_N00757
+g=adder_block_2_block_carry_C1_N00829 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M14          adder.block_2.block_carry.C1.DCML.M14(d=adder_block_2_block_carry_C1_DCML_N00753
+g=adder_block_2_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M12          adder.block_2.block_carry.C1.DCML.M12(d=adder_block_2_block_carry_C1_DCML_N00710
+g=adder_block_2_block_carry_C1_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M3          adder.block_2.block_carry.C1.DCML.M3(d=adder_block_2_N01600 g=adder_block_2_N01593
+s=adder_block_2_block_carry_C1_DCML_N00757 s=adder_block_2_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M10          adder.block_2.block_carry.C1.DCML.M10(d=adder_block_2_N01593
+g=adder_block_2_N01600 s=adder_block_2_block_carry_C1_DCML_N00753 s=adder_block_2_block_carry_C1_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M8          adder.block_2.block_carry.C1.DCML.M8(d=adder_block_2_block_carry_C1_N00841
+g=adder_block_2_N01600 s=adder_block_2_block_carry_C1_DCML_N00710 s=adder_block_2_block_carry_C1_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M1          adder.block_2.block_carry.C1.DCML.M1(d=adder_block_2_N01600 g=adder_block_2_N01593
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M6          adder.block_2.block_carry.C1.DCML.M6(d=adder_block_2_N01600
+g=adder_block_2_block_carry_C1_N00829 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M4          adder.block_2.block_carry.C1.DCML.M4(d=adder_block_2_N01593 g=adder_block_2_N01600
+s=adder_block_2_block_carry_C1_DCML_N00757 s=adder_block_2_block_carry_C1_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C1_DCML_M15          adder.block_2.block_carry.C1.DCML.M15(d=adder_block_2_block_carry_C1_DCML_N00745
+g=adder_block_2_block_carry_C1_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C1.DCML.CLK=adder_block_2_block_carry_C1_N00829)
_    _(adder.block_2.block_carry.C1.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C1.DCML.NL=adder_block_2_block_carry_C1_N00841)
_    _(adder.block_2.block_carry.C1.DCML.NR=adder_block_2_block_carry_C1_N00845)
_    _(adder.block_2.block_carry.C1.DCML.OUTL=adder_block_2_N01593)
_    _(adder.block_2.block_carry.C1.DCML.OUTR=adder_block_2_N01600)
_    _(adder.block_2.block_carry.C1.DCML.VDD=VDD)
V_adder_block_2_block_carry_C1_LEVEL_3_CLOCK         
+adder.block_2.block_carry.C1.LEVEL_3_CLOCK(+=adder_block_2_block_carry_C1_N00829 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C1@TIMED_CLA_16.Co0_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.block_carry.C1.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C1.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C1.Co0=adder_block_2_N01600)
_    _(adder.block_2.block_carry.C1.Co0B=adder_block_2_N01593)
_    _(adder.block_2.block_carry.C1.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C1.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C1.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C1.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C1.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C1.VDD=VDD)
_    adder.block_2.block_carry.C2(GND=0 VDD=VDD Ci=adder_N63325 CiB=adder_N63340 P0=adder_block_2_N02080 P0B=adder_block_2_N02084 
+G0=adder_block_2_N02088 G0B=adder_block_2_N02092 Co1=adder_block_2_N01614 Co1B=adder_block_2_N01607 P1=adder_block_2_N02096 P1B=
+adder_block_2_N02100 G1=adder_block_2_N02104 G1B=adder_block_2_N02108 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1)
V_adder_block_2_block_carry_C2_LEVEL_3_CLOCK         
+adder.block_2.block_carry.C2.LEVEL_3_CLOCK(+=adder_block_2_block_carry_C2_N07582 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):INS7730@SOURCE.VPULSE.Normal(chips)
_    adder.block_2.block_carry.C2.Co1_DIFF_NET(VDD=VDD G1=adder_block_2_N02104 P1=adder_block_2_N02096 G0=adder_block_2_N02088 Co1=
+adder_block_2_block_carry_C2_N07602 G0B=adder_block_2_N02092 P1B=adder_block_2_N02100 G1B=adder_block_2_N02108 P0=
+adder_block_2_N02080 P0B=adder_block_2_N02084 Ci=adder_N63325 CiB=adder_N63340 Co1B=adder_block_2_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M6         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M6(d=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01140 g=adder_block_2_N02088
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1038@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M9         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M9(d=adder_block_2_block_carry_C2_N07602 g=adder_N63340
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1770@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M5         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M5(d=adder_block_2_block_carry_C2_N07602 g=adder_block_2_N02092
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01098 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01098 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1006@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M4         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M4(d=adder_block_2_block_carry_C2_N07596 g=adder_block_2_N02096
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS974@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M8         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M8(d=adder_block_2_block_carry_C2_N07596 g=adder_block_2_N02080
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1570@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M3         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M3(d=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01098 g=adder_block_2_N02100
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01086 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01086 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS942@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M7         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M7(d=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01634 g=adder_block_2_N02084
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01140 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01140 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1538@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M2         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M2(d=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01086 g=adder_block_2_N02104 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS910@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M1         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M1(d=adder_block_2_block_carry_C2_N07602 g=adder_block_2_N02108 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS878@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_Co1_DIFF_NET_M10         
+adder.block_2.block_carry.C2.Co1_DIFF_NET.M10(d=adder_block_2_block_carry_C2_N07596 g=adder_N63325
+s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01634 s=adder_block_2_block_carry_C2_Co1_DIFF_NET_N01634 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):Co1_DIFF_NET@TIMED_CLA_16.Co1_TREE(sch_1):INS1802@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.Co1=adder_block_2_block_carry_C2_N07602)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.Co1B=adder_block_2_block_carry_C2_N07596)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.C2.Co1_DIFF_NET.VDD=VDD)
_    adder.block_2.block_carry.C2.DCML(VDD=VDD CLK=adder_block_2_block_carry_C2_N07582 OUTL=adder_block_2_N01607 GND=0 OUTR=
+adder_block_2_N01614 NR=adder_block_2_block_carry_C2_N07602 NL=adder_block_2_block_carry_C2_N07596 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_block_carry_C2_DCML_M13          adder.block_2.block_carry.C2.DCML.M13(d=adder_block_2_block_carry_C2_DCML_N00714
+g=adder_block_2_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M11          adder.block_2.block_carry.C2.DCML.M11(d=adder_block_2_block_carry_C2_N07602
+g=adder_block_2_N01607 s=adder_block_2_block_carry_C2_DCML_N00745 s=adder_block_2_block_carry_C2_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M9          adder.block_2.block_carry.C2.DCML.M9(d=adder_block_2_N01614 g=adder_block_2_N01607
+s=adder_block_2_block_carry_C2_DCML_N00714 s=adder_block_2_block_carry_C2_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M2          adder.block_2.block_carry.C2.DCML.M2(d=adder_block_2_N01607 g=adder_block_2_N01614
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M7          adder.block_2.block_carry.C2.DCML.M7(d=adder_block_2_N01607
+g=adder_block_2_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M5          adder.block_2.block_carry.C2.DCML.M5(d=adder_block_2_block_carry_C2_DCML_N00757
+g=adder_block_2_block_carry_C2_N07582 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M14          adder.block_2.block_carry.C2.DCML.M14(d=adder_block_2_block_carry_C2_DCML_N00753
+g=adder_block_2_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M12          adder.block_2.block_carry.C2.DCML.M12(d=adder_block_2_block_carry_C2_DCML_N00710
+g=adder_block_2_block_carry_C2_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M3          adder.block_2.block_carry.C2.DCML.M3(d=adder_block_2_N01614 g=adder_block_2_N01607
+s=adder_block_2_block_carry_C2_DCML_N00757 s=adder_block_2_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M10          adder.block_2.block_carry.C2.DCML.M10(d=adder_block_2_N01607
+g=adder_block_2_N01614 s=adder_block_2_block_carry_C2_DCML_N00753 s=adder_block_2_block_carry_C2_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M8          adder.block_2.block_carry.C2.DCML.M8(d=adder_block_2_block_carry_C2_N07596
+g=adder_block_2_N01614 s=adder_block_2_block_carry_C2_DCML_N00710 s=adder_block_2_block_carry_C2_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M1          adder.block_2.block_carry.C2.DCML.M1(d=adder_block_2_N01614 g=adder_block_2_N01607
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M6          adder.block_2.block_carry.C2.DCML.M6(d=adder_block_2_N01614
+g=adder_block_2_block_carry_C2_N07582 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M4          adder.block_2.block_carry.C2.DCML.M4(d=adder_block_2_N01607 g=adder_block_2_N01614
+s=adder_block_2_block_carry_C2_DCML_N00757 s=adder_block_2_block_carry_C2_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C2_DCML_M15          adder.block_2.block_carry.C2.DCML.M15(d=adder_block_2_block_carry_C2_DCML_N00745
+g=adder_block_2_block_carry_C2_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C2@TIMED_CLA_16.Co1_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C2.DCML.CLK=adder_block_2_block_carry_C2_N07582)
_    _(adder.block_2.block_carry.C2.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C2.DCML.NL=adder_block_2_block_carry_C2_N07596)
_    _(adder.block_2.block_carry.C2.DCML.NR=adder_block_2_block_carry_C2_N07602)
_    _(adder.block_2.block_carry.C2.DCML.OUTL=adder_block_2_N01607)
_    _(adder.block_2.block_carry.C2.DCML.OUTR=adder_block_2_N01614)
_    _(adder.block_2.block_carry.C2.DCML.VDD=VDD)
_    _(adder.block_2.block_carry.C2.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C2.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C2.Co1=adder_block_2_N01614)
_    _(adder.block_2.block_carry.C2.Co1B=adder_block_2_N01607)
_    _(adder.block_2.block_carry.C2.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C2.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C2.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.C2.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.C2.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C2.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C2.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C2.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.C2.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.C2.VDD=VDD)
_    adder.block_2.block_carry.C3(GND=0 VDD=VDD Ci=adder_N63325 CiB=adder_N63340 P0=adder_block_2_N02080 P0B=adder_block_2_N02084 
+G0=adder_block_2_N02088 G0B=adder_block_2_N02092 Co2=adder_block_2_N01628 Co2B=adder_block_2_N01621 P1=adder_block_2_N02096 P1B=
+adder_block_2_N02100 G1=adder_block_2_N02104 G1B=adder_block_2_N02108 P2=adder_block_2_N02112 P2B=adder_block_2_N02116 G2=
+adder_block_2_N02116 G2B=adder_block_2_N02154 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1)
_    adder.block_2.block_carry.C3.Co2_DIFF_NET(VDD=VDD G2=adder_block_2_N02116 P2=adder_block_2_N02112 G1=adder_block_2_N02104 Co2B
+=adder_block_2_block_carry_C3_N08483 Co2=adder_block_2_block_carry_C3_N08489 G1B=adder_block_2_N02108 P2B=adder_block_2_N02116 G2B
+=adder_block_2_N02154 P1=adder_block_2_N02096 P1B=adder_block_2_N02100 G0=adder_block_2_N02088 G0B=adder_block_2_N02092 P0B=
+adder_block_2_N02084 P0=adder_block_2_N02080 Ci=adder_N63325 CiB=adder_N63340 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M2         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M2(d=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02591 g=adder_block_2_N02116 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2415@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M1         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M1(d=adder_block_2_block_carry_C3_N08489 g=adder_block_2_N02154 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2383@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M10         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M10(d=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03784 g=adder_block_2_N02088
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2861@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M9         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M9(d=adder_block_2_block_carry_C3_N08489 g=adder_block_2_N02092
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02815 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02815 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2829@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M6         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M6(d=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02633 g=adder_block_2_N02104
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2543@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M12         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M12(d=adder_block_2_block_carry_C3_N08483 g=adder_block_2_N02080
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3750@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M5         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M5(d=adder_block_2_block_carry_C3_N08489 g=adder_block_2_N02108
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02603 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02603 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2511@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M11         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M11(d=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03814 g=adder_block_2_N02084
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03784 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03784 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3718@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M8         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M8(d=adder_block_2_block_carry_C3_N08483 g=adder_block_2_N02096
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2751@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M4         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M4(d=adder_block_2_block_carry_C3_N08483 g=adder_block_2_N02112
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2479@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M14         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M14(d=adder_block_2_block_carry_C3_N08483 g=adder_N63325
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3856@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M7         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M7(d=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02815 g=adder_block_2_N02100
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02633 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02633 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2719@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M3         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M3(d=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02603 g=adder_block_2_N02116
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02591 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N02591 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS2447@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_Co2_DIFF_NET_M13         
+adder.block_2.block_carry.C3.Co2_DIFF_NET.M13(d=adder_block_2_block_carry_C3_N08489
+s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03814 s=adder_block_2_block_carry_C3_Co2_DIFF_NET_N03814 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):Co2_DIFF_NET@TIMED_CLA_16.Co2_TREE(sch_1):INS3824@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.Co2=adder_block_2_block_carry_C3_N08489)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.Co2B=adder_block_2_block_carry_C3_N08483)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C3.Co2_DIFF_NET.VDD=VDD)
V_adder_block_2_block_carry_C3_LEVEL_3_CLOCK         
+adder.block_2.block_carry.C3.LEVEL_3_CLOCK(+=adder_block_2_block_carry_C3_N08469 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):INS8609@SOURCE.VPULSE.Normal(chips)
_    adder.block_2.block_carry.C3.DCML(VDD=VDD CLK=adder_block_2_block_carry_C3_N08469 OUTL=adder_block_2_N01621 GND=0 OUTR=
+adder_block_2_N01628 NR=adder_block_2_block_carry_C3_N08489 NL=adder_block_2_block_carry_C3_N08483 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_block_carry_C3_DCML_M13          adder.block_2.block_carry.C3.DCML.M13(d=adder_block_2_block_carry_C3_DCML_N00714
+g=adder_block_2_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M11          adder.block_2.block_carry.C3.DCML.M11(d=adder_block_2_block_carry_C3_N08489
+g=adder_block_2_N01621 s=adder_block_2_block_carry_C3_DCML_N00745 s=adder_block_2_block_carry_C3_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M9          adder.block_2.block_carry.C3.DCML.M9(d=adder_block_2_N01628 g=adder_block_2_N01621
+s=adder_block_2_block_carry_C3_DCML_N00714 s=adder_block_2_block_carry_C3_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M2          adder.block_2.block_carry.C3.DCML.M2(d=adder_block_2_N01621 g=adder_block_2_N01628
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M7          adder.block_2.block_carry.C3.DCML.M7(d=adder_block_2_N01621
+g=adder_block_2_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M5          adder.block_2.block_carry.C3.DCML.M5(d=adder_block_2_block_carry_C3_DCML_N00757
+g=adder_block_2_block_carry_C3_N08469 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M14          adder.block_2.block_carry.C3.DCML.M14(d=adder_block_2_block_carry_C3_DCML_N00753
+g=adder_block_2_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M12          adder.block_2.block_carry.C3.DCML.M12(d=adder_block_2_block_carry_C3_DCML_N00710
+g=adder_block_2_block_carry_C3_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M3          adder.block_2.block_carry.C3.DCML.M3(d=adder_block_2_N01628 g=adder_block_2_N01621
+s=adder_block_2_block_carry_C3_DCML_N00757 s=adder_block_2_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M10          adder.block_2.block_carry.C3.DCML.M10(d=adder_block_2_N01621
+g=adder_block_2_N01628 s=adder_block_2_block_carry_C3_DCML_N00753 s=adder_block_2_block_carry_C3_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M8          adder.block_2.block_carry.C3.DCML.M8(d=adder_block_2_block_carry_C3_N08483
+g=adder_block_2_N01628 s=adder_block_2_block_carry_C3_DCML_N00710 s=adder_block_2_block_carry_C3_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M1          adder.block_2.block_carry.C3.DCML.M1(d=adder_block_2_N01628 g=adder_block_2_N01621
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M6          adder.block_2.block_carry.C3.DCML.M6(d=adder_block_2_N01628
+g=adder_block_2_block_carry_C3_N08469 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M4          adder.block_2.block_carry.C3.DCML.M4(d=adder_block_2_N01621 g=adder_block_2_N01628
+s=adder_block_2_block_carry_C3_DCML_N00757 s=adder_block_2_block_carry_C3_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C3_DCML_M15          adder.block_2.block_carry.C3.DCML.M15(d=adder_block_2_block_carry_C3_DCML_N00745
+g=adder_block_2_block_carry_C3_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C3@TIMED_CLA_16.Co2_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C3.DCML.CLK=adder_block_2_block_carry_C3_N08469)
_    _(adder.block_2.block_carry.C3.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C3.DCML.NL=adder_block_2_block_carry_C3_N08483)
_    _(adder.block_2.block_carry.C3.DCML.NR=adder_block_2_block_carry_C3_N08489)
_    _(adder.block_2.block_carry.C3.DCML.OUTL=adder_block_2_N01621)
_    _(adder.block_2.block_carry.C3.DCML.OUTR=adder_block_2_N01628)
_    _(adder.block_2.block_carry.C3.DCML.VDD=VDD)
_    _(adder.block_2.block_carry.C3.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C3.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C3.Co2=adder_block_2_N01628)
_    _(adder.block_2.block_carry.C3.Co2B=adder_block_2_N01621)
_    _(adder.block_2.block_carry.C3.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C3.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C3.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.C3.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.C3.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C3.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.C3.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C3.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C3.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C3.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.C3.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.C3.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.C3.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C3.VDD=VDD)
_    adder.block_2.block_carry.C4(GND=0 VDD=VDD Ci=adder_N63325 CiB=adder_N63340 P0=adder_block_2_N02080 P0B=adder_block_2_N02084 
+G0=adder_block_2_N02088 G0B=adder_block_2_N02092 Co3=adder_N07519 Co3B=adder_N20431 P1=adder_block_2_N02096 P1B=
+adder_block_2_N02100 G1=adder_block_2_N02104 G1B=adder_block_2_N02108 P2=adder_block_2_N02112 P2B=adder_block_2_N02116 G2=
+adder_block_2_N02116 G2B=adder_block_2_N02154 P3=adder_block_2_N02158 P3B=adder_block_2_N02162 G3=adder_block_2_N02166 G3B=
+adder_block_2_N02170 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1)
_    adder.block_2.block_carry.C4.DCML(VDD=VDD CLK=adder_block_2_block_carry_C4_N09458 OUTL=adder_N20431 GND=0 OUTR=adder_N07519 NR
+=adder_block_2_block_carry_C4_N09478 NL=adder_block_2_block_carry_C4_N09472 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_block_carry_C4_DCML_M13          adder.block_2.block_carry.C4.DCML.M13(d=adder_block_2_block_carry_C4_DCML_N00714
+g=adder_block_2_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M11          adder.block_2.block_carry.C4.DCML.M11(d=adder_block_2_block_carry_C4_N09478
+g=adder_N20431 s=adder_block_2_block_carry_C4_DCML_N00745 s=adder_block_2_block_carry_C4_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M9          adder.block_2.block_carry.C4.DCML.M9(d=adder_N07519 g=adder_N20431
+s=adder_block_2_block_carry_C4_DCML_N00714 s=adder_block_2_block_carry_C4_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M2          adder.block_2.block_carry.C4.DCML.M2(d=adder_N20431 g=adder_N07519 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M7          adder.block_2.block_carry.C4.DCML.M7(d=adder_N20431
+g=adder_block_2_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M5          adder.block_2.block_carry.C4.DCML.M5(d=adder_block_2_block_carry_C4_DCML_N00757
+g=adder_block_2_block_carry_C4_N09458 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M14          adder.block_2.block_carry.C4.DCML.M14(d=adder_block_2_block_carry_C4_DCML_N00753
+g=adder_block_2_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M12          adder.block_2.block_carry.C4.DCML.M12(d=adder_block_2_block_carry_C4_DCML_N00710
+g=adder_block_2_block_carry_C4_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M3          adder.block_2.block_carry.C4.DCML.M3(d=adder_N07519 g=adder_N20431
+s=adder_block_2_block_carry_C4_DCML_N00757 s=adder_block_2_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M10          adder.block_2.block_carry.C4.DCML.M10(d=adder_N20431 g=adder_N07519
+s=adder_block_2_block_carry_C4_DCML_N00753 s=adder_block_2_block_carry_C4_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M8          adder.block_2.block_carry.C4.DCML.M8(d=adder_block_2_block_carry_C4_N09472
+g=adder_N07519 s=adder_block_2_block_carry_C4_DCML_N00710 s=adder_block_2_block_carry_C4_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M1          adder.block_2.block_carry.C4.DCML.M1(d=adder_N07519 g=adder_N20431 s=VDD s=VDD )
+CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M6          adder.block_2.block_carry.C4.DCML.M6(d=adder_N07519
+g=adder_block_2_block_carry_C4_N09458 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M4          adder.block_2.block_carry.C4.DCML.M4(d=adder_N20431 g=adder_N07519
+s=adder_block_2_block_carry_C4_DCML_N00757 s=adder_block_2_block_carry_C4_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_DCML_M15          adder.block_2.block_carry.C4.DCML.M15(d=adder_block_2_block_carry_C4_DCML_N00745
+g=adder_block_2_block_carry_C4_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C4.DCML.CLK=adder_block_2_block_carry_C4_N09458)
_    _(adder.block_2.block_carry.C4.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C4.DCML.NL=adder_block_2_block_carry_C4_N09472)
_    _(adder.block_2.block_carry.C4.DCML.NR=adder_block_2_block_carry_C4_N09478)
_    _(adder.block_2.block_carry.C4.DCML.OUTL=adder_N20431)
_    _(adder.block_2.block_carry.C4.DCML.OUTR=adder_N07519)
_    _(adder.block_2.block_carry.C4.DCML.VDD=VDD)
V_adder_block_2_block_carry_C4_LEVEL_3_CLOCK         
+adder.block_2.block_carry.C4.LEVEL_3_CLOCK(+=adder_block_2_block_carry_C4_N09458 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):INS9598@SOURCE.VPULSE.Normal(chips)
_    adder.block_2.block_carry.C4.Co3_DIFF_NET(VDD=VDD G3=adder_block_2_N02166 P3=adder_block_2_N02158 G2=adder_block_2_N02116 Co3B
+=adder_block_2_block_carry_C4_N09472 Co3=adder_block_2_block_carry_C4_N09478 G2B=adder_block_2_N02154 P3B=adder_block_2_N02162 G3B
+=adder_block_2_N02170 P2=adder_block_2_N02112 P2B=adder_block_2_N02116 G1=adder_block_2_N02104 G1B=adder_block_2_N02108 P1B=
+adder_block_2_N02100 P1=adder_block_2_N02096 P0=adder_block_2_N02080 P0B=adder_block_2_N02084 Ci=adder_N63325 CiB=adder_N63340 G0B
+=adder_block_2_N02092 G0=adder_block_2_N02088 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M9         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M9(d=adder_block_2_block_carry_C4_N09478 g=adder_block_2_N02108
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5017@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M6         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M6(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04821 g=adder_block_2_N02116
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4731@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M5         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M5(d=adder_block_2_block_carry_C4_N09478 g=adder_block_2_N02154
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04791 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04791 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4699@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M12         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M12(d=adder_block_2_block_carry_C4_N09472 g=adder_block_2_N02096
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5159@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M14         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M14(d=adder_block_2_block_carry_C4_N09472 g=adder_block_2_N02080
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5839@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M16         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M16(d=adder_block_2_block_carry_C4_N09472 g=adder_N63325
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5941@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M4         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M4(d=adder_block_2_block_carry_C4_N09472 g=adder_block_2_N02158
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4667@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M8         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M8(d=adder_block_2_block_carry_C4_N09472 g=adder_block_2_N02112
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4939@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M11          adder.block_2.block_carry.C4.Co3_DIFF_NET.M11(g=adder_block_2_N02100
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05193 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05193 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5127@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M13         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M13(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05903 g=adder_block_2_N02084
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05873 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05873 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5807@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M15         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M15(d=adder_block_2_block_carry_C4_N09478 g=adder_N63340
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05903 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05903 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5909@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M3         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M3(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04791 g=adder_block_2_N02162
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04779 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04779 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4635@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M7         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M7(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04991 g=adder_block_2_N02116
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04821 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04821 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4907@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M18          adder.block_2.block_carry.C4.Co3_DIFF_NET.M18(d=N06657
+g=adder_block_2_N02088 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6609@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M2         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M2(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04779 g=adder_block_2_N02166 s=VDD
+s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M17         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M17(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05873 g=adder_block_2_N02092
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N06643 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N06643 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS6577@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M1         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M1(d=adder_block_2_block_carry_C4_N09478 g=adder_block_2_N02170 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS4571@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_block_carry_C4_Co3_DIFF_NET_M10         
+adder.block_2.block_carry.C4.Co3_DIFF_NET.M10(d=adder_block_2_block_carry_C4_Co3_DIFF_NET_N05193 g=adder_block_2_N02104
+s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04991 s=adder_block_2_block_carry_C4_Co3_DIFF_NET_N04991 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):block_carry@TIMED_CLA_16.CARRY_UNIT(sch_1):C4@TIMED_CLA_16.Co3_GATE(sch_1):Co3_DIFF_NET@TIMED_CLA_16.Co3_TREE(sch_1):INS5049@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.Co3=adder_block_2_block_carry_C4_N09478)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.Co3B=adder_block_2_block_carry_C4_N09472)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G3=adder_block_2_N02166)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.G3B=adder_block_2_N02170)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P3=adder_block_2_N02158)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.P3B=adder_block_2_N02162)
_    _(adder.block_2.block_carry.C4.Co3_DIFF_NET.VDD=VDD)
_    _(adder.block_2.block_carry.C4.Ci=adder_N63325)
_    _(adder.block_2.block_carry.C4.CiB=adder_N63340)
_    _(adder.block_2.block_carry.C4.Co3=adder_N07519)
_    _(adder.block_2.block_carry.C4.Co3B=adder_N20431)
_    _(adder.block_2.block_carry.C4.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.C4.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.C4.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.C4.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.C4.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C4.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.C4.G3=adder_block_2_N02166)
_    _(adder.block_2.block_carry.C4.G3B=adder_block_2_N02170)
_    _(adder.block_2.block_carry.C4.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.C4.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.C4.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.C4.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.C4.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.C4.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.C4.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.C4.P3=adder_block_2_N02158)
_    _(adder.block_2.block_carry.C4.P3B=adder_block_2_N02162)
_    _(adder.block_2.block_carry.C4.VDD=VDD)
_    _(adder.block_2.block_carry.C1=adder_block_2_N01593)
_    _(adder.block_2.block_carry.C1B=adder_block_2_N01600)
_    _(adder.block_2.block_carry.C2=adder_block_2_N01607)
_    _(adder.block_2.block_carry.C2B=adder_block_2_N01614)
_    _(adder.block_2.block_carry.C3=adder_block_2_N01621)
_    _(adder.block_2.block_carry.C3B=adder_block_2_N01628)
_    _(adder.block_2.block_carry.C4=adder_N20431)
_    _(adder.block_2.block_carry.C4B=adder_N07519)
_    _(adder.block_2.block_carry.Ci0=adder_N63325)
_    _(adder.block_2.block_carry.Ci0B=adder_N63340)
_    _(adder.block_2.block_carry.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.G0=adder_block_2_N02088)
_    _(adder.block_2.block_carry.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.G0B=adder_block_2_N02092)
_    _(adder.block_2.block_carry.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.G1=adder_block_2_N02104)
_    _(adder.block_2.block_carry.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.G1B=adder_block_2_N02108)
_    _(adder.block_2.block_carry.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.G2=adder_block_2_N02116)
_    _(adder.block_2.block_carry.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.G2B=adder_block_2_N02154)
_    _(adder.block_2.block_carry.G3=adder_block_2_N02166)
_    _(adder.block_2.block_carry.G3=adder_block_2_N02166)
_    _(adder.block_2.block_carry.G3B=adder_block_2_N02170)
_    _(adder.block_2.block_carry.G3B=adder_block_2_N02170)
_    _(adder.block_2.block_carry.GG=adder_N61605)
_    _(adder.block_2.block_carry.GGB=adder_N61609)
_    _(adder.block_2.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.GND=0)
_    _(GND=0)
_    _(adder.block_2.block_carry.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.P0=adder_block_2_N02080)
_    _(adder.block_2.block_carry.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.P0B=adder_block_2_N02084)
_    _(adder.block_2.block_carry.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.P1=adder_block_2_N02096)
_    _(adder.block_2.block_carry.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.P1B=adder_block_2_N02100)
_    _(adder.block_2.block_carry.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.P2=adder_block_2_N02112)
_    _(adder.block_2.block_carry.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.P2B=adder_block_2_N02116)
_    _(adder.block_2.block_carry.P3=adder_block_2_N02158)
_    _(adder.block_2.block_carry.P3=adder_block_2_N02158)
_    _(adder.block_2.block_carry.P3B=adder_block_2_N02162)
_    _(adder.block_2.block_carry.P3B=adder_block_2_N02162)
_    _(adder.block_2.block_carry.PG=adder_N61597)
_    _(adder.block_2.block_carry.PGB=adder_N61601)
_    _(adder.block_2.block_carry.VDD=VDD)
_    _(adder.block_2.block_carry.VDD=VDD)
_    adder.block_2.digit2(GB=adder_block_2_N02154 G=adder_block_2_N02116 PB=adder_block_2_N02116 P=adder_block_2_N02112 VDD=VDD GND
+=0 A=A10 AB=A10 B=B10 BB=adder_N07199 CiB=adder_block_2_N01614 Ci=adder_block_2_N01607 S=S10 SB=SB10 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_2.digit2.S(P=adder_block_2_N02112 PB=adder_block_2_N02116 Ci=adder_block_2_N01607 CiB=adder_block_2_N01614 SB=SB10
+ S=S10 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_2.digit2.S.S_DIFF_NET(VDD=VDD Ci=adder_block_2_N01607 PB=adder_block_2_N02116 P=adder_block_2_N02112 SB=
+adder_block_2_digit2_S_N00090 S=adder_block_2_digit2_S_N00086 CiB=adder_block_2_N01614 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_2_digit2_S_S_DIFF_NET_M2          adder.block_2.digit2.S.S_DIFF_NET.M2(d=adder_block_2_digit2_S_S_DIFF_NET_N00298
+g=adder_block_2_N01607 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_S_DIFF_NET_M5          adder.block_2.digit2.S.S_DIFF_NET.M5(d=adder_block_2_digit2_S_N00086
+g=adder_block_2_N02116 s=adder_block_2_digit2_S_S_DIFF_NET_N00298 s=adder_block_2_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_S_DIFF_NET_M3          adder.block_2.digit2.S.S_DIFF_NET.M3(d=adder_block_2_digit2_S_N00090
+g=adder_block_2_N02116 s=adder_block_2_digit2_S_S_DIFF_NET_N00294 s=adder_block_2_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_S_DIFF_NET_M1          adder.block_2.digit2.S.S_DIFF_NET.M1(d=adder_block_2_digit2_S_S_DIFF_NET_N00294
+g=adder_block_2_N01614 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_S_DIFF_NET_M6          adder.block_2.digit2.S.S_DIFF_NET.M6(d=adder_block_2_digit2_S_N00090
+g=adder_block_2_N02112 s=adder_block_2_digit2_S_S_DIFF_NET_N00298 s=adder_block_2_digit2_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_S_DIFF_NET_M4          adder.block_2.digit2.S.S_DIFF_NET.M4(d=adder_block_2_digit2_S_N00086
+g=adder_block_2_N02112 s=adder_block_2_digit2_S_S_DIFF_NET_N00294 s=adder_block_2_digit2_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit2.S.S_DIFF_NET.Ci=adder_block_2_N01607)
_    _(adder.block_2.digit2.S.S_DIFF_NET.CiB=adder_block_2_N01614)
_    _(adder.block_2.digit2.S.S_DIFF_NET.P=adder_block_2_N02112)
_    _(adder.block_2.digit2.S.S_DIFF_NET.PB=adder_block_2_N02116)
_    _(adder.block_2.digit2.S.S_DIFF_NET.S=adder_block_2_digit2_S_N00086)
_    _(adder.block_2.digit2.S.S_DIFF_NET.SB=adder_block_2_digit2_S_N00090)
_    _(adder.block_2.digit2.S.S_DIFF_NET.VDD=VDD)
_    adder.block_2.digit2.S.DCML(VDD=VDD CLK=adder_block_2_digit2_S_N00078 OUTL=SB10 GND=0 OUTR=S10 NR=
+adder_block_2_digit2_S_N00086 NL=adder_block_2_digit2_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit2_S_DCML_M4          adder.block_2.digit2.S.DCML.M4(d=SB10 g=S10 s=adder_block_2_digit2_S_DCML_N00757
+s=adder_block_2_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M9          adder.block_2.digit2.S.DCML.M9(d=S10 g=SB10 s=adder_block_2_digit2_S_DCML_N00714
+s=adder_block_2_digit2_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M14          adder.block_2.digit2.S.DCML.M14(d=adder_block_2_digit2_S_DCML_N00753
+g=adder_block_2_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M2          adder.block_2.digit2.S.DCML.M2(d=SB10 g=S10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M7          adder.block_2.digit2.S.DCML.M7(d=SB10 g=adder_block_2_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M12          adder.block_2.digit2.S.DCML.M12(d=adder_block_2_digit2_S_DCML_N00710
+g=adder_block_2_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M5          adder.block_2.digit2.S.DCML.M5(d=adder_block_2_digit2_S_DCML_N00757
+g=adder_block_2_digit2_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M10          adder.block_2.digit2.S.DCML.M10(d=SB10 g=S10 s=adder_block_2_digit2_S_DCML_N00753
+s=adder_block_2_digit2_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M15          adder.block_2.digit2.S.DCML.M15(d=adder_block_2_digit2_S_DCML_N00745
+g=adder_block_2_digit2_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M3          adder.block_2.digit2.S.DCML.M3(d=S10 g=SB10 s=adder_block_2_digit2_S_DCML_N00757
+s=adder_block_2_digit2_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M8          adder.block_2.digit2.S.DCML.M8(d=adder_block_2_digit2_S_N00090 g=S10
+s=adder_block_2_digit2_S_DCML_N00710 s=adder_block_2_digit2_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M13          adder.block_2.digit2.S.DCML.M13(d=adder_block_2_digit2_S_DCML_N00714
+g=adder_block_2_digit2_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M1          adder.block_2.digit2.S.DCML.M1(d=S10 g=SB10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M6          adder.block_2.digit2.S.DCML.M6(d=S10 g=adder_block_2_digit2_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_S_DCML_M11          adder.block_2.digit2.S.DCML.M11(d=adder_block_2_digit2_S_N00086 g=SB10
+s=adder_block_2_digit2_S_DCML_N00745 s=adder_block_2_digit2_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit2.S.DCML.CLK=adder_block_2_digit2_S_N00078)
_    _(adder.block_2.digit2.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.S.DCML.NL=adder_block_2_digit2_S_N00090)
_    _(adder.block_2.digit2.S.DCML.NR=adder_block_2_digit2_S_N00086)
_    _(adder.block_2.digit2.S.DCML.OUTL=SB10)
_    _(adder.block_2.digit2.S.DCML.OUTR=S10)
_    _(adder.block_2.digit2.S.DCML.VDD=VDD)
V_adder_block_2_digit2_S_LEVEL_4_CLOCK          adder.block_2.digit2.S.LEVEL_4_CLOCK(+=adder_block_2_digit2_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit2.S.Ci=adder_block_2_N01607)
_    _(adder.block_2.digit2.S.CiB=adder_block_2_N01614)
_    _(adder.block_2.digit2.S.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.S.P=adder_block_2_N02112)
_    _(adder.block_2.digit2.S.PB=adder_block_2_N02116)
_    _(adder.block_2.digit2.S.S=S10)
_    _(adder.block_2.digit2.S.SB=SB10)
_    _(adder.block_2.digit2.S.VDD=VDD)
_    adder.block_2.digit2.P(A=A10 AB=A10 B=B10 BB=adder_N07199 PB=adder_block_2_N02116 P=adder_block_2_N02112 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_2.digit2.P.P_DIFF_NET(VDD=VDD A=A10 BB=adder_N07199 B=B10 PB=adder_block_2_digit2_P_N00404 P=
+adder_block_2_digit2_P_N00400 AB=A10 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_2_digit2_P_P_DIFF_NET_M4          adder.block_2.digit2.P.P_DIFF_NET.M4(d=adder_block_2_digit2_P_N00400 g=B10
+s=adder_block_2_digit2_P_P_DIFF_NET_N00761 s=adder_block_2_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_P_DIFF_NET_M6          adder.block_2.digit2.P.P_DIFF_NET.M6(d=adder_block_2_digit2_P_N00404 g=B10
+s=adder_block_2_digit2_P_P_DIFF_NET_N00765 s=adder_block_2_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_P_DIFF_NET_M1          adder.block_2.digit2.P.P_DIFF_NET.M1(d=adder_block_2_digit2_P_P_DIFF_NET_N00761
+g=A10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_P_DIFF_NET_M3          adder.block_2.digit2.P.P_DIFF_NET.M3(d=adder_block_2_digit2_P_N00404
+g=adder_N07199 s=adder_block_2_digit2_P_P_DIFF_NET_N00761 s=adder_block_2_digit2_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_P_DIFF_NET_M5          adder.block_2.digit2.P.P_DIFF_NET.M5(d=adder_block_2_digit2_P_N00400
+g=adder_N07199 s=adder_block_2_digit2_P_P_DIFF_NET_N00765 s=adder_block_2_digit2_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_P_DIFF_NET_M2          adder.block_2.digit2.P.P_DIFF_NET.M2(d=adder_block_2_digit2_P_P_DIFF_NET_N00765
+g=A10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit2.P.P_DIFF_NET.A=A10)
_    _(adder.block_2.digit2.P.P_DIFF_NET.AB=A10)
_    _(adder.block_2.digit2.P.P_DIFF_NET.B=B10)
_    _(adder.block_2.digit2.P.P_DIFF_NET.BB=adder_N07199)
_    _(adder.block_2.digit2.P.P_DIFF_NET.P=adder_block_2_digit2_P_N00400)
_    _(adder.block_2.digit2.P.P_DIFF_NET.PB=adder_block_2_digit2_P_N00404)
_    _(adder.block_2.digit2.P.P_DIFF_NET.VDD=VDD)
_    adder.block_2.digit2.P.DCML(VDD=VDD CLK=adder_block_2_digit2_P_N00392 OUTL=adder_block_2_N02116 GND=0 OUTR=
+adder_block_2_N02112 NR=adder_block_2_digit2_P_N00400 NL=adder_block_2_digit2_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit2_P_DCML_M4          adder.block_2.digit2.P.DCML.M4(d=adder_block_2_N02116 g=adder_block_2_N02112
+s=adder_block_2_digit2_P_DCML_N00757 s=adder_block_2_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M9          adder.block_2.digit2.P.DCML.M9(d=adder_block_2_N02112 g=adder_block_2_N02116
+s=adder_block_2_digit2_P_DCML_N00714 s=adder_block_2_digit2_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M14          adder.block_2.digit2.P.DCML.M14(d=adder_block_2_digit2_P_DCML_N00753
+g=adder_block_2_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M2          adder.block_2.digit2.P.DCML.M2(d=adder_block_2_N02116 g=adder_block_2_N02112 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M7          adder.block_2.digit2.P.DCML.M7(d=adder_block_2_N02116 g=adder_block_2_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M12          adder.block_2.digit2.P.DCML.M12(d=adder_block_2_digit2_P_DCML_N00710
+g=adder_block_2_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M5          adder.block_2.digit2.P.DCML.M5(d=adder_block_2_digit2_P_DCML_N00757
+g=adder_block_2_digit2_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M10          adder.block_2.digit2.P.DCML.M10(d=adder_block_2_N02116 g=adder_block_2_N02112
+s=adder_block_2_digit2_P_DCML_N00753 s=adder_block_2_digit2_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M15          adder.block_2.digit2.P.DCML.M15(d=adder_block_2_digit2_P_DCML_N00745
+g=adder_block_2_digit2_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M3          adder.block_2.digit2.P.DCML.M3(d=adder_block_2_N02112 g=adder_block_2_N02116
+s=adder_block_2_digit2_P_DCML_N00757 s=adder_block_2_digit2_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M8          adder.block_2.digit2.P.DCML.M8(d=adder_block_2_digit2_P_N00404 g=adder_block_2_N02112
+s=adder_block_2_digit2_P_DCML_N00710 s=adder_block_2_digit2_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M13          adder.block_2.digit2.P.DCML.M13(d=adder_block_2_digit2_P_DCML_N00714
+g=adder_block_2_digit2_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M1          adder.block_2.digit2.P.DCML.M1(d=adder_block_2_N02112 g=adder_block_2_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M6          adder.block_2.digit2.P.DCML.M6(d=adder_block_2_N02112 g=adder_block_2_digit2_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_P_DCML_M11          adder.block_2.digit2.P.DCML.M11(d=adder_block_2_digit2_P_N00400 g=adder_block_2_N02116
+s=adder_block_2_digit2_P_DCML_N00745 s=adder_block_2_digit2_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit2.P.DCML.CLK=adder_block_2_digit2_P_N00392)
_    _(adder.block_2.digit2.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.P.DCML.NL=adder_block_2_digit2_P_N00404)
_    _(adder.block_2.digit2.P.DCML.NR=adder_block_2_digit2_P_N00400)
_    _(adder.block_2.digit2.P.DCML.OUTL=adder_block_2_N02116)
_    _(adder.block_2.digit2.P.DCML.OUTR=adder_block_2_N02112)
_    _(adder.block_2.digit2.P.DCML.VDD=VDD)
V_adder_block_2_digit2_P_LEVEL_1_CLOCK          adder.block_2.digit2.P.LEVEL_1_CLOCK(+=adder_block_2_digit2_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit2.P.A=A10)
_    _(adder.block_2.digit2.P.AB=A10)
_    _(adder.block_2.digit2.P.B=B10)
_    _(adder.block_2.digit2.P.BB=adder_N07199)
_    _(adder.block_2.digit2.P.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.P.P=adder_block_2_N02112)
_    _(adder.block_2.digit2.P.PB=adder_block_2_N02116)
_    _(adder.block_2.digit2.P.VDD=VDD)
_    adder.block_2.digit2.G(G=adder_block_2_N02116 GB=adder_block_2_N02154 GND=0 VDD=VDD A=A10 AB=A10 B=B10 BB=adder_N07199 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_2.digit2.G.DCML(VDD=VDD CLK=adder_block_2_digit2_G_N00394 OUTL=adder_block_2_N02154 GND=0 OUTR=
+adder_block_2_N02116 NR=adder_block_2_digit2_G_N00410 NL=adder_block_2_digit2_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit2_G_DCML_M4          adder.block_2.digit2.G.DCML.M4(d=adder_block_2_N02154 g=adder_block_2_N02116
+s=adder_block_2_digit2_G_DCML_N00757 s=adder_block_2_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M9          adder.block_2.digit2.G.DCML.M9(d=adder_block_2_N02116 g=adder_block_2_N02154
+s=adder_block_2_digit2_G_DCML_N00714 s=adder_block_2_digit2_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M14          adder.block_2.digit2.G.DCML.M14(d=adder_block_2_digit2_G_DCML_N00753
+g=adder_block_2_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M2          adder.block_2.digit2.G.DCML.M2(d=adder_block_2_N02154 g=adder_block_2_N02116 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M7          adder.block_2.digit2.G.DCML.M7(d=adder_block_2_N02154 g=adder_block_2_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M12          adder.block_2.digit2.G.DCML.M12(d=adder_block_2_digit2_G_DCML_N00710
+g=adder_block_2_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M5          adder.block_2.digit2.G.DCML.M5(d=adder_block_2_digit2_G_DCML_N00757
+g=adder_block_2_digit2_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M10          adder.block_2.digit2.G.DCML.M10(d=adder_block_2_N02154 g=adder_block_2_N02116
+s=adder_block_2_digit2_G_DCML_N00753 s=adder_block_2_digit2_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M15          adder.block_2.digit2.G.DCML.M15(d=adder_block_2_digit2_G_DCML_N00745
+g=adder_block_2_digit2_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M3          adder.block_2.digit2.G.DCML.M3(d=adder_block_2_N02116 g=adder_block_2_N02154
+s=adder_block_2_digit2_G_DCML_N00757 s=adder_block_2_digit2_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M8          adder.block_2.digit2.G.DCML.M8(d=adder_block_2_digit2_G_N00406 g=adder_block_2_N02116
+s=adder_block_2_digit2_G_DCML_N00710 s=adder_block_2_digit2_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M13          adder.block_2.digit2.G.DCML.M13(d=adder_block_2_digit2_G_DCML_N00714
+g=adder_block_2_digit2_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M1          adder.block_2.digit2.G.DCML.M1(d=adder_block_2_N02116 g=adder_block_2_N02154 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M6          adder.block_2.digit2.G.DCML.M6(d=adder_block_2_N02116 g=adder_block_2_digit2_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_DCML_M11          adder.block_2.digit2.G.DCML.M11(d=adder_block_2_digit2_G_N00410 g=adder_block_2_N02154
+s=adder_block_2_digit2_G_DCML_N00745 s=adder_block_2_digit2_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit2.G.DCML.CLK=adder_block_2_digit2_G_N00394)
_    _(adder.block_2.digit2.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.G.DCML.NL=adder_block_2_digit2_G_N00406)
_    _(adder.block_2.digit2.G.DCML.NR=adder_block_2_digit2_G_N00410)
_    _(adder.block_2.digit2.G.DCML.OUTL=adder_block_2_N02154)
_    _(adder.block_2.digit2.G.DCML.OUTR=adder_block_2_N02116)
_    _(adder.block_2.digit2.G.DCML.VDD=VDD)
_    adder.block_2.digit2.G.G_DIFF_NET(VDD=VDD A=A10 BB=adder_N07199 B=B10 GB=adder_block_2_digit2_G_N00406 AB=A10 G=
+adder_block_2_digit2_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_2_digit2_G_G_DIFF_NET_M2          adder.block_2.digit2.G.G_DIFF_NET.M2(d=adder_block_2_digit2_G_G_DIFF_NET_N01214
+g=A10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_G_DIFF_NET_M4          adder.block_2.digit2.G.G_DIFF_NET.M4(d=adder_block_2_digit2_G_N00406 g=B10
+s=adder_block_2_digit2_G_G_DIFF_NET_N01210 s=adder_block_2_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_G_DIFF_NET_M6          adder.block_2.digit2.G.G_DIFF_NET.M6(d=adder_block_2_digit2_G_N00406 g=B10
+s=adder_block_2_digit2_G_G_DIFF_NET_N01214 s=adder_block_2_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_G_DIFF_NET_M1          adder.block_2.digit2.G.G_DIFF_NET.M1(d=adder_block_2_digit2_G_G_DIFF_NET_N01210
+g=A10 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_G_DIFF_NET_M3          adder.block_2.digit2.G.G_DIFF_NET.M3(d=adder_block_2_digit2_G_N00410
+g=adder_N07199 s=adder_block_2_digit2_G_G_DIFF_NET_N01210 s=adder_block_2_digit2_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit2_G_G_DIFF_NET_M5          adder.block_2.digit2.G.G_DIFF_NET.M5(d=adder_block_2_digit2_G_N00406
+g=adder_N07199 s=adder_block_2_digit2_G_G_DIFF_NET_N01214 s=adder_block_2_digit2_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit2.G.G_DIFF_NET.A=A10)
_    _(adder.block_2.digit2.G.G_DIFF_NET.AB=A10)
_    _(adder.block_2.digit2.G.G_DIFF_NET.B=B10)
_    _(adder.block_2.digit2.G.G_DIFF_NET.BB=adder_N07199)
_    _(adder.block_2.digit2.G.G_DIFF_NET.G=adder_block_2_digit2_G_N00410)
_    _(adder.block_2.digit2.G.G_DIFF_NET.GB=adder_block_2_digit2_G_N00406)
_    _(adder.block_2.digit2.G.G_DIFF_NET.VDD=VDD)
V_adder_block_2_digit2_G_LEVEL_1_CLOCK          adder.block_2.digit2.G.LEVEL_1_CLOCK(+=adder_block_2_digit2_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit2@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit2.G.A=A10)
_    _(adder.block_2.digit2.G.AB=A10)
_    _(adder.block_2.digit2.G.B=B10)
_    _(adder.block_2.digit2.G.BB=adder_N07199)
_    _(adder.block_2.digit2.G.G=adder_block_2_N02116)
_    _(adder.block_2.digit2.G.GB=adder_block_2_N02154)
_    _(adder.block_2.digit2.G.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.G.VDD=VDD)
_    _(adder.block_2.digit2.A=A10)
_    _(adder.block_2.digit2.AB=A10)
_    _(adder.block_2.digit2.B=B10)
_    _(adder.block_2.digit2.BB=adder_N07199)
_    _(adder.block_2.digit2.Ci=adder_block_2_N01607)
_    _(adder.block_2.digit2.CiB=adder_block_2_N01614)
_    _(adder.block_2.digit2.G=adder_block_2_N02116)
_    _(adder.block_2.digit2.GB=adder_block_2_N02154)
_    _(adder.block_2.digit2.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit2.P=adder_block_2_N02112)
_    _(adder.block_2.digit2.PB=adder_block_2_N02116)
_    _(adder.block_2.digit2.S=S10)
_    _(adder.block_2.digit2.SB=SB10)
_    _(adder.block_2.digit2.VDD=VDD)
_    adder.block_2.digit1(GB=adder_block_2_N02108 G=adder_block_2_N02104 PB=adder_block_2_N02100 P=adder_block_2_N02096 VDD=VDD GND
+=0 A=A9 AB=A9 B=B9 BB=adder_N07211 CiB=adder_block_2_N01600 Ci=adder_block_2_N01593 S=S9 SB=SB9 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_2.digit1.S(P=adder_block_2_N02096 PB=adder_block_2_N02100 Ci=adder_block_2_N01593 CiB=adder_block_2_N01600 SB=SB9 
+S=S9 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_2.digit1.S.S_DIFF_NET(VDD=VDD Ci=adder_block_2_N01593 PB=adder_block_2_N02100 P=adder_block_2_N02096 SB=
+adder_block_2_digit1_S_N00090 S=adder_block_2_digit1_S_N00086 CiB=adder_block_2_N01600 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_2_digit1_S_S_DIFF_NET_M2          adder.block_2.digit1.S.S_DIFF_NET.M2(d=adder_block_2_digit1_S_S_DIFF_NET_N00298
+g=adder_block_2_N01593 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_S_DIFF_NET_M5          adder.block_2.digit1.S.S_DIFF_NET.M5(d=adder_block_2_digit1_S_N00086
+g=adder_block_2_N02100 s=adder_block_2_digit1_S_S_DIFF_NET_N00298 s=adder_block_2_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_S_DIFF_NET_M3          adder.block_2.digit1.S.S_DIFF_NET.M3(d=adder_block_2_digit1_S_N00090
+g=adder_block_2_N02100 s=adder_block_2_digit1_S_S_DIFF_NET_N00294 s=adder_block_2_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_S_DIFF_NET_M1          adder.block_2.digit1.S.S_DIFF_NET.M1(d=adder_block_2_digit1_S_S_DIFF_NET_N00294
+g=adder_block_2_N01600 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_S_DIFF_NET_M6          adder.block_2.digit1.S.S_DIFF_NET.M6(d=adder_block_2_digit1_S_N00090
+g=adder_block_2_N02096 s=adder_block_2_digit1_S_S_DIFF_NET_N00298 s=adder_block_2_digit1_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_S_DIFF_NET_M4          adder.block_2.digit1.S.S_DIFF_NET.M4(d=adder_block_2_digit1_S_N00086
+g=adder_block_2_N02096 s=adder_block_2_digit1_S_S_DIFF_NET_N00294 s=adder_block_2_digit1_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit1.S.S_DIFF_NET.Ci=adder_block_2_N01593)
_    _(adder.block_2.digit1.S.S_DIFF_NET.CiB=adder_block_2_N01600)
_    _(adder.block_2.digit1.S.S_DIFF_NET.P=adder_block_2_N02096)
_    _(adder.block_2.digit1.S.S_DIFF_NET.PB=adder_block_2_N02100)
_    _(adder.block_2.digit1.S.S_DIFF_NET.S=adder_block_2_digit1_S_N00086)
_    _(adder.block_2.digit1.S.S_DIFF_NET.SB=adder_block_2_digit1_S_N00090)
_    _(adder.block_2.digit1.S.S_DIFF_NET.VDD=VDD)
_    adder.block_2.digit1.S.DCML(VDD=VDD CLK=adder_block_2_digit1_S_N00078 OUTL=SB9 GND=0 OUTR=S9 NR=adder_block_2_digit1_S_N00086 
+NL=adder_block_2_digit1_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit1_S_DCML_M4          adder.block_2.digit1.S.DCML.M4(d=SB9 g=S9 s=adder_block_2_digit1_S_DCML_N00757
+s=adder_block_2_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M9          adder.block_2.digit1.S.DCML.M9(d=S9 g=SB9 s=adder_block_2_digit1_S_DCML_N00714
+s=adder_block_2_digit1_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M14          adder.block_2.digit1.S.DCML.M14(d=adder_block_2_digit1_S_DCML_N00753
+g=adder_block_2_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M2          adder.block_2.digit1.S.DCML.M2(d=SB9 g=S9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M7          adder.block_2.digit1.S.DCML.M7(d=SB9 g=adder_block_2_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M12          adder.block_2.digit1.S.DCML.M12(d=adder_block_2_digit1_S_DCML_N00710
+g=adder_block_2_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M5          adder.block_2.digit1.S.DCML.M5(d=adder_block_2_digit1_S_DCML_N00757
+g=adder_block_2_digit1_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M10          adder.block_2.digit1.S.DCML.M10(d=SB9 g=S9 s=adder_block_2_digit1_S_DCML_N00753
+s=adder_block_2_digit1_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M15          adder.block_2.digit1.S.DCML.M15(d=adder_block_2_digit1_S_DCML_N00745
+g=adder_block_2_digit1_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M3          adder.block_2.digit1.S.DCML.M3(d=S9 g=SB9 s=adder_block_2_digit1_S_DCML_N00757
+s=adder_block_2_digit1_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M8          adder.block_2.digit1.S.DCML.M8(d=adder_block_2_digit1_S_N00090 g=S9
+s=adder_block_2_digit1_S_DCML_N00710 s=adder_block_2_digit1_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M13          adder.block_2.digit1.S.DCML.M13(d=adder_block_2_digit1_S_DCML_N00714
+g=adder_block_2_digit1_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M1          adder.block_2.digit1.S.DCML.M1(d=S9 g=SB9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M6          adder.block_2.digit1.S.DCML.M6(d=S9 g=adder_block_2_digit1_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_S_DCML_M11          adder.block_2.digit1.S.DCML.M11(d=adder_block_2_digit1_S_N00086 g=SB9
+s=adder_block_2_digit1_S_DCML_N00745 s=adder_block_2_digit1_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit1.S.DCML.CLK=adder_block_2_digit1_S_N00078)
_    _(adder.block_2.digit1.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.S.DCML.NL=adder_block_2_digit1_S_N00090)
_    _(adder.block_2.digit1.S.DCML.NR=adder_block_2_digit1_S_N00086)
_    _(adder.block_2.digit1.S.DCML.OUTL=SB9)
_    _(adder.block_2.digit1.S.DCML.OUTR=S9)
_    _(adder.block_2.digit1.S.DCML.VDD=VDD)
V_adder_block_2_digit1_S_LEVEL_4_CLOCK          adder.block_2.digit1.S.LEVEL_4_CLOCK(+=adder_block_2_digit1_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit1.S.Ci=adder_block_2_N01593)
_    _(adder.block_2.digit1.S.CiB=adder_block_2_N01600)
_    _(adder.block_2.digit1.S.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.S.P=adder_block_2_N02096)
_    _(adder.block_2.digit1.S.PB=adder_block_2_N02100)
_    _(adder.block_2.digit1.S.S=S9)
_    _(adder.block_2.digit1.S.SB=SB9)
_    _(adder.block_2.digit1.S.VDD=VDD)
_    adder.block_2.digit1.P(A=A9 AB=A9 B=B9 BB=adder_N07211 PB=adder_block_2_N02100 P=adder_block_2_N02096 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_2.digit1.P.P_DIFF_NET(VDD=VDD A=A9 BB=adder_N07211 B=B9 PB=adder_block_2_digit1_P_N00404 P=
+adder_block_2_digit1_P_N00400 AB=A9 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_2_digit1_P_P_DIFF_NET_M4          adder.block_2.digit1.P.P_DIFF_NET.M4(d=adder_block_2_digit1_P_N00400 g=B9
+s=adder_block_2_digit1_P_P_DIFF_NET_N00761 s=adder_block_2_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_P_DIFF_NET_M6          adder.block_2.digit1.P.P_DIFF_NET.M6(d=adder_block_2_digit1_P_N00404 g=B9
+s=adder_block_2_digit1_P_P_DIFF_NET_N00765 s=adder_block_2_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_P_DIFF_NET_M1          adder.block_2.digit1.P.P_DIFF_NET.M1(d=adder_block_2_digit1_P_P_DIFF_NET_N00761
+g=A9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_P_DIFF_NET_M3          adder.block_2.digit1.P.P_DIFF_NET.M3(d=adder_block_2_digit1_P_N00404
+g=adder_N07211 s=adder_block_2_digit1_P_P_DIFF_NET_N00761 s=adder_block_2_digit1_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_P_DIFF_NET_M5          adder.block_2.digit1.P.P_DIFF_NET.M5(d=adder_block_2_digit1_P_N00400
+g=adder_N07211 s=adder_block_2_digit1_P_P_DIFF_NET_N00765 s=adder_block_2_digit1_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_P_DIFF_NET_M2          adder.block_2.digit1.P.P_DIFF_NET.M2(d=adder_block_2_digit1_P_P_DIFF_NET_N00765
+g=A9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit1.P.P_DIFF_NET.A=A9)
_    _(adder.block_2.digit1.P.P_DIFF_NET.AB=A9)
_    _(adder.block_2.digit1.P.P_DIFF_NET.B=B9)
_    _(adder.block_2.digit1.P.P_DIFF_NET.BB=adder_N07211)
_    _(adder.block_2.digit1.P.P_DIFF_NET.P=adder_block_2_digit1_P_N00400)
_    _(adder.block_2.digit1.P.P_DIFF_NET.PB=adder_block_2_digit1_P_N00404)
_    _(adder.block_2.digit1.P.P_DIFF_NET.VDD=VDD)
_    adder.block_2.digit1.P.DCML(VDD=VDD CLK=adder_block_2_digit1_P_N00392 OUTL=adder_block_2_N02100 GND=0 OUTR=
+adder_block_2_N02096 NR=adder_block_2_digit1_P_N00400 NL=adder_block_2_digit1_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit1_P_DCML_M4          adder.block_2.digit1.P.DCML.M4(d=adder_block_2_N02100 g=adder_block_2_N02096
+s=adder_block_2_digit1_P_DCML_N00757 s=adder_block_2_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M9          adder.block_2.digit1.P.DCML.M9(d=adder_block_2_N02096 g=adder_block_2_N02100
+s=adder_block_2_digit1_P_DCML_N00714 s=adder_block_2_digit1_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M14          adder.block_2.digit1.P.DCML.M14(d=adder_block_2_digit1_P_DCML_N00753
+g=adder_block_2_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M2          adder.block_2.digit1.P.DCML.M2(d=adder_block_2_N02100 g=adder_block_2_N02096 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M7          adder.block_2.digit1.P.DCML.M7(d=adder_block_2_N02100 g=adder_block_2_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M12          adder.block_2.digit1.P.DCML.M12(d=adder_block_2_digit1_P_DCML_N00710
+g=adder_block_2_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M5          adder.block_2.digit1.P.DCML.M5(d=adder_block_2_digit1_P_DCML_N00757
+g=adder_block_2_digit1_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M10          adder.block_2.digit1.P.DCML.M10(d=adder_block_2_N02100 g=adder_block_2_N02096
+s=adder_block_2_digit1_P_DCML_N00753 s=adder_block_2_digit1_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M15          adder.block_2.digit1.P.DCML.M15(d=adder_block_2_digit1_P_DCML_N00745
+g=adder_block_2_digit1_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M3          adder.block_2.digit1.P.DCML.M3(d=adder_block_2_N02096 g=adder_block_2_N02100
+s=adder_block_2_digit1_P_DCML_N00757 s=adder_block_2_digit1_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M8          adder.block_2.digit1.P.DCML.M8(d=adder_block_2_digit1_P_N00404 g=adder_block_2_N02096
+s=adder_block_2_digit1_P_DCML_N00710 s=adder_block_2_digit1_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M13          adder.block_2.digit1.P.DCML.M13(d=adder_block_2_digit1_P_DCML_N00714
+g=adder_block_2_digit1_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M1          adder.block_2.digit1.P.DCML.M1(d=adder_block_2_N02096 g=adder_block_2_N02100 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M6          adder.block_2.digit1.P.DCML.M6(d=adder_block_2_N02096 g=adder_block_2_digit1_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_P_DCML_M11          adder.block_2.digit1.P.DCML.M11(d=adder_block_2_digit1_P_N00400 g=adder_block_2_N02100
+s=adder_block_2_digit1_P_DCML_N00745 s=adder_block_2_digit1_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit1.P.DCML.CLK=adder_block_2_digit1_P_N00392)
_    _(adder.block_2.digit1.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.P.DCML.NL=adder_block_2_digit1_P_N00404)
_    _(adder.block_2.digit1.P.DCML.NR=adder_block_2_digit1_P_N00400)
_    _(adder.block_2.digit1.P.DCML.OUTL=adder_block_2_N02100)
_    _(adder.block_2.digit1.P.DCML.OUTR=adder_block_2_N02096)
_    _(adder.block_2.digit1.P.DCML.VDD=VDD)
V_adder_block_2_digit1_P_LEVEL_1_CLOCK          adder.block_2.digit1.P.LEVEL_1_CLOCK(+=adder_block_2_digit1_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit1.P.A=A9)
_    _(adder.block_2.digit1.P.AB=A9)
_    _(adder.block_2.digit1.P.B=B9)
_    _(adder.block_2.digit1.P.BB=adder_N07211)
_    _(adder.block_2.digit1.P.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.P.P=adder_block_2_N02096)
_    _(adder.block_2.digit1.P.PB=adder_block_2_N02100)
_    _(adder.block_2.digit1.P.VDD=VDD)
_    adder.block_2.digit1.G(G=adder_block_2_N02104 GB=adder_block_2_N02108 GND=0 VDD=VDD A=A9 AB=A9 B=B9 BB=adder_N07211 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_2.digit1.G.DCML(VDD=VDD CLK=adder_block_2_digit1_G_N00394 OUTL=adder_block_2_N02108 GND=0 OUTR=
+adder_block_2_N02104 NR=adder_block_2_digit1_G_N00410 NL=adder_block_2_digit1_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit1_G_DCML_M4          adder.block_2.digit1.G.DCML.M4(d=adder_block_2_N02108 g=adder_block_2_N02104
+s=adder_block_2_digit1_G_DCML_N00757 s=adder_block_2_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M9          adder.block_2.digit1.G.DCML.M9(d=adder_block_2_N02104 g=adder_block_2_N02108
+s=adder_block_2_digit1_G_DCML_N00714 s=adder_block_2_digit1_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M14          adder.block_2.digit1.G.DCML.M14(d=adder_block_2_digit1_G_DCML_N00753
+g=adder_block_2_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M2          adder.block_2.digit1.G.DCML.M2(d=adder_block_2_N02108 g=adder_block_2_N02104 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M7          adder.block_2.digit1.G.DCML.M7(d=adder_block_2_N02108 g=adder_block_2_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M12          adder.block_2.digit1.G.DCML.M12(d=adder_block_2_digit1_G_DCML_N00710
+g=adder_block_2_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M5          adder.block_2.digit1.G.DCML.M5(d=adder_block_2_digit1_G_DCML_N00757
+g=adder_block_2_digit1_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M10          adder.block_2.digit1.G.DCML.M10(d=adder_block_2_N02108 g=adder_block_2_N02104
+s=adder_block_2_digit1_G_DCML_N00753 s=adder_block_2_digit1_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M15          adder.block_2.digit1.G.DCML.M15(d=adder_block_2_digit1_G_DCML_N00745
+g=adder_block_2_digit1_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M3          adder.block_2.digit1.G.DCML.M3(d=adder_block_2_N02104 g=adder_block_2_N02108
+s=adder_block_2_digit1_G_DCML_N00757 s=adder_block_2_digit1_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M8          adder.block_2.digit1.G.DCML.M8(d=adder_block_2_digit1_G_N00406 g=adder_block_2_N02104
+s=adder_block_2_digit1_G_DCML_N00710 s=adder_block_2_digit1_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M13          adder.block_2.digit1.G.DCML.M13(d=adder_block_2_digit1_G_DCML_N00714
+g=adder_block_2_digit1_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M1          adder.block_2.digit1.G.DCML.M1(d=adder_block_2_N02104 g=adder_block_2_N02108 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M6          adder.block_2.digit1.G.DCML.M6(d=adder_block_2_N02104 g=adder_block_2_digit1_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_DCML_M11          adder.block_2.digit1.G.DCML.M11(d=adder_block_2_digit1_G_N00410 g=adder_block_2_N02108
+s=adder_block_2_digit1_G_DCML_N00745 s=adder_block_2_digit1_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit1.G.DCML.CLK=adder_block_2_digit1_G_N00394)
_    _(adder.block_2.digit1.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.G.DCML.NL=adder_block_2_digit1_G_N00406)
_    _(adder.block_2.digit1.G.DCML.NR=adder_block_2_digit1_G_N00410)
_    _(adder.block_2.digit1.G.DCML.OUTL=adder_block_2_N02108)
_    _(adder.block_2.digit1.G.DCML.OUTR=adder_block_2_N02104)
_    _(adder.block_2.digit1.G.DCML.VDD=VDD)
_    adder.block_2.digit1.G.G_DIFF_NET(VDD=VDD A=A9 BB=adder_N07211 B=B9 GB=adder_block_2_digit1_G_N00406 AB=A9 G=
+adder_block_2_digit1_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_2_digit1_G_G_DIFF_NET_M2          adder.block_2.digit1.G.G_DIFF_NET.M2(d=adder_block_2_digit1_G_G_DIFF_NET_N01214
+g=A9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_G_DIFF_NET_M4          adder.block_2.digit1.G.G_DIFF_NET.M4(d=adder_block_2_digit1_G_N00406 g=B9
+s=adder_block_2_digit1_G_G_DIFF_NET_N01210 s=adder_block_2_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_G_DIFF_NET_M6          adder.block_2.digit1.G.G_DIFF_NET.M6(d=adder_block_2_digit1_G_N00406 g=B9
+s=adder_block_2_digit1_G_G_DIFF_NET_N01214 s=adder_block_2_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_G_DIFF_NET_M1          adder.block_2.digit1.G.G_DIFF_NET.M1(d=adder_block_2_digit1_G_G_DIFF_NET_N01210
+g=A9 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_G_DIFF_NET_M3          adder.block_2.digit1.G.G_DIFF_NET.M3(d=adder_block_2_digit1_G_N00410
+g=adder_N07211 s=adder_block_2_digit1_G_G_DIFF_NET_N01210 s=adder_block_2_digit1_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit1_G_G_DIFF_NET_M5          adder.block_2.digit1.G.G_DIFF_NET.M5(d=adder_block_2_digit1_G_N00406
+g=adder_N07211 s=adder_block_2_digit1_G_G_DIFF_NET_N01214 s=adder_block_2_digit1_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit1.G.G_DIFF_NET.A=A9)
_    _(adder.block_2.digit1.G.G_DIFF_NET.AB=A9)
_    _(adder.block_2.digit1.G.G_DIFF_NET.B=B9)
_    _(adder.block_2.digit1.G.G_DIFF_NET.BB=adder_N07211)
_    _(adder.block_2.digit1.G.G_DIFF_NET.G=adder_block_2_digit1_G_N00410)
_    _(adder.block_2.digit1.G.G_DIFF_NET.GB=adder_block_2_digit1_G_N00406)
_    _(adder.block_2.digit1.G.G_DIFF_NET.VDD=VDD)
V_adder_block_2_digit1_G_LEVEL_1_CLOCK          adder.block_2.digit1.G.LEVEL_1_CLOCK(+=adder_block_2_digit1_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit1@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit1.G.A=A9)
_    _(adder.block_2.digit1.G.AB=A9)
_    _(adder.block_2.digit1.G.B=B9)
_    _(adder.block_2.digit1.G.BB=adder_N07211)
_    _(adder.block_2.digit1.G.G=adder_block_2_N02104)
_    _(adder.block_2.digit1.G.GB=adder_block_2_N02108)
_    _(adder.block_2.digit1.G.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.G.VDD=VDD)
_    _(adder.block_2.digit1.A=A9)
_    _(adder.block_2.digit1.AB=A9)
_    _(adder.block_2.digit1.B=B9)
_    _(adder.block_2.digit1.BB=adder_N07211)
_    _(adder.block_2.digit1.Ci=adder_block_2_N01593)
_    _(adder.block_2.digit1.CiB=adder_block_2_N01600)
_    _(adder.block_2.digit1.G=adder_block_2_N02104)
_    _(adder.block_2.digit1.GB=adder_block_2_N02108)
_    _(adder.block_2.digit1.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit1.P=adder_block_2_N02096)
_    _(adder.block_2.digit1.PB=adder_block_2_N02100)
_    _(adder.block_2.digit1.S=S9)
_    _(adder.block_2.digit1.SB=SB9)
_    _(adder.block_2.digit1.VDD=VDD)
_    adder.block_2.digit3(GB=adder_block_2_N02170 G=adder_block_2_N02166 PB=adder_block_2_N02162 P=adder_block_2_N02158 VDD=VDD GND
+=0 A=A11 AB=adder_N07283 B=B11 BB=B11 CiB=adder_block_2_N01628 Ci=adder_block_2_N01621 S=S11 SB=SB11 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_2.digit3.S(P=adder_block_2_N02158 PB=adder_block_2_N02162 Ci=adder_block_2_N01621 CiB=adder_block_2_N01628 SB=SB11
+ S=S11 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_2.digit3.S.S_DIFF_NET(VDD=VDD Ci=adder_block_2_N01621 PB=adder_block_2_N02162 P=adder_block_2_N02158 SB=
+adder_block_2_digit3_S_N00090 S=adder_block_2_digit3_S_N00086 CiB=adder_block_2_N01628 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_2_digit3_S_S_DIFF_NET_M2          adder.block_2.digit3.S.S_DIFF_NET.M2(d=adder_block_2_digit3_S_S_DIFF_NET_N00298
+g=adder_block_2_N01621 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_S_DIFF_NET_M5          adder.block_2.digit3.S.S_DIFF_NET.M5(d=adder_block_2_digit3_S_N00086
+g=adder_block_2_N02162 s=adder_block_2_digit3_S_S_DIFF_NET_N00298 s=adder_block_2_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_S_DIFF_NET_M3          adder.block_2.digit3.S.S_DIFF_NET.M3(d=adder_block_2_digit3_S_N00090
+g=adder_block_2_N02162 s=adder_block_2_digit3_S_S_DIFF_NET_N00294 s=adder_block_2_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_S_DIFF_NET_M1          adder.block_2.digit3.S.S_DIFF_NET.M1(d=adder_block_2_digit3_S_S_DIFF_NET_N00294
+g=adder_block_2_N01628 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_S_DIFF_NET_M6          adder.block_2.digit3.S.S_DIFF_NET.M6(d=adder_block_2_digit3_S_N00090
+g=adder_block_2_N02158 s=adder_block_2_digit3_S_S_DIFF_NET_N00298 s=adder_block_2_digit3_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_S_DIFF_NET_M4          adder.block_2.digit3.S.S_DIFF_NET.M4(d=adder_block_2_digit3_S_N00086
+g=adder_block_2_N02158 s=adder_block_2_digit3_S_S_DIFF_NET_N00294 s=adder_block_2_digit3_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit3.S.S_DIFF_NET.Ci=adder_block_2_N01621)
_    _(adder.block_2.digit3.S.S_DIFF_NET.CiB=adder_block_2_N01628)
_    _(adder.block_2.digit3.S.S_DIFF_NET.P=adder_block_2_N02158)
_    _(adder.block_2.digit3.S.S_DIFF_NET.PB=adder_block_2_N02162)
_    _(adder.block_2.digit3.S.S_DIFF_NET.S=adder_block_2_digit3_S_N00086)
_    _(adder.block_2.digit3.S.S_DIFF_NET.SB=adder_block_2_digit3_S_N00090)
_    _(adder.block_2.digit3.S.S_DIFF_NET.VDD=VDD)
_    adder.block_2.digit3.S.DCML(VDD=VDD CLK=adder_block_2_digit3_S_N00078 OUTL=SB11 GND=0 OUTR=S11 NR=
+adder_block_2_digit3_S_N00086 NL=adder_block_2_digit3_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit3_S_DCML_M4          adder.block_2.digit3.S.DCML.M4(d=SB11 g=S11 s=adder_block_2_digit3_S_DCML_N00757
+s=adder_block_2_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M9          adder.block_2.digit3.S.DCML.M9(d=S11 g=SB11 s=adder_block_2_digit3_S_DCML_N00714
+s=adder_block_2_digit3_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M14          adder.block_2.digit3.S.DCML.M14(d=adder_block_2_digit3_S_DCML_N00753
+g=adder_block_2_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M2          adder.block_2.digit3.S.DCML.M2(d=SB11 g=S11 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M7          adder.block_2.digit3.S.DCML.M7(d=SB11 g=adder_block_2_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M12          adder.block_2.digit3.S.DCML.M12(d=adder_block_2_digit3_S_DCML_N00710
+g=adder_block_2_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M5          adder.block_2.digit3.S.DCML.M5(d=adder_block_2_digit3_S_DCML_N00757
+g=adder_block_2_digit3_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M10          adder.block_2.digit3.S.DCML.M10(d=SB11 g=S11 s=adder_block_2_digit3_S_DCML_N00753
+s=adder_block_2_digit3_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M15          adder.block_2.digit3.S.DCML.M15(d=adder_block_2_digit3_S_DCML_N00745
+g=adder_block_2_digit3_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M3          adder.block_2.digit3.S.DCML.M3(d=S11 g=SB11 s=adder_block_2_digit3_S_DCML_N00757
+s=adder_block_2_digit3_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M8          adder.block_2.digit3.S.DCML.M8(d=adder_block_2_digit3_S_N00090 g=S11
+s=adder_block_2_digit3_S_DCML_N00710 s=adder_block_2_digit3_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M13          adder.block_2.digit3.S.DCML.M13(d=adder_block_2_digit3_S_DCML_N00714
+g=adder_block_2_digit3_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M1          adder.block_2.digit3.S.DCML.M1(d=S11 g=SB11 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M6          adder.block_2.digit3.S.DCML.M6(d=S11 g=adder_block_2_digit3_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_S_DCML_M11          adder.block_2.digit3.S.DCML.M11(d=adder_block_2_digit3_S_N00086 g=SB11
+s=adder_block_2_digit3_S_DCML_N00745 s=adder_block_2_digit3_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit3.S.DCML.CLK=adder_block_2_digit3_S_N00078)
_    _(adder.block_2.digit3.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.S.DCML.NL=adder_block_2_digit3_S_N00090)
_    _(adder.block_2.digit3.S.DCML.NR=adder_block_2_digit3_S_N00086)
_    _(adder.block_2.digit3.S.DCML.OUTL=SB11)
_    _(adder.block_2.digit3.S.DCML.OUTR=S11)
_    _(adder.block_2.digit3.S.DCML.VDD=VDD)
V_adder_block_2_digit3_S_LEVEL_4_CLOCK          adder.block_2.digit3.S.LEVEL_4_CLOCK(+=adder_block_2_digit3_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit3.S.Ci=adder_block_2_N01621)
_    _(adder.block_2.digit3.S.CiB=adder_block_2_N01628)
_    _(adder.block_2.digit3.S.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.S.P=adder_block_2_N02158)
_    _(adder.block_2.digit3.S.PB=adder_block_2_N02162)
_    _(adder.block_2.digit3.S.S=S11)
_    _(adder.block_2.digit3.S.SB=SB11)
_    _(adder.block_2.digit3.S.VDD=VDD)
_    adder.block_2.digit3.P(A=A11 AB=adder_N07283 B=B11 BB=B11 PB=adder_block_2_N02162 P=adder_block_2_N02158 GND=0 VDD=VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_2.digit3.P.P_DIFF_NET(VDD=VDD A=A11 BB=B11 B=B11 PB=adder_block_2_digit3_P_N00404 P=adder_block_2_digit3_P_N00400 
+AB=adder_N07283 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_2_digit3_P_P_DIFF_NET_M4          adder.block_2.digit3.P.P_DIFF_NET.M4(d=adder_block_2_digit3_P_N00400 g=B11
+s=adder_block_2_digit3_P_P_DIFF_NET_N00761 s=adder_block_2_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_P_DIFF_NET_M6          adder.block_2.digit3.P.P_DIFF_NET.M6(d=adder_block_2_digit3_P_N00404 g=B11
+s=adder_block_2_digit3_P_P_DIFF_NET_N00765 s=adder_block_2_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_P_DIFF_NET_M1          adder.block_2.digit3.P.P_DIFF_NET.M1(d=adder_block_2_digit3_P_P_DIFF_NET_N00761
+g=adder_N07283 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_P_DIFF_NET_M3          adder.block_2.digit3.P.P_DIFF_NET.M3(d=adder_block_2_digit3_P_N00404 g=B11
+s=adder_block_2_digit3_P_P_DIFF_NET_N00761 s=adder_block_2_digit3_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_P_DIFF_NET_M5          adder.block_2.digit3.P.P_DIFF_NET.M5(d=adder_block_2_digit3_P_N00400 g=B11
+s=adder_block_2_digit3_P_P_DIFF_NET_N00765 s=adder_block_2_digit3_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_P_DIFF_NET_M2          adder.block_2.digit3.P.P_DIFF_NET.M2(d=adder_block_2_digit3_P_P_DIFF_NET_N00765
+g=A11 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit3.P.P_DIFF_NET.A=A11)
_    _(adder.block_2.digit3.P.P_DIFF_NET.AB=adder_N07283)
_    _(adder.block_2.digit3.P.P_DIFF_NET.B=B11)
_    _(adder.block_2.digit3.P.P_DIFF_NET.BB=B11)
_    _(adder.block_2.digit3.P.P_DIFF_NET.P=adder_block_2_digit3_P_N00400)
_    _(adder.block_2.digit3.P.P_DIFF_NET.PB=adder_block_2_digit3_P_N00404)
_    _(adder.block_2.digit3.P.P_DIFF_NET.VDD=VDD)
_    adder.block_2.digit3.P.DCML(VDD=VDD CLK=adder_block_2_digit3_P_N00392 OUTL=adder_block_2_N02162 GND=0 OUTR=
+adder_block_2_N02158 NR=adder_block_2_digit3_P_N00400 NL=adder_block_2_digit3_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit3_P_DCML_M4          adder.block_2.digit3.P.DCML.M4(d=adder_block_2_N02162 g=adder_block_2_N02158
+s=adder_block_2_digit3_P_DCML_N00757 s=adder_block_2_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M9          adder.block_2.digit3.P.DCML.M9(d=adder_block_2_N02158 g=adder_block_2_N02162
+s=adder_block_2_digit3_P_DCML_N00714 s=adder_block_2_digit3_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M14          adder.block_2.digit3.P.DCML.M14(d=adder_block_2_digit3_P_DCML_N00753
+g=adder_block_2_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M2          adder.block_2.digit3.P.DCML.M2(d=adder_block_2_N02162 g=adder_block_2_N02158 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M7          adder.block_2.digit3.P.DCML.M7(d=adder_block_2_N02162 g=adder_block_2_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M12          adder.block_2.digit3.P.DCML.M12(d=adder_block_2_digit3_P_DCML_N00710
+g=adder_block_2_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M5          adder.block_2.digit3.P.DCML.M5(d=adder_block_2_digit3_P_DCML_N00757
+g=adder_block_2_digit3_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M10          adder.block_2.digit3.P.DCML.M10(d=adder_block_2_N02162 g=adder_block_2_N02158
+s=adder_block_2_digit3_P_DCML_N00753 s=adder_block_2_digit3_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M15          adder.block_2.digit3.P.DCML.M15(d=adder_block_2_digit3_P_DCML_N00745
+g=adder_block_2_digit3_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M3          adder.block_2.digit3.P.DCML.M3(d=adder_block_2_N02158 g=adder_block_2_N02162
+s=adder_block_2_digit3_P_DCML_N00757 s=adder_block_2_digit3_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M8          adder.block_2.digit3.P.DCML.M8(d=adder_block_2_digit3_P_N00404 g=adder_block_2_N02158
+s=adder_block_2_digit3_P_DCML_N00710 s=adder_block_2_digit3_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M13          adder.block_2.digit3.P.DCML.M13(d=adder_block_2_digit3_P_DCML_N00714
+g=adder_block_2_digit3_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M1          adder.block_2.digit3.P.DCML.M1(d=adder_block_2_N02158 g=adder_block_2_N02162 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M6          adder.block_2.digit3.P.DCML.M6(d=adder_block_2_N02158 g=adder_block_2_digit3_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_P_DCML_M11          adder.block_2.digit3.P.DCML.M11(d=adder_block_2_digit3_P_N00400 g=adder_block_2_N02162
+s=adder_block_2_digit3_P_DCML_N00745 s=adder_block_2_digit3_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit3.P.DCML.CLK=adder_block_2_digit3_P_N00392)
_    _(adder.block_2.digit3.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.P.DCML.NL=adder_block_2_digit3_P_N00404)
_    _(adder.block_2.digit3.P.DCML.NR=adder_block_2_digit3_P_N00400)
_    _(adder.block_2.digit3.P.DCML.OUTL=adder_block_2_N02162)
_    _(adder.block_2.digit3.P.DCML.OUTR=adder_block_2_N02158)
_    _(adder.block_2.digit3.P.DCML.VDD=VDD)
V_adder_block_2_digit3_P_LEVEL_1_CLOCK          adder.block_2.digit3.P.LEVEL_1_CLOCK(+=adder_block_2_digit3_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit3.P.A=A11)
_    _(adder.block_2.digit3.P.AB=adder_N07283)
_    _(adder.block_2.digit3.P.B=B11)
_    _(adder.block_2.digit3.P.BB=B11)
_    _(adder.block_2.digit3.P.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.P.P=adder_block_2_N02158)
_    _(adder.block_2.digit3.P.PB=adder_block_2_N02162)
_    _(adder.block_2.digit3.P.VDD=VDD)
_    adder.block_2.digit3.G(G=adder_block_2_N02166 GB=adder_block_2_N02170 GND=0 VDD=VDD A=A11 AB=adder_N07283 B=B11 BB=B11 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_2.digit3.G.DCML(VDD=VDD CLK=adder_block_2_digit3_G_N00394 OUTL=adder_block_2_N02170 GND=0 OUTR=
+adder_block_2_N02166 NR=adder_block_2_digit3_G_N00410 NL=adder_block_2_digit3_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit3_G_DCML_M4          adder.block_2.digit3.G.DCML.M4(d=adder_block_2_N02170 g=adder_block_2_N02166
+s=adder_block_2_digit3_G_DCML_N00757 s=adder_block_2_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M9          adder.block_2.digit3.G.DCML.M9(d=adder_block_2_N02166 g=adder_block_2_N02170
+s=adder_block_2_digit3_G_DCML_N00714 s=adder_block_2_digit3_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M14          adder.block_2.digit3.G.DCML.M14(d=adder_block_2_digit3_G_DCML_N00753
+g=adder_block_2_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M2          adder.block_2.digit3.G.DCML.M2(d=adder_block_2_N02170 g=adder_block_2_N02166 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M7          adder.block_2.digit3.G.DCML.M7(d=adder_block_2_N02170 g=adder_block_2_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M12          adder.block_2.digit3.G.DCML.M12(d=adder_block_2_digit3_G_DCML_N00710
+g=adder_block_2_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M5          adder.block_2.digit3.G.DCML.M5(d=adder_block_2_digit3_G_DCML_N00757
+g=adder_block_2_digit3_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M10          adder.block_2.digit3.G.DCML.M10(d=adder_block_2_N02170 g=adder_block_2_N02166
+s=adder_block_2_digit3_G_DCML_N00753 s=adder_block_2_digit3_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M15          adder.block_2.digit3.G.DCML.M15(d=adder_block_2_digit3_G_DCML_N00745
+g=adder_block_2_digit3_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M3          adder.block_2.digit3.G.DCML.M3(d=adder_block_2_N02166 g=adder_block_2_N02170
+s=adder_block_2_digit3_G_DCML_N00757 s=adder_block_2_digit3_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M8          adder.block_2.digit3.G.DCML.M8(d=adder_block_2_digit3_G_N00406 g=adder_block_2_N02166
+s=adder_block_2_digit3_G_DCML_N00710 s=adder_block_2_digit3_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M13          adder.block_2.digit3.G.DCML.M13(d=adder_block_2_digit3_G_DCML_N00714
+g=adder_block_2_digit3_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M1          adder.block_2.digit3.G.DCML.M1(d=adder_block_2_N02166 g=adder_block_2_N02170 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M6          adder.block_2.digit3.G.DCML.M6(d=adder_block_2_N02166 g=adder_block_2_digit3_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_DCML_M11          adder.block_2.digit3.G.DCML.M11(d=adder_block_2_digit3_G_N00410 g=adder_block_2_N02170
+s=adder_block_2_digit3_G_DCML_N00745 s=adder_block_2_digit3_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit3.G.DCML.CLK=adder_block_2_digit3_G_N00394)
_    _(adder.block_2.digit3.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.G.DCML.NL=adder_block_2_digit3_G_N00406)
_    _(adder.block_2.digit3.G.DCML.NR=adder_block_2_digit3_G_N00410)
_    _(adder.block_2.digit3.G.DCML.OUTL=adder_block_2_N02170)
_    _(adder.block_2.digit3.G.DCML.OUTR=adder_block_2_N02166)
_    _(adder.block_2.digit3.G.DCML.VDD=VDD)
_    adder.block_2.digit3.G.G_DIFF_NET(VDD=VDD A=A11 BB=B11 B=B11 GB=adder_block_2_digit3_G_N00406 AB=adder_N07283 G=
+adder_block_2_digit3_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_2_digit3_G_G_DIFF_NET_M2          adder.block_2.digit3.G.G_DIFF_NET.M2(d=adder_block_2_digit3_G_G_DIFF_NET_N01214
+g=A11 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_G_DIFF_NET_M4          adder.block_2.digit3.G.G_DIFF_NET.M4(d=adder_block_2_digit3_G_N00406 g=B11
+s=adder_block_2_digit3_G_G_DIFF_NET_N01210 s=adder_block_2_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_G_DIFF_NET_M6          adder.block_2.digit3.G.G_DIFF_NET.M6(d=adder_block_2_digit3_G_N00406 g=B11
+s=adder_block_2_digit3_G_G_DIFF_NET_N01214 s=adder_block_2_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_G_DIFF_NET_M1          adder.block_2.digit3.G.G_DIFF_NET.M1(d=adder_block_2_digit3_G_G_DIFF_NET_N01210
+g=adder_N07283 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_G_DIFF_NET_M3          adder.block_2.digit3.G.G_DIFF_NET.M3(d=adder_block_2_digit3_G_N00410 g=B11
+s=adder_block_2_digit3_G_G_DIFF_NET_N01210 s=adder_block_2_digit3_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit3_G_G_DIFF_NET_M5          adder.block_2.digit3.G.G_DIFF_NET.M5(d=adder_block_2_digit3_G_N00406 g=B11
+s=adder_block_2_digit3_G_G_DIFF_NET_N01214 s=adder_block_2_digit3_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit3.G.G_DIFF_NET.A=A11)
_    _(adder.block_2.digit3.G.G_DIFF_NET.AB=adder_N07283)
_    _(adder.block_2.digit3.G.G_DIFF_NET.B=B11)
_    _(adder.block_2.digit3.G.G_DIFF_NET.BB=B11)
_    _(adder.block_2.digit3.G.G_DIFF_NET.G=adder_block_2_digit3_G_N00410)
_    _(adder.block_2.digit3.G.G_DIFF_NET.GB=adder_block_2_digit3_G_N00406)
_    _(adder.block_2.digit3.G.G_DIFF_NET.VDD=VDD)
V_adder_block_2_digit3_G_LEVEL_1_CLOCK          adder.block_2.digit3.G.LEVEL_1_CLOCK(+=adder_block_2_digit3_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit3@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit3.G.A=A11)
_    _(adder.block_2.digit3.G.AB=adder_N07283)
_    _(adder.block_2.digit3.G.B=B11)
_    _(adder.block_2.digit3.G.BB=B11)
_    _(adder.block_2.digit3.G.G=adder_block_2_N02166)
_    _(adder.block_2.digit3.G.GB=adder_block_2_N02170)
_    _(adder.block_2.digit3.G.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.G.VDD=VDD)
_    _(adder.block_2.digit3.A=A11)
_    _(adder.block_2.digit3.AB=adder_N07283)
_    _(adder.block_2.digit3.B=B11)
_    _(adder.block_2.digit3.BB=B11)
_    _(adder.block_2.digit3.Ci=adder_block_2_N01621)
_    _(adder.block_2.digit3.CiB=adder_block_2_N01628)
_    _(adder.block_2.digit3.G=adder_block_2_N02166)
_    _(adder.block_2.digit3.GB=adder_block_2_N02170)
_    _(adder.block_2.digit3.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit3.P=adder_block_2_N02158)
_    _(adder.block_2.digit3.PB=adder_block_2_N02162)
_    _(adder.block_2.digit3.S=S11)
_    _(adder.block_2.digit3.SB=SB11)
_    _(adder.block_2.digit3.VDD=VDD)
_    adder.block_2.digit0(GB=adder_block_2_N02092 G=adder_block_2_N02088 PB=adder_block_2_N02084 P=adder_block_2_N02080 VDD=VDD GND
+=0 A=A8 AB=adder_N07311 B=B8 BB=adder_N07223 CiB=adder_N63340 Ci=adder_N63325 S=S8 SB=SB8 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1)
_    adder.block_2.digit0.S(P=adder_block_2_N02080 PB=adder_block_2_N02084 Ci=adder_N63325 CiB=adder_N63340 SB=SB8 S=S8 GND=0 VDD=
+VDD ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1)
_    adder.block_2.digit0.S.S_DIFF_NET(VDD=VDD Ci=adder_N63325 PB=adder_block_2_N02084 P=adder_block_2_N02080 SB=
+adder_block_2_digit0_S_N00090 S=adder_block_2_digit0_S_N00086 CiB=adder_N63340 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1)
M_adder_block_2_digit0_S_S_DIFF_NET_M2          adder.block_2.digit0.S.S_DIFF_NET.M2(d=adder_block_2_digit0_S_S_DIFF_NET_N00298
+g=adder_N63325 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_S_DIFF_NET_M5          adder.block_2.digit0.S.S_DIFF_NET.M5(d=adder_block_2_digit0_S_N00086
+g=adder_block_2_N02084 s=adder_block_2_digit0_S_S_DIFF_NET_N00298 s=adder_block_2_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS226@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_S_DIFF_NET_M3          adder.block_2.digit0.S.S_DIFF_NET.M3(d=adder_block_2_digit0_S_N00090
+g=adder_block_2_N02084 s=adder_block_2_digit0_S_S_DIFF_NET_N00294 s=adder_block_2_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS144@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_S_DIFF_NET_M1          adder.block_2.digit0.S.S_DIFF_NET.M1(d=adder_block_2_digit0_S_S_DIFF_NET_N00294
+g=adder_N63340 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_S_DIFF_NET_M6          adder.block_2.digit0.S.S_DIFF_NET.M6(d=adder_block_2_digit0_S_N00090
+g=adder_block_2_N02080 s=adder_block_2_digit0_S_S_DIFF_NET_N00298 s=adder_block_2_digit0_S_S_DIFF_NET_N00298 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_S_DIFF_NET_M4          adder.block_2.digit0.S.S_DIFF_NET.M4(d=adder_block_2_digit0_S_N00086
+g=adder_block_2_N02080 s=adder_block_2_digit0_S_S_DIFF_NET_N00294 s=adder_block_2_digit0_S_S_DIFF_NET_N00294 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):S_DIFF_NET@TIMED_CLA_16.S_TREE(sch_1):INS184@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit0.S.S_DIFF_NET.Ci=adder_N63325)
_    _(adder.block_2.digit0.S.S_DIFF_NET.CiB=adder_N63340)
_    _(adder.block_2.digit0.S.S_DIFF_NET.P=adder_block_2_N02080)
_    _(adder.block_2.digit0.S.S_DIFF_NET.PB=adder_block_2_N02084)
_    _(adder.block_2.digit0.S.S_DIFF_NET.S=adder_block_2_digit0_S_N00086)
_    _(adder.block_2.digit0.S.S_DIFF_NET.SB=adder_block_2_digit0_S_N00090)
_    _(adder.block_2.digit0.S.S_DIFF_NET.VDD=VDD)
_    adder.block_2.digit0.S.DCML(VDD=VDD CLK=adder_block_2_digit0_S_N00078 OUTL=SB8 GND=0 OUTR=S8 NR=adder_block_2_digit0_S_N00086 
+NL=adder_block_2_digit0_S_N00090 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit0_S_DCML_M4          adder.block_2.digit0.S.DCML.M4(d=SB8 g=S8 s=adder_block_2_digit0_S_DCML_N00757
+s=adder_block_2_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M9          adder.block_2.digit0.S.DCML.M9(d=S8 g=SB8 s=adder_block_2_digit0_S_DCML_N00714
+s=adder_block_2_digit0_S_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M14          adder.block_2.digit0.S.DCML.M14(d=adder_block_2_digit0_S_DCML_N00753
+g=adder_block_2_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M2          adder.block_2.digit0.S.DCML.M2(d=SB8 g=S8 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M7          adder.block_2.digit0.S.DCML.M7(d=SB8 g=adder_block_2_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M12          adder.block_2.digit0.S.DCML.M12(d=adder_block_2_digit0_S_DCML_N00710
+g=adder_block_2_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M5          adder.block_2.digit0.S.DCML.M5(d=adder_block_2_digit0_S_DCML_N00757
+g=adder_block_2_digit0_S_N00078 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M10          adder.block_2.digit0.S.DCML.M10(d=SB8 g=S8 s=adder_block_2_digit0_S_DCML_N00753
+s=adder_block_2_digit0_S_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M15          adder.block_2.digit0.S.DCML.M15(d=adder_block_2_digit0_S_DCML_N00745
+g=adder_block_2_digit0_S_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M3          adder.block_2.digit0.S.DCML.M3(d=S8 g=SB8 s=adder_block_2_digit0_S_DCML_N00757
+s=adder_block_2_digit0_S_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M8          adder.block_2.digit0.S.DCML.M8(d=adder_block_2_digit0_S_N00090 g=S8
+s=adder_block_2_digit0_S_DCML_N00710 s=adder_block_2_digit0_S_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M13          adder.block_2.digit0.S.DCML.M13(d=adder_block_2_digit0_S_DCML_N00714
+g=adder_block_2_digit0_S_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M1          adder.block_2.digit0.S.DCML.M1(d=S8 g=SB8 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M6          adder.block_2.digit0.S.DCML.M6(d=S8 g=adder_block_2_digit0_S_N00078 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_S_DCML_M11          adder.block_2.digit0.S.DCML.M11(d=adder_block_2_digit0_S_N00086 g=SB8
+s=adder_block_2_digit0_S_DCML_N00745 s=adder_block_2_digit0_S_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit0.S.DCML.CLK=adder_block_2_digit0_S_N00078)
_    _(adder.block_2.digit0.S.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.S.DCML.NL=adder_block_2_digit0_S_N00090)
_    _(adder.block_2.digit0.S.DCML.NR=adder_block_2_digit0_S_N00086)
_    _(adder.block_2.digit0.S.DCML.OUTL=SB8)
_    _(adder.block_2.digit0.S.DCML.OUTR=S8)
_    _(adder.block_2.digit0.S.DCML.VDD=VDD)
V_adder_block_2_digit0_S_LEVEL_4_CLOCK          adder.block_2.digit0.S.LEVEL_4_CLOCK(+=adder_block_2_digit0_S_N00078 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):S@TIMED_CLA_16.S_GATE(sch_1):INS7223@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit0.S.Ci=adder_N63325)
_    _(adder.block_2.digit0.S.CiB=adder_N63340)
_    _(adder.block_2.digit0.S.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.S.P=adder_block_2_N02080)
_    _(adder.block_2.digit0.S.PB=adder_block_2_N02084)
_    _(adder.block_2.digit0.S.S=S8)
_    _(adder.block_2.digit0.S.SB=SB8)
_    _(adder.block_2.digit0.S.VDD=VDD)
_    adder.block_2.digit0.P(A=A8 AB=adder_N07311 B=B8 BB=adder_N07223 PB=adder_block_2_N02084 P=adder_block_2_N02080 GND=0 VDD=VDD 
+) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1)
_    adder.block_2.digit0.P.P_DIFF_NET(VDD=VDD A=A8 BB=adder_N07223 B=B8 PB=adder_block_2_digit0_P_N00404 P=
+adder_block_2_digit0_P_N00400 AB=adder_N07311 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1)
M_adder_block_2_digit0_P_P_DIFF_NET_M4          adder.block_2.digit0.P.P_DIFF_NET.M4(d=adder_block_2_digit0_P_N00400 g=B8
+s=adder_block_2_digit0_P_P_DIFF_NET_N00761 s=adder_block_2_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS681@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_P_DIFF_NET_M6          adder.block_2.digit0.P.P_DIFF_NET.M6(d=adder_block_2_digit0_P_N00404 g=B8
+s=adder_block_2_digit0_P_P_DIFF_NET_N00765 s=adder_block_2_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS733@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_P_DIFF_NET_M1          adder.block_2.digit0.P.P_DIFF_NET.M1(d=adder_block_2_digit0_P_P_DIFF_NET_N00761
+g=adder_N07311 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS603@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_P_DIFF_NET_M3          adder.block_2.digit0.P.P_DIFF_NET.M3(d=adder_block_2_digit0_P_N00404
+g=adder_N07223 s=adder_block_2_digit0_P_P_DIFF_NET_N00761 s=adder_block_2_digit0_P_P_DIFF_NET_N00761 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS655@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_P_DIFF_NET_M5          adder.block_2.digit0.P.P_DIFF_NET.M5(d=adder_block_2_digit0_P_N00400
+g=adder_N07223 s=adder_block_2_digit0_P_P_DIFF_NET_N00765 s=adder_block_2_digit0_P_P_DIFF_NET_N00765 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS707@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_P_DIFF_NET_M2          adder.block_2.digit0.P.P_DIFF_NET.M2(d=adder_block_2_digit0_P_P_DIFF_NET_N00765
+g=A8 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):P_DIFF_NET@TIMED_CLA_16.P_TREE(sch_1):INS629@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit0.P.P_DIFF_NET.A=A8)
_    _(adder.block_2.digit0.P.P_DIFF_NET.AB=adder_N07311)
_    _(adder.block_2.digit0.P.P_DIFF_NET.B=B8)
_    _(adder.block_2.digit0.P.P_DIFF_NET.BB=adder_N07223)
_    _(adder.block_2.digit0.P.P_DIFF_NET.P=adder_block_2_digit0_P_N00400)
_    _(adder.block_2.digit0.P.P_DIFF_NET.PB=adder_block_2_digit0_P_N00404)
_    _(adder.block_2.digit0.P.P_DIFF_NET.VDD=VDD)
_    adder.block_2.digit0.P.DCML(VDD=VDD CLK=adder_block_2_digit0_P_N00392 OUTL=adder_block_2_N02084 GND=0 OUTR=
+adder_block_2_N02080 NR=adder_block_2_digit0_P_N00400 NL=adder_block_2_digit0_P_N00404 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit0_P_DCML_M4          adder.block_2.digit0.P.DCML.M4(d=adder_block_2_N02084 g=adder_block_2_N02080
+s=adder_block_2_digit0_P_DCML_N00757 s=adder_block_2_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M9          adder.block_2.digit0.P.DCML.M9(d=adder_block_2_N02080 g=adder_block_2_N02084
+s=adder_block_2_digit0_P_DCML_N00714 s=adder_block_2_digit0_P_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M14          adder.block_2.digit0.P.DCML.M14(d=adder_block_2_digit0_P_DCML_N00753
+g=adder_block_2_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M2          adder.block_2.digit0.P.DCML.M2(d=adder_block_2_N02084 g=adder_block_2_N02080 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M7          adder.block_2.digit0.P.DCML.M7(d=adder_block_2_N02084 g=adder_block_2_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M12          adder.block_2.digit0.P.DCML.M12(d=adder_block_2_digit0_P_DCML_N00710
+g=adder_block_2_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M5          adder.block_2.digit0.P.DCML.M5(d=adder_block_2_digit0_P_DCML_N00757
+g=adder_block_2_digit0_P_N00392 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M10          adder.block_2.digit0.P.DCML.M10(d=adder_block_2_N02084 g=adder_block_2_N02080
+s=adder_block_2_digit0_P_DCML_N00753 s=adder_block_2_digit0_P_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M15          adder.block_2.digit0.P.DCML.M15(d=adder_block_2_digit0_P_DCML_N00745
+g=adder_block_2_digit0_P_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M3          adder.block_2.digit0.P.DCML.M3(d=adder_block_2_N02080 g=adder_block_2_N02084
+s=adder_block_2_digit0_P_DCML_N00757 s=adder_block_2_digit0_P_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M8          adder.block_2.digit0.P.DCML.M8(d=adder_block_2_digit0_P_N00404 g=adder_block_2_N02080
+s=adder_block_2_digit0_P_DCML_N00710 s=adder_block_2_digit0_P_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M13          adder.block_2.digit0.P.DCML.M13(d=adder_block_2_digit0_P_DCML_N00714
+g=adder_block_2_digit0_P_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M1          adder.block_2.digit0.P.DCML.M1(d=adder_block_2_N02080 g=adder_block_2_N02084 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M6          adder.block_2.digit0.P.DCML.M6(d=adder_block_2_N02080 g=adder_block_2_digit0_P_N00392
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_P_DCML_M11          adder.block_2.digit0.P.DCML.M11(d=adder_block_2_digit0_P_N00400 g=adder_block_2_N02084
+s=adder_block_2_digit0_P_DCML_N00745 s=adder_block_2_digit0_P_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit0.P.DCML.CLK=adder_block_2_digit0_P_N00392)
_    _(adder.block_2.digit0.P.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.P.DCML.NL=adder_block_2_digit0_P_N00404)
_    _(adder.block_2.digit0.P.DCML.NR=adder_block_2_digit0_P_N00400)
_    _(adder.block_2.digit0.P.DCML.OUTL=adder_block_2_N02084)
_    _(adder.block_2.digit0.P.DCML.OUTR=adder_block_2_N02080)
_    _(adder.block_2.digit0.P.DCML.VDD=VDD)
V_adder_block_2_digit0_P_LEVEL_1_CLOCK          adder.block_2.digit0.P.LEVEL_1_CLOCK(+=adder_block_2_digit0_P_N00392 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):P@TIMED_CLA_16.P_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit0.P.A=A8)
_    _(adder.block_2.digit0.P.AB=adder_N07311)
_    _(adder.block_2.digit0.P.B=B8)
_    _(adder.block_2.digit0.P.BB=adder_N07223)
_    _(adder.block_2.digit0.P.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.P.P=adder_block_2_N02080)
_    _(adder.block_2.digit0.P.PB=adder_block_2_N02084)
_    _(adder.block_2.digit0.P.VDD=VDD)
_    adder.block_2.digit0.G(G=adder_block_2_N02088 GB=adder_block_2_N02092 GND=0 VDD=VDD A=A8 AB=adder_N07311 B=B8 BB=adder_N07223 
+) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1)
_    adder.block_2.digit0.G.DCML(VDD=VDD CLK=adder_block_2_digit0_G_N00394 OUTL=adder_block_2_N02092 GND=0 OUTR=
+adder_block_2_N02088 NR=adder_block_2_digit0_G_N00410 NL=adder_block_2_digit0_G_N00406 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1)
M_adder_block_2_digit0_G_DCML_M4          adder.block_2.digit0.G.DCML.M4(d=adder_block_2_N02092 g=adder_block_2_N02088
+s=adder_block_2_digit0_G_DCML_N00757 s=adder_block_2_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS186@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M9          adder.block_2.digit0.G.DCML.M9(d=adder_block_2_N02088 g=adder_block_2_N02092
+s=adder_block_2_digit0_G_DCML_N00714 s=adder_block_2_digit0_G_DCML_N00714 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS394@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M14          adder.block_2.digit0.G.DCML.M14(d=adder_block_2_digit0_G_DCML_N00753
+g=adder_block_2_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS604@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M2          adder.block_2.digit0.G.DCML.M2(d=adder_block_2_N02092 g=adder_block_2_N02088 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS106@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M7          adder.block_2.digit0.G.DCML.M7(d=adder_block_2_N02092 g=adder_block_2_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS310@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M12          adder.block_2.digit0.G.DCML.M12(d=adder_block_2_digit0_G_DCML_N00710
+g=adder_block_2_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS520@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M5          adder.block_2.digit0.G.DCML.M5(d=adder_block_2_digit0_G_DCML_N00757
+g=adder_block_2_digit0_G_N00394 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS226@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M10          adder.block_2.digit0.G.DCML.M10(d=adder_block_2_N02092 g=adder_block_2_N02088
+s=adder_block_2_digit0_G_DCML_N00753 s=adder_block_2_digit0_G_DCML_N00753 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS436@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M15          adder.block_2.digit0.G.DCML.M15(d=adder_block_2_digit0_G_DCML_N00745
+g=adder_block_2_digit0_G_DCML_N00745 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS646@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M3          adder.block_2.digit0.G.DCML.M3(d=adder_block_2_N02088 g=adder_block_2_N02092
+s=adder_block_2_digit0_G_DCML_N00757 s=adder_block_2_digit0_G_DCML_N00757 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS146@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M8          adder.block_2.digit0.G.DCML.M8(d=adder_block_2_digit0_G_N00406 g=adder_block_2_N02088
+s=adder_block_2_digit0_G_DCML_N00710 s=adder_block_2_digit0_G_DCML_N00710 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS352@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M13          adder.block_2.digit0.G.DCML.M13(d=adder_block_2_digit0_G_DCML_N00714
+g=adder_block_2_digit0_G_DCML_N00710 s=0 s=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS562@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M1          adder.block_2.digit0.G.DCML.M1(d=adder_block_2_N02088 g=adder_block_2_N02092 s=VDD s=VDD
+) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS64@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M6          adder.block_2.digit0.G.DCML.M6(d=adder_block_2_N02088 g=adder_block_2_digit0_G_N00394
+s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS268@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_DCML_M11          adder.block_2.digit0.G.DCML.M11(d=adder_block_2_digit0_G_N00410 g=adder_block_2_N02092
+s=adder_block_2_digit0_G_DCML_N00745 s=adder_block_2_digit0_G_DCML_N00745 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):DCML@TIMED_CLA_16.DCML(sch_1):INS478@PTM_MODELS.nMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit0.G.DCML.CLK=adder_block_2_digit0_G_N00394)
_    _(adder.block_2.digit0.G.DCML.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.G.DCML.NL=adder_block_2_digit0_G_N00406)
_    _(adder.block_2.digit0.G.DCML.NR=adder_block_2_digit0_G_N00410)
_    _(adder.block_2.digit0.G.DCML.OUTL=adder_block_2_N02092)
_    _(adder.block_2.digit0.G.DCML.OUTR=adder_block_2_N02088)
_    _(adder.block_2.digit0.G.DCML.VDD=VDD)
_    adder.block_2.digit0.G.G_DIFF_NET(VDD=VDD A=A8 BB=adder_N07223 B=B8 GB=adder_block_2_digit0_G_N00406 AB=adder_N07311 G=
+adder_block_2_digit0_G_N00410 ) CN 
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1)
M_adder_block_2_digit0_G_G_DIFF_NET_M2          adder.block_2.digit0.G.G_DIFF_NET.M2(d=adder_block_2_digit0_G_G_DIFF_NET_N01214
+g=A8 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1078@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_G_DIFF_NET_M4          adder.block_2.digit0.G.G_DIFF_NET.M4(d=adder_block_2_digit0_G_N00406 g=B8
+s=adder_block_2_digit0_G_G_DIFF_NET_N01210 s=adder_block_2_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1130@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_G_DIFF_NET_M6          adder.block_2.digit0.G.G_DIFF_NET.M6(d=adder_block_2_digit0_G_N00406 g=B8
+s=adder_block_2_digit0_G_G_DIFF_NET_N01214 s=adder_block_2_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1182@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_G_DIFF_NET_M1          adder.block_2.digit0.G.G_DIFF_NET.M1(d=adder_block_2_digit0_G_G_DIFF_NET_N01210
+g=adder_N07311 s=VDD s=VDD ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1052@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_G_DIFF_NET_M3          adder.block_2.digit0.G.G_DIFF_NET.M3(d=adder_block_2_digit0_G_N00410
+g=adder_N07223 s=adder_block_2_digit0_G_G_DIFF_NET_N01210 s=adder_block_2_digit0_G_G_DIFF_NET_N01210 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1104@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
M_adder_block_2_digit0_G_G_DIFF_NET_M5          adder.block_2.digit0.G.G_DIFF_NET.M5(d=adder_block_2_digit0_G_N00406
+g=adder_N07223 s=adder_block_2_digit0_G_G_DIFF_NET_N01214 s=adder_block_2_digit0_G_G_DIFF_NET_N01214 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):G_DIFF_NET@TIMED_CLA_16.G_TREE(sch_1):INS1156@PTM_MODELS.pMOS_16nm_PTM.Normal(chips)
_    _(adder.block_2.digit0.G.G_DIFF_NET.A=A8)
_    _(adder.block_2.digit0.G.G_DIFF_NET.AB=adder_N07311)
_    _(adder.block_2.digit0.G.G_DIFF_NET.B=B8)
_    _(adder.block_2.digit0.G.G_DIFF_NET.BB=adder_N07223)
_    _(adder.block_2.digit0.G.G_DIFF_NET.G=adder_block_2_digit0_G_N00410)
_    _(adder.block_2.digit0.G.G_DIFF_NET.GB=adder_block_2_digit0_G_N00406)
_    _(adder.block_2.digit0.G.G_DIFF_NET.VDD=VDD)
V_adder_block_2_digit0_G_LEVEL_1_CLOCK          adder.block_2.digit0.G.LEVEL_1_CLOCK(+=adder_block_2_digit0_G_N00394 -=0 ) CN
+@TIMED_CLA_16.ROOT_select(sch_1):adder1@TIMED_CLA_16.CLA_ADDER(sch_1):cla_block5@TIMED_CLA_16.CLA_BLOCK(sch_1):digit0@TIMED_CLA_16.FULL_ADDER(sch_1):G@TIMED_CLA_16.G_GATE(sch_1):INS7319@SOURCE.VPULSE.Normal(chips)
_    _(adder.block_2.digit0.G.A=A8)
_    _(adder.block_2.digit0.G.AB=adder_N07311)
_    _(adder.block_2.digit0.G.B=B8)
_    _(adder.block_2.digit0.G.BB=adder_N07223)
_    _(adder.block_2.digit0.G.G=adder_block_2_N02088)
_    _(adder.block_2.digit0.G.GB=adder_block_2_N02092)
_    _(adder.block_2.digit0.G.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.G.VDD=VDD)
_    _(adder.block_2.digit0.A=A8)
_    _(adder.block_2.digit0.AB=adder_N07311)
_    _(adder.block_2.digit0.B=B8)
_    _(adder.block_2.digit0.BB=adder_N07223)
_    _(adder.block_2.digit0.Ci=adder_N63325)
_    _(adder.block_2.digit0.CiB=adder_N63340)
_    _(adder.block_2.digit0.G=adder_block_2_N02088)
_    _(adder.block_2.digit0.GB=adder_block_2_N02092)
_    _(adder.block_2.digit0.GND=0)
_    _(GND=0)
_    _(adder.block_2.digit0.P=adder_block_2_N02080)
_    _(adder.block_2.digit0.PB=adder_block_2_N02084)
_    _(adder.block_2.digit0.S=S8)
_    _(adder.block_2.digit0.SB=SB8)
_    _(adder.block_2.digit0.VDD=VDD)
_    _(adder.block_2.A0=A8)
_    _(adder.block_2.A0B=adder_N07311)
_    _(adder.block_2.A1=A9)
_    _(adder.block_2.A1B=A9)
_    _(adder.block_2.A2=A10)
_    _(adder.block_2.A2B=A10)
_    _(adder.block_2.A3=A11)
_    _(adder.block_2.A3B=adder_N07283)
_    _(adder.block_2.B0=B8)
_    _(adder.block_2.B0B=adder_N07223)
_    _(adder.block_2.B1=B9)
_    _(adder.block_2.B1B=adder_N07211)
_    _(adder.block_2.B2=B10)
_    _(adder.block_2.B2B=adder_N07199)
_    _(adder.block_2.B3=B11)
_    _(adder.block_2.B3B=B11)
_    _(adder.block_2.Ci=adder_N63325)
_    _(adder.block_2.CiB=adder_N63340)
_    _(adder.block_2.Co=adder_N20431)
_    _(adder.block_2.CoB=adder_N07519)
_    _(adder.block_2.GG=adder_N61605)
_    _(adder.block_2.GGB=adder_N61609)
_    _(adder.block_2.GND=0)
_    _(GND=0)
_    _(adder.block_2.PG=adder_N61597)
_    _(adder.block_2.PGB=adder_N61601)
_    _(adder.block_2.S0=S8)
_    _(adder.block_2.S0B=SB8)
_    _(adder.block_2.S1=S9)
_    _(adder.block_2.S1B=SB9)
_    _(adder.block_2.S2=S10)
_    _(adder.block_2.S2B=SB10)
_    _(adder.block_2.S3=S11)
_    _(adder.block_2.S3B=SB11)
_    _(adder.block_2.VDD=VDD)
_    _(adder.A0=A0)
_    _(adder.A1=A1)
_    _(adder.A10=A10)
_    _(adder.A11=A11)
_    _(adder.A12=A12)
_    _(adder.A13=A13)
_    _(adder.A14=A14)
_    _(adder.A15=A15)
_    _(adder.A2=A2)
_    _(adder.A3=A3)
_    _(adder.A4=A4)
_    _(adder.A5=A5)
_    _(adder.A6=A6)
_    _(adder.A7=A7)
_    _(adder.A8=A8)
_    _(adder.A9=A9)
_    _(adder.B0=B0)
_    _(adder.B1=B1)
_    _(adder.B10=B10)
_    _(adder.B11=B11)
_    _(adder.B12=B12)
_    _(adder.B13=B13)
_    _(adder.B14=B14)
_    _(adder.B15=B15)
_    _(adder.B2=B2)
_    _(adder.B3=B3)
_    _(adder.B4=B4)
_    _(adder.B5=B5)
_    _(adder.B6=B6)
_    _(adder.B7=B7)
_    _(adder.B8=B8)
_    _(adder.B9=B9)
_    _(adder.Ci=0)
_    _(Ci=0)
_    _(adder.CiB=VDD)
_    _(adder.Co=C_OUT)
_    _(adder.CoB=C_OUT_NOT)
_    _(adder.GG=N13232)
_    _(adder.GGB=N13228)
_    _(adder.GND=0)
_    _(GND=0)
_    _(adder.PG=N13240)
_    _(adder.PGB=N13236)
_    _(adder.S0=S0)
_    _(adder.S1=S1)
_    _(adder.S10=S10)
_    _(adder.S11=S11)
_    _(adder.S12=S12)
_    _(adder.S13=S13)
_    _(adder.S14=S14)
_    _(adder.S15=S15)
_    _(adder.S2=S2)
_    _(adder.S3=S3)
_    _(adder.S4=S4)
_    _(adder.S5=S5)
_    _(adder.S6=S6)
_    _(adder.S7=S7)
_    _(adder.S8=S8)
_    _(adder.S9=S9)
_    _(adder.SB0=SB0)
_    _(adder.SB1=SB1)
_    _(adder.SB10=SB10)
_    _(adder.SB11=SB11)
_    _(adder.SB12=SB12)
_    _(adder.SB13=SB13)
_    _(adder.SB14=SB14)
_    _(adder.SB15=SB15)
_    _(adder.SB2=SB2)
_    _(adder.SB3=SB3)
_    _(adder.SB4=SB4)
_    _(adder.SB5=SB5)
_    _(adder.SB6=SB6)
_    _(adder.SB7=SB7)
_    _(adder.SB8=SB8)
_    _(adder.SB9=SB9)
_    _(adder.VDD=VDD)
C_C3            C3(1=N13240 2=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS16070@ANALOG.C.Normal(chips)
C_C4            C4(1=N13236 2=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS16096@ANALOG.C.Normal(chips)
C_C5            C5(1=N13232 2=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS16122@ANALOG.C.Normal(chips)
C_C6            C6(1=N13228 2=0 ) CN @TIMED_CLA_16.ROOT_select(sch_1):INS16148@ANALOG.C.Normal(chips)
_    _(C_out=C_OUT)
_    _(C_out_not=C_OUT_NOT)
_    _(VDD=VDD)
.ENDALIASES
