
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101706                       # Number of seconds simulated
sim_ticks                                101706410000                       # Number of ticks simulated
final_tick                               101706410000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37277                       # Simulator instruction rate (inst/s)
host_op_rate                                    61272                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              306008050                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668292                       # Number of bytes of host memory used
host_seconds                                   332.37                       # Real time elapsed on the host
sim_insts                                    12389449                       # Number of instructions simulated
sim_ops                                      20364677                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           72320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        46815552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            46887872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        72320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72320                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     45717248                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         45717248                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1130                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           731493                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               732623                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        714332                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              714332                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             711066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          460300899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              461011966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        711066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            711066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       449502131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             449502131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       449502131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            711066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         460300899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             910514096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   1428664.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2260.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   1462984.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000199302000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         88513                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         88513                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2852434                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             1341728                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       732623                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      714332                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1465246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1428664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                46887808                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 45716256                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 46887872                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              45717248                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              92116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              91360                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              91328                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              91516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              91418                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              91642                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              91770                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              91740                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              91486                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              91340                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             91588                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             91298                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             91560                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             91698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             91832                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             91552                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              89668                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              89027                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              89046                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              89234                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              89146                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              89360                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              89536                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              89496                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              89238                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              89104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             89362                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             89056                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             89288                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             89312                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             89510                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             89250                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   101705956000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                1465246                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5               1428664                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   731221                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   731284                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      996                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      960                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      327                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      308                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       74                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       68                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    5363                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    5941                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   77119                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   88612                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   88623                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   88615                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   88574                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   88558                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   88533                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   88528                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   88522                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   88522                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   88520                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   88517                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   88517                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   88517                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   88514                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   88514                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                   12040                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       571207                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     162.119918                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    117.120930                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    143.186034                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63          23554      4.12%      4.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127       272758     47.75%     51.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191        95591     16.73%     68.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255        48148      8.43%     77.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319        31764      5.56%     82.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383        21841      3.82%     86.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447        19361      3.39%     89.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511        13542      2.37%     92.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575        44648      7.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        571207                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        88513                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.362681                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.170995                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      26.457396                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          88504     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          88513                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        88513                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.140375                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.131931                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.544736                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             82570     93.29%     93.29% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               449      0.51%     93.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              4783      5.40%     99.20% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               479      0.54%     99.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               187      0.21%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                45      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          88513                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        72320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     46815488                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     45716256                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 711066.293658384006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 460300270.159963369370                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 449492377.127459347248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2260                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      1462986                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      1428664                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    102687000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  78595848500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 2469490805000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     45436.73                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     53722.90                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1728531.55                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   50858899500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              78698535500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  5860976000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      34710.19                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 53710.19                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        461.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        449.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     461.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     449.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         11.38                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.76                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     5.62                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.54                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                   1237607                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  1085062                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.46                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.95                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       70289.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.26                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                         0                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                         0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                        0                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy                     0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy                     0                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                     0                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                       0                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower                      0                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           53812858500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     207728000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     6806540000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF        196000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    515078000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT    40879219500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  53297648500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2356783                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2356783                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8413                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2337450                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1959                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                428                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2337450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294254                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43196                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4796                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      193619                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212862                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2379                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41071                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172370                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           163                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        101706411                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             208866                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12677150                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2356783                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296213                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     101430652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16990                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        129                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           568                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    172305                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2573                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          101648852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.205657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.244165                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 98851419     97.25%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8363      0.01%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3799      0.00%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70484      0.07%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   201252      0.20%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    70027      0.07%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10180      0.01%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5456      0.01%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2427872      2.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            101648852                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023172                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.124645                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   908164                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              98104142                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    726316                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1901735                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8495                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20812561                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8495                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1350873                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                38062201                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3527                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2167800                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              60055956                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20770850                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1829                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    452                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               59551527                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30057999                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51394537                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28136254                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392649                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547063                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   510936                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 97                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             72                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9509678                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               205522                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217617                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1097                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              679                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20702641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 146                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20598215                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2645                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          338109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       477748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            102                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     101648852                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.202641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.974509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            96356106     94.79%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              886985      0.87%     95.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              990149      0.97%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              221509      0.22%     96.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              643273      0.63%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1086202      1.07%     98.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1251317      1.23%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152087      0.15%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61224      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       101648852                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   47536     17.74%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78123     29.16%     46.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78138     29.17%     76.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62498     23.33%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1035      0.39%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   497      0.19%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                34      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3990      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16676095     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1360      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1209      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 344      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500483      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126111      0.61%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126249      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750669      3.64%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                388      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70334      0.34%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213316     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127185      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            476      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20598215                       # Type of FU issued
system.cpu.iq.rate                           0.202526                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      267903                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013006                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          138882873                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19025078                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18559295                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232957                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2015869                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006191                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18636285                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225843                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2494                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        44140                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9035                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           406                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8495                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1824034                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              36165127                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20702787                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               373                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                205522                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217617                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 88                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1002                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              36163870                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2242                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8611                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10853                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20579610                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                193538                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18605                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2406394                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306877                       # Number of branches executed
system.cpu.iew.exec_stores                    2212856                       # Number of stores executed
system.cpu.iew.exec_rate                     0.202343                       # Inst execution rate
system.cpu.iew.wb_sent                       20571191                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20565486                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11876194                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17973883                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.202204                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.660747                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          338975                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8454                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    101598367                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.200443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.000692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     96344381     94.83%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       822100      0.81%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1004229      0.99%     96.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1003255      0.99%     97.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37933      0.04%     97.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1560272      1.54%     99.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18525      0.02%     99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1264      0.00%     99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       806408      0.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    101598367                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389449                       # Number of instructions committed
system.cpu.commit.committedOps               20364677                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369964                       # Number of memory references committed
system.cpu.commit.loads                        161382                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486085                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488740     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35572      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208198     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364677                       # Class of committed instruction
system.cpu.commit.bw_lim_events                806408                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    121495611                       # The number of ROB reads
system.cpu.rob.rob_writes                    41458342                       # The number of ROB writes
system.cpu.timesIdled                             786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389449                       # Number of Instructions Simulated
system.cpu.committedOps                      20364677                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.209115                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.209115                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.121816                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.121816                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27794418                       # number of integer regfile reads
system.cpu.int_regfile_writes                14044048                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384503                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005331                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11553332                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13741863                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7042008                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.934550                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2337995                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            784297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.981007                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.934550                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5579163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5579163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       110879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          110879                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1442819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1442819                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1553698                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1553698                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1553698                       # number of overall hits
system.cpu.dcache.overall_hits::total         1553698                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77972                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       765763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       765763                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       843735                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         843735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       843735                       # number of overall misses
system.cpu.dcache.overall_misses::total        843735                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8750885000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8750885000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  96286690000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  96286690000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 105037575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105037575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 105037575000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105037575000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2397433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2397433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2397433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2397433                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.412876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.412876                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.346722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.346722                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.351933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.351933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.351933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.351933                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 112231.121428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 112231.121428                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 125739.543436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 125739.543436                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 124491.190955                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 124491.190955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 124491.190955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 124491.190955                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9844                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               218                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.155963                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       766595                       # number of writebacks
system.cpu.dcache.writebacks::total            766595                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        59432                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        59432                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        59438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59438                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59438                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18540                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18540                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       765757                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       765757                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       784297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       784297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       784297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       784297                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2130866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2130866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  94754726000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  94754726000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  96885592000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96885592000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  96885592000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96885592000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.098173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.098173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.346719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.346719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.327140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.327140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.327140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.327140                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 114933.441208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 114933.441208                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 123739.941000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 123739.941000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 123531.764115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 123531.764115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 123531.764115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 123531.764115                       # average overall mshr miss latency
system.cpu.dcache.replacements                 784041                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.953437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1409                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.004258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.953437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            346017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           346017                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170495                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170495                       # number of overall hits
system.cpu.icache.overall_hits::total          170495                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1809                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.cpu.icache.overall_misses::total          1809                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180174998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180174998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    180174998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180174998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180174998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180174998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       172304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172304                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010499                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010499                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010499                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010499                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010499                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99599.224986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99599.224986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99599.224986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99599.224986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99599.224986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99599.224986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          488                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.538462                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          400                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          400                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          400                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          400                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          400                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          400                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1409                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1409                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144132998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144132998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144132998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144132998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144132998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144132998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008177                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008177                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102294.533712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102294.533712                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102294.533712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102294.533712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102294.533712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102294.533712                       # average overall mshr miss latency
system.cpu.icache.replacements                   1153                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1570900                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       785194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              262                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               19949                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty       1480927                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             32794                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             765757                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            765757                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          19949                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3971                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2352635                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 2356606                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        90176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     99257088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 99347264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            728527                       # Total snoops (count)
system.l2bus.snoopTraffic                    45717248                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1514233                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000183                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.013524                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                  1513956     99.98%     99.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      277      0.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1514233                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           3104090000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4231995                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          2352891999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4087.160344                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1570696                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               732623                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.143935                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                91000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     5.240643                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4081.919700                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.001279                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.996562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.997842                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          803                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3158                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             13299703                       # Number of tag accesses
system.l2cache.tags.data_accesses            13299703                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       766595                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       766595                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        51462                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            51462                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1341                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1620                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             279                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           52803                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               53082                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            279                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          52803                       # number of overall hits
system.l2cache.overall_hits::total              53082                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data       714295                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         714295                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1130                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        17199                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        18329                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1130                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        731494                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            732624                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1130                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       731494                       # number of overall misses
system.l2cache.overall_misses::total           732624                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  90822316000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  90822316000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133992000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2046901000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   2180893000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    133992000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  92869217000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  93003209000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133992000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  92869217000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  93003209000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       766595                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       766595                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data       765757                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       765757                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18540                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        19949                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1409                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       784297                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          785706                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1409                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       784297                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         785706                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.932796                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.932796                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.801987                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.927670                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.918793                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.801987                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.932675                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.932440                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.801987                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.932675                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.932440                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 127149.589455                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 127149.589455                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 118576.991150                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119012.791441                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 118985.923946                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 118576.991150                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 126958.275803                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126945.348501                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 118576.991150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 126958.275803                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126945.348501                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         714332                       # number of writebacks
system.l2cache.writebacks::total               714332                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.CleanEvict_mshr_misses::.writebacks          188                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          188                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data       714295                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       714295                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1130                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        17198                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        18328                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1130                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       731493                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       732623                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1130                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       731493                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       732623                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  76536416000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  76536416000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    111392000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1702902000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1814294000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    111392000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  78239318000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  78350710000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    111392000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  78239318000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  78350710000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.932796                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.932796                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.801987                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.927616                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.918743                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.801987                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.932673                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.932439                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.801987                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.932673                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.932439                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 107149.589455                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 107149.589455                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 98576.991150                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99017.443889                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 98990.288084                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 98576.991150                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 106958.396048                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 106945.468542                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 98576.991150                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 106958.396048                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 106945.468542                       # average overall mshr miss latency
system.l2cache.replacements                    728527                       # number of replacements
system.membus.snoop_filter.tot_requests       1461076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       728456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 101706410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       714332                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14121                       # Transaction distribution
system.membus.trans_dist::ReadExReq            714295                       # Transaction distribution
system.membus.trans_dist::ReadExResp           714295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18328                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      2193699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      2193699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2193699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     92605120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     92605120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92605120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            732623                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  732623    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              732623                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4318404000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy         3664993500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
