$date
	Sun Oct 26 21:14:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module srff_test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module f1 $end
$var wire 1 # clk $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var wire 2 & w [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 &
0%
1$
0#
x"
x!
$end
#5
0"
1!
b1 &
1#
#10
b11 &
0#
0$
1%
#15
0!
1"
b10 &
1#
#20
b11 &
0#
0%
#25
1#
#30
0#
1$
#35
0"
1!
b1 &
1#
#40
b11 &
0#
1%
#45
1"
b0 &
1#
