INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/Mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE_13_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_13_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE_19_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_19_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/Pri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pri
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/circuit/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/decode3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/decoder_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/circuit/hardwire_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardwire_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/verilog/circuit/signal_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/signed_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sources_1/new/unsigned_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unsigned_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/hardware_training/package/cpu21-riscv-fpga/hardwire_controller/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
