// Seed: 2298581575
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    input wand id_10,
    output tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wor id_14,
    input wor id_15,
    output uwire id_16,
    output uwire id_17,
    input tri1 id_18,
    input tri id_19,
    output wand id_20,
    input supply1 id_21,
    output wand id_22,
    input wire id_23
    , id_26,
    input wand id_24
);
  initial begin
    id_26 <= 1'h0;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    output tri1 id_12
);
  always @(posedge 1) begin
    if (id_11) begin
      assert (1 != id_2);
    end
  end
  assign id_5 = 1;
  assign id_5 = id_4;
  module_0(
      id_6,
      id_11,
      id_8,
      id_5,
      id_1,
      id_9,
      id_7,
      id_10,
      id_6,
      id_8,
      id_2,
      id_1,
      id_6,
      id_5,
      id_5,
      id_7,
      id_1,
      id_6,
      id_7,
      id_2,
      id_6,
      id_11,
      id_12,
      id_10,
      id_11
  );
  supply1 id_14 = 1;
endmodule
