// Seed: 2094193004
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    output logic id_5,
    input supply1 id_6,
    output supply0 id_7,
    input logic id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11
);
  always begin
    id_5 <= id_8;
    id_5 <= #1 id_1;
    $display;
  end
  module_0(
      id_10
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  genvar id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7[1 : 1] = (1);
  tri0 id_8, id_9, id_10 = 1'b0, id_11, id_12, id_13;
  assign id_1[1] = 1;
  module_2(
      id_12, id_5, id_8, id_5, id_12, id_13, id_9, id_13
  );
endmodule
