(PCB SyedAliRazaPIC18
 (parser
  (host_cad ARES)
  (host_version 8.1 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -0.10160 -108.55960 101.70160 0.10160))
  (boundary (path signal 0.20320 0.00000 -101.60000 101.60000 -101.60000 101.60000 0.00000
   0.00000 0.00000 0.00000 -101.60000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.63500)
   (clearance 0.63500 (type wire_via))
   (clearance 0.63500 (type wire_smd))
   (clearance 0.63500 (type wire_pin))
   (clearance 0.63500 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL40_PIC18F4550 (place PIC18F4550 44.45000 -25.40000 front 270))
  (component CON4_1X4_USB_AM_J7 (place J7 88.90000 -96.52000 front 180))
  (component "CONN-SIL6_PORT A" (place "PORT A" 29.21000 -40.64000 front 90))
  (component "CONN-SIL8_PORT B" (place "PORT B" 71.12000 -25.40000 front 270))
  (component "CONN-SIL7_PORT C" (place "PORT C" 59.69000 -90.17000 front 180))
  (component "CONN-SIL8_PORT D" (place "PORT D" 71.12000 -50.80000 front -90))
  (component "CONN-SIL3_PORT E" (place "PORT E" 29.21000 -48.26000 front 90))
  (component "SIL-156-02_PWR SCKT" (place "PWR SCKT" 88.90000 -65.88760 front 270))
  (component RES40_R1 (place R1 88.90000 -45.72000 front 270))
  (component RES40_R2 (place R2 83.82000 -30.48000 front 0))
  (component "ELEC-RAD10_D5" (place D5 81.28000 -52.07000 front 270))
  (component "CONN-SIL6_ICSP CONNECTOR" (place "ICSP CONNECTOR" 45.72000 -12.70000 front 0
  ))
  (component P1_LM7805 (place LM7805 25.40000 -13.97000 front 90))
  (component "XTAL18_CRYSTAL OSC" (place "CRYSTAL OSC" 29.21000 -59.69000 front 270
  ))
  (component CAP40M_C1 (place C1 15.24000 -59.69000 front 270))
  (component CAP40M_C2 (place C2 16.51000 -44.45000 front 270))
  (component CAP40M_C3 (place C3 19.05000 -73.66000 front 180))
  (component "ELEC-RAD35M_C4" (place C4 10.16000 -53.34000 front 180))
  (component "ELEC-RAD35M_C6" (place C6 8.89000 -41.91000 front -180))
  (component CAP40M_C7 (place C7 11.43000 -34.29000 front 0))
 )
 (library
  (image DIL40_PIC18F4550 (side front)
   (outline (rect TOP -1.37160 -0.63500 49.63160 15.87500))
   (pin PS0 (rotate -270) 0 0.00000 0.00000)
   (pin PS0 (rotate -270) 1 2.54000 0.00000)
   (pin PS0 (rotate -270) 2 5.08000 0.00000)
   (pin PS0 (rotate -270) 3 7.62000 0.00000)
   (pin PS0 (rotate -270) 4 10.16000 0.00000)
   (pin PS0 (rotate -270) 5 12.70000 0.00000)
   (pin PS0 (rotate -270) 6 15.24000 0.00000)
   (pin PS0 (rotate -270) 7 17.78000 0.00000)
   (pin PS0 (rotate -270) 8 20.32000 0.00000)
   (pin PS0 (rotate -270) 9 22.86000 0.00000)
   (pin PS0 (rotate -270) 10 25.40000 0.00000)
   (pin PS0 (rotate -270) 11 27.94000 0.00000)
   (pin PS0 (rotate -270) 12 30.48000 0.00000)
   (pin PS0 (rotate -270) 13 33.02000 0.00000)
   (pin PS0 (rotate -270) 14 35.56000 0.00000)
   (pin PS0 (rotate -270) 15 38.10000 0.00000)
   (pin PS0 (rotate -270) 16 40.64000 0.00000)
   (pin PS0 (rotate -270) 17 43.18000 0.00000)
   (pin PS0 (rotate -270) 18 45.72000 0.00000)
   (pin PS0 (rotate -270) 19 48.26000 0.00000)
   (pin PS0 (rotate -270) 20 48.26000 15.24000)
   (pin PS0 (rotate -270) 21 45.72000 15.24000)
   (pin PS0 (rotate -270) 22 43.18000 15.24000)
   (pin PS0 (rotate -270) 23 40.64000 15.24000)
   (pin PS0 (rotate -270) 24 38.10000 15.24000)
   (pin PS0 (rotate -270) 25 35.56000 15.24000)
   (pin PS0 (rotate -270) 26 33.02000 15.24000)
   (pin PS0 (rotate -270) 27 30.48000 15.24000)
   (pin PS0 (rotate -270) 28 27.94000 15.24000)
   (pin PS0 (rotate -270) 29 25.40000 15.24000)
   (pin PS0 (rotate -270) 30 22.86000 15.24000)
   (pin PS0 (rotate -270) 31 20.32000 15.24000)
   (pin PS0 (rotate -270) 32 17.78000 15.24000)
   (pin PS0 (rotate -270) 33 15.24000 15.24000)
   (pin PS0 (rotate -270) 34 12.70000 15.24000)
   (pin PS0 (rotate -270) 35 10.16000 15.24000)
   (pin PS0 (rotate -270) 36 7.62000 15.24000)
   (pin PS0 (rotate -270) 37 5.08000 15.24000)
   (pin PS0 (rotate -270) 38 2.54000 15.24000)
   (pin PS0 (rotate -270) 39 0.00000 15.24000)
  )
  (image CON4_1X4_USB_AM_J7 (side front)
   (outline (rect TOP -9.71220 -5.20700 7.71220 10.76960))
   (pin PS1 (rotate -180) 0 -4.00000 -3.07340)
   (pin PS1 (rotate -180) 1 -2.00000 -3.07340)
   (pin PS1 (rotate -180) 2 0.00000 -3.07340)
   (pin PS1 (rotate -180) 3 2.00000 -3.07340)
   (pin PS2 (rotate -180) 4 -7.60400 0.00000)
   (pin PS2 (rotate -180) 5 5.60400 0.00000)
  )
  (image "CONN-SIL6_PORT A" (side front)
   (outline (rect TOP -1.37160 -1.37160 14.07160 1.37160))
   (pin PS0 (rotate -90) 0 0.00000 0.00000)
   (pin PS0 (rotate -90) 1 2.54000 0.00000)
   (pin PS0 (rotate -90) 2 5.08000 0.00000)
   (pin PS0 (rotate -90) 3 7.62000 0.00000)
   (pin PS0 (rotate -90) 4 10.16000 0.00000)
   (pin PS0 (rotate -90) 5 12.70000 0.00000)
  )
  (image "CONN-SIL8_PORT B" (side front)
   (outline (rect TOP -1.37160 -1.37160 19.15160 1.37160))
   (pin PS0 (rotate -270) 0 0.00000 0.00000)
   (pin PS0 (rotate -270) 1 2.54000 0.00000)
   (pin PS0 (rotate -270) 2 5.08000 0.00000)
   (pin PS0 (rotate -270) 3 7.62000 0.00000)
   (pin PS0 (rotate -270) 4 10.16000 0.00000)
   (pin PS0 (rotate -270) 5 12.70000 0.00000)
   (pin PS0 (rotate -270) 6 15.24000 0.00000)
   (pin PS0 (rotate -270) 7 17.78000 0.00000)
  )
  (image "CONN-SIL7_PORT C" (side front)
   (outline (rect TOP -1.37160 -1.37160 16.61160 1.37160))
   (pin PS0 (rotate -180) 0 0.00000 0.00000)
   (pin PS0 (rotate -180) 1 2.54000 0.00000)
   (pin PS0 (rotate -180) 2 5.08000 0.00000)
   (pin PS0 (rotate -180) 3 7.62000 0.00000)
   (pin PS0 (rotate -180) 4 10.16000 0.00000)
   (pin PS0 (rotate -180) 5 12.70000 0.00000)
   (pin PS0 (rotate -180) 6 15.24000 0.00000)
  )
  (image "CONN-SIL8_PORT D" (side front)
   (outline (rect TOP -1.37160 -1.37160 19.15160 1.37160))
   (pin PS0 (rotate 90) 0 0.00000 0.00000)
   (pin PS0 (rotate 90) 1 2.54000 0.00000)
   (pin PS0 (rotate 90) 2 5.08000 0.00000)
   (pin PS0 (rotate 90) 3 7.62000 0.00000)
   (pin PS0 (rotate 90) 4 10.16000 0.00000)
   (pin PS0 (rotate 90) 5 12.70000 0.00000)
   (pin PS0 (rotate 90) 6 15.24000 0.00000)
   (pin PS0 (rotate 90) 7 17.78000 0.00000)
  )
  (image "CONN-SIL3_PORT E" (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS0 (rotate -90) 0 0.00000 0.00000)
   (pin PS0 (rotate -90) 1 2.54000 0.00000)
   (pin PS0 (rotate -90) 2 5.08000 0.00000)
  )
  (image "SIL-156-02_PWR SCKT" (side front)
   (outline (rect TOP -2.51460 -2.97180 6.57860 4.85140))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 3.96240 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate -270) 0 0.00000 0.00000)
   (pin PS4 (rotate -270) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image "ELEC-RAD10_D5" (side front)
   (outline (rect TOP -1.37160 -2.64160 3.91160 2.64160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL6_ICSP CONNECTOR" (side front)
   (outline (rect TOP -1.37160 -1.37160 14.07160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image P1_LM7805 (side front)
   (outline (rect TOP -3.91160 -1.37160 3.91160 2.64160))
   (pin PS0 (rotate -90) 0 -2.54000 0.00000)
   (pin PS0 (rotate -90) 1 0.00000 0.00000)
   (pin PS0 (rotate -90) 2 2.54000 0.00000)
  )
  (image "XTAL18_CRYSTAL OSC" (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS4 (rotate -270) 0 0.00000 0.00000)
   (pin PS4 (rotate -270) 1 5.08000 0.00000)
  )
  (image CAP40M_C1 (side front)
   (outline (rect TOP -1.60160 -1.10160 5.60160 1.10160))
   (pin PS4 (rotate -270) 0 0.00000 0.00000)
   (pin PS4 (rotate -270) 1 4.00000 0.00000)
  )
  (image CAP40M_C2 (side front)
   (outline (rect TOP -1.60160 -1.10160 5.60160 1.10160))
   (pin PS4 (rotate -270) 0 0.00000 0.00000)
   (pin PS4 (rotate -270) 1 4.00000 0.00000)
  )
  (image CAP40M_C3 (side front)
   (outline (rect TOP -1.60160 -1.10160 5.60160 1.10160))
   (pin PS4 (rotate -180) 0 0.00000 0.00000)
   (pin PS4 (rotate -180) 1 4.00000 0.00000)
  )
  (image "ELEC-RAD35M_C4" (side front)
   (outline (rect TOP -3.07757 -5.02757 6.77757 4.82757))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 3.50000 0.00000)
  )
  (image "ELEC-RAD35M_C6" (side front)
   (outline (rect TOP -3.07757 -5.02757 6.77757 4.82757))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 3.50000 0.00000)
  )
  (image CAP40M_C7 (side front)
   (outline (rect TOP -1.60160 -1.10160 5.60160 1.10160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 4.00000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 3.81000 0 0))
   (shape (circle I1 3.81000 0 0))
   (shape (circle I2 3.81000 0 0))
   (shape (circle I3 3.81000 0 0))
   (shape (circle I4 3.81000 0 0))
   (shape (circle I5 3.81000 0 0))
   (shape (circle I6 3.81000 0 0))
   (shape (circle I7 3.81000 0 0))
   (shape (circle I8 3.81000 0 0))
   (shape (circle I9 3.81000 0 0))
   (shape (circle I10 3.81000 0 0))
   (shape (circle I11 3.81000 0 0))
   (shape (circle I12 3.81000 0 0))
   (shape (circle I13 3.81000 0 0))
   (shape (circle I14 3.81000 0 0))
   (shape (circle BOT 3.81000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 2.28600 0 0))
   (shape (circle I1 2.28600 0 0))
   (shape (circle I2 2.28600 0 0))
   (shape (circle I3 2.28600 0 0))
   (shape (circle I4 2.28600 0 0))
   (shape (circle I5 2.28600 0 0))
   (shape (circle I6 2.28600 0 0))
   (shape (circle I7 2.28600 0 0))
   (shape (circle I8 2.28600 0 0))
   (shape (circle I9 2.28600 0 0))
   (shape (circle I10 2.28600 0 0))
   (shape (circle I11 2.28600 0 0))
   (shape (circle I12 2.28600 0 0))
   (shape (circle I13 2.28600 0 0))
   (shape (circle I14 2.28600 0 0))
   (shape (circle BOT 2.28600 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00019"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-17 C1-1)
  )
  (net "#00047"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins R2-0 D5-0)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
    (pins PIC18F4550-11 PIC18F4550-30 J7-3 "PWR SCKT"-1 D5-1 "ICSP CONNECTOR"-2 LM7805-1
    C1-0 C2-1 C3-1 C4-1 C6-1 C7-0)
  )
  (net "MCLR"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-0 R1-0 "ICSP CONNECTOR"-0)
  )
  (net "OSC1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-12 "CRYSTAL OSC"-0 C2-0)
  )
  (net "OSC2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-13 "CRYSTAL OSC"-1 C3-0)
  )
  (net "RA0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-1 "PORT A"-5)
  )
  (net "RA1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-2 "PORT A"-4)
  )
  (net "RA2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-3 "PORT A"-3)
  )
  (net "RA3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-4 "PORT A"-2)
  )
  (net "RA4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-5 "PORT A"-1)
  )
  (net "RA5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-6 "PORT A"-0)
  )
  (net "RB0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-32 "PORT B"-7)
  )
  (net "RB1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-33 "PORT B"-6)
  )
  (net "RB2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-34 "PORT B"-5)
  )
  (net "RB3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-35 "PORT B"-4)
  )
  (net "RB4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-36 "PORT B"-3)
  )
  (net "RB5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-37 "PORT B"-2)
  )
  (net "RB6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-38 "PORT B"-1 "ICSP CONNECTOR"-4)
  )
  (net "RB7"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-39 "PORT B"-0 "ICSP CONNECTOR"-3)
  )
  (net "RC0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-14 "PORT C"-6)
  )
  (net "RC1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-15 "PORT C"-5)
  )
  (net "RC2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-16 "PORT C"-4)
  )
  (net "RC3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins J7-2)
  )
  (net "RC4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-22 J7-1 "PORT C"-3)
  )
  (net "RC5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-23 "PORT C"-2)
  )
  (net "RC6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-24 "PORT C"-1)
  )
  (net "RC7"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-25 "PORT C"-0)
  )
  (net "RD0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-18 "PORT D"-7)
  )
  (net "RD1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-19 "PORT D"-6)
  )
  (net "RD2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-20 "PORT D"-5)
  )
  (net "RD3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-21 "PORT D"-4)
  )
  (net "RD4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-26 "PORT D"-3)
  )
  (net "RD5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-27 "PORT D"-2)
  )
  (net "RD6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-28)
  )
  (net "RD7"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-29 "PORT D"-0)
  )
  (net "RE0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-7 "PORT E"-2)
  )
  (net "RE1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-8 "PORT E"-1)
  )
  (net "RE2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins PIC18F4550-9 "PORT E"-0)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
    (pins PIC18F4550-10 PIC18F4550-31 J7-0 "PWR SCKT"-0 R1-1 R2-1 "ICSP CONNECTOR"-1 LM7805-0
    LM7805-2 C4-0 C6-0 C7-1)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 1.27000)
    (clearance 0.63500)
    (clearance 0.63500 (type wire_via))
    (clearance 0.63500 (type wire_smd))
    (clearance 0.63500 (type wire_pin))
    (clearance 0.63500 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00019"
   "#00047"
   "MCLR"
   "OSC1"
   "OSC2"
   "RA0"
   "RA1"
   "RA2"
   "RA3"
   "RA4"
   "RA5"
   "RB0"
   "RB1"
   "RB2"
   "RB3"
   "RB4"
   "RB5"
   "RB6"
   "RB7"
   "RC0"
   "RC1"
   "RC2"
   "RC3"
   "RC4"
   "RC5"
   "RC6"
   "RC7"
   "RD0"
   "RD1"
   "RD2"
   "RD3"
   "RD4"
   "RD5"
   "RD6"
   "RD7"
   "RE0"
   "RE1"
   "RE2"
   "{NC}"
   "{VOID}"
   (rule
    (width 1.27000)
    (clearance 0.63500)
    (clearance 0.63500 (type wire_via))
    (clearance 0.63500 (type wire_smd))
    (clearance 0.63500 (type wire_pin))
    (clearance 0.63500 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
