Active-HDL 9.1.2353.4205  2014-10-12 20:33:01

Elaboration top modules:
Architecture                  RTL(A1_CPU)


------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------
A1_CPU   | RTL          | a1_cpu  |      | 9.1.2353.4205  (Windows) | -dbg
------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------
standard                | std     |      |                          | <unavailable>
TEXTIO                  | std     |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_1164          | ieee    |      | 9.1.2353.4205  (Windows) |  -2008
NUMERIC_STD             | ieee    |      | 9.1.2353.4205  (Windows) |  -2008
DE2_115                 | a1_cpu  |      | 9.1.2353.4205  (Windows) | -dbg
NUMERIC_BIT             | ieee    |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_arith         | ieee    |      | 9.1.2353.4205  (Windows) | 
ATESTS                  | a1_cpu  |      | 9.1.2353.4205  (Windows) | -dbg
STD_LOGIC_TEXTIO        | ieee    |      | 9.1.2353.4205  (Windows) | 
UTILS                   | a1_cpu  |      | 9.1.2353.4205  (Windows) | -dbg
A0                      | a1_cpu  |      | 9.1.2353.4205  (Windows) | -dbg
------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------
a1_cpu                  | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
------------------------------------------------------------------------------------------


Simulation Options: asim -relax -O5 +access +r +m+A1_CPU A1_CPU RTL

