Reading pref.tcl

# 2021.2

# vsim -postsimdataflow -debugdb -c -voptargs="+acc" tb -do "../testpy/modelsim_framework.do" 
# Start time: 11:39:26 on Mar 27,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.regfile(structural)#1
# Loading work.decode5to1(structure)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1_32(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.addsub_n(structural)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.halfadder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.and_n(structural)#1
# Loading work.or_n(structural)#1
# Loading work.inv_n(structural)#1
# Loading work.xor_n(structural)#1
# Loading work.equalzero(dataflow)#1
# Loading work.barrelshifter(mixed)#1
# Loading work.mux32t1_8(dataflow)#1
# Loading work.control(structural)#1
# Loading work.fetch(structural)#1
# Loading work.pc(structural)#1
# Loading work.bit16_32(dataflow)#1
# Loading work.mux2t1_n(structural)#2
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do ../testpy/modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/X_ALU/MUX_Op
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/X_RegFile/MUX2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/X_RegFile/MUX1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb/MyMips/X_ALU/MUX_Op
# ** Note: Data structure takes 30804904 bytes of memory
#          Process time 0.35 seconds
#          stop
#    Time: 8480 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/internal/testpy/tb.vhd line 146
# Stopped at /home/abeinder/CPRE381/CPRE381-Project1/Project/cpre381-toolflow/internal/testpy/tb.vhd line 146
# End time: 11:39:28 on Mar 27,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
