<stg><name>hfilt</name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
entry:22 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="44">
<![CDATA[
entry:23 %p_in_data = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_data"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="44">
<![CDATA[
entry:24 %p_in_keep = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_keep"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="44">
<![CDATA[
entry:25 %p_in_strb = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_strb"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="44">
<![CDATA[
entry:26 %p_in_user = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_user"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="44">
<![CDATA[
entry:27 %p_in_last = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_last"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="44">
<![CDATA[
entry:28 %p_in_id = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_id"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="44">
<![CDATA[
entry:29 %p_in_dest = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="p_in_dest"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="32">
<![CDATA[
entry:30 %trunc_ln55 = trunc i32 %p_in_data

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
entry:36 %select_order_load = load i8 %select_order

]]></Node>
<StgValue><ssdm name="select_order_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:40 %select_ln58_3 = select i1 %p_in_user, i8 0, i8 %select_order_load

]]></Node>
<StgValue><ssdm name="select_ln58_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
entry:41 %zext_ln67 = zext i8 %select_ln58_3

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %hfilt_stream_stream_axis_0_selection_2_addr = getelementptr i2 %hfilt_stream_stream_axis_0_selection_2, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %hfilt_stream_stream_axis_0_selection_1_addr = getelementptr i2 %hfilt_stream_stream_axis_0_selection_1, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %hfilt_stream_stream_axis_0_selection_addr = getelementptr i2 %hfilt_stream_stream_axis_0_selection, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2">
<![CDATA[
entry:45 %hfilt_stream_stream_axis_0_selection_2_load = load i2 %hfilt_stream_stream_axis_0_selection_2_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_2_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2">
<![CDATA[
entry:59 %hfilt_stream_stream_axis_0_selection_1_load = load i2 %hfilt_stream_stream_axis_0_selection_1_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2">
<![CDATA[
entry:60 %hfilt_stream_stream_axis_0_selection_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_load_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:105 %icmp_ln147 = icmp_eq  i8 %select_ln58_3, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:106 %add_ln153 = add i8 %select_ln58_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:107 %select_ln147 = select i1 %icmp_ln147, i8 0, i8 %add_ln153

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx3816.exit31_ifconv:109 %or_ln55 = or i1 %p_in_last, i1 %p_in_user

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:112 %select_ln55_2 = select i1 %p_in_last, i8 %select_ln147, i8 0

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:116 %br_ln55 = br i1 %or_ln55, void %if.end419.new.critedge, void %mergeST12

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST12:0 %store_ln62 = store i8 %select_ln55_2, i8 %select_order

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_in_user" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
entry:34 %x_load = load i16 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_in_user" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
entry:35 %select_active_order_load = load i8 %select_active_order

]]></Node>
<StgValue><ssdm name="select_active_order_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:38 %select_ln58_1 = select i1 %p_in_user, i16 0, i16 %x_load

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:39 %select_ln58_2 = select i1 %p_in_user, i8 0, i8 %select_active_order_load

]]></Node>
<StgValue><ssdm name="select_ln58_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2">
<![CDATA[
entry:45 %hfilt_stream_stream_axis_0_selection_2_load = load i2 %hfilt_stream_stream_axis_0_selection_2_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_2_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="16">
<![CDATA[
entry:46 %zext_ln67_1 = zext i16 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %hfilt_stream_stream_axis_0_buffer_2_addr = getelementptr i24 %hfilt_stream_stream_axis_0_buffer_2, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %hfilt_stream_stream_axis_0_buffer_1_addr = getelementptr i24 %hfilt_stream_stream_axis_0_buffer_1, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %hfilt_stream_stream_axis_0_buffer_addr = getelementptr i24 %hfilt_stream_stream_axis_0_buffer, i64 0, i64 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="11">
<![CDATA[
entry:50 %hfilt_stream_stream_axis_0_buffer_2_load = load i11 %hfilt_stream_stream_axis_0_buffer_2_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="11">
<![CDATA[
entry:51 %hfilt_stream_stream_axis_0_buffer_1_load = load i11 %hfilt_stream_stream_axis_0_buffer_1_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="11">
<![CDATA[
entry:52 %hfilt_stream_stream_axis_0_buffer_load = load i11 %hfilt_stream_stream_axis_0_buffer_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
entry:54 %zext_ln67_2 = zext i8 %select_ln58_2

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %hfilt_stream_stream_axis_0_selection_2_addr_1 = getelementptr i2 %hfilt_stream_stream_axis_0_selection_2, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_2_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %hfilt_stream_stream_axis_0_selection_1_addr_1 = getelementptr i2 %hfilt_stream_stream_axis_0_selection_1, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_1_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %hfilt_stream_stream_axis_0_selection_addr_1 = getelementptr i2 %hfilt_stream_stream_axis_0_selection, i64 0, i64 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2">
<![CDATA[
entry:58 %hfilt_stream_stream_axis_0_selection_load = load i2 %hfilt_stream_stream_axis_0_selection_addr_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2">
<![CDATA[
entry:59 %hfilt_stream_stream_axis_0_selection_1_load = load i2 %hfilt_stream_stream_axis_0_selection_1_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_1_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2">
<![CDATA[
entry:60 %hfilt_stream_stream_axis_0_selection_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2">
<![CDATA[
entry:61 %hfilt_stream_stream_axis_0_selection_1_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_1_addr_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_1_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2">
<![CDATA[
entry:62 %hfilt_stream_stream_axis_0_selection_2_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_2_addr_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_2_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
entry19:1 %switch_ln75 = switch i2 %hfilt_stream_stream_axis_0_selection_load_1, void %arrayidx3816.case.2, i2 0, void %arrayidx3816.case.0, i2 1, void %arrayidx3816.case.1

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx3816.case.1:0 %store_ln75 = store i24 %trunc_ln55, i11 %hfilt_stream_stream_axis_0_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3816.case.1:1 %br_ln75 = br void %arrayidx3816.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx3816.case.0:0 %store_ln75 = store i24 %trunc_ln55, i11 %hfilt_stream_stream_axis_0_buffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3816.case.0:1 %br_ln75 = br void %arrayidx3816.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load_1" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="24" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx3816.case.2:0 %store_ln75 = store i24 %trunc_ln55, i11 %hfilt_stream_stream_axis_0_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load_1" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3816.case.2:1 %br_ln75 = br void %arrayidx3816.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:97 %tmp_18 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %select_ln58_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx3816.exit31_ifconv:98 %icmp_ln119 = icmp_eq  i15 %tmp_18, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_in_last" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx3816.exit31_ifconv:108 %add_ln157 = add i16 %select_ln58_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx3816.exit31_ifconv:111 %select_ln55_1 = select i1 %p_in_last, i16 0, i16 %add_ln157

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:113 %icmp_ln159 = icmp_eq  i8 %select_ln58_2, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:114 %add_ln165 = add i8 %select_ln58_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:115 %select_ln159 = select i1 %icmp_ln159, i8 0, i8 %add_ln165

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end419.new.critedge:0 %store_ln61 = store i8 %select_ln159, i8 %select_active_order

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.end419.new.critedge:1 %store_ln60 = store i16 %select_ln55_1, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
if.end419.new.critedge:2 %br_ln0 = br void %if.end419.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST12:1 %store_ln61 = store i8 %select_ln159, i8 %select_active_order

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST12:2 %store_ln60 = store i16 %select_ln55_1, i16 %x

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="11">
<![CDATA[
entry:50 %hfilt_stream_stream_axis_0_buffer_2_load = load i11 %hfilt_stream_stream_axis_0_buffer_2_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_2_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="11">
<![CDATA[
entry:51 %hfilt_stream_stream_axis_0_buffer_1_load = load i11 %hfilt_stream_stream_axis_0_buffer_1_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_1_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="11">
<![CDATA[
entry:52 %hfilt_stream_stream_axis_0_buffer_load = load i11 %hfilt_stream_stream_axis_0_buffer_addr

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_buffer_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="24" op_8_bw="2">
<![CDATA[
entry:53 %tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.3i24.i24.i2, i2 0, i24 %hfilt_stream_stream_axis_0_buffer_2_load, i2 1, i24 %hfilt_stream_stream_axis_0_buffer_1_load, i2 2, i24 %hfilt_stream_stream_axis_0_buffer_load, i24 0, i2 %hfilt_stream_stream_axis_0_selection_2_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2">
<![CDATA[
entry:58 %hfilt_stream_stream_axis_0_selection_load = load i2 %hfilt_stream_stream_axis_0_selection_addr_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2">
<![CDATA[
entry:61 %hfilt_stream_stream_axis_0_selection_1_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_1_addr_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_1_load_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2">
<![CDATA[
entry:62 %hfilt_stream_stream_axis_0_selection_2_load_1 = load i2 %hfilt_stream_stream_axis_0_selection_2_addr_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_selection_2_load_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
entry:63 %switch_ln67 = switch i2 %hfilt_stream_stream_axis_0_selection_load, void %branch8, i2 0, void %branch6, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln67"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch7:0 %store_ln67 = store i24 %tmp, i24 %hfilt_stream_stream_axis_0_active_pixels_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch7:1 %store_ln73 = store i24 %trunc_ln55, i24 %hfilt_stream_stream_axis_0_active_pixels_6_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln0 = br void %entry19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch6:0 %store_ln67 = store i24 %tmp, i24 %hfilt_stream_stream_axis_0_active_pixels_0

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch6:1 %store_ln73 = store i24 %trunc_ln55, i24 %hfilt_stream_stream_axis_0_active_pixels_6_0

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch6:2 %br_ln0 = br void %entry19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch8:0 %store_ln67 = store i24 %tmp, i24 %hfilt_stream_stream_axis_0_active_pixels

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch8:1 %store_ln73 = store i24 %trunc_ln55, i24 %hfilt_stream_stream_axis_0_active_pixels_6

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln0 = br void %entry19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="2" op_2_bw="24" op_3_bw="2" op_4_bw="24" op_5_bw="2" op_6_bw="24" op_7_bw="24" op_8_bw="2">
<![CDATA[
entry19:0 %tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.3i24.i24.i2, i2 0, i24 %hfilt_stream_stream_axis_0_buffer_2_load, i2 1, i24 %hfilt_stream_stream_axis_0_buffer_1_load, i2 2, i24 %hfilt_stream_stream_axis_0_buffer_load, i24 0, i2 %hfilt_stream_stream_axis_0_selection_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx3816.exit:2 %switch_ln70 = switch i2 %hfilt_stream_stream_axis_0_selection_load, void %branch5, i2 0, void %branch3, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln70"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch4:0 %store_ln70 = store i24 %tmp_1, i24 %hfilt_stream_stream_axis_0_active_pixels_5_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln70 = br void %arrayidx3816.exit31_ifconv

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch3:0 %store_ln70 = store i24 %tmp_1, i24 %hfilt_stream_stream_axis_0_active_pixels_5_0

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln70 = br void %arrayidx3816.exit31_ifconv

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
branch5:0 %store_ln70 = store i24 %tmp_1, i24 %hfilt_stream_stream_axis_0_active_pixels_5

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hfilt_stream_stream_axis_0_selection_load" val="!0"/>
<literal name="hfilt_stream_stream_axis_0_selection_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln70 = br void %arrayidx3816.exit31_ifconv

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="24">
<![CDATA[
arrayidx3816.exit:0 %trunc_ln85 = trunc i24 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="8">
<![CDATA[
arrayidx3816.exit:1 %zext_ln70 = zext i8 %trunc_ln85

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:0 %hfilt_stream_stream_axis_0_active_pixels_0_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_0

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_0_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:1 %hfilt_stream_stream_axis_0_active_pixels_1_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_1_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:2 %hfilt_stream_stream_axis_0_active_pixels_load = load i24 %hfilt_stream_stream_axis_0_active_pixels

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:3 %tmp_3 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_load, i2 %hfilt_stream_stream_axis_0_selection_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="24">
<![CDATA[
arrayidx3816.exit31_ifconv:4 %trunc_ln81 = trunc i24 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:5 %zext_ln83 = zext i8 %trunc_ln81

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:6 %hfilt_stream_stream_axis_0_active_pixels_5_0_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_5_0

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_5_0_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:7 %hfilt_stream_stream_axis_0_active_pixels_5_1_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_5_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_5_1_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:8 %hfilt_stream_stream_axis_0_active_pixels_5_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_5

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_5_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:9 %tmp_4 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_5_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_load, i2 %hfilt_stream_stream_axis_0_selection_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="24">
<![CDATA[
arrayidx3816.exit31_ifconv:10 %trunc_ln83 = trunc i24 %tmp_4

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:11 %zext_ln84 = zext i8 %trunc_ln83

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:12 %tmp_5 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_5_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_5_load, i2 %hfilt_stream_stream_axis_0_selection_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="24">
<![CDATA[
arrayidx3816.exit31_ifconv:13 %trunc_ln84 = trunc i24 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:19 %hfilt_stream_stream_axis_0_active_pixels_6_0_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_6_0

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_6_0_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:20 %hfilt_stream_stream_axis_0_active_pixels_6_1_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_6_1

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_6_1_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
arrayidx3816.exit31_ifconv:21 %hfilt_stream_stream_axis_0_active_pixels_6_load = load i24 %hfilt_stream_stream_axis_0_active_pixels_6

]]></Node>
<StgValue><ssdm name="hfilt_stream_stream_axis_0_active_pixels_6_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:22 %tmp_6 = mux i24 @_ssdm_op_Mux.ap_auto.3i24.i2, i24 %hfilt_stream_stream_axis_0_active_pixels_6_0_load, i24 %hfilt_stream_stream_axis_0_active_pixels_6_1_load, i24 %hfilt_stream_stream_axis_0_active_pixels_6_load, i2 %hfilt_stream_stream_axis_0_selection_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="24">
<![CDATA[
arrayidx3816.exit31_ifconv:23 %trunc_ln87 = trunc i24 %tmp_6

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx3816.exit31_ifconv:25 %add_ln83_1 = add i9 %zext_ln70, i9 %zext_ln84

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="9">
<![CDATA[
arrayidx3816.exit31_ifconv:26 %zext_ln83_2 = zext i9 %add_ln83_1

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:27 %add_ln83 = add i10 %zext_ln83_2, i10 %zext_ln83

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:36 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_3, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:37 %zext_ln94_1 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:38 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_4, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:39 %zext_ln95_2 = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln95_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:40 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_5, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:46 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_1, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:47 %zext_ln98 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:48 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx3816.exit31_ifconv:50 %add_ln94_1 = add i9 %zext_ln98, i9 %zext_ln95_2

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="9">
<![CDATA[
arrayidx3816.exit31_ifconv:51 %zext_ln94 = zext i9 %add_ln94_1

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:52 %add_ln94 = add i10 %zext_ln94, i10 %zext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:61 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:62 %zext_ln104_1 = zext i8 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:63 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:64 %zext_ln105_2 = zext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:65 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_5, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:71 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:72 %zext_ln108 = zext i8 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:73 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx3816.exit31_ifconv:75 %add_ln104_1 = add i9 %zext_ln108, i9 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="9">
<![CDATA[
arrayidx3816.exit31_ifconv:76 %zext_ln104 = zext i9 %add_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:77 %add_ln104 = add i10 %zext_ln104, i10 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:14 %zext_ln84_1 = zext i8 %trunc_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:15 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln84, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:16 %zext_ln84_2 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:17 %add_ln84 = add i11 %zext_ln84_2, i11 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:18 %zext_ln87 = zext i11 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:24 %zext_ln83_1 = zext i8 %trunc_ln87

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:28 %zext_ln84_3 = zext i10 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:29 %sub_ln84 = sub i12 %zext_ln87, i12 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="sub_ln84"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:30 %sub_ln86 = sub i12 %sub_ln84, i12 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="sub_ln86"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:31 %empty_14 = trunc i12 %sub_ln86

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:32 %abscond = icmp_sgt  i12 %sub_ln86, i12 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:41 %zext_ln95_3 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln95_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:42 %and_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_9, i2 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:43 %zext_ln95 = zext i10 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:44 %add_ln95 = add i11 %zext_ln95, i11 %zext_ln95_3

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:45 %zext_ln96 = zext i11 %add_ln95

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:49 %zext_ln94_2 = zext i8 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln94_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:53 %zext_ln95_1 = zext i10 %add_ln94

]]></Node>
<StgValue><ssdm name="zext_ln95_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:54 %sub_ln95 = sub i12 %zext_ln96, i12 %zext_ln95_1

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:55 %sub_ln97 = sub i12 %sub_ln95, i12 %zext_ln94_2

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:56 %empty_16 = trunc i12 %sub_ln97

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:57 %abscond10 = icmp_sgt  i12 %sub_ln97, i12 0

]]></Node>
<StgValue><ssdm name="abscond10"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:66 %zext_ln105_3 = zext i8 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln105_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
arrayidx3816.exit31_ifconv:67 %and_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_12, i2 0

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:68 %zext_ln105 = zext i10 %and_ln1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:69 %add_ln105 = add i11 %zext_ln105, i11 %zext_ln105_3

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:70 %zext_ln106 = zext i11 %add_ln105

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:74 %zext_ln104_2 = zext i8 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="10">
<![CDATA[
arrayidx3816.exit31_ifconv:78 %zext_ln105_1 = zext i10 %add_ln104

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:79 %sub_ln105 = sub i12 %zext_ln106, i12 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="sub_ln105"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:80 %sub_ln107 = sub i12 %sub_ln105, i12 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:81 %empty_18 = trunc i12 %sub_ln107

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3816.exit31_ifconv:82 %abscond13 = icmp_sgt  i12 %sub_ln107, i12 0

]]></Node>
<StgValue><ssdm name="abscond13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln23"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln23"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %src_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %dst_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:19 %specmemcore_ln39 = specmemcore void @_ssdm_op_SpecMemCore, i24 %hfilt_stream_stream_axis_0_buffer_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln39"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i24 %hfilt_stream_stream_axis_0_buffer_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln40"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln41 = specmemcore void @_ssdm_op_SpecMemCore, i24 %hfilt_stream_stream_axis_0_buffer, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln41"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:31 %specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln58"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:32 %specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %src_V_data_V, i4 %src_V_keep_V, i4 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln58"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_in_user" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
entry:33 %y_load = load i16 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:37 %select_ln58 = select i1 %p_in_user, i16 0, i16 %y_load

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="abscond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:33 %empty_15 = sub i11 0, i11 %empty_14

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:34 %red_sum = select i1 %abscond, i11 %empty_14, i11 %empty_15

]]></Node>
<StgValue><ssdm name="red_sum"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:35 %trunc_ln111 = trunc i11 %red_sum

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="abscond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:58 %empty_17 = sub i11 0, i11 %empty_16

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:59 %green_sum = select i1 %abscond10, i11 %empty_16, i11 %empty_17

]]></Node>
<StgValue><ssdm name="green_sum"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:60 %trunc_ln112 = trunc i11 %green_sum

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="abscond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:83 %empty_19 = sub i11 0, i11 %empty_18

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:84 %blue_sum = select i1 %abscond13, i11 %empty_18, i11 %empty_19

]]></Node>
<StgValue><ssdm name="blue_sum"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="11">
<![CDATA[
arrayidx3816.exit31_ifconv:85 %trunc_ln113 = trunc i11 %blue_sum

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:86 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %red_sum, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx3816.exit31_ifconv:87 %icmp_ln111 = icmp_ne  i3 %tmp_15, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:88 %red = select i1 %icmp_ln111, i8 255, i8 %trunc_ln111

]]></Node>
<StgValue><ssdm name="red"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:89 %tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %green_sum, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx3816.exit31_ifconv:90 %icmp_ln112 = icmp_ne  i3 %tmp_16, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:91 %green = select i1 %icmp_ln112, i8 255, i8 %trunc_ln112

]]></Node>
<StgValue><ssdm name="green"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:92 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %blue_sum, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx3816.exit31_ifconv:93 %icmp_ln113 = icmp_ne  i3 %tmp_17, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:94 %blue = select i1 %icmp_ln113, i8 255, i8 %trunc_ln113

]]></Node>
<StgValue><ssdm name="blue"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
arrayidx3816.exit31_ifconv:95 %dn = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %blue, i8 %green, i8 %red

]]></Node>
<StgValue><ssdm name="dn"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="24">
<![CDATA[
arrayidx3816.exit31_ifconv:96 %zext_ln116 = zext i24 %dn

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:99 %tmp_19 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %select_ln58, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx3816.exit31_ifconv:100 %icmp_ln119_1 = icmp_eq  i15 %tmp_19, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx3816.exit31_ifconv:101 %or_ln119 = or i1 %icmp_ln119, i1 %icmp_ln119_1

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx3816.exit31_ifconv:102 %dn_3 = select i1 %or_ln119, i32 %p_in_data, i32 %zext_ln116

]]></Node>
<StgValue><ssdm name="dn_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
arrayidx3816.exit31_ifconv:103 %write_ln129 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %dn_3, i4 %p_in_keep, i4 %p_in_strb, i1 %p_in_user, i1 %p_in_last, i1 %p_in_id, i1 %p_in_dest

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_in_last" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx3816.exit31_ifconv:104 %add_ln146 = add i16 %select_ln58, i16 1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx3816.exit31_ifconv:110 %select_ln55 = select i1 %p_in_last, i16 %add_ln146, i16 0

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST12:3 %store_ln60 = store i16 %select_ln55, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
mergeST12:4 %br_ln0 = br void %if.end419.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="232" st_id="7" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
arrayidx3816.exit31_ifconv:103 %write_ln129 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %dst_V_data_V, i4 %dst_V_keep_V, i4 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, i32 %dn_3, i4 %p_in_keep, i4 %p_in_strb, i1 %p_in_user, i1 %p_in_last, i1 %p_in_id, i1 %p_in_dest

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0">
<![CDATA[
if.end419.new:0 %ret_ln168 = ret

]]></Node>
<StgValue><ssdm name="ret_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
