0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys.v,1628898449,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/Scan_annealing.v,,clock_scan_sys,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys_clk_wiz.v,1628898448,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys.v,,clock_scan_sys_clk_wiz,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase2_main_SIM.v,1628547254,verilog,,,,testcase2_main_SIM,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase3_annealing_SIM.v,1628894328,verilog,,,,testcase3_annealing_SIM,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/Scan_annealing.v,1628900205,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase3_annealing.v,,scan_annealing,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/scan_module.v,1628811780,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase2_main.v,,scan_module,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase2_main.v,1628814058,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase2_main_SIM.v,,testcase2_main,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase3_annealing.v,1628900056,verilog,,C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase3_annealing_SIM.v,,testcase3_annealing,,,../../../../Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys,,,,,
