/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Sep  3 03:07:41 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_INT_PER_H__
#define BCHP_INT_PER_H__

/***************************************************************************
 *INT_PER - PER Interrupt Control Block Registers
 ***************************************************************************/
#define BCHP_INT_PER_REVID                       0x03c00000 /* Revision ID Register */
#define BCHP_INT_PER_TIMER_CONTROL               0x03c00010 /* Timer Control Register */
#define BCHP_INT_PER_DocsisIRQMASK0              0x03c00014 /* Docsis Interrupt Mask Register0 */
#define BCHP_INT_PER_DocsisIRQSTATUS0            0x03c00018 /* Docsis Interrupt Status Register0 */
#define BCHP_INT_PER_DocsisIRQMASK1              0x03c0001c /* Docsis Interrupt Mask Register1 */
#define BCHP_INT_PER_DocsisIRQSTATUS1            0x03c00020 /* Docsis Interrupt Status Register1 */
#define BCHP_INT_PER_DocsisIRQMASK2              0x03c00024 /* Docsis Interrupt Mask Register2 */
#define BCHP_INT_PER_DocsisIRQSTATUS2            0x03c00028 /* Docsis Interrupt Status Register2 */
#define BCHP_INT_PER_RESERVED_1                  0x03c0002c /* Reserved */
#define BCHP_INT_PER_PeriphIRQMASK0              0x03c00030 /* Periph Interrupt Mask Register0 */
#define BCHP_INT_PER_PeriphIRQSTATUS0            0x03c00034 /* Periph Interrupt Status Register0 */
#define BCHP_INT_PER_PeriphIRQMASK1              0x03c00038 /* Periph Interrupt Mask Register1 */
#define BCHP_INT_PER_PeriphIRQSTATUS1            0x03c0003c /* Periph Interrupt Status Register1 */
#define BCHP_INT_PER_PeriphIRQMASK2              0x03c00040 /* Periph Interrupt Mask Register2 */
#define BCHP_INT_PER_PeriphIRQSTATUS2            0x03c00044 /* Periph Interrupt Status Register2 */
#define BCHP_INT_PER_PeriphIRQMASK3              0x03c00048 /* Periph Interrupt Mask Register3 */
#define BCHP_INT_PER_PeriphIRQSTATUS3            0x03c0004c /* Periph Interrupt Status Register3 */
#define BCHP_INT_PER_IOPIRQMASK0                 0x03c00050 /* IOP Interrupt Mask Register0 */
#define BCHP_INT_PER_IOPIRQSTATUS0               0x03c00054 /* IOP Interrupt Status Register0 */
#define BCHP_INT_PER_IOPIRQMASK1                 0x03c00058 /* IOP Interrupt Mask Register1 */
#define BCHP_INT_PER_IOPIRQSTATUS1               0x03c0005c /* IOP Interrupt Status Register1 */
#define BCHP_INT_PER_DocsisIRQSense              0x03c00060 /* Docsis Interrupt Sense Register for Irq Bits[31:0] */
#define BCHP_INT_PER_PeriphIRQSense              0x03c00064 /* Periph Interrupt Sense Register  for Irq Bits[31:0] */
#define BCHP_INT_PER_IOPIRQSense                 0x03c00068 /* IOP Interrupt Sense Register */
#define BCHP_INT_PER_EXT0IRQCONTROL              0x03c0006c /* External Interrupt Configuration Register 0 */
#define BCHP_INT_PER_RESERVED_70                 0x03c00070 /* Reserved */
#define BCHP_INT_PER_EXT1IRQCONTROL              0x03c00074 /* External Interrupt Configuration Register 1 */
#define BCHP_INT_PER_IRQOutMask                  0x03c00078 /* Interrupt Out Mask Register */
#define BCHP_INT_PER_DIAGSELCONTROL              0x03c0007c /* Diagnostic Select Control Register */
#define BCHP_INT_PER_DIAGREADBACK                0x03c00080 /* Diagnostic Readback Register */
#define BCHP_INT_PER_DIAGREADBACKHI              0x03c00084 /* Diagnostic High Readback Register */
#define BCHP_INT_PER_DIAGMISCCONTROL             0x03c00088 /* Miscellaneous Control Register */
#define BCHP_INT_PER_SOFTRESETB_LO               0x03c0008c /* Soft ResetB Register Lo */
#define BCHP_INT_PER_SOFTRESETB_HI               0x03c00090 /* Soft ResetB Register Hi */
#define BCHP_INT_PER_SOFTRESET                   0x03c00094 /* Soft Reset Register */
#define BCHP_INT_PER_EXTIRQMUXSEL0               0x03c00098 /* ExtIrq Mux select */
#define BCHP_INT_PER_IntPeriphIRQSTATUS          0x03c0009c /* Internal Periph IRQ Status Register */
#define BCHP_INT_PER_IntPeriphIRQMASK            0x03c000a0 /* Internal Periph IRQ Mask Register */
#define BCHP_INT_PER_RESERVED_2                  0x03c000a4 /* Reserved */
#define BCHP_INT_PER_RESERVED_3                  0x03c000a8 /* Reserved */
#define BCHP_INT_PER_RESERVED_4                  0x03c000ac /* Reserved */
#define BCHP_INT_PER_RESERVED_5                  0x03c000b0 /* Reserved */
#define BCHP_INT_PER_RESERVED_6                  0x03c000b4 /* Reserved */
#define BCHP_INT_PER_RESERVED_7                  0x03c000b8 /* Reserved */
#define BCHP_INT_PER_SOFTNOWATCHDOGRESETB        0x03c000bc /* Soft No Watchdog ResetB Register */

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* INT_PER :: REVID :: CHIPID [31:16] */
#define BCHP_INT_PER_REVID_CHIPID_MASK                             0xffff0000
#define BCHP_INT_PER_REVID_CHIPID_SHIFT                            16
#define BCHP_INT_PER_REVID_CHIPID_DEFAULT                          0x00007145

/* INT_PER :: REVID :: REVID [15:00] */
#define BCHP_INT_PER_REVID_REVID_MASK                              0x0000ffff
#define BCHP_INT_PER_REVID_REVID_SHIFT                             0
#define BCHP_INT_PER_REVID_REVID_DEFAULT                           0x00000000

/***************************************************************************
 *TIMER_CONTROL - Timer Control Register
 ***************************************************************************/
/* INT_PER :: TIMER_CONTROL :: reserved0 [31:01] */
#define BCHP_INT_PER_TIMER_CONTROL_reserved0_MASK                  0xfffffffe
#define BCHP_INT_PER_TIMER_CONTROL_reserved0_SHIFT                 1

/* INT_PER :: TIMER_CONTROL :: SoftRst [00:00] */
#define BCHP_INT_PER_TIMER_CONTROL_SoftRst_MASK                    0x00000001
#define BCHP_INT_PER_TIMER_CONTROL_SoftRst_SHIFT                   0
#define BCHP_INT_PER_TIMER_CONTROL_SoftRst_DEFAULT                 0x00000000

/***************************************************************************
 *DocsisIRQMASK0 - Docsis Interrupt Mask Register0
 ***************************************************************************/
/* INT_PER :: DocsisIRQMASK0 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_PER_DocsisIRQMASK0_USMAC20_UTP_IRQ_MASK           0x80000000
#define BCHP_INT_PER_DocsisIRQMASK0_USMAC20_UTP_IRQ_SHIFT          31
#define BCHP_INT_PER_DocsisIRQMASK0_USMAC20_UTP_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK0 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_PER_DocsisIRQMASK0_USMAC20_MAC_IRQ_MASK           0x40000000
#define BCHP_INT_PER_DocsisIRQMASK0_USMAC20_MAC_IRQ_SHIFT          30
#define BCHP_INT_PER_DocsisIRQMASK0_USMAC20_MAC_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK0 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_PER_DocsisIRQMASK0_U3MAC_MAC_IRQA_MASK            0x20000000
#define BCHP_INT_PER_DocsisIRQMASK0_U3MAC_MAC_IRQA_SHIFT           29
#define BCHP_INT_PER_DocsisIRQMASK0_U3MAC_MAC_IRQA_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_PER_DocsisIRQMASK0_U3MAC_MAC_IRQB_MASK            0x10000000
#define BCHP_INT_PER_DocsisIRQMASK0_U3MAC_MAC_IRQB_SHIFT           28
#define BCHP_INT_PER_DocsisIRQMASK0_U3MAC_MAC_IRQB_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSWFE_MICRO_IRQ_MASK           0x08000000
#define BCHP_INT_PER_DocsisIRQMASK0_DSWFE_MICRO_IRQ_SHIFT          27
#define BCHP_INT_PER_DocsisIRQMASK0_DSWFE_MICRO_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_CPU_IRQ_MASK              0x04000000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_CPU_IRQ_SHIFT             26
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_CPU_IRQ_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_PCI_IRQ_MASK              0x02000000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_PCI_IRQ_SHIFT             25
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_PCI_IRQ_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_AP_IRQ_MASK               0x01000000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_AP_IRQ_SHIFT              24
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_AP_IRQ_DEFAULT            0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_MICRO_IRQ_MASK            0x00800000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_MICRO_IRQ_SHIFT           23
#define BCHP_INT_PER_DocsisIRQMASK0_DSTA_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTB_MICRO_IRQ_MASK            0x00400000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTB_MICRO_IRQ_SHIFT           22
#define BCHP_INT_PER_DocsisIRQMASK0_DSTB_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTC_MICRO_IRQ_MASK            0x00200000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTC_MICRO_IRQ_SHIFT           21
#define BCHP_INT_PER_DocsisIRQMASK0_DSTC_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_PER_DocsisIRQMASK0_DSTD_MICRO_IRQ_MASK            0x00100000
#define BCHP_INT_PER_DocsisIRQMASK0_DSTD_MICRO_IRQ_SHIFT           20
#define BCHP_INT_PER_DocsisIRQMASK0_DSTD_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ3_MASK                0x00080000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ3_SHIFT               19
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ3_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ2_MASK                0x00040000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ2_SHIFT               18
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ2_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ1_MASK                0x00020000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ1_SHIFT               17
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ1_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ0_MASK                0x00010000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ0_SHIFT               16
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_IRQ0_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ3_MASK             0x00008000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ3_SHIFT            15
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ3_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ2_MASK             0x00004000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ2_SHIFT            14
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ2_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ1_MASK             0x00002000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ1_SHIFT            13
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ1_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ0_MASK             0x00001000
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ0_SHIFT            12
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_DS_IRQ0_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ3_MASK            0x00000800
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ3_SHIFT           11
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ3_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ2_MASK            0x00000400
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ2_SHIFT           10
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ2_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ1_MASK            0x00000200
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ1_SHIFT           9
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ1_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ0_MASK            0x00000100
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ0_SHIFT           8
#define BCHP_INT_PER_DocsisIRQMASK0_D3MAC_TOK_IRQ0_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC7_IRQ [07:07] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC7_IRQ_MASK                   0x00000080
#define BCHP_INT_PER_DocsisIRQMASK0_TC7_IRQ_SHIFT                  7
#define BCHP_INT_PER_DocsisIRQMASK0_TC7_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC6_IRQ [06:06] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC6_IRQ_MASK                   0x00000040
#define BCHP_INT_PER_DocsisIRQMASK0_TC6_IRQ_SHIFT                  6
#define BCHP_INT_PER_DocsisIRQMASK0_TC6_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC5_IRQ [05:05] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC5_IRQ_MASK                   0x00000020
#define BCHP_INT_PER_DocsisIRQMASK0_TC5_IRQ_SHIFT                  5
#define BCHP_INT_PER_DocsisIRQMASK0_TC5_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC4_IRQ [04:04] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC4_IRQ_MASK                   0x00000010
#define BCHP_INT_PER_DocsisIRQMASK0_TC4_IRQ_SHIFT                  4
#define BCHP_INT_PER_DocsisIRQMASK0_TC4_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC3_IRQ [03:03] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC3_IRQ_MASK                   0x00000008
#define BCHP_INT_PER_DocsisIRQMASK0_TC3_IRQ_SHIFT                  3
#define BCHP_INT_PER_DocsisIRQMASK0_TC3_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC2_IRQ [02:02] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC2_IRQ_MASK                   0x00000004
#define BCHP_INT_PER_DocsisIRQMASK0_TC2_IRQ_SHIFT                  2
#define BCHP_INT_PER_DocsisIRQMASK0_TC2_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC1_IRQ [01:01] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC1_IRQ_MASK                   0x00000002
#define BCHP_INT_PER_DocsisIRQMASK0_TC1_IRQ_SHIFT                  1
#define BCHP_INT_PER_DocsisIRQMASK0_TC1_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK0 :: TC0_IRQ [00:00] */
#define BCHP_INT_PER_DocsisIRQMASK0_TC0_IRQ_MASK                   0x00000001
#define BCHP_INT_PER_DocsisIRQMASK0_TC0_IRQ_SHIFT                  0
#define BCHP_INT_PER_DocsisIRQMASK0_TC0_IRQ_DEFAULT                0x00000000

/***************************************************************************
 *DocsisIRQSTATUS0 - Docsis Interrupt Status Register0
 ***************************************************************************/
/* INT_PER :: DocsisIRQSTATUS0 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_USMAC20_UTP_IRQ_MASK         0x80000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_USMAC20_UTP_IRQ_SHIFT        31
#define BCHP_INT_PER_DocsisIRQSTATUS0_USMAC20_UTP_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_USMAC20_MAC_IRQ_MASK         0x40000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_USMAC20_MAC_IRQ_SHIFT        30
#define BCHP_INT_PER_DocsisIRQSTATUS0_USMAC20_MAC_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_U3MAC_MAC_IRQA_MASK          0x20000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_U3MAC_MAC_IRQA_SHIFT         29
#define BCHP_INT_PER_DocsisIRQSTATUS0_U3MAC_MAC_IRQA_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_U3MAC_MAC_IRQB_MASK          0x10000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_U3MAC_MAC_IRQB_SHIFT         28
#define BCHP_INT_PER_DocsisIRQSTATUS0_U3MAC_MAC_IRQB_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSWFE_MICRO_IRQ_MASK         0x08000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSWFE_MICRO_IRQ_SHIFT        27
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSWFE_MICRO_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_CPU_IRQ_MASK            0x04000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_CPU_IRQ_SHIFT           26
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_CPU_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_PCI_IRQ_MASK            0x02000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_PCI_IRQ_SHIFT           25
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_PCI_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_AP_IRQ_MASK             0x01000000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_AP_IRQ_SHIFT            24
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_AP_IRQ_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_MICRO_IRQ_MASK          0x00800000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_MICRO_IRQ_SHIFT         23
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTA_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTB_MICRO_IRQ_MASK          0x00400000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTB_MICRO_IRQ_SHIFT         22
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTB_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTC_MICRO_IRQ_MASK          0x00200000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTC_MICRO_IRQ_SHIFT         21
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTC_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTD_MICRO_IRQ_MASK          0x00100000
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTD_MICRO_IRQ_SHIFT         20
#define BCHP_INT_PER_DocsisIRQSTATUS0_DSTD_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ3_MASK              0x00080000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ3_SHIFT             19
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ3_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ2_MASK              0x00040000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ2_SHIFT             18
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ2_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ1_MASK              0x00020000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ1_SHIFT             17
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ1_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ0_MASK              0x00010000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ0_SHIFT             16
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_IRQ0_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ3_MASK           0x00008000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ3_SHIFT          15
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ3_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ2_MASK           0x00004000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ2_SHIFT          14
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ2_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ1_MASK           0x00002000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ1_SHIFT          13
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ1_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ0_MASK           0x00001000
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ0_SHIFT          12
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_DS_IRQ0_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ3_MASK          0x00000800
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ3_SHIFT         11
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ3_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ2_MASK          0x00000400
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ2_SHIFT         10
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ2_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ1_MASK          0x00000200
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ1_SHIFT         9
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ1_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ0_MASK          0x00000100
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ0_SHIFT         8
#define BCHP_INT_PER_DocsisIRQSTATUS0_D3MAC_TOK_IRQ0_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC7_IRQ [07:07] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC7_IRQ_MASK                 0x00000080
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC7_IRQ_SHIFT                7
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC7_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC6_IRQ [06:06] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC6_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC6_IRQ_SHIFT                6
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC6_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC5_IRQ [05:05] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC5_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC5_IRQ_SHIFT                5
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC5_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC4_IRQ [04:04] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC4_IRQ_MASK                 0x00000010
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC4_IRQ_SHIFT                4
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC4_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC3_IRQ [03:03] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC3_IRQ_MASK                 0x00000008
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC3_IRQ_SHIFT                3
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC3_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC2_IRQ [02:02] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC2_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC2_IRQ_SHIFT                2
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC2_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC1_IRQ [01:01] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC1_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC1_IRQ_SHIFT                1
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC1_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS0 :: TC0_IRQ [00:00] */
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC0_IRQ_MASK                 0x00000001
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC0_IRQ_SHIFT                0
#define BCHP_INT_PER_DocsisIRQSTATUS0_TC0_IRQ_DEFAULT              0x00000000

/***************************************************************************
 *DocsisIRQMASK1 - Docsis Interrupt Mask Register1
 ***************************************************************************/
/* INT_PER :: DocsisIRQMASK1 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_PER_DocsisIRQMASK1_USMAC20_UTP_IRQ_MASK           0x80000000
#define BCHP_INT_PER_DocsisIRQMASK1_USMAC20_UTP_IRQ_SHIFT          31
#define BCHP_INT_PER_DocsisIRQMASK1_USMAC20_UTP_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK1 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_PER_DocsisIRQMASK1_USMAC20_MAC_IRQ_MASK           0x40000000
#define BCHP_INT_PER_DocsisIRQMASK1_USMAC20_MAC_IRQ_SHIFT          30
#define BCHP_INT_PER_DocsisIRQMASK1_USMAC20_MAC_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK1 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_PER_DocsisIRQMASK1_U3MAC_MAC_IRQA_MASK            0x20000000
#define BCHP_INT_PER_DocsisIRQMASK1_U3MAC_MAC_IRQA_SHIFT           29
#define BCHP_INT_PER_DocsisIRQMASK1_U3MAC_MAC_IRQA_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_PER_DocsisIRQMASK1_U3MAC_MAC_IRQB_MASK            0x10000000
#define BCHP_INT_PER_DocsisIRQMASK1_U3MAC_MAC_IRQB_SHIFT           28
#define BCHP_INT_PER_DocsisIRQMASK1_U3MAC_MAC_IRQB_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSWFE_MICRO_IRQ_MASK           0x08000000
#define BCHP_INT_PER_DocsisIRQMASK1_DSWFE_MICRO_IRQ_SHIFT          27
#define BCHP_INT_PER_DocsisIRQMASK1_DSWFE_MICRO_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_CPU_IRQ_MASK              0x04000000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_CPU_IRQ_SHIFT             26
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_CPU_IRQ_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_PCI_IRQ_MASK              0x02000000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_PCI_IRQ_SHIFT             25
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_PCI_IRQ_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_AP_IRQ_MASK               0x01000000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_AP_IRQ_SHIFT              24
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_AP_IRQ_DEFAULT            0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_MICRO_IRQ_MASK            0x00800000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_MICRO_IRQ_SHIFT           23
#define BCHP_INT_PER_DocsisIRQMASK1_DSTA_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTB_MICRO_IRQ_MASK            0x00400000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTB_MICRO_IRQ_SHIFT           22
#define BCHP_INT_PER_DocsisIRQMASK1_DSTB_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTC_MICRO_IRQ_MASK            0x00200000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTC_MICRO_IRQ_SHIFT           21
#define BCHP_INT_PER_DocsisIRQMASK1_DSTC_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_PER_DocsisIRQMASK1_DSTD_MICRO_IRQ_MASK            0x00100000
#define BCHP_INT_PER_DocsisIRQMASK1_DSTD_MICRO_IRQ_SHIFT           20
#define BCHP_INT_PER_DocsisIRQMASK1_DSTD_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ3_MASK                0x00080000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ3_SHIFT               19
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ3_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ2_MASK                0x00040000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ2_SHIFT               18
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ2_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ1_MASK                0x00020000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ1_SHIFT               17
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ1_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ0_MASK                0x00010000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ0_SHIFT               16
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_IRQ0_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ3_MASK             0x00008000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ3_SHIFT            15
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ3_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ2_MASK             0x00004000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ2_SHIFT            14
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ2_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ1_MASK             0x00002000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ1_SHIFT            13
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ1_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ0_MASK             0x00001000
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ0_SHIFT            12
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_DS_IRQ0_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ3_MASK            0x00000800
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ3_SHIFT           11
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ3_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ2_MASK            0x00000400
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ2_SHIFT           10
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ2_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ1_MASK            0x00000200
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ1_SHIFT           9
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ1_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ0_MASK            0x00000100
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ0_SHIFT           8
#define BCHP_INT_PER_DocsisIRQMASK1_D3MAC_TOK_IRQ0_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC7_IRQ [07:07] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC7_IRQ_MASK                   0x00000080
#define BCHP_INT_PER_DocsisIRQMASK1_TC7_IRQ_SHIFT                  7
#define BCHP_INT_PER_DocsisIRQMASK1_TC7_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC6_IRQ [06:06] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC6_IRQ_MASK                   0x00000040
#define BCHP_INT_PER_DocsisIRQMASK1_TC6_IRQ_SHIFT                  6
#define BCHP_INT_PER_DocsisIRQMASK1_TC6_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC5_IRQ [05:05] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC5_IRQ_MASK                   0x00000020
#define BCHP_INT_PER_DocsisIRQMASK1_TC5_IRQ_SHIFT                  5
#define BCHP_INT_PER_DocsisIRQMASK1_TC5_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC4_IRQ [04:04] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC4_IRQ_MASK                   0x00000010
#define BCHP_INT_PER_DocsisIRQMASK1_TC4_IRQ_SHIFT                  4
#define BCHP_INT_PER_DocsisIRQMASK1_TC4_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC3_IRQ [03:03] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC3_IRQ_MASK                   0x00000008
#define BCHP_INT_PER_DocsisIRQMASK1_TC3_IRQ_SHIFT                  3
#define BCHP_INT_PER_DocsisIRQMASK1_TC3_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC2_IRQ [02:02] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC2_IRQ_MASK                   0x00000004
#define BCHP_INT_PER_DocsisIRQMASK1_TC2_IRQ_SHIFT                  2
#define BCHP_INT_PER_DocsisIRQMASK1_TC2_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC1_IRQ [01:01] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC1_IRQ_MASK                   0x00000002
#define BCHP_INT_PER_DocsisIRQMASK1_TC1_IRQ_SHIFT                  1
#define BCHP_INT_PER_DocsisIRQMASK1_TC1_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK1 :: TC0_IRQ [00:00] */
#define BCHP_INT_PER_DocsisIRQMASK1_TC0_IRQ_MASK                   0x00000001
#define BCHP_INT_PER_DocsisIRQMASK1_TC0_IRQ_SHIFT                  0
#define BCHP_INT_PER_DocsisIRQMASK1_TC0_IRQ_DEFAULT                0x00000000

/***************************************************************************
 *DocsisIRQSTATUS1 - Docsis Interrupt Status Register1
 ***************************************************************************/
/* INT_PER :: DocsisIRQSTATUS1 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_USMAC20_UTP_IRQ_MASK         0x80000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_USMAC20_UTP_IRQ_SHIFT        31
#define BCHP_INT_PER_DocsisIRQSTATUS1_USMAC20_UTP_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_USMAC20_MAC_IRQ_MASK         0x40000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_USMAC20_MAC_IRQ_SHIFT        30
#define BCHP_INT_PER_DocsisIRQSTATUS1_USMAC20_MAC_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_U3MAC_MAC_IRQA_MASK          0x20000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_U3MAC_MAC_IRQA_SHIFT         29
#define BCHP_INT_PER_DocsisIRQSTATUS1_U3MAC_MAC_IRQA_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_U3MAC_MAC_IRQB_MASK          0x10000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_U3MAC_MAC_IRQB_SHIFT         28
#define BCHP_INT_PER_DocsisIRQSTATUS1_U3MAC_MAC_IRQB_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSWFE_MICRO_IRQ_MASK         0x08000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSWFE_MICRO_IRQ_SHIFT        27
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSWFE_MICRO_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_CPU_IRQ_MASK            0x04000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_CPU_IRQ_SHIFT           26
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_CPU_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_PCI_IRQ_MASK            0x02000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_PCI_IRQ_SHIFT           25
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_PCI_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_AP_IRQ_MASK             0x01000000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_AP_IRQ_SHIFT            24
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_AP_IRQ_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_MICRO_IRQ_MASK          0x00800000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_MICRO_IRQ_SHIFT         23
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTA_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTB_MICRO_IRQ_MASK          0x00400000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTB_MICRO_IRQ_SHIFT         22
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTB_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTC_MICRO_IRQ_MASK          0x00200000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTC_MICRO_IRQ_SHIFT         21
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTC_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTD_MICRO_IRQ_MASK          0x00100000
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTD_MICRO_IRQ_SHIFT         20
#define BCHP_INT_PER_DocsisIRQSTATUS1_DSTD_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ3_MASK              0x00080000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ3_SHIFT             19
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ3_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ2_MASK              0x00040000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ2_SHIFT             18
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ2_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ1_MASK              0x00020000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ1_SHIFT             17
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ1_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ0_MASK              0x00010000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ0_SHIFT             16
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_IRQ0_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ3_MASK           0x00008000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ3_SHIFT          15
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ3_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ2_MASK           0x00004000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ2_SHIFT          14
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ2_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ1_MASK           0x00002000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ1_SHIFT          13
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ1_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ0_MASK           0x00001000
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ0_SHIFT          12
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_DS_IRQ0_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ3_MASK          0x00000800
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ3_SHIFT         11
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ3_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ2_MASK          0x00000400
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ2_SHIFT         10
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ2_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ1_MASK          0x00000200
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ1_SHIFT         9
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ1_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ0_MASK          0x00000100
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ0_SHIFT         8
#define BCHP_INT_PER_DocsisIRQSTATUS1_D3MAC_TOK_IRQ0_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC7_IRQ [07:07] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC7_IRQ_MASK                 0x00000080
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC7_IRQ_SHIFT                7
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC7_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC6_IRQ [06:06] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC6_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC6_IRQ_SHIFT                6
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC6_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC5_IRQ [05:05] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC5_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC5_IRQ_SHIFT                5
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC5_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC4_IRQ [04:04] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC4_IRQ_MASK                 0x00000010
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC4_IRQ_SHIFT                4
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC4_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC3_IRQ [03:03] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC3_IRQ_MASK                 0x00000008
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC3_IRQ_SHIFT                3
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC3_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC2_IRQ [02:02] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC2_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC2_IRQ_SHIFT                2
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC2_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC1_IRQ [01:01] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC1_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC1_IRQ_SHIFT                1
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC1_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS1 :: TC0_IRQ [00:00] */
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC0_IRQ_MASK                 0x00000001
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC0_IRQ_SHIFT                0
#define BCHP_INT_PER_DocsisIRQSTATUS1_TC0_IRQ_DEFAULT              0x00000000

/***************************************************************************
 *DocsisIRQMASK2 - Docsis Interrupt Mask Register2
 ***************************************************************************/
/* INT_PER :: DocsisIRQMASK2 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_PER_DocsisIRQMASK2_USMAC20_UTP_IRQ_MASK           0x80000000
#define BCHP_INT_PER_DocsisIRQMASK2_USMAC20_UTP_IRQ_SHIFT          31
#define BCHP_INT_PER_DocsisIRQMASK2_USMAC20_UTP_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK2 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_PER_DocsisIRQMASK2_USMAC20_MAC_IRQ_MASK           0x40000000
#define BCHP_INT_PER_DocsisIRQMASK2_USMAC20_MAC_IRQ_SHIFT          30
#define BCHP_INT_PER_DocsisIRQMASK2_USMAC20_MAC_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK2 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_PER_DocsisIRQMASK2_U3MAC_MAC_IRQA_MASK            0x20000000
#define BCHP_INT_PER_DocsisIRQMASK2_U3MAC_MAC_IRQA_SHIFT           29
#define BCHP_INT_PER_DocsisIRQMASK2_U3MAC_MAC_IRQA_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_PER_DocsisIRQMASK2_U3MAC_MAC_IRQB_MASK            0x10000000
#define BCHP_INT_PER_DocsisIRQMASK2_U3MAC_MAC_IRQB_SHIFT           28
#define BCHP_INT_PER_DocsisIRQMASK2_U3MAC_MAC_IRQB_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSWFE_MICRO_IRQ_MASK           0x08000000
#define BCHP_INT_PER_DocsisIRQMASK2_DSWFE_MICRO_IRQ_SHIFT          27
#define BCHP_INT_PER_DocsisIRQMASK2_DSWFE_MICRO_IRQ_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_CPU_IRQ_MASK              0x04000000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_CPU_IRQ_SHIFT             26
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_CPU_IRQ_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_PCI_IRQ_MASK              0x02000000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_PCI_IRQ_SHIFT             25
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_PCI_IRQ_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_AP_IRQ_MASK               0x01000000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_AP_IRQ_SHIFT              24
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_AP_IRQ_DEFAULT            0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_MICRO_IRQ_MASK            0x00800000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_MICRO_IRQ_SHIFT           23
#define BCHP_INT_PER_DocsisIRQMASK2_DSTA_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTB_MICRO_IRQ_MASK            0x00400000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTB_MICRO_IRQ_SHIFT           22
#define BCHP_INT_PER_DocsisIRQMASK2_DSTB_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTC_MICRO_IRQ_MASK            0x00200000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTC_MICRO_IRQ_SHIFT           21
#define BCHP_INT_PER_DocsisIRQMASK2_DSTC_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_PER_DocsisIRQMASK2_DSTD_MICRO_IRQ_MASK            0x00100000
#define BCHP_INT_PER_DocsisIRQMASK2_DSTD_MICRO_IRQ_SHIFT           20
#define BCHP_INT_PER_DocsisIRQMASK2_DSTD_MICRO_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ3_MASK                0x00080000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ3_SHIFT               19
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ3_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ2_MASK                0x00040000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ2_SHIFT               18
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ2_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ1_MASK                0x00020000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ1_SHIFT               17
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ1_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ0_MASK                0x00010000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ0_SHIFT               16
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_IRQ0_DEFAULT             0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ3_MASK             0x00008000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ3_SHIFT            15
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ3_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ2_MASK             0x00004000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ2_SHIFT            14
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ2_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ1_MASK             0x00002000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ1_SHIFT            13
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ1_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ0_MASK             0x00001000
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ0_SHIFT            12
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_DS_IRQ0_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ3_MASK            0x00000800
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ3_SHIFT           11
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ3_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ2_MASK            0x00000400
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ2_SHIFT           10
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ2_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ1_MASK            0x00000200
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ1_SHIFT           9
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ1_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ0_MASK            0x00000100
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ0_SHIFT           8
#define BCHP_INT_PER_DocsisIRQMASK2_D3MAC_TOK_IRQ0_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC7_IRQ [07:07] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC7_IRQ_MASK                   0x00000080
#define BCHP_INT_PER_DocsisIRQMASK2_TC7_IRQ_SHIFT                  7
#define BCHP_INT_PER_DocsisIRQMASK2_TC7_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC6_IRQ [06:06] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC6_IRQ_MASK                   0x00000040
#define BCHP_INT_PER_DocsisIRQMASK2_TC6_IRQ_SHIFT                  6
#define BCHP_INT_PER_DocsisIRQMASK2_TC6_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC5_IRQ [05:05] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC5_IRQ_MASK                   0x00000020
#define BCHP_INT_PER_DocsisIRQMASK2_TC5_IRQ_SHIFT                  5
#define BCHP_INT_PER_DocsisIRQMASK2_TC5_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC4_IRQ [04:04] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC4_IRQ_MASK                   0x00000010
#define BCHP_INT_PER_DocsisIRQMASK2_TC4_IRQ_SHIFT                  4
#define BCHP_INT_PER_DocsisIRQMASK2_TC4_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC3_IRQ [03:03] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC3_IRQ_MASK                   0x00000008
#define BCHP_INT_PER_DocsisIRQMASK2_TC3_IRQ_SHIFT                  3
#define BCHP_INT_PER_DocsisIRQMASK2_TC3_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC2_IRQ [02:02] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC2_IRQ_MASK                   0x00000004
#define BCHP_INT_PER_DocsisIRQMASK2_TC2_IRQ_SHIFT                  2
#define BCHP_INT_PER_DocsisIRQMASK2_TC2_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC1_IRQ [01:01] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC1_IRQ_MASK                   0x00000002
#define BCHP_INT_PER_DocsisIRQMASK2_TC1_IRQ_SHIFT                  1
#define BCHP_INT_PER_DocsisIRQMASK2_TC1_IRQ_DEFAULT                0x00000000

/* INT_PER :: DocsisIRQMASK2 :: TC0_IRQ [00:00] */
#define BCHP_INT_PER_DocsisIRQMASK2_TC0_IRQ_MASK                   0x00000001
#define BCHP_INT_PER_DocsisIRQMASK2_TC0_IRQ_SHIFT                  0
#define BCHP_INT_PER_DocsisIRQMASK2_TC0_IRQ_DEFAULT                0x00000000

/***************************************************************************
 *DocsisIRQSTATUS2 - Docsis Interrupt Status Register2
 ***************************************************************************/
/* INT_PER :: DocsisIRQSTATUS2 :: USMAC20_UTP_IRQ [31:31] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_USMAC20_UTP_IRQ_MASK         0x80000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_USMAC20_UTP_IRQ_SHIFT        31
#define BCHP_INT_PER_DocsisIRQSTATUS2_USMAC20_UTP_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: USMAC20_MAC_IRQ [30:30] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_USMAC20_MAC_IRQ_MASK         0x40000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_USMAC20_MAC_IRQ_SHIFT        30
#define BCHP_INT_PER_DocsisIRQSTATUS2_USMAC20_MAC_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: U3MAC_MAC_IRQA [29:29] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_U3MAC_MAC_IRQA_MASK          0x20000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_U3MAC_MAC_IRQA_SHIFT         29
#define BCHP_INT_PER_DocsisIRQSTATUS2_U3MAC_MAC_IRQA_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: U3MAC_MAC_IRQB [28:28] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_U3MAC_MAC_IRQB_MASK          0x10000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_U3MAC_MAC_IRQB_SHIFT         28
#define BCHP_INT_PER_DocsisIRQSTATUS2_U3MAC_MAC_IRQB_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSWFE_MICRO_IRQ [27:27] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSWFE_MICRO_IRQ_MASK         0x08000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSWFE_MICRO_IRQ_SHIFT        27
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSWFE_MICRO_IRQ_DEFAULT      0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTA_CPU_IRQ [26:26] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_CPU_IRQ_MASK            0x04000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_CPU_IRQ_SHIFT           26
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_CPU_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTA_PCI_IRQ [25:25] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_PCI_IRQ_MASK            0x02000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_PCI_IRQ_SHIFT           25
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_PCI_IRQ_DEFAULT         0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTA_AP_IRQ [24:24] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_AP_IRQ_MASK             0x01000000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_AP_IRQ_SHIFT            24
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_AP_IRQ_DEFAULT          0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTA_MICRO_IRQ [23:23] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_MICRO_IRQ_MASK          0x00800000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_MICRO_IRQ_SHIFT         23
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTA_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTB_MICRO_IRQ [22:22] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTB_MICRO_IRQ_MASK          0x00400000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTB_MICRO_IRQ_SHIFT         22
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTB_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTC_MICRO_IRQ [21:21] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTC_MICRO_IRQ_MASK          0x00200000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTC_MICRO_IRQ_SHIFT         21
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTC_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: DSTD_MICRO_IRQ [20:20] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTD_MICRO_IRQ_MASK          0x00100000
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTD_MICRO_IRQ_SHIFT         20
#define BCHP_INT_PER_DocsisIRQSTATUS2_DSTD_MICRO_IRQ_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_IRQ3 [19:19] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ3_MASK              0x00080000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ3_SHIFT             19
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ3_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_IRQ2 [18:18] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ2_MASK              0x00040000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ2_SHIFT             18
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ2_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_IRQ1 [17:17] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ1_MASK              0x00020000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ1_SHIFT             17
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ1_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_IRQ0 [16:16] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ0_MASK              0x00010000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ0_SHIFT             16
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_IRQ0_DEFAULT           0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_DS_IRQ3 [15:15] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ3_MASK           0x00008000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ3_SHIFT          15
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ3_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_DS_IRQ2 [14:14] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ2_MASK           0x00004000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ2_SHIFT          14
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ2_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_DS_IRQ1 [13:13] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ1_MASK           0x00002000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ1_SHIFT          13
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ1_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_DS_IRQ0 [12:12] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ0_MASK           0x00001000
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ0_SHIFT          12
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_DS_IRQ0_DEFAULT        0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_TOK_IRQ3 [11:11] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ3_MASK          0x00000800
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ3_SHIFT         11
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ3_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_TOK_IRQ2 [10:10] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ2_MASK          0x00000400
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ2_SHIFT         10
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ2_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_TOK_IRQ1 [09:09] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ1_MASK          0x00000200
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ1_SHIFT         9
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ1_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: D3MAC_TOK_IRQ0 [08:08] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ0_MASK          0x00000100
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ0_SHIFT         8
#define BCHP_INT_PER_DocsisIRQSTATUS2_D3MAC_TOK_IRQ0_DEFAULT       0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC7_IRQ [07:07] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC7_IRQ_MASK                 0x00000080
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC7_IRQ_SHIFT                7
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC7_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC6_IRQ [06:06] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC6_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC6_IRQ_SHIFT                6
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC6_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC5_IRQ [05:05] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC5_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC5_IRQ_SHIFT                5
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC5_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC4_IRQ [04:04] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC4_IRQ_MASK                 0x00000010
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC4_IRQ_SHIFT                4
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC4_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC3_IRQ [03:03] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC3_IRQ_MASK                 0x00000008
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC3_IRQ_SHIFT                3
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC3_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC2_IRQ [02:02] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC2_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC2_IRQ_SHIFT                2
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC2_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC1_IRQ [01:01] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC1_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC1_IRQ_SHIFT                1
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC1_IRQ_DEFAULT              0x00000000

/* INT_PER :: DocsisIRQSTATUS2 :: TC0_IRQ [00:00] */
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC0_IRQ_MASK                 0x00000001
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC0_IRQ_SHIFT                0
#define BCHP_INT_PER_DocsisIRQSTATUS2_TC0_IRQ_DEFAULT              0x00000000

/***************************************************************************
 *RESERVED_1 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_1 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_1_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_1_reserved0_SHIFT                    0

/***************************************************************************
 *PeriphIRQMASK0 - Periph Interrupt Mask Register0
 ***************************************************************************/
/* INT_PER :: PeriphIRQMASK0 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQMASK0_FPM_IRQ_MASK                   0x80000000
#define BCHP_INT_PER_PeriphIRQMASK0_FPM_IRQ_SHIFT                  31
#define BCHP_INT_PER_PeriphIRQMASK0_FPM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK0 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQMASK0_enet_acpi_wol_MASK             0x40000000
#define BCHP_INT_PER_PeriphIRQMASK0_enet_acpi_wol_SHIFT            30
#define BCHP_INT_PER_PeriphIRQMASK0_enet_acpi_wol_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK0 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQMASK0_uni_irq_MASK                   0x20000000
#define BCHP_INT_PER_PeriphIRQMASK0_uni_irq_SHIFT                  29
#define BCHP_INT_PER_PeriphIRQMASK0_uni_irq_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK0 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQMASK0_DFAP_irq_MASK                  0x10000000
#define BCHP_INT_PER_PeriphIRQMASK0_DFAP_irq_SHIFT                 28
#define BCHP_INT_PER_PeriphIRQMASK0_DFAP_irq_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQMASK0 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQMASK0_DEC_IRQ_MASK                   0x0c000000
#define BCHP_INT_PER_PeriphIRQMASK0_DEC_IRQ_SHIFT                  26
#define BCHP_INT_PER_PeriphIRQMASK0_DEC_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK0 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQMASK0_DAVIC_IRQ_MASK                 0x02000000
#define BCHP_INT_PER_PeriphIRQMASK0_DAVIC_IRQ_SHIFT                25
#define BCHP_INT_PER_PeriphIRQMASK0_DAVIC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK0 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQMASK0_APM_IUDMA_IRQ_MASK             0x01000000
#define BCHP_INT_PER_PeriphIRQMASK0_APM_IUDMA_IRQ_SHIFT            24
#define BCHP_INT_PER_PeriphIRQMASK0_APM_IUDMA_IRQ_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK0 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQMASK0_APM_IRQ_MASK                   0x00800000
#define BCHP_INT_PER_PeriphIRQMASK0_APM_IRQ_SHIFT                  23
#define BCHP_INT_PER_PeriphIRQMASK0_APM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK0 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQMASK0_reserved0_MASK                 0x007f0000
#define BCHP_INT_PER_PeriphIRQMASK0_reserved0_SHIFT                16

/* INT_PER :: PeriphIRQMASK0 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQMASK0_EXT_IRQ_MASK                   0x00008000
#define BCHP_INT_PER_PeriphIRQMASK0_EXT_IRQ_SHIFT                  15
#define BCHP_INT_PER_PeriphIRQMASK0_EXT_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK0 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQMASK0_reserved1_MASK                 0x00007e00
#define BCHP_INT_PER_PeriphIRQMASK0_reserved1_SHIFT                9

/* INT_PER :: PeriphIRQMASK0 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQMASK0_PERIPH_ERROR_DETECT_MASK       0x00000100
#define BCHP_INT_PER_PeriphIRQMASK0_PERIPH_ERROR_DETECT_SHIFT      8
#define BCHP_INT_PER_PeriphIRQMASK0_PERIPH_ERROR_DETECT_DEFAULT    0x00000000

/* INT_PER :: PeriphIRQMASK0 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQMASK0_HS_SPI_IRQ_MASK                0x00000080
#define BCHP_INT_PER_PeriphIRQMASK0_HS_SPI_IRQ_SHIFT               7
#define BCHP_INT_PER_PeriphIRQMASK0_HS_SPI_IRQ_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQMASK0 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQMASK0_I2C_2_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_PeriphIRQMASK0_I2C_2_IRQ_SHIFT                6
#define BCHP_INT_PER_PeriphIRQMASK0_I2C_2_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK0 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQMASK0_I2C_1_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_PeriphIRQMASK0_I2C_1_IRQ_SHIFT                5
#define BCHP_INT_PER_PeriphIRQMASK0_I2C_1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK0 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQMASK0_PMB_SLV_ERR_IRQ_MASK           0x00000010
#define BCHP_INT_PER_PeriphIRQMASK0_PMB_SLV_ERR_IRQ_SHIFT          4
#define BCHP_INT_PER_PeriphIRQMASK0_PMB_SLV_ERR_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQMASK0 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQMASK0_PMB_TO_ERR_IRQ_MASK            0x00000008
#define BCHP_INT_PER_PeriphIRQMASK0_PMB_TO_ERR_IRQ_SHIFT           3
#define BCHP_INT_PER_PeriphIRQMASK0_PMB_TO_ERR_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQMASK0 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQMASK0_UART1_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_PeriphIRQMASK0_UART1_IRQ_SHIFT                2
#define BCHP_INT_PER_PeriphIRQMASK0_UART1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK0 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQMASK0_UART0_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_PeriphIRQMASK0_UART0_IRQ_SHIFT                1
#define BCHP_INT_PER_PeriphIRQMASK0_UART0_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK0 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQMASK0_TIMRIRQ_MASK                   0x00000001
#define BCHP_INT_PER_PeriphIRQMASK0_TIMRIRQ_SHIFT                  0
#define BCHP_INT_PER_PeriphIRQMASK0_TIMRIRQ_DEFAULT                0x00000000

/***************************************************************************
 *PeriphIRQSTATUS0 - Periph Interrupt Status Register0
 ***************************************************************************/
/* INT_PER :: PeriphIRQSTATUS0 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_FPM_IRQ_MASK                 0x80000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_FPM_IRQ_SHIFT                31
#define BCHP_INT_PER_PeriphIRQSTATUS0_FPM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_enet_acpi_wol_MASK           0x40000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_enet_acpi_wol_SHIFT          30
#define BCHP_INT_PER_PeriphIRQSTATUS0_enet_acpi_wol_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_uni_irq_MASK                 0x20000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_uni_irq_SHIFT                29
#define BCHP_INT_PER_PeriphIRQSTATUS0_uni_irq_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_DFAP_irq_MASK                0x10000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_DFAP_irq_SHIFT               28
#define BCHP_INT_PER_PeriphIRQSTATUS0_DFAP_irq_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_DEC_IRQ_MASK                 0x0c000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_DEC_IRQ_SHIFT                26
#define BCHP_INT_PER_PeriphIRQSTATUS0_DEC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_DAVIC_IRQ_MASK               0x02000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_DAVIC_IRQ_SHIFT              25
#define BCHP_INT_PER_PeriphIRQSTATUS0_DAVIC_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_APM_IUDMA_IRQ_MASK           0x01000000
#define BCHP_INT_PER_PeriphIRQSTATUS0_APM_IUDMA_IRQ_SHIFT          24
#define BCHP_INT_PER_PeriphIRQSTATUS0_APM_IUDMA_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_APM_IRQ_MASK                 0x00800000
#define BCHP_INT_PER_PeriphIRQSTATUS0_APM_IRQ_SHIFT                23
#define BCHP_INT_PER_PeriphIRQSTATUS0_APM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_reserved0_MASK               0x007f0000
#define BCHP_INT_PER_PeriphIRQSTATUS0_reserved0_SHIFT              16

/* INT_PER :: PeriphIRQSTATUS0 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_EXT_IRQ_MASK                 0x00008000
#define BCHP_INT_PER_PeriphIRQSTATUS0_EXT_IRQ_SHIFT                15
#define BCHP_INT_PER_PeriphIRQSTATUS0_EXT_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_reserved1_MASK               0x00007e00
#define BCHP_INT_PER_PeriphIRQSTATUS0_reserved1_SHIFT              9

/* INT_PER :: PeriphIRQSTATUS0 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_PERIPH_ERROR_DETECT_MASK     0x00000100
#define BCHP_INT_PER_PeriphIRQSTATUS0_PERIPH_ERROR_DETECT_SHIFT    8
#define BCHP_INT_PER_PeriphIRQSTATUS0_PERIPH_ERROR_DETECT_DEFAULT  0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_HS_SPI_IRQ_MASK              0x00000080
#define BCHP_INT_PER_PeriphIRQSTATUS0_HS_SPI_IRQ_SHIFT             7
#define BCHP_INT_PER_PeriphIRQSTATUS0_HS_SPI_IRQ_DEFAULT           0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_I2C_2_IRQ_MASK               0x00000040
#define BCHP_INT_PER_PeriphIRQSTATUS0_I2C_2_IRQ_SHIFT              6
#define BCHP_INT_PER_PeriphIRQSTATUS0_I2C_2_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_I2C_1_IRQ_MASK               0x00000020
#define BCHP_INT_PER_PeriphIRQSTATUS0_I2C_1_IRQ_SHIFT              5
#define BCHP_INT_PER_PeriphIRQSTATUS0_I2C_1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_PMB_SLV_ERR_IRQ_MASK         0x00000010
#define BCHP_INT_PER_PeriphIRQSTATUS0_PMB_SLV_ERR_IRQ_SHIFT        4
#define BCHP_INT_PER_PeriphIRQSTATUS0_PMB_SLV_ERR_IRQ_DEFAULT      0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_PMB_TO_ERR_IRQ_MASK          0x00000008
#define BCHP_INT_PER_PeriphIRQSTATUS0_PMB_TO_ERR_IRQ_SHIFT         3
#define BCHP_INT_PER_PeriphIRQSTATUS0_PMB_TO_ERR_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_UART1_IRQ_MASK               0x00000004
#define BCHP_INT_PER_PeriphIRQSTATUS0_UART1_IRQ_SHIFT              2
#define BCHP_INT_PER_PeriphIRQSTATUS0_UART1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_UART0_IRQ_MASK               0x00000002
#define BCHP_INT_PER_PeriphIRQSTATUS0_UART0_IRQ_SHIFT              1
#define BCHP_INT_PER_PeriphIRQSTATUS0_UART0_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS0 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQSTATUS0_TIMRIRQ_MASK                 0x00000001
#define BCHP_INT_PER_PeriphIRQSTATUS0_TIMRIRQ_SHIFT                0
#define BCHP_INT_PER_PeriphIRQSTATUS0_TIMRIRQ_DEFAULT              0x00000000

/***************************************************************************
 *PeriphIRQMASK1 - Periph Interrupt Mask Register1
 ***************************************************************************/
/* INT_PER :: PeriphIRQMASK1 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQMASK1_FPM_IRQ_MASK                   0x80000000
#define BCHP_INT_PER_PeriphIRQMASK1_FPM_IRQ_SHIFT                  31
#define BCHP_INT_PER_PeriphIRQMASK1_FPM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK1 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQMASK1_enet_acpi_wol_MASK             0x40000000
#define BCHP_INT_PER_PeriphIRQMASK1_enet_acpi_wol_SHIFT            30
#define BCHP_INT_PER_PeriphIRQMASK1_enet_acpi_wol_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK1 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQMASK1_uni_irq_MASK                   0x20000000
#define BCHP_INT_PER_PeriphIRQMASK1_uni_irq_SHIFT                  29
#define BCHP_INT_PER_PeriphIRQMASK1_uni_irq_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK1 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQMASK1_DFAP_irq_MASK                  0x10000000
#define BCHP_INT_PER_PeriphIRQMASK1_DFAP_irq_SHIFT                 28
#define BCHP_INT_PER_PeriphIRQMASK1_DFAP_irq_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQMASK1 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQMASK1_DEC_IRQ_MASK                   0x0c000000
#define BCHP_INT_PER_PeriphIRQMASK1_DEC_IRQ_SHIFT                  26
#define BCHP_INT_PER_PeriphIRQMASK1_DEC_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK1 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQMASK1_DAVIC_IRQ_MASK                 0x02000000
#define BCHP_INT_PER_PeriphIRQMASK1_DAVIC_IRQ_SHIFT                25
#define BCHP_INT_PER_PeriphIRQMASK1_DAVIC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK1 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQMASK1_APM_IUDMA_IRQ_MASK             0x01000000
#define BCHP_INT_PER_PeriphIRQMASK1_APM_IUDMA_IRQ_SHIFT            24
#define BCHP_INT_PER_PeriphIRQMASK1_APM_IUDMA_IRQ_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK1 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQMASK1_APM_IRQ_MASK                   0x00800000
#define BCHP_INT_PER_PeriphIRQMASK1_APM_IRQ_SHIFT                  23
#define BCHP_INT_PER_PeriphIRQMASK1_APM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK1 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQMASK1_reserved0_MASK                 0x007f0000
#define BCHP_INT_PER_PeriphIRQMASK1_reserved0_SHIFT                16

/* INT_PER :: PeriphIRQMASK1 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQMASK1_EXT_IRQ_MASK                   0x00008000
#define BCHP_INT_PER_PeriphIRQMASK1_EXT_IRQ_SHIFT                  15
#define BCHP_INT_PER_PeriphIRQMASK1_EXT_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK1 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQMASK1_reserved1_MASK                 0x00007e00
#define BCHP_INT_PER_PeriphIRQMASK1_reserved1_SHIFT                9

/* INT_PER :: PeriphIRQMASK1 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQMASK1_PERIPH_ERROR_DETECT_MASK       0x00000100
#define BCHP_INT_PER_PeriphIRQMASK1_PERIPH_ERROR_DETECT_SHIFT      8
#define BCHP_INT_PER_PeriphIRQMASK1_PERIPH_ERROR_DETECT_DEFAULT    0x00000000

/* INT_PER :: PeriphIRQMASK1 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQMASK1_HS_SPI_IRQ_MASK                0x00000080
#define BCHP_INT_PER_PeriphIRQMASK1_HS_SPI_IRQ_SHIFT               7
#define BCHP_INT_PER_PeriphIRQMASK1_HS_SPI_IRQ_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQMASK1 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQMASK1_I2C_2_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_PeriphIRQMASK1_I2C_2_IRQ_SHIFT                6
#define BCHP_INT_PER_PeriphIRQMASK1_I2C_2_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK1 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQMASK1_I2C_1_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_PeriphIRQMASK1_I2C_1_IRQ_SHIFT                5
#define BCHP_INT_PER_PeriphIRQMASK1_I2C_1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK1 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQMASK1_PMB_SLV_ERR_IRQ_MASK           0x00000010
#define BCHP_INT_PER_PeriphIRQMASK1_PMB_SLV_ERR_IRQ_SHIFT          4
#define BCHP_INT_PER_PeriphIRQMASK1_PMB_SLV_ERR_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQMASK1 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQMASK1_PMB_TO_ERR_IRQ_MASK            0x00000008
#define BCHP_INT_PER_PeriphIRQMASK1_PMB_TO_ERR_IRQ_SHIFT           3
#define BCHP_INT_PER_PeriphIRQMASK1_PMB_TO_ERR_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQMASK1 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQMASK1_UART1_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_PeriphIRQMASK1_UART1_IRQ_SHIFT                2
#define BCHP_INT_PER_PeriphIRQMASK1_UART1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK1 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQMASK1_UART0_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_PeriphIRQMASK1_UART0_IRQ_SHIFT                1
#define BCHP_INT_PER_PeriphIRQMASK1_UART0_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK1 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQMASK1_TIMRIRQ_MASK                   0x00000001
#define BCHP_INT_PER_PeriphIRQMASK1_TIMRIRQ_SHIFT                  0
#define BCHP_INT_PER_PeriphIRQMASK1_TIMRIRQ_DEFAULT                0x00000000

/***************************************************************************
 *PeriphIRQSTATUS1 - Periph Interrupt Status Register1
 ***************************************************************************/
/* INT_PER :: PeriphIRQSTATUS1 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_FPM_IRQ_MASK                 0x80000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_FPM_IRQ_SHIFT                31
#define BCHP_INT_PER_PeriphIRQSTATUS1_FPM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_enet_acpi_wol_MASK           0x40000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_enet_acpi_wol_SHIFT          30
#define BCHP_INT_PER_PeriphIRQSTATUS1_enet_acpi_wol_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_uni_irq_MASK                 0x20000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_uni_irq_SHIFT                29
#define BCHP_INT_PER_PeriphIRQSTATUS1_uni_irq_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_DFAP_irq_MASK                0x10000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_DFAP_irq_SHIFT               28
#define BCHP_INT_PER_PeriphIRQSTATUS1_DFAP_irq_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_DEC_IRQ_MASK                 0x0c000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_DEC_IRQ_SHIFT                26
#define BCHP_INT_PER_PeriphIRQSTATUS1_DEC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_DAVIC_IRQ_MASK               0x02000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_DAVIC_IRQ_SHIFT              25
#define BCHP_INT_PER_PeriphIRQSTATUS1_DAVIC_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_APM_IUDMA_IRQ_MASK           0x01000000
#define BCHP_INT_PER_PeriphIRQSTATUS1_APM_IUDMA_IRQ_SHIFT          24
#define BCHP_INT_PER_PeriphIRQSTATUS1_APM_IUDMA_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_APM_IRQ_MASK                 0x00800000
#define BCHP_INT_PER_PeriphIRQSTATUS1_APM_IRQ_SHIFT                23
#define BCHP_INT_PER_PeriphIRQSTATUS1_APM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_reserved0_MASK               0x007f0000
#define BCHP_INT_PER_PeriphIRQSTATUS1_reserved0_SHIFT              16

/* INT_PER :: PeriphIRQSTATUS1 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_EXT_IRQ_MASK                 0x00008000
#define BCHP_INT_PER_PeriphIRQSTATUS1_EXT_IRQ_SHIFT                15
#define BCHP_INT_PER_PeriphIRQSTATUS1_EXT_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_reserved1_MASK               0x00007e00
#define BCHP_INT_PER_PeriphIRQSTATUS1_reserved1_SHIFT              9

/* INT_PER :: PeriphIRQSTATUS1 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_PERIPH_ERROR_DETECT_MASK     0x00000100
#define BCHP_INT_PER_PeriphIRQSTATUS1_PERIPH_ERROR_DETECT_SHIFT    8
#define BCHP_INT_PER_PeriphIRQSTATUS1_PERIPH_ERROR_DETECT_DEFAULT  0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_HS_SPI_IRQ_MASK              0x00000080
#define BCHP_INT_PER_PeriphIRQSTATUS1_HS_SPI_IRQ_SHIFT             7
#define BCHP_INT_PER_PeriphIRQSTATUS1_HS_SPI_IRQ_DEFAULT           0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_I2C_2_IRQ_MASK               0x00000040
#define BCHP_INT_PER_PeriphIRQSTATUS1_I2C_2_IRQ_SHIFT              6
#define BCHP_INT_PER_PeriphIRQSTATUS1_I2C_2_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_I2C_1_IRQ_MASK               0x00000020
#define BCHP_INT_PER_PeriphIRQSTATUS1_I2C_1_IRQ_SHIFT              5
#define BCHP_INT_PER_PeriphIRQSTATUS1_I2C_1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_PMB_SLV_ERR_IRQ_MASK         0x00000010
#define BCHP_INT_PER_PeriphIRQSTATUS1_PMB_SLV_ERR_IRQ_SHIFT        4
#define BCHP_INT_PER_PeriphIRQSTATUS1_PMB_SLV_ERR_IRQ_DEFAULT      0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_PMB_TO_ERR_IRQ_MASK          0x00000008
#define BCHP_INT_PER_PeriphIRQSTATUS1_PMB_TO_ERR_IRQ_SHIFT         3
#define BCHP_INT_PER_PeriphIRQSTATUS1_PMB_TO_ERR_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_UART1_IRQ_MASK               0x00000004
#define BCHP_INT_PER_PeriphIRQSTATUS1_UART1_IRQ_SHIFT              2
#define BCHP_INT_PER_PeriphIRQSTATUS1_UART1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_UART0_IRQ_MASK               0x00000002
#define BCHP_INT_PER_PeriphIRQSTATUS1_UART0_IRQ_SHIFT              1
#define BCHP_INT_PER_PeriphIRQSTATUS1_UART0_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS1 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQSTATUS1_TIMRIRQ_MASK                 0x00000001
#define BCHP_INT_PER_PeriphIRQSTATUS1_TIMRIRQ_SHIFT                0
#define BCHP_INT_PER_PeriphIRQSTATUS1_TIMRIRQ_DEFAULT              0x00000000

/***************************************************************************
 *PeriphIRQMASK2 - Periph Interrupt Mask Register2
 ***************************************************************************/
/* INT_PER :: PeriphIRQMASK2 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQMASK2_FPM_IRQ_MASK                   0x80000000
#define BCHP_INT_PER_PeriphIRQMASK2_FPM_IRQ_SHIFT                  31
#define BCHP_INT_PER_PeriphIRQMASK2_FPM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK2 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQMASK2_enet_acpi_wol_MASK             0x40000000
#define BCHP_INT_PER_PeriphIRQMASK2_enet_acpi_wol_SHIFT            30
#define BCHP_INT_PER_PeriphIRQMASK2_enet_acpi_wol_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK2 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQMASK2_uni_irq_MASK                   0x20000000
#define BCHP_INT_PER_PeriphIRQMASK2_uni_irq_SHIFT                  29
#define BCHP_INT_PER_PeriphIRQMASK2_uni_irq_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK2 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQMASK2_DFAP_irq_MASK                  0x10000000
#define BCHP_INT_PER_PeriphIRQMASK2_DFAP_irq_SHIFT                 28
#define BCHP_INT_PER_PeriphIRQMASK2_DFAP_irq_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQMASK2 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQMASK2_DEC_IRQ_MASK                   0x0c000000
#define BCHP_INT_PER_PeriphIRQMASK2_DEC_IRQ_SHIFT                  26
#define BCHP_INT_PER_PeriphIRQMASK2_DEC_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK2 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQMASK2_DAVIC_IRQ_MASK                 0x02000000
#define BCHP_INT_PER_PeriphIRQMASK2_DAVIC_IRQ_SHIFT                25
#define BCHP_INT_PER_PeriphIRQMASK2_DAVIC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK2 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQMASK2_APM_IUDMA_IRQ_MASK             0x01000000
#define BCHP_INT_PER_PeriphIRQMASK2_APM_IUDMA_IRQ_SHIFT            24
#define BCHP_INT_PER_PeriphIRQMASK2_APM_IUDMA_IRQ_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK2 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQMASK2_APM_IRQ_MASK                   0x00800000
#define BCHP_INT_PER_PeriphIRQMASK2_APM_IRQ_SHIFT                  23
#define BCHP_INT_PER_PeriphIRQMASK2_APM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK2 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQMASK2_reserved0_MASK                 0x007f0000
#define BCHP_INT_PER_PeriphIRQMASK2_reserved0_SHIFT                16

/* INT_PER :: PeriphIRQMASK2 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQMASK2_EXT_IRQ_MASK                   0x00008000
#define BCHP_INT_PER_PeriphIRQMASK2_EXT_IRQ_SHIFT                  15
#define BCHP_INT_PER_PeriphIRQMASK2_EXT_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK2 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQMASK2_reserved1_MASK                 0x00007e00
#define BCHP_INT_PER_PeriphIRQMASK2_reserved1_SHIFT                9

/* INT_PER :: PeriphIRQMASK2 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQMASK2_PERIPH_ERROR_DETECT_MASK       0x00000100
#define BCHP_INT_PER_PeriphIRQMASK2_PERIPH_ERROR_DETECT_SHIFT      8
#define BCHP_INT_PER_PeriphIRQMASK2_PERIPH_ERROR_DETECT_DEFAULT    0x00000000

/* INT_PER :: PeriphIRQMASK2 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQMASK2_HS_SPI_IRQ_MASK                0x00000080
#define BCHP_INT_PER_PeriphIRQMASK2_HS_SPI_IRQ_SHIFT               7
#define BCHP_INT_PER_PeriphIRQMASK2_HS_SPI_IRQ_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQMASK2 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQMASK2_I2C_2_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_PeriphIRQMASK2_I2C_2_IRQ_SHIFT                6
#define BCHP_INT_PER_PeriphIRQMASK2_I2C_2_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK2 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQMASK2_I2C_1_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_PeriphIRQMASK2_I2C_1_IRQ_SHIFT                5
#define BCHP_INT_PER_PeriphIRQMASK2_I2C_1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK2 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQMASK2_PMB_SLV_ERR_IRQ_MASK           0x00000010
#define BCHP_INT_PER_PeriphIRQMASK2_PMB_SLV_ERR_IRQ_SHIFT          4
#define BCHP_INT_PER_PeriphIRQMASK2_PMB_SLV_ERR_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQMASK2 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQMASK2_PMB_TO_ERR_IRQ_MASK            0x00000008
#define BCHP_INT_PER_PeriphIRQMASK2_PMB_TO_ERR_IRQ_SHIFT           3
#define BCHP_INT_PER_PeriphIRQMASK2_PMB_TO_ERR_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQMASK2 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQMASK2_UART1_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_PeriphIRQMASK2_UART1_IRQ_SHIFT                2
#define BCHP_INT_PER_PeriphIRQMASK2_UART1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK2 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQMASK2_UART0_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_PeriphIRQMASK2_UART0_IRQ_SHIFT                1
#define BCHP_INT_PER_PeriphIRQMASK2_UART0_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK2 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQMASK2_TIMRIRQ_MASK                   0x00000001
#define BCHP_INT_PER_PeriphIRQMASK2_TIMRIRQ_SHIFT                  0
#define BCHP_INT_PER_PeriphIRQMASK2_TIMRIRQ_DEFAULT                0x00000000

/***************************************************************************
 *PeriphIRQSTATUS2 - Periph Interrupt Status Register2
 ***************************************************************************/
/* INT_PER :: PeriphIRQSTATUS2 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_FPM_IRQ_MASK                 0x80000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_FPM_IRQ_SHIFT                31
#define BCHP_INT_PER_PeriphIRQSTATUS2_FPM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_enet_acpi_wol_MASK           0x40000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_enet_acpi_wol_SHIFT          30
#define BCHP_INT_PER_PeriphIRQSTATUS2_enet_acpi_wol_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_uni_irq_MASK                 0x20000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_uni_irq_SHIFT                29
#define BCHP_INT_PER_PeriphIRQSTATUS2_uni_irq_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_DFAP_irq_MASK                0x10000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_DFAP_irq_SHIFT               28
#define BCHP_INT_PER_PeriphIRQSTATUS2_DFAP_irq_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_DEC_IRQ_MASK                 0x0c000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_DEC_IRQ_SHIFT                26
#define BCHP_INT_PER_PeriphIRQSTATUS2_DEC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_DAVIC_IRQ_MASK               0x02000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_DAVIC_IRQ_SHIFT              25
#define BCHP_INT_PER_PeriphIRQSTATUS2_DAVIC_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_APM_IUDMA_IRQ_MASK           0x01000000
#define BCHP_INT_PER_PeriphIRQSTATUS2_APM_IUDMA_IRQ_SHIFT          24
#define BCHP_INT_PER_PeriphIRQSTATUS2_APM_IUDMA_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_APM_IRQ_MASK                 0x00800000
#define BCHP_INT_PER_PeriphIRQSTATUS2_APM_IRQ_SHIFT                23
#define BCHP_INT_PER_PeriphIRQSTATUS2_APM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_reserved0_MASK               0x007f0000
#define BCHP_INT_PER_PeriphIRQSTATUS2_reserved0_SHIFT              16

/* INT_PER :: PeriphIRQSTATUS2 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_EXT_IRQ_MASK                 0x00008000
#define BCHP_INT_PER_PeriphIRQSTATUS2_EXT_IRQ_SHIFT                15
#define BCHP_INT_PER_PeriphIRQSTATUS2_EXT_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_reserved1_MASK               0x00007e00
#define BCHP_INT_PER_PeriphIRQSTATUS2_reserved1_SHIFT              9

/* INT_PER :: PeriphIRQSTATUS2 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_PERIPH_ERROR_DETECT_MASK     0x00000100
#define BCHP_INT_PER_PeriphIRQSTATUS2_PERIPH_ERROR_DETECT_SHIFT    8
#define BCHP_INT_PER_PeriphIRQSTATUS2_PERIPH_ERROR_DETECT_DEFAULT  0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_HS_SPI_IRQ_MASK              0x00000080
#define BCHP_INT_PER_PeriphIRQSTATUS2_HS_SPI_IRQ_SHIFT             7
#define BCHP_INT_PER_PeriphIRQSTATUS2_HS_SPI_IRQ_DEFAULT           0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_I2C_2_IRQ_MASK               0x00000040
#define BCHP_INT_PER_PeriphIRQSTATUS2_I2C_2_IRQ_SHIFT              6
#define BCHP_INT_PER_PeriphIRQSTATUS2_I2C_2_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_I2C_1_IRQ_MASK               0x00000020
#define BCHP_INT_PER_PeriphIRQSTATUS2_I2C_1_IRQ_SHIFT              5
#define BCHP_INT_PER_PeriphIRQSTATUS2_I2C_1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_PMB_SLV_ERR_IRQ_MASK         0x00000010
#define BCHP_INT_PER_PeriphIRQSTATUS2_PMB_SLV_ERR_IRQ_SHIFT        4
#define BCHP_INT_PER_PeriphIRQSTATUS2_PMB_SLV_ERR_IRQ_DEFAULT      0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_PMB_TO_ERR_IRQ_MASK          0x00000008
#define BCHP_INT_PER_PeriphIRQSTATUS2_PMB_TO_ERR_IRQ_SHIFT         3
#define BCHP_INT_PER_PeriphIRQSTATUS2_PMB_TO_ERR_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_UART1_IRQ_MASK               0x00000004
#define BCHP_INT_PER_PeriphIRQSTATUS2_UART1_IRQ_SHIFT              2
#define BCHP_INT_PER_PeriphIRQSTATUS2_UART1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_UART0_IRQ_MASK               0x00000002
#define BCHP_INT_PER_PeriphIRQSTATUS2_UART0_IRQ_SHIFT              1
#define BCHP_INT_PER_PeriphIRQSTATUS2_UART0_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS2 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQSTATUS2_TIMRIRQ_MASK                 0x00000001
#define BCHP_INT_PER_PeriphIRQSTATUS2_TIMRIRQ_SHIFT                0
#define BCHP_INT_PER_PeriphIRQSTATUS2_TIMRIRQ_DEFAULT              0x00000000

/***************************************************************************
 *PeriphIRQMASK3 - Periph Interrupt Mask Register3
 ***************************************************************************/
/* INT_PER :: PeriphIRQMASK3 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQMASK3_FPM_IRQ_MASK                   0x80000000
#define BCHP_INT_PER_PeriphIRQMASK3_FPM_IRQ_SHIFT                  31
#define BCHP_INT_PER_PeriphIRQMASK3_FPM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK3 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQMASK3_enet_acpi_wol_MASK             0x40000000
#define BCHP_INT_PER_PeriphIRQMASK3_enet_acpi_wol_SHIFT            30
#define BCHP_INT_PER_PeriphIRQMASK3_enet_acpi_wol_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK3 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQMASK3_uni_irq_MASK                   0x20000000
#define BCHP_INT_PER_PeriphIRQMASK3_uni_irq_SHIFT                  29
#define BCHP_INT_PER_PeriphIRQMASK3_uni_irq_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK3 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQMASK3_DFAP_irq_MASK                  0x10000000
#define BCHP_INT_PER_PeriphIRQMASK3_DFAP_irq_SHIFT                 28
#define BCHP_INT_PER_PeriphIRQMASK3_DFAP_irq_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQMASK3 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQMASK3_DEC_IRQ_MASK                   0x0c000000
#define BCHP_INT_PER_PeriphIRQMASK3_DEC_IRQ_SHIFT                  26
#define BCHP_INT_PER_PeriphIRQMASK3_DEC_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK3 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQMASK3_DAVIC_IRQ_MASK                 0x02000000
#define BCHP_INT_PER_PeriphIRQMASK3_DAVIC_IRQ_SHIFT                25
#define BCHP_INT_PER_PeriphIRQMASK3_DAVIC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK3 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQMASK3_APM_IUDMA_IRQ_MASK             0x01000000
#define BCHP_INT_PER_PeriphIRQMASK3_APM_IUDMA_IRQ_SHIFT            24
#define BCHP_INT_PER_PeriphIRQMASK3_APM_IUDMA_IRQ_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQMASK3 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQMASK3_APM_IRQ_MASK                   0x00800000
#define BCHP_INT_PER_PeriphIRQMASK3_APM_IRQ_SHIFT                  23
#define BCHP_INT_PER_PeriphIRQMASK3_APM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK3 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQMASK3_reserved0_MASK                 0x007f0000
#define BCHP_INT_PER_PeriphIRQMASK3_reserved0_SHIFT                16

/* INT_PER :: PeriphIRQMASK3 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQMASK3_EXT_IRQ_MASK                   0x00008000
#define BCHP_INT_PER_PeriphIRQMASK3_EXT_IRQ_SHIFT                  15
#define BCHP_INT_PER_PeriphIRQMASK3_EXT_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQMASK3 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQMASK3_reserved1_MASK                 0x00007e00
#define BCHP_INT_PER_PeriphIRQMASK3_reserved1_SHIFT                9

/* INT_PER :: PeriphIRQMASK3 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQMASK3_PERIPH_ERROR_DETECT_MASK       0x00000100
#define BCHP_INT_PER_PeriphIRQMASK3_PERIPH_ERROR_DETECT_SHIFT      8
#define BCHP_INT_PER_PeriphIRQMASK3_PERIPH_ERROR_DETECT_DEFAULT    0x00000000

/* INT_PER :: PeriphIRQMASK3 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQMASK3_HS_SPI_IRQ_MASK                0x00000080
#define BCHP_INT_PER_PeriphIRQMASK3_HS_SPI_IRQ_SHIFT               7
#define BCHP_INT_PER_PeriphIRQMASK3_HS_SPI_IRQ_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQMASK3 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQMASK3_I2C_2_IRQ_MASK                 0x00000040
#define BCHP_INT_PER_PeriphIRQMASK3_I2C_2_IRQ_SHIFT                6
#define BCHP_INT_PER_PeriphIRQMASK3_I2C_2_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK3 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQMASK3_I2C_1_IRQ_MASK                 0x00000020
#define BCHP_INT_PER_PeriphIRQMASK3_I2C_1_IRQ_SHIFT                5
#define BCHP_INT_PER_PeriphIRQMASK3_I2C_1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK3 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQMASK3_PMB_SLV_ERR_IRQ_MASK           0x00000010
#define BCHP_INT_PER_PeriphIRQMASK3_PMB_SLV_ERR_IRQ_SHIFT          4
#define BCHP_INT_PER_PeriphIRQMASK3_PMB_SLV_ERR_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQMASK3 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQMASK3_PMB_TO_ERR_IRQ_MASK            0x00000008
#define BCHP_INT_PER_PeriphIRQMASK3_PMB_TO_ERR_IRQ_SHIFT           3
#define BCHP_INT_PER_PeriphIRQMASK3_PMB_TO_ERR_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQMASK3 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQMASK3_UART1_IRQ_MASK                 0x00000004
#define BCHP_INT_PER_PeriphIRQMASK3_UART1_IRQ_SHIFT                2
#define BCHP_INT_PER_PeriphIRQMASK3_UART1_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK3 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQMASK3_UART0_IRQ_MASK                 0x00000002
#define BCHP_INT_PER_PeriphIRQMASK3_UART0_IRQ_SHIFT                1
#define BCHP_INT_PER_PeriphIRQMASK3_UART0_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQMASK3 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQMASK3_TIMRIRQ_MASK                   0x00000001
#define BCHP_INT_PER_PeriphIRQMASK3_TIMRIRQ_SHIFT                  0
#define BCHP_INT_PER_PeriphIRQMASK3_TIMRIRQ_DEFAULT                0x00000000

/***************************************************************************
 *PeriphIRQSTATUS3 - Periph Interrupt Status Register3
 ***************************************************************************/
/* INT_PER :: PeriphIRQSTATUS3 :: FPM_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_FPM_IRQ_MASK                 0x80000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_FPM_IRQ_SHIFT                31
#define BCHP_INT_PER_PeriphIRQSTATUS3_FPM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: enet_acpi_wol [30:30] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_enet_acpi_wol_MASK           0x40000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_enet_acpi_wol_SHIFT          30
#define BCHP_INT_PER_PeriphIRQSTATUS3_enet_acpi_wol_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: uni_irq [29:29] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_uni_irq_MASK                 0x20000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_uni_irq_SHIFT                29
#define BCHP_INT_PER_PeriphIRQSTATUS3_uni_irq_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: DFAP_irq [28:28] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_DFAP_irq_MASK                0x10000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_DFAP_irq_SHIFT               28
#define BCHP_INT_PER_PeriphIRQSTATUS3_DFAP_irq_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: DEC_IRQ [27:26] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_DEC_IRQ_MASK                 0x0c000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_DEC_IRQ_SHIFT                26
#define BCHP_INT_PER_PeriphIRQSTATUS3_DEC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: DAVIC_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_DAVIC_IRQ_MASK               0x02000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_DAVIC_IRQ_SHIFT              25
#define BCHP_INT_PER_PeriphIRQSTATUS3_DAVIC_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: APM_IUDMA_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_APM_IUDMA_IRQ_MASK           0x01000000
#define BCHP_INT_PER_PeriphIRQSTATUS3_APM_IUDMA_IRQ_SHIFT          24
#define BCHP_INT_PER_PeriphIRQSTATUS3_APM_IUDMA_IRQ_DEFAULT        0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: APM_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_APM_IRQ_MASK                 0x00800000
#define BCHP_INT_PER_PeriphIRQSTATUS3_APM_IRQ_SHIFT                23
#define BCHP_INT_PER_PeriphIRQSTATUS3_APM_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: reserved0 [22:16] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_reserved0_MASK               0x007f0000
#define BCHP_INT_PER_PeriphIRQSTATUS3_reserved0_SHIFT              16

/* INT_PER :: PeriphIRQSTATUS3 :: EXT_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_EXT_IRQ_MASK                 0x00008000
#define BCHP_INT_PER_PeriphIRQSTATUS3_EXT_IRQ_SHIFT                15
#define BCHP_INT_PER_PeriphIRQSTATUS3_EXT_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: reserved1 [14:09] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_reserved1_MASK               0x00007e00
#define BCHP_INT_PER_PeriphIRQSTATUS3_reserved1_SHIFT              9

/* INT_PER :: PeriphIRQSTATUS3 :: PERIPH_ERROR_DETECT [08:08] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_PERIPH_ERROR_DETECT_MASK     0x00000100
#define BCHP_INT_PER_PeriphIRQSTATUS3_PERIPH_ERROR_DETECT_SHIFT    8
#define BCHP_INT_PER_PeriphIRQSTATUS3_PERIPH_ERROR_DETECT_DEFAULT  0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_HS_SPI_IRQ_MASK              0x00000080
#define BCHP_INT_PER_PeriphIRQSTATUS3_HS_SPI_IRQ_SHIFT             7
#define BCHP_INT_PER_PeriphIRQSTATUS3_HS_SPI_IRQ_DEFAULT           0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: I2C_2_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_I2C_2_IRQ_MASK               0x00000040
#define BCHP_INT_PER_PeriphIRQSTATUS3_I2C_2_IRQ_SHIFT              6
#define BCHP_INT_PER_PeriphIRQSTATUS3_I2C_2_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: I2C_1_IRQ [05:05] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_I2C_1_IRQ_MASK               0x00000020
#define BCHP_INT_PER_PeriphIRQSTATUS3_I2C_1_IRQ_SHIFT              5
#define BCHP_INT_PER_PeriphIRQSTATUS3_I2C_1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: PMB_SLV_ERR_IRQ [04:04] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_PMB_SLV_ERR_IRQ_MASK         0x00000010
#define BCHP_INT_PER_PeriphIRQSTATUS3_PMB_SLV_ERR_IRQ_SHIFT        4
#define BCHP_INT_PER_PeriphIRQSTATUS3_PMB_SLV_ERR_IRQ_DEFAULT      0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: PMB_TO_ERR_IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_PMB_TO_ERR_IRQ_MASK          0x00000008
#define BCHP_INT_PER_PeriphIRQSTATUS3_PMB_TO_ERR_IRQ_SHIFT         3
#define BCHP_INT_PER_PeriphIRQSTATUS3_PMB_TO_ERR_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: UART1_IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_UART1_IRQ_MASK               0x00000004
#define BCHP_INT_PER_PeriphIRQSTATUS3_UART1_IRQ_SHIFT              2
#define BCHP_INT_PER_PeriphIRQSTATUS3_UART1_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: UART0_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_UART0_IRQ_MASK               0x00000002
#define BCHP_INT_PER_PeriphIRQSTATUS3_UART0_IRQ_SHIFT              1
#define BCHP_INT_PER_PeriphIRQSTATUS3_UART0_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSTATUS3 :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQSTATUS3_TIMRIRQ_MASK                 0x00000001
#define BCHP_INT_PER_PeriphIRQSTATUS3_TIMRIRQ_SHIFT                0
#define BCHP_INT_PER_PeriphIRQSTATUS3_TIMRIRQ_DEFAULT              0x00000000

/***************************************************************************
 *IOPIRQMASK0 - IOP Interrupt Mask Register0
 ***************************************************************************/
/* INT_PER :: IOPIRQMASK0 :: reserved0 [31:05] */
#define BCHP_INT_PER_IOPIRQMASK0_reserved0_MASK                    0xffffffe0
#define BCHP_INT_PER_IOPIRQMASK0_reserved0_SHIFT                   5

/* INT_PER :: IOPIRQMASK0 :: DFAPIRQ [04:04] */
#define BCHP_INT_PER_IOPIRQMASK0_DFAPIRQ_MASK                      0x00000010
#define BCHP_INT_PER_IOPIRQMASK0_DFAPIRQ_SHIFT                     4
#define BCHP_INT_PER_IOPIRQMASK0_DFAPIRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQMASK0 :: reserved1 [03:03] */
#define BCHP_INT_PER_IOPIRQMASK0_reserved1_MASK                    0x00000008
#define BCHP_INT_PER_IOPIRQMASK0_reserved1_SHIFT                   3

/* INT_PER :: IOPIRQMASK0 :: GFAPIRQ [02:02] */
#define BCHP_INT_PER_IOPIRQMASK0_GFAPIRQ_MASK                      0x00000004
#define BCHP_INT_PER_IOPIRQMASK0_GFAPIRQ_SHIFT                     2
#define BCHP_INT_PER_IOPIRQMASK0_GFAPIRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQMASK0 :: DTPIRQ [01:01] */
#define BCHP_INT_PER_IOPIRQMASK0_DTPIRQ_MASK                       0x00000002
#define BCHP_INT_PER_IOPIRQMASK0_DTPIRQ_SHIFT                      1
#define BCHP_INT_PER_IOPIRQMASK0_DTPIRQ_DEFAULT                    0x00000000

/* INT_PER :: IOPIRQMASK0 :: UTPIRQ [00:00] */
#define BCHP_INT_PER_IOPIRQMASK0_UTPIRQ_MASK                       0x00000001
#define BCHP_INT_PER_IOPIRQMASK0_UTPIRQ_SHIFT                      0
#define BCHP_INT_PER_IOPIRQMASK0_UTPIRQ_DEFAULT                    0x00000000

/***************************************************************************
 *IOPIRQSTATUS0 - IOP Interrupt Status Register0
 ***************************************************************************/
/* INT_PER :: IOPIRQSTATUS0 :: reserved0 [31:05] */
#define BCHP_INT_PER_IOPIRQSTATUS0_reserved0_MASK                  0xffffffe0
#define BCHP_INT_PER_IOPIRQSTATUS0_reserved0_SHIFT                 5

/* INT_PER :: IOPIRQSTATUS0 :: DFAPIRQ [04:04] */
#define BCHP_INT_PER_IOPIRQSTATUS0_DFAPIRQ_MASK                    0x00000010
#define BCHP_INT_PER_IOPIRQSTATUS0_DFAPIRQ_SHIFT                   4
#define BCHP_INT_PER_IOPIRQSTATUS0_DFAPIRQ_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSTATUS0 :: reserved1 [03:03] */
#define BCHP_INT_PER_IOPIRQSTATUS0_reserved1_MASK                  0x00000008
#define BCHP_INT_PER_IOPIRQSTATUS0_reserved1_SHIFT                 3

/* INT_PER :: IOPIRQSTATUS0 :: GFAPIRQ [02:02] */
#define BCHP_INT_PER_IOPIRQSTATUS0_GFAPIRQ_MASK                    0x00000004
#define BCHP_INT_PER_IOPIRQSTATUS0_GFAPIRQ_SHIFT                   2
#define BCHP_INT_PER_IOPIRQSTATUS0_GFAPIRQ_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSTATUS0 :: DTPIRQ [01:01] */
#define BCHP_INT_PER_IOPIRQSTATUS0_DTPIRQ_MASK                     0x00000002
#define BCHP_INT_PER_IOPIRQSTATUS0_DTPIRQ_SHIFT                    1
#define BCHP_INT_PER_IOPIRQSTATUS0_DTPIRQ_DEFAULT                  0x00000000

/* INT_PER :: IOPIRQSTATUS0 :: UTPIRQ [00:00] */
#define BCHP_INT_PER_IOPIRQSTATUS0_UTPIRQ_MASK                     0x00000001
#define BCHP_INT_PER_IOPIRQSTATUS0_UTPIRQ_SHIFT                    0
#define BCHP_INT_PER_IOPIRQSTATUS0_UTPIRQ_DEFAULT                  0x00000000

/***************************************************************************
 *IOPIRQMASK1 - IOP Interrupt Mask Register1
 ***************************************************************************/
/* INT_PER :: IOPIRQMASK1 :: reserved0 [31:05] */
#define BCHP_INT_PER_IOPIRQMASK1_reserved0_MASK                    0xffffffe0
#define BCHP_INT_PER_IOPIRQMASK1_reserved0_SHIFT                   5

/* INT_PER :: IOPIRQMASK1 :: DFAPIRQ [04:04] */
#define BCHP_INT_PER_IOPIRQMASK1_DFAPIRQ_MASK                      0x00000010
#define BCHP_INT_PER_IOPIRQMASK1_DFAPIRQ_SHIFT                     4
#define BCHP_INT_PER_IOPIRQMASK1_DFAPIRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQMASK1 :: reserved1 [03:03] */
#define BCHP_INT_PER_IOPIRQMASK1_reserved1_MASK                    0x00000008
#define BCHP_INT_PER_IOPIRQMASK1_reserved1_SHIFT                   3

/* INT_PER :: IOPIRQMASK1 :: GFAPIRQ [02:02] */
#define BCHP_INT_PER_IOPIRQMASK1_GFAPIRQ_MASK                      0x00000004
#define BCHP_INT_PER_IOPIRQMASK1_GFAPIRQ_SHIFT                     2
#define BCHP_INT_PER_IOPIRQMASK1_GFAPIRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQMASK1 :: DTPIRQ [01:01] */
#define BCHP_INT_PER_IOPIRQMASK1_DTPIRQ_MASK                       0x00000002
#define BCHP_INT_PER_IOPIRQMASK1_DTPIRQ_SHIFT                      1
#define BCHP_INT_PER_IOPIRQMASK1_DTPIRQ_DEFAULT                    0x00000000

/* INT_PER :: IOPIRQMASK1 :: UTPIRQ [00:00] */
#define BCHP_INT_PER_IOPIRQMASK1_UTPIRQ_MASK                       0x00000001
#define BCHP_INT_PER_IOPIRQMASK1_UTPIRQ_SHIFT                      0
#define BCHP_INT_PER_IOPIRQMASK1_UTPIRQ_DEFAULT                    0x00000000

/***************************************************************************
 *IOPIRQSTATUS1 - IOP Interrupt Status Register1
 ***************************************************************************/
/* INT_PER :: IOPIRQSTATUS1 :: reserved0 [31:05] */
#define BCHP_INT_PER_IOPIRQSTATUS1_reserved0_MASK                  0xffffffe0
#define BCHP_INT_PER_IOPIRQSTATUS1_reserved0_SHIFT                 5

/* INT_PER :: IOPIRQSTATUS1 :: DFAPIRQ [04:04] */
#define BCHP_INT_PER_IOPIRQSTATUS1_DFAPIRQ_MASK                    0x00000010
#define BCHP_INT_PER_IOPIRQSTATUS1_DFAPIRQ_SHIFT                   4
#define BCHP_INT_PER_IOPIRQSTATUS1_DFAPIRQ_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSTATUS1 :: reserved1 [03:03] */
#define BCHP_INT_PER_IOPIRQSTATUS1_reserved1_MASK                  0x00000008
#define BCHP_INT_PER_IOPIRQSTATUS1_reserved1_SHIFT                 3

/* INT_PER :: IOPIRQSTATUS1 :: GFAPIRQ [02:02] */
#define BCHP_INT_PER_IOPIRQSTATUS1_GFAPIRQ_MASK                    0x00000004
#define BCHP_INT_PER_IOPIRQSTATUS1_GFAPIRQ_SHIFT                   2
#define BCHP_INT_PER_IOPIRQSTATUS1_GFAPIRQ_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSTATUS1 :: DTPIRQ [01:01] */
#define BCHP_INT_PER_IOPIRQSTATUS1_DTPIRQ_MASK                     0x00000002
#define BCHP_INT_PER_IOPIRQSTATUS1_DTPIRQ_SHIFT                    1
#define BCHP_INT_PER_IOPIRQSTATUS1_DTPIRQ_DEFAULT                  0x00000000

/* INT_PER :: IOPIRQSTATUS1 :: UTPIRQ [00:00] */
#define BCHP_INT_PER_IOPIRQSTATUS1_UTPIRQ_MASK                     0x00000001
#define BCHP_INT_PER_IOPIRQSTATUS1_UTPIRQ_SHIFT                    0
#define BCHP_INT_PER_IOPIRQSTATUS1_UTPIRQ_DEFAULT                  0x00000000

/***************************************************************************
 *DocsisIRQSense - Docsis Interrupt Sense Register for Irq Bits[31:0]
 ***************************************************************************/
/* INT_PER :: DocsisIRQSense :: DOCSIS_IRQSense [31:00] */
#define BCHP_INT_PER_DocsisIRQSense_DOCSIS_IRQSense_MASK           0xffffffff
#define BCHP_INT_PER_DocsisIRQSense_DOCSIS_IRQSense_SHIFT          0
#define BCHP_INT_PER_DocsisIRQSense_DOCSIS_IRQSense_DEFAULT        0x00000000

/***************************************************************************
 *PeriphIRQSense - Periph Interrupt Sense Register  for Irq Bits[31:0]
 ***************************************************************************/
/* INT_PER :: PeriphIRQSense :: EXT_IRQ [31:31] */
#define BCHP_INT_PER_PeriphIRQSense_EXT_IRQ_MASK                   0x80000000
#define BCHP_INT_PER_PeriphIRQSense_EXT_IRQ_SHIFT                  31
#define BCHP_INT_PER_PeriphIRQSense_EXT_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQSense :: APM_IUDMA_IRQ [30:30] */
#define BCHP_INT_PER_PeriphIRQSense_APM_IUDMA_IRQ_MASK             0x40000000
#define BCHP_INT_PER_PeriphIRQSense_APM_IUDMA_IRQ_SHIFT            30
#define BCHP_INT_PER_PeriphIRQSense_APM_IUDMA_IRQ_DEFAULT          0x00000000

/* INT_PER :: PeriphIRQSense :: APM_IRQ [29:29] */
#define BCHP_INT_PER_PeriphIRQSense_APM_IRQ_MASK                   0x20000000
#define BCHP_INT_PER_PeriphIRQSense_APM_IRQ_SHIFT                  29
#define BCHP_INT_PER_PeriphIRQSense_APM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQSense :: PCIE1_IRQ [28:28] */
#define BCHP_INT_PER_PeriphIRQSense_PCIE1_IRQ_MASK                 0x10000000
#define BCHP_INT_PER_PeriphIRQSense_PCIE1_IRQ_SHIFT                28
#define BCHP_INT_PER_PeriphIRQSense_PCIE1_IRQ_DEFAULT              0x00000001

/* INT_PER :: PeriphIRQSense :: PCIE0_IRQ [27:27] */
#define BCHP_INT_PER_PeriphIRQSense_PCIE0_IRQ_MASK                 0x08000000
#define BCHP_INT_PER_PeriphIRQSense_PCIE0_IRQ_SHIFT                27
#define BCHP_INT_PER_PeriphIRQSense_PCIE0_IRQ_DEFAULT              0x00000001

/* INT_PER :: PeriphIRQSense :: USB_CCS_IRQ [26:26] */
#define BCHP_INT_PER_PeriphIRQSense_USB_CCS_IRQ_MASK               0x04000000
#define BCHP_INT_PER_PeriphIRQSense_USB_CCS_IRQ_SHIFT              26
#define BCHP_INT_PER_PeriphIRQSense_USB_CCS_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSense :: USB_DISCON_IRQ [25:25] */
#define BCHP_INT_PER_PeriphIRQSense_USB_DISCON_IRQ_MASK            0x02000000
#define BCHP_INT_PER_PeriphIRQSense_USB_DISCON_IRQ_SHIFT           25
#define BCHP_INT_PER_PeriphIRQSense_USB_DISCON_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQSense :: USB_EHCI_IRQ [24:24] */
#define BCHP_INT_PER_PeriphIRQSense_USB_EHCI_IRQ_MASK              0x01000000
#define BCHP_INT_PER_PeriphIRQSense_USB_EHCI_IRQ_SHIFT             24
#define BCHP_INT_PER_PeriphIRQSense_USB_EHCI_IRQ_DEFAULT           0x00000000

/* INT_PER :: PeriphIRQSense :: USB_OHCI_IRQ [23:23] */
#define BCHP_INT_PER_PeriphIRQSense_USB_OHCI_IRQ_MASK              0x00800000
#define BCHP_INT_PER_PeriphIRQSense_USB_OHCI_IRQ_SHIFT             23
#define BCHP_INT_PER_PeriphIRQSense_USB_OHCI_IRQ_DEFAULT           0x00000001

/* INT_PER :: PeriphIRQSense :: UNI1_HFB_WOL_IRQ [22:22] */
#define BCHP_INT_PER_PeriphIRQSense_UNI1_HFB_WOL_IRQ_MASK          0x00400000
#define BCHP_INT_PER_PeriphIRQSense_UNI1_HFB_WOL_IRQ_SHIFT         22
#define BCHP_INT_PER_PeriphIRQSense_UNI1_HFB_WOL_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSense :: UNI1_MPD_WOL_IRQ [21:21] */
#define BCHP_INT_PER_PeriphIRQSense_UNI1_MPD_WOL_IRQ_MASK          0x00200000
#define BCHP_INT_PER_PeriphIRQSense_UNI1_MPD_WOL_IRQ_SHIFT         21
#define BCHP_INT_PER_PeriphIRQSense_UNI1_MPD_WOL_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSense :: UNI0_HFB_WOL_IRQ [20:20] */
#define BCHP_INT_PER_PeriphIRQSense_UNI0_HFB_WOL_IRQ_MASK          0x00100000
#define BCHP_INT_PER_PeriphIRQSense_UNI0_HFB_WOL_IRQ_SHIFT         20
#define BCHP_INT_PER_PeriphIRQSense_UNI0_HFB_WOL_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSense :: UNI0_MPD_WOL_IRQ [19:19] */
#define BCHP_INT_PER_PeriphIRQSense_UNI0_MPD_WOL_IRQ_MASK          0x00080000
#define BCHP_INT_PER_PeriphIRQSense_UNI0_MPD_WOL_IRQ_SHIFT         19
#define BCHP_INT_PER_PeriphIRQSense_UNI0_MPD_WOL_IRQ_DEFAULT       0x00000000

/* INT_PER :: PeriphIRQSense :: GPHY_IRQ [18:18] */
#define BCHP_INT_PER_PeriphIRQSense_GPHY_IRQ_MASK                  0x00040000
#define BCHP_INT_PER_PeriphIRQSense_GPHY_IRQ_SHIFT                 18
#define BCHP_INT_PER_PeriphIRQSense_GPHY_IRQ_DEFAULT               0x00000001

/* INT_PER :: PeriphIRQSense :: UNI0_IRQ [17:17] */
#define BCHP_INT_PER_PeriphIRQSense_UNI0_IRQ_MASK                  0x00020000
#define BCHP_INT_PER_PeriphIRQSense_UNI0_IRQ_SHIFT                 17
#define BCHP_INT_PER_PeriphIRQSense_UNI0_IRQ_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQSense :: UNI1_IRQ [16:16] */
#define BCHP_INT_PER_PeriphIRQSense_UNI1_IRQ_MASK                  0x00010000
#define BCHP_INT_PER_PeriphIRQSense_UNI1_IRQ_SHIFT                 16
#define BCHP_INT_PER_PeriphIRQSense_UNI1_IRQ_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQSense :: UNI_DMA_IRQ [15:15] */
#define BCHP_INT_PER_PeriphIRQSense_UNI_DMA_IRQ_MASK               0x00008000
#define BCHP_INT_PER_PeriphIRQSense_UNI_DMA_IRQ_SHIFT              15
#define BCHP_INT_PER_PeriphIRQSense_UNI_DMA_IRQ_DEFAULT            0x00000000

/* INT_PER :: PeriphIRQSense :: FPM_IRQ [14:14] */
#define BCHP_INT_PER_PeriphIRQSense_FPM_IRQ_MASK                   0x00004000
#define BCHP_INT_PER_PeriphIRQSense_FPM_IRQ_SHIFT                  14
#define BCHP_INT_PER_PeriphIRQSense_FPM_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQSense :: UBUS_REQOUT_ERROR_IRQ [13:13] */
#define BCHP_INT_PER_PeriphIRQSense_UBUS_REQOUT_ERROR_IRQ_MASK     0x00002000
#define BCHP_INT_PER_PeriphIRQSense_UBUS_REQOUT_ERROR_IRQ_SHIFT    13
#define BCHP_INT_PER_PeriphIRQSense_UBUS_REQOUT_ERROR_IRQ_DEFAULT  0x00000000

/* INT_PER :: PeriphIRQSense :: UBUS_STATC_IRQ [12:12] */
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATC_IRQ_MASK            0x00001000
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATC_IRQ_SHIFT           12
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATC_IRQ_DEFAULT         0x00000001

/* INT_PER :: PeriphIRQSense :: UBUS_STATB_IRQ [11:11] */
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATB_IRQ_MASK            0x00000800
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATB_IRQ_SHIFT           11
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATB_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQSense :: UBUS_STATA_IRQ [10:10] */
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATA_IRQ_MASK            0x00000400
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATA_IRQ_SHIFT           10
#define BCHP_INT_PER_PeriphIRQSense_UBUS_STATA_IRQ_DEFAULT         0x00000000

/* INT_PER :: PeriphIRQSense :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PER_PeriphIRQSense_PERIPH_ERROR_DETECT_MASK       0x00000200
#define BCHP_INT_PER_PeriphIRQSense_PERIPH_ERROR_DETECT_SHIFT      9
#define BCHP_INT_PER_PeriphIRQSense_PERIPH_ERROR_DETECT_DEFAULT    0x00000000

/* INT_PER :: PeriphIRQSense :: DAVIC_IRQ [08:08] */
#define BCHP_INT_PER_PeriphIRQSense_DAVIC_IRQ_MASK                 0x00000100
#define BCHP_INT_PER_PeriphIRQSense_DAVIC_IRQ_SHIFT                8
#define BCHP_INT_PER_PeriphIRQSense_DAVIC_IRQ_DEFAULT              0x00000000

/* INT_PER :: PeriphIRQSense :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PER_PeriphIRQSense_HS_SPI_IRQ_MASK                0x00000080
#define BCHP_INT_PER_PeriphIRQSense_HS_SPI_IRQ_SHIFT               7
#define BCHP_INT_PER_PeriphIRQSense_HS_SPI_IRQ_DEFAULT             0x00000000

/* INT_PER :: PeriphIRQSense :: I2C_IRQ [06:06] */
#define BCHP_INT_PER_PeriphIRQSense_I2C_IRQ_MASK                   0x00000040
#define BCHP_INT_PER_PeriphIRQSense_I2C_IRQ_SHIFT                  6
#define BCHP_INT_PER_PeriphIRQSense_I2C_IRQ_DEFAULT                0x00000000

/* INT_PER :: PeriphIRQSense :: reserved0 [05:04] */
#define BCHP_INT_PER_PeriphIRQSense_reserved0_MASK                 0x00000030
#define BCHP_INT_PER_PeriphIRQSense_reserved0_SHIFT                4

/* INT_PER :: PeriphIRQSense :: UART1IRQ [03:03] */
#define BCHP_INT_PER_PeriphIRQSense_UART1IRQ_MASK                  0x00000008
#define BCHP_INT_PER_PeriphIRQSense_UART1IRQ_SHIFT                 3
#define BCHP_INT_PER_PeriphIRQSense_UART1IRQ_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQSense :: UART0IRQ [02:02] */
#define BCHP_INT_PER_PeriphIRQSense_UART0IRQ_MASK                  0x00000004
#define BCHP_INT_PER_PeriphIRQSense_UART0IRQ_SHIFT                 2
#define BCHP_INT_PER_PeriphIRQSense_UART0IRQ_DEFAULT               0x00000000

/* INT_PER :: PeriphIRQSense :: MoCA_MAC_IRQ [01:01] */
#define BCHP_INT_PER_PeriphIRQSense_MoCA_MAC_IRQ_MASK              0x00000002
#define BCHP_INT_PER_PeriphIRQSense_MoCA_MAC_IRQ_SHIFT             1
#define BCHP_INT_PER_PeriphIRQSense_MoCA_MAC_IRQ_DEFAULT           0x00000000

/* INT_PER :: PeriphIRQSense :: TIMRIRQ [00:00] */
#define BCHP_INT_PER_PeriphIRQSense_TIMRIRQ_MASK                   0x00000001
#define BCHP_INT_PER_PeriphIRQSense_TIMRIRQ_SHIFT                  0
#define BCHP_INT_PER_PeriphIRQSense_TIMRIRQ_DEFAULT                0x00000000

/***************************************************************************
 *IOPIRQSense - IOP Interrupt Sense Register
 ***************************************************************************/
/* INT_PER :: IOPIRQSense :: reserved0 [31:14] */
#define BCHP_INT_PER_IOPIRQSense_reserved0_MASK                    0xffffc000
#define BCHP_INT_PER_IOPIRQSense_reserved0_SHIFT                   14

/* INT_PER :: IOPIRQSense :: PMCIRQ_1 [13:13] */
#define BCHP_INT_PER_IOPIRQSense_PMCIRQ_1_MASK                     0x00002000
#define BCHP_INT_PER_IOPIRQSense_PMCIRQ_1_SHIFT                    13
#define BCHP_INT_PER_IOPIRQSense_PMCIRQ_1_DEFAULT                  0x00000000

/* INT_PER :: IOPIRQSense :: FAP3IRQ_1 [12:12] */
#define BCHP_INT_PER_IOPIRQSense_FAP3IRQ_1_MASK                    0x00001000
#define BCHP_INT_PER_IOPIRQSense_FAP3IRQ_1_SHIFT                   12
#define BCHP_INT_PER_IOPIRQSense_FAP3IRQ_1_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSense :: FAP2IRQ_1 [11:11] */
#define BCHP_INT_PER_IOPIRQSense_FAP2IRQ_1_MASK                    0x00000800
#define BCHP_INT_PER_IOPIRQSense_FAP2IRQ_1_SHIFT                   11
#define BCHP_INT_PER_IOPIRQSense_FAP2IRQ_1_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSense :: FAP1IRQ_1 [10:10] */
#define BCHP_INT_PER_IOPIRQSense_FAP1IRQ_1_MASK                    0x00000400
#define BCHP_INT_PER_IOPIRQSense_FAP1IRQ_1_SHIFT                   10
#define BCHP_INT_PER_IOPIRQSense_FAP1IRQ_1_DEFAULT                 0x00000000

/* INT_PER :: IOPIRQSense :: DTPIRQ_1 [09:09] */
#define BCHP_INT_PER_IOPIRQSense_DTPIRQ_1_MASK                     0x00000200
#define BCHP_INT_PER_IOPIRQSense_DTPIRQ_1_SHIFT                    9
#define BCHP_INT_PER_IOPIRQSense_DTPIRQ_1_DEFAULT                  0x00000000

/* INT_PER :: IOPIRQSense :: UTPIRQ_1 [08:08] */
#define BCHP_INT_PER_IOPIRQSense_UTPIRQ_1_MASK                     0x00000100
#define BCHP_INT_PER_IOPIRQSense_UTPIRQ_1_SHIFT                    8
#define BCHP_INT_PER_IOPIRQSense_UTPIRQ_1_DEFAULT                  0x00000000

/* INT_PER :: IOPIRQSense :: reserved1 [07:06] */
#define BCHP_INT_PER_IOPIRQSense_reserved1_MASK                    0x000000c0
#define BCHP_INT_PER_IOPIRQSense_reserved1_SHIFT                   6

/* INT_PER :: IOPIRQSense :: PMCIRQ [05:05] */
#define BCHP_INT_PER_IOPIRQSense_PMCIRQ_MASK                       0x00000020
#define BCHP_INT_PER_IOPIRQSense_PMCIRQ_SHIFT                      5
#define BCHP_INT_PER_IOPIRQSense_PMCIRQ_DEFAULT                    0x00000000

/* INT_PER :: IOPIRQSense :: FAP3IRQ [04:04] */
#define BCHP_INT_PER_IOPIRQSense_FAP3IRQ_MASK                      0x00000010
#define BCHP_INT_PER_IOPIRQSense_FAP3IRQ_SHIFT                     4
#define BCHP_INT_PER_IOPIRQSense_FAP3IRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQSense :: FAP2IRQ [03:03] */
#define BCHP_INT_PER_IOPIRQSense_FAP2IRQ_MASK                      0x00000008
#define BCHP_INT_PER_IOPIRQSense_FAP2IRQ_SHIFT                     3
#define BCHP_INT_PER_IOPIRQSense_FAP2IRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQSense :: FAP1IRQ [02:02] */
#define BCHP_INT_PER_IOPIRQSense_FAP1IRQ_MASK                      0x00000004
#define BCHP_INT_PER_IOPIRQSense_FAP1IRQ_SHIFT                     2
#define BCHP_INT_PER_IOPIRQSense_FAP1IRQ_DEFAULT                   0x00000000

/* INT_PER :: IOPIRQSense :: DTPIRQ [01:01] */
#define BCHP_INT_PER_IOPIRQSense_DTPIRQ_MASK                       0x00000002
#define BCHP_INT_PER_IOPIRQSense_DTPIRQ_SHIFT                      1
#define BCHP_INT_PER_IOPIRQSense_DTPIRQ_DEFAULT                    0x00000000

/* INT_PER :: IOPIRQSense :: UTPIRQ [00:00] */
#define BCHP_INT_PER_IOPIRQSense_UTPIRQ_MASK                       0x00000001
#define BCHP_INT_PER_IOPIRQSense_UTPIRQ_SHIFT                      0
#define BCHP_INT_PER_IOPIRQSense_UTPIRQ_DEFAULT                    0x00000000

/***************************************************************************
 *EXT0IRQCONTROL - External Interrupt Configuration Register 0
 ***************************************************************************/
/* INT_PER :: EXT0IRQCONTROL :: reserved0 [31:30] */
#define BCHP_INT_PER_EXT0IRQCONTROL_reserved0_MASK                 0xc0000000
#define BCHP_INT_PER_EXT0IRQCONTROL_reserved0_SHIFT                30

/* INT_PER :: EXT0IRQCONTROL :: ExtIrqLevelSense [29:24] */
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqLevelSense_MASK          0x3f000000
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqLevelSense_SHIFT         24
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqLevelSense_DEFAULT       0x00000000

/* INT_PER :: EXT0IRQCONTROL :: EdgeInsensitive [23:18] */
#define BCHP_INT_PER_EXT0IRQCONTROL_EdgeInsensitive_MASK           0x00fc0000
#define BCHP_INT_PER_EXT0IRQCONTROL_EdgeInsensitive_SHIFT          18
#define BCHP_INT_PER_EXT0IRQCONTROL_EdgeInsensitive_DEFAULT        0x00000000

/* INT_PER :: EXT0IRQCONTROL :: ExtIrqMask [17:12] */
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqMask_MASK                0x0003f000
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqMask_SHIFT               12
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqMask_DEFAULT             0x00000000

/* INT_PER :: EXT0IRQCONTROL :: ExtIrqStatus [11:06] */
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqStatus_MASK              0x00000fc0
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqStatus_SHIFT             6
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqStatus_DEFAULT           0x00000000

/* INT_PER :: EXT0IRQCONTROL :: ExtIrqSense [05:00] */
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqSense_MASK               0x0000003f
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqSense_SHIFT              0
#define BCHP_INT_PER_EXT0IRQCONTROL_ExtIrqSense_DEFAULT            0x00000000

/***************************************************************************
 *RESERVED_70 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_70 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_70_reserved0_MASK                    0xffffffff
#define BCHP_INT_PER_RESERVED_70_reserved0_SHIFT                   0

/***************************************************************************
 *EXT1IRQCONTROL - External Interrupt Configuration Register 1
 ***************************************************************************/
/* INT_PER :: EXT1IRQCONTROL :: reserved0 [31:30] */
#define BCHP_INT_PER_EXT1IRQCONTROL_reserved0_MASK                 0xc0000000
#define BCHP_INT_PER_EXT1IRQCONTROL_reserved0_SHIFT                30

/* INT_PER :: EXT1IRQCONTROL :: ExtIrqLevelSense [29:24] */
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqLevelSense_MASK          0x3f000000
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqLevelSense_SHIFT         24
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqLevelSense_DEFAULT       0x00000000

/* INT_PER :: EXT1IRQCONTROL :: EdgeInsensitive [23:18] */
#define BCHP_INT_PER_EXT1IRQCONTROL_EdgeInsensitive_MASK           0x00fc0000
#define BCHP_INT_PER_EXT1IRQCONTROL_EdgeInsensitive_SHIFT          18
#define BCHP_INT_PER_EXT1IRQCONTROL_EdgeInsensitive_DEFAULT        0x00000000

/* INT_PER :: EXT1IRQCONTROL :: ExtIrqMask [17:12] */
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqMask_MASK                0x0003f000
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqMask_SHIFT               12
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqMask_DEFAULT             0x00000000

/* INT_PER :: EXT1IRQCONTROL :: ExtIrqStatus [11:06] */
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqStatus_MASK              0x00000fc0
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqStatus_SHIFT             6
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqStatus_DEFAULT           0x00000000

/* INT_PER :: EXT1IRQCONTROL :: ExtIrqSense [05:00] */
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqSense_MASK               0x0000003f
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqSense_SHIFT              0
#define BCHP_INT_PER_EXT1IRQCONTROL_ExtIrqSense_DEFAULT            0x00000000

/***************************************************************************
 *IRQOutMask - Interrupt Out Mask Register
 ***************************************************************************/
/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK7 [31:31] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK7_MASK            0x80000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK7_SHIFT           31
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK7_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK6 [30:30] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK6_MASK            0x40000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK6_SHIFT           30
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK6_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK5 [29:29] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK5_MASK            0x20000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK5_SHIFT           29
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK5_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK4 [28:28] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK4_MASK            0x10000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK4_SHIFT           28
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK4_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK3 [27:27] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK3_MASK            0x08000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK3_SHIFT           27
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK3_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK2 [26:26] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK2_MASK            0x04000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK2_SHIFT           26
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK2_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK1 [25:25] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK1_MASK            0x02000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK1_SHIFT           25
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK1_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: PCIE_EP0_IRQ_MASK0 [24:24] */
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK0_MASK            0x01000000
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK0_SHIFT           24
#define BCHP_INT_PER_IRQOutMask_PCIE_EP0_IRQ_MASK0_DEFAULT         0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK7 [23:23] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK7_MASK         0x00800000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK7_SHIFT        23
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK7_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK6 [22:22] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK6_MASK         0x00400000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK6_SHIFT        22
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK6_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK5 [21:21] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK5_MASK         0x00200000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK5_SHIFT        21
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK5_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK4 [20:20] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK4_MASK         0x00100000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK4_SHIFT        20
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK4_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK3 [19:19] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK3_MASK         0x00080000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK3_SHIFT        19
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK3_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK2 [18:18] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK2_MASK         0x00040000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK2_SHIFT        18
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK2_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK1 [17:17] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK1_MASK         0x00020000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK1_SHIFT        17
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK1_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK0 [16:16] */
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK0_MASK         0x00010000
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK0_SHIFT        16
#define BCHP_INT_PER_IRQOutMask_UBUSCAPTURE_IRQ_MASK0_DEFAULT      0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK7 [15:15] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK7_MASK             0x00008000
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK7_SHIFT            15
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK7_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK6 [14:14] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK6_MASK             0x00004000
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK6_SHIFT            14
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK6_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK5 [13:13] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK5_MASK             0x00002000
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK5_SHIFT            13
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK5_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK4 [12:12] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK4_MASK             0x00001000
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK4_SHIFT            12
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK4_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK3 [11:11] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK3_MASK             0x00000800
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK3_SHIFT            11
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK3_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK2 [10:10] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK2_MASK             0x00000400
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK2_SHIFT            10
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK2_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK1 [09:09] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK1_MASK             0x00000200
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK1_SHIFT            9
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK1_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: TESTBUS_IRQ_MASK0 [08:08] */
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK0_MASK             0x00000100
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK0_SHIFT            8
#define BCHP_INT_PER_IRQOutMask_TESTBUS_IRQ_MASK0_DEFAULT          0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK7 [07:07] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK7_MASK              0x00000080
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK7_SHIFT             7
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK7_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK6 [06:06] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK6_MASK              0x00000040
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK6_SHIFT             6
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK6_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK5 [05:05] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK5_MASK              0x00000020
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK5_SHIFT             5
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK5_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK4 [04:04] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK4_MASK              0x00000010
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK4_SHIFT             4
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK4_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK3 [03:03] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK3_MASK              0x00000008
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK3_SHIFT             3
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK3_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK2 [02:02] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK2_MASK              0x00000004
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK2_SHIFT             2
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK2_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK1 [01:01] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK1_MASK              0x00000002
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK1_SHIFT             1
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK1_DEFAULT           0x00000000

/* INT_PER :: IRQOutMask :: SYSIRQ_IRQ_MASK0 [00:00] */
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK0_MASK              0x00000001
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK0_SHIFT             0
#define BCHP_INT_PER_IRQOutMask_SYSIRQ_IRQ_MASK0_DEFAULT           0x00000000

/***************************************************************************
 *DIAGSELCONTROL - Diagnostic Select Control Register
 ***************************************************************************/
/* INT_PER :: DIAGSELCONTROL :: SpiOverride [31:31] */
#define BCHP_INT_PER_DIAGSELCONTROL_SpiOverride_MASK               0x80000000
#define BCHP_INT_PER_DIAGSELCONTROL_SpiOverride_SHIFT              31

/* INT_PER :: DIAGSELCONTROL :: reserved0 [30:30] */
#define BCHP_INT_PER_DIAGSELCONTROL_reserved0_MASK                 0x40000000
#define BCHP_INT_PER_DIAGSELCONTROL_reserved0_SHIFT                30

/* INT_PER :: DIAGSELCONTROL :: DiagPinMuxOverride [29:29] */
#define BCHP_INT_PER_DIAGSELCONTROL_DiagPinMuxOverride_MASK        0x20000000
#define BCHP_INT_PER_DIAGSELCONTROL_DiagPinMuxOverride_SHIFT       29

/* INT_PER :: DIAGSELCONTROL :: UbusObservabilityEn [28:28] */
#define BCHP_INT_PER_DIAGSELCONTROL_UbusObservabilityEn_MASK       0x10000000
#define BCHP_INT_PER_DIAGSELCONTROL_UbusObservabilityEn_SHIFT      28

/* INT_PER :: DIAGSELCONTROL :: SWDiagEn [27:24] */
#define BCHP_INT_PER_DIAGSELCONTROL_SWDiagEn_MASK                  0x0f000000
#define BCHP_INT_PER_DIAGSELCONTROL_SWDiagEn_SHIFT                 24

/* INT_PER :: DIAGSELCONTROL :: reserved1 [23:22] */
#define BCHP_INT_PER_DIAGSELCONTROL_reserved1_MASK                 0x00c00000
#define BCHP_INT_PER_DIAGSELCONTROL_reserved1_SHIFT                22

/* INT_PER :: DIAGSELCONTROL :: DiagClkPhsSel [21:16] */
#define BCHP_INT_PER_DIAGSELCONTROL_DiagClkPhsSel_MASK             0x003f0000
#define BCHP_INT_PER_DIAGSELCONTROL_DiagClkPhsSel_SHIFT            16
#define BCHP_INT_PER_DIAGSELCONTROL_DiagClkPhsSel_DEFAULT          0x00000000

/* INT_PER :: DIAGSELCONTROL :: reserved2 [15:00] */
#define BCHP_INT_PER_DIAGSELCONTROL_reserved2_MASK                 0x0000ffff
#define BCHP_INT_PER_DIAGSELCONTROL_reserved2_SHIFT                0

/***************************************************************************
 *DIAGREADBACK - Diagnostic Readback Register
 ***************************************************************************/
/* INT_PER :: DIAGREADBACK :: diagReadBack [31:00] */
#define BCHP_INT_PER_DIAGREADBACK_diagReadBack_MASK                0xffffffff
#define BCHP_INT_PER_DIAGREADBACK_diagReadBack_SHIFT               0

/***************************************************************************
 *DIAGREADBACKHI - Diagnostic High Readback Register
 ***************************************************************************/
/* INT_PER :: DIAGREADBACKHI :: reserved0 [31:08] */
#define BCHP_INT_PER_DIAGREADBACKHI_reserved0_MASK                 0xffffff00
#define BCHP_INT_PER_DIAGREADBACKHI_reserved0_SHIFT                8

/* INT_PER :: DIAGREADBACKHI :: diagReadBackHi [07:00] */
#define BCHP_INT_PER_DIAGREADBACKHI_diagReadBackHi_MASK            0x000000ff
#define BCHP_INT_PER_DIAGREADBACKHI_diagReadBackHi_SHIFT           0

/***************************************************************************
 *DIAGMISCCONTROL - Miscellaneous Control Register
 ***************************************************************************/
/* INT_PER :: DIAGMISCCONTROL :: reserved0 [31:02] */
#define BCHP_INT_PER_DIAGMISCCONTROL_reserved0_MASK                0xfffffffc
#define BCHP_INT_PER_DIAGMISCCONTROL_reserved0_SHIFT               2

/* INT_PER :: DIAGMISCCONTROL :: DSPHY_BYP [01:01] */
#define BCHP_INT_PER_DIAGMISCCONTROL_DSPHY_BYP_MASK                0x00000002
#define BCHP_INT_PER_DIAGMISCCONTROL_DSPHY_BYP_SHIFT               1
#define BCHP_INT_PER_DIAGMISCCONTROL_DSPHY_BYP_DEFAULT             0x00000000

/* INT_PER :: DIAGMISCCONTROL :: reserved1 [00:00] */
#define BCHP_INT_PER_DIAGMISCCONTROL_reserved1_MASK                0x00000001
#define BCHP_INT_PER_DIAGMISCCONTROL_reserved1_SHIFT               0

/***************************************************************************
 *SOFTRESETB_LO - Soft ResetB Register Lo
 ***************************************************************************/
/* INT_PER :: SOFTRESETB_LO :: reserved0 [31:00] */
#define BCHP_INT_PER_SOFTRESETB_LO_reserved0_MASK                  0xffffffff
#define BCHP_INT_PER_SOFTRESETB_LO_reserved0_SHIFT                 0

/***************************************************************************
 *SOFTRESETB_HI - Soft ResetB Register Hi
 ***************************************************************************/
/* INT_PER :: SOFTRESETB_HI :: reserved0 [31:00] */
#define BCHP_INT_PER_SOFTRESETB_HI_reserved0_MASK                  0xffffffff
#define BCHP_INT_PER_SOFTRESETB_HI_reserved0_SHIFT                 0

/***************************************************************************
 *SOFTRESET - Soft Reset Register
 ***************************************************************************/
/* INT_PER :: SOFTRESET :: reserved0 [31:00] */
#define BCHP_INT_PER_SOFTRESET_reserved0_MASK                      0xffffffff
#define BCHP_INT_PER_SOFTRESET_reserved0_SHIFT                     0

/***************************************************************************
 *EXTIRQMUXSEL0 - ExtIrq Mux select
 ***************************************************************************/
/* INT_PER :: EXTIRQMUXSEL0 :: reserved0 [31:30] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_reserved0_MASK                  0xc0000000
#define BCHP_INT_PER_EXTIRQMUXSEL0_reserved0_SHIFT                 30

/* INT_PER :: EXTIRQMUXSEL0 :: EXT_IRQ5_SEL [29:25] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ5_SEL_MASK               0x3e000000
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ5_SEL_SHIFT              25
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ5_SEL_DEFAULT            0x00000000

/* INT_PER :: EXTIRQMUXSEL0 :: EXT_IRQ4_SEL [24:20] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ4_SEL_MASK               0x01f00000
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ4_SEL_SHIFT              20
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ4_SEL_DEFAULT            0x00000000

/* INT_PER :: EXTIRQMUXSEL0 :: EXT_IRQ3_SEL [19:15] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ3_SEL_MASK               0x000f8000
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ3_SEL_SHIFT              15
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ3_SEL_DEFAULT            0x00000000

/* INT_PER :: EXTIRQMUXSEL0 :: EXT_IRQ2_SEL [14:10] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ2_SEL_MASK               0x00007c00
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ2_SEL_SHIFT              10
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ2_SEL_DEFAULT            0x00000000

/* INT_PER :: EXTIRQMUXSEL0 :: EXT_IRQ1_SEL [09:05] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ1_SEL_MASK               0x000003e0
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ1_SEL_SHIFT              5
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ1_SEL_DEFAULT            0x00000000

/* INT_PER :: EXTIRQMUXSEL0 :: EXT_IRQ0_SEL [04:00] */
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ0_SEL_MASK               0x0000001f
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ0_SEL_SHIFT              0
#define BCHP_INT_PER_EXTIRQMUXSEL0_EXT_IRQ0_SEL_DEFAULT            0x00000000

/***************************************************************************
 *IntPeriphIRQSTATUS - Internal Periph IRQ Status Register
 ***************************************************************************/
/* INT_PER :: IntPeriphIRQSTATUS :: reserved0 [31:09] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_reserved0_MASK             0xfffffe00
#define BCHP_INT_PER_IntPeriphIRQSTATUS_reserved0_SHIFT            9

/* INT_PER :: IntPeriphIRQSTATUS :: DIAG_IRQ_IRQ [08:08] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_DIAG_IRQ_IRQ_MASK          0x00000100
#define BCHP_INT_PER_IntPeriphIRQSTATUS_DIAG_IRQ_IRQ_SHIFT         8
#define BCHP_INT_PER_IntPeriphIRQSTATUS_DIAG_IRQ_IRQ_DEFAULT       0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: RBUS_ERROR_IRQ [07:07] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_RBUS_ERROR_IRQ_MASK        0x00000080
#define BCHP_INT_PER_IntPeriphIRQSTATUS_RBUS_ERROR_IRQ_SHIFT       7
#define BCHP_INT_PER_IntPeriphIRQSTATUS_RBUS_ERROR_IRQ_DEFAULT     0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: BRIDGE_TIMEOUT_ERROR_IRQ [06:06] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BRIDGE_TIMEOUT_ERROR_IRQ_MASK 0x00000040
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BRIDGE_TIMEOUT_ERROR_IRQ_SHIFT 6
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BRIDGE_TIMEOUT_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: REQOUT_PLEN_ERROR_IRQ [05:05] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_REQOUT_PLEN_ERROR_IRQ_MASK 0x00000020
#define BCHP_INT_PER_IntPeriphIRQSTATUS_REQOUT_PLEN_ERROR_IRQ_SHIFT 5
#define BCHP_INT_PER_IntPeriphIRQSTATUS_REQOUT_PLEN_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: UBUS2RBUS_REPOUT_ERROR_IRQ [04:04] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_UBUS2RBUS_REPOUT_ERROR_IRQ_MASK 0x00000010
#define BCHP_INT_PER_IntPeriphIRQSTATUS_UBUS2RBUS_REPOUT_ERROR_IRQ_SHIFT 4
#define BCHP_INT_PER_IntPeriphIRQSTATUS_UBUS2RBUS_REPOUT_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: BRIDGE_UBUS_ERROR_IRQ [03:03] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BRIDGE_UBUS_ERROR_IRQ_MASK 0x00000008
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BRIDGE_UBUS_ERROR_IRQ_SHIFT 3
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BRIDGE_UBUS_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: DEVTIMEOUT_IRQ [02:02] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_DEVTIMEOUT_IRQ_MASK        0x00000004
#define BCHP_INT_PER_IntPeriphIRQSTATUS_DEVTIMEOUT_IRQ_SHIFT       2
#define BCHP_INT_PER_IntPeriphIRQSTATUS_DEVTIMEOUT_IRQ_DEFAULT     0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: ERROR_PORT_XACTION_IRQ [01:01] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_ERROR_PORT_XACTION_IRQ_MASK 0x00000002
#define BCHP_INT_PER_IntPeriphIRQSTATUS_ERROR_PORT_XACTION_IRQ_SHIFT 1
#define BCHP_INT_PER_IntPeriphIRQSTATUS_ERROR_PORT_XACTION_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQSTATUS :: BAD_BOOT_LOC_IRQ [00:00] */
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BAD_BOOT_LOC_IRQ_MASK      0x00000001
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BAD_BOOT_LOC_IRQ_SHIFT     0
#define BCHP_INT_PER_IntPeriphIRQSTATUS_BAD_BOOT_LOC_IRQ_DEFAULT   0x00000000

/***************************************************************************
 *IntPeriphIRQMASK - Internal Periph IRQ Mask Register
 ***************************************************************************/
/* INT_PER :: IntPeriphIRQMASK :: reserved0 [31:09] */
#define BCHP_INT_PER_IntPeriphIRQMASK_reserved0_MASK               0xfffffe00
#define BCHP_INT_PER_IntPeriphIRQMASK_reserved0_SHIFT              9

/* INT_PER :: IntPeriphIRQMASK :: DIAG_IRQ [08:08] */
#define BCHP_INT_PER_IntPeriphIRQMASK_DIAG_IRQ_MASK                0x00000100
#define BCHP_INT_PER_IntPeriphIRQMASK_DIAG_IRQ_SHIFT               8
#define BCHP_INT_PER_IntPeriphIRQMASK_DIAG_IRQ_DEFAULT             0x00000000

/* INT_PER :: IntPeriphIRQMASK :: RBUS_ERROR_IRQ [07:07] */
#define BCHP_INT_PER_IntPeriphIRQMASK_RBUS_ERROR_IRQ_MASK          0x00000080
#define BCHP_INT_PER_IntPeriphIRQMASK_RBUS_ERROR_IRQ_SHIFT         7
#define BCHP_INT_PER_IntPeriphIRQMASK_RBUS_ERROR_IRQ_DEFAULT       0x00000000

/* INT_PER :: IntPeriphIRQMASK :: BRIDGE_TIMEOUT_ERROR_IRQ [06:06] */
#define BCHP_INT_PER_IntPeriphIRQMASK_BRIDGE_TIMEOUT_ERROR_IRQ_MASK 0x00000040
#define BCHP_INT_PER_IntPeriphIRQMASK_BRIDGE_TIMEOUT_ERROR_IRQ_SHIFT 6
#define BCHP_INT_PER_IntPeriphIRQMASK_BRIDGE_TIMEOUT_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQMASK :: REQOUT_PLEN_ERROR_IRQ [05:05] */
#define BCHP_INT_PER_IntPeriphIRQMASK_REQOUT_PLEN_ERROR_IRQ_MASK   0x00000020
#define BCHP_INT_PER_IntPeriphIRQMASK_REQOUT_PLEN_ERROR_IRQ_SHIFT  5
#define BCHP_INT_PER_IntPeriphIRQMASK_REQOUT_PLEN_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQMASK :: UBUS2RBUS_REPOUT_ERROR_IRQ [04:04] */
#define BCHP_INT_PER_IntPeriphIRQMASK_UBUS2RBUS_REPOUT_ERROR_IRQ_MASK 0x00000010
#define BCHP_INT_PER_IntPeriphIRQMASK_UBUS2RBUS_REPOUT_ERROR_IRQ_SHIFT 4
#define BCHP_INT_PER_IntPeriphIRQMASK_UBUS2RBUS_REPOUT_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQMASK :: BRIDGE_UBUS_ERROR_IRQ [03:03] */
#define BCHP_INT_PER_IntPeriphIRQMASK_BRIDGE_UBUS_ERROR_IRQ_MASK   0x00000008
#define BCHP_INT_PER_IntPeriphIRQMASK_BRIDGE_UBUS_ERROR_IRQ_SHIFT  3
#define BCHP_INT_PER_IntPeriphIRQMASK_BRIDGE_UBUS_ERROR_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQMASK :: DEVTIMEOUT_IRQ [02:02] */
#define BCHP_INT_PER_IntPeriphIRQMASK_DEVTIMEOUT_IRQ_MASK          0x00000004
#define BCHP_INT_PER_IntPeriphIRQMASK_DEVTIMEOUT_IRQ_SHIFT         2
#define BCHP_INT_PER_IntPeriphIRQMASK_DEVTIMEOUT_IRQ_DEFAULT       0x00000000

/* INT_PER :: IntPeriphIRQMASK :: ERROR_PORT_XACTION_IRQ [01:01] */
#define BCHP_INT_PER_IntPeriphIRQMASK_ERROR_PORT_XACTION_IRQ_MASK  0x00000002
#define BCHP_INT_PER_IntPeriphIRQMASK_ERROR_PORT_XACTION_IRQ_SHIFT 1
#define BCHP_INT_PER_IntPeriphIRQMASK_ERROR_PORT_XACTION_IRQ_DEFAULT 0x00000000

/* INT_PER :: IntPeriphIRQMASK :: BAD_BOOT_LOC_IRQ [00:00] */
#define BCHP_INT_PER_IntPeriphIRQMASK_BAD_BOOT_LOC_IRQ_MASK        0x00000001
#define BCHP_INT_PER_IntPeriphIRQMASK_BAD_BOOT_LOC_IRQ_SHIFT       0
#define BCHP_INT_PER_IntPeriphIRQMASK_BAD_BOOT_LOC_IRQ_DEFAULT     0x00000000

/***************************************************************************
 *RESERVED_2 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_2 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_2_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_2_reserved0_SHIFT                    0

/***************************************************************************
 *RESERVED_3 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_3 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_3_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_3_reserved0_SHIFT                    0

/***************************************************************************
 *RESERVED_4 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_4 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_4_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_4_reserved0_SHIFT                    0

/***************************************************************************
 *RESERVED_5 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_5 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_5_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_5_reserved0_SHIFT                    0

/***************************************************************************
 *RESERVED_6 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_6 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_6_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_6_reserved0_SHIFT                    0

/***************************************************************************
 *RESERVED_7 - Reserved
 ***************************************************************************/
/* INT_PER :: RESERVED_7 :: reserved0 [31:00] */
#define BCHP_INT_PER_RESERVED_7_reserved0_MASK                     0xffffffff
#define BCHP_INT_PER_RESERVED_7_reserved0_SHIFT                    0

/***************************************************************************
 *SOFTNOWATCHDOGRESETB - Soft No Watchdog ResetB Register
 ***************************************************************************/
/* INT_PER :: SOFTNOWATCHDOGRESETB :: reserved0 [31:00] */
#define BCHP_INT_PER_SOFTNOWATCHDOGRESETB_reserved0_MASK           0xffffffff
#define BCHP_INT_PER_SOFTNOWATCHDOGRESETB_reserved0_SHIFT          0

#endif /* #ifndef BCHP_INT_PER_H__ */

/* End of File */
