
*** Running vivado
    with args -log design_1_mem_hw_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem_hw_0_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mem_hw_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_mem_hw_0_0, cache-ID = 4ec9b56e36e11ac4.
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 18:01:47 2018...
