{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720877164149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720877164149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 17:26:04 2024 " "Processing started: Sat Jul 13 17:26:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720877164149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877164149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testing -c Testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testing -c Testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877164149 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1720877164489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n-au.v 1 1 " "Found 1 design units, including 1 entities, in source file n-au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Found entity 1: au" {  } { { "n-au.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-au.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n-alu.v 1 1 " "Found 1 design units, including 1 entities, in source file n-alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "n-alu.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n-adder.v 1 1 " "Found 1 design units, including 1 entities, in source file n-adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "n-adder.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoderbridge.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoderbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoderBridge " "Found entity 1: ALUDecoderBridge" {  } { { "ALUDecoderBridge.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/ALUDecoderBridge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169670 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.v " "Can't analyze file -- file ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720877169672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDecoder " "Found entity 1: IDecoder" {  } { { "IDecoder.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/IDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i memory_full.v(8) " "Verilog HDL Declaration information at memory_full.v(8): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "memory_full.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/memory_full.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_full.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_full " "Found entity 1: memory_full" {  } { { "memory_full.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/memory_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shifter.v(9) " "Verilog HDL information at Shifter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Shifter.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Shifter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720877169679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ieu.v 1 1 " "Found 1 design units, including 1 entities, in source file ieu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IEU " "Found entity 1: IEU" {  } { { "IEU.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/IEU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bce.v 1 1 " "Found 1 design units, including 1 entities, in source file bce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bce " "Found entity 1: bce" {  } { { "BCE.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/BCE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Splitter " "Found entity 1: Splitter" {  } { { "Splitter.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Splitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/GPR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2 " "Found entity 1: fpga_lpddr2" {  } { { "fpga_lpddr2.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_0002 " "Found entity 1: fpga_lpddr2_0002" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "fpga_lpddr2/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "fpga_lpddr2/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0 " "Found entity 1: fpga_lpddr2_s0" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "fpga_lpddr2/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpga_lpddr2/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpga_lpddr2/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169704 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169704 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpga_lpddr2/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169710 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpga_lpddr2/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpga_lpddr2/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpga_lpddr2/altera_merlin_master_agent.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpga_lpddr2/altera_merlin_master_translator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "fpga_lpddr2/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169715 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "fpga_lpddr2/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpga_lpddr2/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpga_lpddr2/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "fpga_lpddr2/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_irq_mapper " "Found entity 1: fpga_lpddr2_s0_irq_mapper" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169727 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_addr_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_addr_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169729 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_addr_router_001 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_addr_router_001" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169730 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_addr_router_002 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_addr_router_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169737 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_id_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_id_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169738 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_id_router_002 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_id_router_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169739 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_id_router_003 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_id_router_003" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169747 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_1_addr_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_1_addr_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877169750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169751 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_1_id_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_1_id_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "fpga_lpddr2/sequencer_reg_file.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "fpga_lpddr2/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "fpga_lpddr2/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "fpga_lpddr2/sequencer_scc_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "fpga_lpddr2/sequencer_scc_reg_file.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "fpga_lpddr2/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "fpga_lpddr2/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "fpga_lpddr2/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "fpga_lpddr2/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_clock_pair_generator " "Found entity 1: fpga_lpddr2_p0_clock_pair_generator" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_hard_addr_cmd_pads " "Found entity 1: fpga_lpddr2_p0_acv_hard_addr_cmd_pads" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_hard_memphy " "Found entity 1: fpga_lpddr2_p0_acv_hard_memphy" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_ldc " "Found entity 1: fpga_lpddr2_p0_acv_ldc" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_hard_io_pads " "Found entity 1: fpga_lpddr2_p0_acv_hard_io_pads" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_generic_ddio " "Found entity 1: fpga_lpddr2_p0_generic_ddio" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_reset " "Found entity 1: fpga_lpddr2_p0_reset" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_reset_sync " "Found entity 1: fpga_lpddr2_p0_reset_sync" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_phy_csr " "Found entity 1: fpga_lpddr2_p0_phy_csr" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_iss_probe " "Found entity 1: fpga_lpddr2_p0_iss_probe" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0 " "Found entity 1: fpga_lpddr2_p0" {  } { { "fpga_lpddr2/fpga_lpddr2_p0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_altdqdqs " "Found entity 1: fpga_lpddr2_p0_altdqdqs" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_pll0 " "Found entity 1: fpga_lpddr2_pll0" {  } { { "fpga_lpddr2/fpga_lpddr2_pll0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877169808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877169808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout fpga_lpddr2_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at fpga_lpddr2_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877169808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline_c5gx " "Elaborating entity \"baseline_c5gx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720877169994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_start_n baseline_c5gx.v(281) " "Verilog HDL or VHDL warning at baseline_c5gx.v(281): object \"test_start_n\" assigned a value but never read" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720877169994 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(164) " "Verilog HDL assignment warning at baseline_c5gx.v(164): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(165) " "Verilog HDL assignment warning at baseline_c5gx.v(165): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(166) " "Verilog HDL assignment warning at baseline_c5gx.v(166): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(167) " "Verilog HDL assignment warning at baseline_c5gx.v(167): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(168) " "Verilog HDL assignment warning at baseline_c5gx.v(168): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(169) " "Verilog HDL assignment warning at baseline_c5gx.v(169): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(170) " "Verilog HDL assignment warning at baseline_c5gx.v(170): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(171) " "Verilog HDL assignment warning at baseline_c5gx.v(171): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(172) " "Verilog HDL assignment warning at baseline_c5gx.v(172): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(173) " "Verilog HDL assignment warning at baseline_c5gx.v(173): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 baseline_c5gx.v(174) " "Verilog HDL assignment warning at baseline_c5gx.v(174): truncated value with size 8 to match size of target (7)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877169995 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR2LP_CKE\[1\] baseline_c5gx.v(63) " "Output port \"DDR2LP_CKE\[1\]\" at baseline_c5gx.v(63) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DDR2LP_CS_n\[1\] baseline_c5gx.v(66) " "Output port \"DDR2LP_CS_n\[1\]\" at baseline_c5gx.v(66) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_D baseline_c5gx.v(82) " "Output port \"HDMI_TX_D\" at baseline_c5gx.v(82) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n baseline_c5gx.v(100) " "Output port \"HSMC_CLKOUT_n\" at baseline_c5gx.v(100) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p baseline_c5gx.v(101) " "Output port \"HSMC_CLKOUT_p\" at baseline_c5gx.v(101) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] baseline_c5gx.v(116) " "Output port \"LEDG\[7..1\]\" at baseline_c5gx.v(116) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR baseline_c5gx.v(119) " "Output port \"LEDR\" at baseline_c5gx.v(119) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_A baseline_c5gx.v(127) " "Output port \"SRAM_A\" at baseline_c5gx.v(127) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST baseline_c5gx.v(37) " "Output port \"ADC_CONVST\" at baseline_c5gx.v(37) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK baseline_c5gx.v(38) " "Output port \"ADC_SCK\" at baseline_c5gx.v(38) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI baseline_c5gx.v(39) " "Output port \"ADC_SDI\" at baseline_c5gx.v(39) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT baseline_c5gx.v(46) " "Output port \"AUD_DACDAT\" at baseline_c5gx.v(46) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK baseline_c5gx.v(48) " "Output port \"AUD_XCK\" at baseline_c5gx.v(48) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_CLK baseline_c5gx.v(81) " "Output port \"HDMI_TX_CLK\" at baseline_c5gx.v(81) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_DE baseline_c5gx.v(83) " "Output port \"HDMI_TX_DE\" at baseline_c5gx.v(83) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_HS baseline_c5gx.v(84) " "Output port \"HDMI_TX_HS\" at baseline_c5gx.v(84) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HDMI_TX_VS baseline_c5gx.v(86) " "Output port \"HDMI_TX_VS\" at baseline_c5gx.v(86) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 baseline_c5gx.v(99) " "Output port \"HSMC_CLKOUT0\" at baseline_c5gx.v(99) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCL baseline_c5gx.v(109) " "Output port \"I2C_SCL\" at baseline_c5gx.v(109) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK baseline_c5gx.v(122) " "Output port \"SD_CLK\" at baseline_c5gx.v(122) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_n baseline_c5gx.v(128) " "Output port \"SRAM_CE_n\" at baseline_c5gx.v(128) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_n baseline_c5gx.v(130) " "Output port \"SRAM_LB_n\" at baseline_c5gx.v(130) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_n baseline_c5gx.v(131) " "Output port \"SRAM_OE_n\" at baseline_c5gx.v(131) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_n baseline_c5gx.v(132) " "Output port \"SRAM_UB_n\" at baseline_c5gx.v(132) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_n baseline_c5gx.v(133) " "Output port \"SRAM_WE_n\" at baseline_c5gx.v(133) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX baseline_c5gx.v(141) " "Output port \"UART_TX\" at baseline_c5gx.v(141) has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877169998 "|baseline_c5gx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "baseline_c5gx.v" "cpu" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signedExt CPU.v(179) " "Verilog HDL or VHDL warning at CPU.v(179): object \"signedExt\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720877170022 "|baseline_c5gx|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Splitter CPU:cpu\|Splitter:splt " "Elaborating entity \"Splitter\" for hierarchy \"CPU:cpu\|Splitter:splt\"" {  } { { "CPU.v" "splt" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_full CPU:cpu\|memory_full:mem " "Elaborating entity \"memory_full\" for hierarchy \"CPU:cpu\|memory_full:mem\"" {  } { { "CPU.v" "mem" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDecoder CPU:cpu\|IDecoder:idc " "Elaborating entity \"IDecoder\" for hierarchy \"CPU:cpu\|IDecoder:idc\"" {  } { { "CPU.v" "idc" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bce CPU:cpu\|bce:bce " "Elaborating entity \"bce\" for hierarchy \"CPU:cpu\|bce:bce\"" {  } { { "CPU.v" "bce" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR CPU:cpu\|GPR:gpr " "Elaborating entity \"GPR\" for hierarchy \"CPU:cpu\|GPR:gpr\"" {  } { { "CPU.v" "gpr" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170027 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i GPR.v(20) " "Verilog HDL Always Construct warning at GPR.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "GPR.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/GPR.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720877170031 "|baseline_c5gx|CPU:cpu|GPR:gpr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoderBridge CPU:cpu\|ALUDecoderBridge:aludec " "Elaborating entity \"ALUDecoderBridge\" for hierarchy \"CPU:cpu\|ALUDecoderBridge:aludec\"" {  } { { "CPU.v" "aludec" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:cpu\|ALUDecoderBridge:aludec\|alu:ula " "Elaborating entity \"alu\" for hierarchy \"CPU:cpu\|ALUDecoderBridge:aludec\|alu:ula\"" {  } { { "ALUDecoderBridge.v" "ula" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/ALUDecoderBridge.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au CPU:cpu\|ALUDecoderBridge:aludec\|alu:ula\|au:arithmetic_unit " "Elaborating entity \"au\" for hierarchy \"CPU:cpu\|ALUDecoderBridge:aludec\|alu:ula\|au:arithmetic_unit\"" {  } { { "n-alu.v" "arithmetic_unit" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:cpu\|ALUDecoderBridge:aludec\|alu:ula\|au:arithmetic_unit\|adder:add " "Elaborating entity \"adder\" for hierarchy \"CPU:cpu\|ALUDecoderBridge:aludec\|alu:ula\|au:arithmetic_unit\|adder:add\"" {  } { { "n-au.v" "add" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-au.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay CPU:cpu\|Delay:E_D " "Elaborating entity \"Delay\" for hierarchy \"CPU:cpu\|Delay:E_D\"" {  } { { "CPU.v" "E_D" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IEU CPU:cpu\|IEU:ext " "Elaborating entity \"IEU\" for hierarchy \"CPU:cpu\|IEU:ext\"" {  } { { "CPU.v" "ext" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay CPU:cpu\|Delay:rs_D " "Elaborating entity \"Delay\" for hierarchy \"CPU:cpu\|Delay:rs_D\"" {  } { { "CPU.v" "rs_D" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter CPU:cpu\|Shifter:shf " "Elaborating entity \"Shifter\" for hierarchy \"CPU:cpu\|Shifter:shf\"" {  } { { "CPU.v" "shf" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay CPU:cpu\|Delay:PC_D " "Elaborating entity \"Delay\" for hierarchy \"CPU:cpu\|Delay:PC_D\"" {  } { { "CPU.v" "PC_D" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2 fpga_lpddr2:fpga_lpddr2_inst " "Elaborating entity \"fpga_lpddr2\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\"" {  } { { "baseline_c5gx.v" "fpga_lpddr2_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_0002 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst " "Elaborating entity \"fpga_lpddr2_0002\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\"" {  } { { "fpga_lpddr2.v" "fpga_lpddr2_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_pll0 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0 " "Elaborating entity \"fpga_lpddr2_pll0\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "pll0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170044 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models fpga_lpddr2_pll0.sv(159) " "Verilog HDL Display System Task info at fpga_lpddr2_pll0.sv(159): Using Regular pll emif simulation models" {  } { { "fpga_lpddr2/fpga_lpddr2_pll0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_pll0.sv" 159 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170046 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0 " "Elaborating entity \"fpga_lpddr2_p0\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "p0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170047 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models fpga_lpddr2_p0.sv(391) " "Verilog HDL Display System Task info at fpga_lpddr2_p0.sv(391): Using Regular core emif simulation models" {  } { { "fpga_lpddr2/fpga_lpddr2_p0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170050 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_acv_hard_memphy fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"fpga_lpddr2_p0_acv_hard_memphy\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0.sv" "umemphy" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg fpga_lpddr2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at fpga_lpddr2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720877170054 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fpga_lpddr2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at fpga_lpddr2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170054 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_reset fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset " "Elaborating entity \"fpga_lpddr2_p0_reset\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_reset_sync fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"fpga_lpddr2_p0_reset_sync\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_afi_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_reset_sync fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"fpga_lpddr2_p0_reset_sync\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_reset_sync fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"fpga_lpddr2_p0_reset_sync\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_reset_sync fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"fpga_lpddr2_p0_reset_sync\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_reset:ureset\|fpga_lpddr2_p0_reset_sync:ureset_avl_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_acv_ldc fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"fpga_lpddr2_p0_acv_ldc\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_ldc:memphy_ldc\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_acv_hard_io_pads fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"fpga_lpddr2_p0_acv_hard_io_pads\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170067 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] fpga_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877170069 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] fpga_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877170070 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] fpga_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877170070 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] fpga_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720877170070 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_acv_hard_addr_cmd_pads fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"fpga_lpddr2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_acv_ldc fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"fpga_lpddr2_p0_acv_ldc\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_generic_ddio fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"fpga_lpddr2_p0_generic_ddio\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:uaddress_pad\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_generic_ddio fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:ubank_pad " "Elaborating entity \"fpga_lpddr2_p0_generic_ddio\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:ubank_pad\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_generic_ddio fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"fpga_lpddr2_p0_generic_ddio\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:ucmd_pad\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_generic_ddio fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"fpga_lpddr2_p0_generic_ddio\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_generic_ddio:ureset_n_pad\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170121 ""}  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877170121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_clock_pair_generator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"fpga_lpddr2_p0_clock_pair_generator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_p0_altdqdqs fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"fpga_lpddr2_p0_altdqdqs\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_p0:p0\|fpga_lpddr2_p0_acv_hard_memphy:umemphy\|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads\|fpga_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0 " "Elaborating entity \"fpga_lpddr2_s0\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "s0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "sequencer_rst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "cpu_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170240 ""}  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877170240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dri1 " "Found entity 1: altsyncram_dri1" {  } { { "db/altsyncram_dri1.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/altsyncram_dri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dri1 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dri1:auto_generated " "Elaborating entity \"altsyncram_dri1\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "fpga_lpddr2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "fpga_lpddr2/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "fpga_lpddr2/sequencer_scc_reg_file.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170317 ""}  } { { "fpga_lpddr2/sequencer_scc_reg_file.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877170317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_b3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_b3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_b3s1 " "Found entity 1: dpram_b3s1" {  } { { "db/dpram_b3s1.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/dpram_b3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_b3s1 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated " "Elaborating entity \"dpram_b3s1\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_b3s1.tdf" "wr_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/dpram_b3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_b3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_b3s1.tdf" "rd_mux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/dpram_b3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "fpga_lpddr2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "fpga_lpddr2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "fpga_lpddr2/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "fpga_lpddr2/sequencer_reg_file.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170449 ""}  } { { "fpga_lpddr2/sequencer_reg_file.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877170449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39v1 " "Found entity 1: altsyncram_39v1" {  } { { "db/altsyncram_39v1.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/altsyncram_39v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_39v1 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated " "Elaborating entity \"altsyncram_39v1\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_39v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "trk_mm_bridge" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "hphy_bridge" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "sequencer_trk_mgr_inst" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170525 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170526 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "sequencer_mem" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3328 " "Parameter \"maximum_depth\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3328 " "Parameter \"numwords_a\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_lpddr2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"fpga_lpddr2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877170532 ""}  } { { "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877170532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlj1 " "Found entity 1: altsyncram_hlj1" {  } { { "db/altsyncram_hlj1.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/altsyncram_hlj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877170563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlj1 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_hlj1:auto_generated " "Elaborating entity \"altsyncram_hlj1\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_hlj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "mm_interconnect_0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpga_lpddr2/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_addr_router fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_addr_router\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router:addr_router\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "addr_router" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router:addr_router\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router:addr_router\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_addr_router_001 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_addr_router_001\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001:addr_router_001\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001:addr_router_001\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_addr_router_002 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_addr_router_002\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "addr_router_002" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002:addr_router_002\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002:addr_router_002\|fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_id_router fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_id_router\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "id_router" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router\|fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router:id_router\|fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_id_router_002 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_id_router_002\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_002:id_router_002\|fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_002:id_router_002\|fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_id_router_003 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_id_router_003\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "id_router_003" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_003:id_router_003\|fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_id_router_003:id_router_003\|fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpga_lpddr2/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "fpga_lpddr2/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1 fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "mm_interconnect_1" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "fpga_lpddr2/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_addr_router fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_addr_router\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_addr_router:addr_router\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "addr_router" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_addr_router:addr_router\|fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_addr_router:addr_router\|fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_id_router fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_id_router\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "id_router" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router\|fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_id_router:id_router\|fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "limiter" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "cmd_xbar_demux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "cmd_xbar_mux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "rsp_xbar_demux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "rsp_xbar_mux" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_lpddr2_s0_irq_mapper fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_irq_mapper:irq_mapper " "Elaborating entity \"fpga_lpddr2_s0_irq_mapper\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_s0:s0\|fpga_lpddr2_s0_irq_mapper:irq_mapper\"" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "irq_mapper" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "c0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170787 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170787 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170787 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170787 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170787 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720877170787 "|baseline_c5gx|lpddr2_memory:lpddr2_mem|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "oct0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "dll0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpddr2_memory.v 1 1 " "Using design file lpddr2_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpddr2_memory " "Found entity 1: lpddr2_memory" {  } { { "lpddr2_memory.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/lpddr2_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877170797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720877170797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpddr2_memory lpddr2_memory:fpga_lpddr2_Verify " "Elaborating entity \"lpddr2_memory\" for hierarchy \"lpddr2_memory:fpga_lpddr2_Verify\"" {  } { { "baseline_c5gx.v" "fpga_lpddr2_Verify" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877170797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_button lpddr2_memory.v(24) " "Verilog HDL or VHDL warning at lpddr2_memory.v(24): object \"pre_button\" assigned a value but never read" {  } { { "lpddr2_memory.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/lpddr2_memory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720877170798 "|baseline_c5gx|lpddr2_memory:fpga_lpddr2_Verify"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trigger lpddr2_memory.v(25) " "Verilog HDL or VHDL warning at lpddr2_memory.v(25): object \"trigger\" assigned a value but never read" {  } { { "lpddr2_memory.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/lpddr2_memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720877170798 "|baseline_c5gx|lpddr2_memory:fpga_lpddr2_Verify"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1720877171550 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1720877171551 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1720877171551 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1720877171551 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1720877171552 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1720877171555 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|afi_phy_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_pll0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_pll0.sv" 202 -1 0 } } { "fpga_lpddr2/fpga_lpddr2_0002.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 141 0 0 } } { "fpga_lpddr2.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2.v" 104 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877171877 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_mem_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_pll0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_pll0.sv" 235 -1 0 } } { "fpga_lpddr2/fpga_lpddr2_0002.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 141 0 0 } } { "fpga_lpddr2.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2.v" 104 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877171877 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"fpga_lpddr2:fpga_lpddr2_inst\|fpga_lpddr2_0002:fpga_lpddr2_inst\|fpga_lpddr2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "fpga_lpddr2/fpga_lpddr2_pll0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_pll0.sv" 331 -1 0 } } { "fpga_lpddr2/fpga_lpddr2_0002.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 141 0 0 } } { "fpga_lpddr2.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2.v" 104 0 0 } } { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 265 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877171877 "|baseline_c5gx|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1720877171877 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1720877171877 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "CPU:cpu\|memory_full:mem\|Memory_rtl_0 " "Inferred dual-clock RAM node \"CPU:cpu\|memory_full:mem\|Memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1720877172622 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:cpu\|memory_full:mem\|Memory " "RAM logic \"CPU:cpu\|memory_full:mem\|Memory\" is uninferred due to asynchronous read logic" {  } { { "memory_full.v" "Memory" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/memory_full.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1720877172623 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1720877172623 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/Testing.ram0_memory_full_a83aa82.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/Testing.ram0_memory_full_a83aa82.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1720877174361 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu\|memory_full:mem\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu\|memory_full:mem\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Testing.ram0_memory_full_a83aa82.hdl.mif " "Parameter INIT_FILE set to db/Testing.ram0_memory_full_a83aa82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1720877175238 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1720877175238 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720877175238 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "baseline_c5gx.v" "Div1" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "baseline_c5gx.v" "Mod4" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "baseline_c5gx.v" "Mod5" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "baseline_c5gx.v" "Div2" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "baseline_c5gx.v" "Mod6" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "baseline_c5gx.v" "Mod0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "baseline_c5gx.v" "Mod1" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "baseline_c5gx.v" "Div0" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "baseline_c5gx.v" "Mod2" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "baseline_c5gx.v" "Mod3" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877175239 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720877175239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|memory_full:mem\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"CPU:cpu\|memory_full:mem\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877175254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|memory_full:mem\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"CPU:cpu\|memory_full:mem\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Testing.ram0_memory_full_a83aa82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Testing.ram0_memory_full_a83aa82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175254 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877175254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3p1 " "Found entity 1: altsyncram_n3p1" {  } { { "db/altsyncram_n3p1.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/altsyncram_n3p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877175304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175304 ""}  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877175304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877175372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175372 ""}  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877175372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877175437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175437 ""}  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877175437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877175483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175483 ""}  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877175483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877175568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720877175568 ""}  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720877175568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877175594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877175594 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720877176352 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "bidirectional pin \"HSMC_RX_n\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "bidirectional pin \"HSMC_RX_n\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "bidirectional pin \"HSMC_RX_n\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "bidirectional pin \"HSMC_RX_n\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "bidirectional pin \"HSMC_RX_n\[4\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "bidirectional pin \"HSMC_RX_n\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "bidirectional pin \"HSMC_RX_n\[6\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "bidirectional pin \"HSMC_RX_n\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "bidirectional pin \"HSMC_RX_n\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "bidirectional pin \"HSMC_RX_n\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "bidirectional pin \"HSMC_RX_n\[10\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "bidirectional pin \"HSMC_RX_n\[11\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "bidirectional pin \"HSMC_RX_n\[12\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "bidirectional pin \"HSMC_RX_n\[13\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "bidirectional pin \"HSMC_RX_n\[14\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "bidirectional pin \"HSMC_RX_n\[15\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "bidirectional pin \"HSMC_RX_n\[16\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "bidirectional pin \"HSMC_RX_p\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "bidirectional pin \"HSMC_RX_p\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "bidirectional pin \"HSMC_RX_p\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "bidirectional pin \"HSMC_RX_p\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "bidirectional pin \"HSMC_RX_p\[4\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "bidirectional pin \"HSMC_RX_p\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "bidirectional pin \"HSMC_RX_p\[6\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "bidirectional pin \"HSMC_RX_p\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "bidirectional pin \"HSMC_RX_p\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "bidirectional pin \"HSMC_RX_p\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "bidirectional pin \"HSMC_RX_p\[10\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "bidirectional pin \"HSMC_RX_p\[11\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "bidirectional pin \"HSMC_RX_p\[12\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "bidirectional pin \"HSMC_RX_p\[13\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "bidirectional pin \"HSMC_RX_p\[14\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "bidirectional pin \"HSMC_RX_p\[15\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "bidirectional pin \"HSMC_RX_p\[16\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "bidirectional pin \"HSMC_TX_n\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "bidirectional pin \"HSMC_TX_n\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "bidirectional pin \"HSMC_TX_n\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "bidirectional pin \"HSMC_TX_n\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "bidirectional pin \"HSMC_TX_n\[4\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "bidirectional pin \"HSMC_TX_n\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "bidirectional pin \"HSMC_TX_n\[6\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "bidirectional pin \"HSMC_TX_n\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "bidirectional pin \"HSMC_TX_n\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "bidirectional pin \"HSMC_TX_n\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "bidirectional pin \"HSMC_TX_n\[10\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "bidirectional pin \"HSMC_TX_n\[11\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "bidirectional pin \"HSMC_TX_n\[12\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "bidirectional pin \"HSMC_TX_n\[13\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "bidirectional pin \"HSMC_TX_n\[14\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "bidirectional pin \"HSMC_TX_n\[15\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "bidirectional pin \"HSMC_TX_n\[16\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "bidirectional pin \"HSMC_TX_p\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "bidirectional pin \"HSMC_TX_p\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "bidirectional pin \"HSMC_TX_p\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "bidirectional pin \"HSMC_TX_p\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "bidirectional pin \"HSMC_TX_p\[4\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "bidirectional pin \"HSMC_TX_p\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "bidirectional pin \"HSMC_TX_p\[6\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "bidirectional pin \"HSMC_TX_p\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "bidirectional pin \"HSMC_TX_p\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "bidirectional pin \"HSMC_TX_p\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "bidirectional pin \"HSMC_TX_p\[10\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "bidirectional pin \"HSMC_TX_p\[11\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "bidirectional pin \"HSMC_TX_p\[12\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "bidirectional pin \"HSMC_TX_p\[13\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "bidirectional pin \"HSMC_TX_p\[14\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "bidirectional pin \"HSMC_TX_p\[15\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "bidirectional pin \"HSMC_TX_p\[16\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "bidirectional pin \"I2C_SDA\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[0\] " "bidirectional pin \"SRAM_D\[0\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[1\] " "bidirectional pin \"SRAM_D\[1\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[2\] " "bidirectional pin \"SRAM_D\[2\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[3\] " "bidirectional pin \"SRAM_D\[3\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[4\] " "bidirectional pin \"SRAM_D\[4\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[5\] " "bidirectional pin \"SRAM_D\[5\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[6\] " "bidirectional pin \"SRAM_D\[6\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[7\] " "bidirectional pin \"SRAM_D\[7\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[8\] " "bidirectional pin \"SRAM_D\[8\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[9\] " "bidirectional pin \"SRAM_D\[9\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[10\] " "bidirectional pin \"SRAM_D\[10\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[11\] " "bidirectional pin \"SRAM_D\[11\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[12\] " "bidirectional pin \"SRAM_D\[12\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[13\] " "bidirectional pin \"SRAM_D\[13\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[14\] " "bidirectional pin \"SRAM_D\[14\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[15\] " "bidirectional pin \"SRAM_D\[15\]\" has no driver" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1720877176464 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1720877176464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CKE\[1\] GND " "Pin \"DDR2LP_CKE\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|DDR2LP_CKE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CS_n\[1\] GND " "Pin \"DDR2LP_CS_n\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|DDR2LP_CS_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS GND " "Pin \"HDMI_TX_HS\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS GND " "Pin \"HDMI_TX_VS\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCL GND " "Pin \"I2C_SCL\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[0\] GND " "Pin \"SRAM_A\[0\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[1\] GND " "Pin \"SRAM_A\[1\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[2\] GND " "Pin \"SRAM_A\[2\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[3\] GND " "Pin \"SRAM_A\[3\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[4\] GND " "Pin \"SRAM_A\[4\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[5\] GND " "Pin \"SRAM_A\[5\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[6\] GND " "Pin \"SRAM_A\[6\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[7\] GND " "Pin \"SRAM_A\[7\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[8\] GND " "Pin \"SRAM_A\[8\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[9\] GND " "Pin \"SRAM_A\[9\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[10\] GND " "Pin \"SRAM_A\[10\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[11\] GND " "Pin \"SRAM_A\[11\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[12\] GND " "Pin \"SRAM_A\[12\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[13\] GND " "Pin \"SRAM_A\[13\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[14\] GND " "Pin \"SRAM_A\[14\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[15\] GND " "Pin \"SRAM_A\[15\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[16\] GND " "Pin \"SRAM_A\[16\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[17\] GND " "Pin \"SRAM_A\[17\]\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_n GND " "Pin \"SRAM_CE_n\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_n GND " "Pin \"SRAM_LB_n\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_LB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_n GND " "Pin \"SRAM_OE_n\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_n GND " "Pin \"SRAM_UB_n\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_UB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_n GND " "Pin \"SRAM_WE_n\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|SRAM_WE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720877179468 "|baseline_c5gx|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720877179468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720877179800 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7309 " "7309 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720877184242 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fpga_lpddr2_local_init_done " "Logic cell \"fpga_lpddr2_local_init_done\"" {  } { { "baseline_c5gx.v" "fpga_lpddr2_local_init_done" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 216 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877184296 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1720877184296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/output_files/Testing.map.smsg " "Generated suppressed messages file C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/output_files/Testing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877184595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "818 241 7 0 6 " "Adding 818 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720877185217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877185217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|HDMI_TX_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN0 " "No output dependent on input pin \"HSMC_CLKIN0\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|HSMC_CLKIN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|HSMC_CLKIN_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720877185920 "|baseline_c5gx|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720877185920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10841 " "Implemented 10841 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720877185940 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720877185940 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "137 " "Implemented 137 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720877185940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9766 " "Implemented 9766 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720877185940 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720877185940 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720877185940 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1720877185940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720877185940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 301 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 301 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720877186016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 13 17:26:26 2024 " "Processing ended: Sat Jul 13 17:26:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720877186016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720877186016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720877186016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877186016 ""}
