// Seed: 2249315902
module module_0 #(
    parameter id_19 = 32'd69,
    parameter id_8  = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_5;
  assign id_4 = id_5;
  wire id_6;
  logic id_7, _id_8 = -1, id_9;
  wire [-1 : -1 'b0 -  1] id_10;
  parameter id_11 = -1;
  wire id_12[id_8 : ""], id_13;
  wire id_14, id_15, id_16, id_17, id_18, _id_19, id_20, id_21, id_22;
  localparam id_23 = id_11;
  assign id_20 = id_20;
  logic id_24;
  ;
  initial cover (-1);
  assign id_14 = id_6;
  wire id_25;
  localparam id_26 = id_11;
  wire [-1 'b0 : id_19] \id_27 ;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    output wand id_7,
    output tri id_8,
    output wand id_9,
    input wand id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply1 id_13
    , id_23#(
        .id_24(1),
        .id_25(1),
        .id_26(1),
        .id_27(-1),
        .id_28(1),
        .id_29(-1),
        .id_30("")
    ),
    input wand id_14,
    input wand id_15,
    input tri1 id_16,
    output tri id_17,
    output uwire id_18,
    input wand id_19,
    input uwire id_20,
    input wand id_21
);
  wire id_31;
  wire id_32;
  module_0 modCall_1 (
      id_23,
      id_32,
      id_23,
      id_23,
      id_32
  );
  wire id_33;
  wire [1 : -1 'd0] id_34;
endmodule
