# Design: Design lab1_14 already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -dbg -work lab1_14 -2002  $dsn/src/half_adder.vhd
# Compile with File Reorder...
# File: h:\ese382\lab1\lab1_14\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "dataflow" of Entity "half_adder"
# Top-level unit(s) detected:
# Entity => half_adder
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -dbg -work lab1_14 -2002  $dsn/src/half_adder.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "dataflow" of Entity "half_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work lab1_14 -2002  $dsn/src/half_adder_tb.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_adder_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench testbench behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6007 kB (elbread=1023 elab2=4892 kernel=91 sdf=0)
#  9:44 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
run 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench testbench behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6007 kB (elbread=1023 elab2=4892 kernel=91 sdf=0)
#  10:09 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
run 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 80 ns
# KERNEL: stopped at time: 160 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench testbench behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6007 kB (elbread=1023 elab2=4892 kernel=91 sdf=0)
#  10:10 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
run 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Preparing list of files to print. Please wait...
# Finished preparing list of files to print.
# Printing of  design files has been started...
# Printing documents (2 of 2)
# Printing h:\ese382\lab1\lab1_14\src\half_adder.vhd (1 of 2)
# Printing HDE document [h:\ese382\lab1\lab1_14\src\half_adder.vhd] ...
# Printing h:\ese382\lab1\lab1_14\src\half_adder_tb.vhd (2 of 2)
# Printing HDE document [h:\ese382\lab1\lab1_14\src\half_adder_tb.vhd] ...
# Printing design files has been finished
# Printing Design time: [1 s]
# Preparing list of files to print. Please wait...
# Finished preparing list of files to print.
acom -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+half_sub half_sub dataflow
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6004 kB (elbread=1023 elab2=4889 kernel=91 sdf=0)
#  10:18 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: half_sub (dataflow)
# Signal /testbench/a_tb not found in design.
# Signal /testbench/b_tb not found in design.
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 80 ns
# KERNEL: stopped at time: 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench testbench behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6007 kB (elbread=1023 elab2=4892 kernel=91 sdf=0)
#  10:19 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
run 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Preparing list of files to print. Please wait...
# Finished preparing list of files to print.
# Preparing list of files to print. Please wait...
# Finished preparing list of files to print.
# Printing of  design files has been started...
# Printing documents (2 of 2)
# Printing h:\ese382\lab1\lab1_14\src\half_sub.vhd (1 of 2)
# Printing HDE document [h:\ese382\lab1\lab1_14\src\half_sub.vhd] ...
# Printing h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd (2 of 2)
# Printing HDE document [h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd] ...
# Printing design files has been finished
# Printing Design time: [1 s]
# Library Manager: Library "lab1_14" contents cleared.
acom -reorder -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd
# Compile with File Reorder...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# Top-level unit(s) detected:
# Entity => half_sub
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+half_sub half_sub dataflow
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6004 kB (elbread=1023 elab2=4889 kernel=91 sdf=0)
#  10:23 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: half_sub (dataflow)
# Signal /testbench/a_tb not found in design.
# Signal /testbench/b_tb not found in design.
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
# Signal /testbench/a_tb not found in design.
# Signal /testbench/b_tb not found in design.
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
run 80 ns
# KERNEL: stopped at time: 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+half_sub half_sub dataflow
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6004 kB (elbread=1023 elab2=4889 kernel=91 sdf=0)
#  10:23 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: half_sub (dataflow)
# Signal /testbench/a_tb not found in design.
# Signal /testbench/b_tb not found in design.
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
# Signal /testbench/a_tb not found in design.
# Signal /testbench/b_tb not found in design.
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
run 80 ns
# KERNEL: stopped at time: 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 80 ns
# KERNEL: stopped at time: 160 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Library Manager: Library "lab1_14" contents cleared.
acom -reorder -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile with File Reorder...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => half_sub
# Entity => testbench
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Architecture "behavior" of Entity "testbench"
# Error: COMP96_0078: half_sub_tb.vhd : (16, 14): Unknown identifier "half_adder".
# Error: COMP96_0056: half_sub_tb.vhd : (16, 14): Cannot find referenced entity declaration "half_adder".
# Error: COMP96_0055: half_sub_tb.vhd : (16, 14): Cannot find referenced context element.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Error: COMP96_0078: half_sub_tb.vhd : (16, 14): Unknown identifier "half_adder".
# Error: COMP96_0056: half_sub_tb.vhd : (16, 14): Cannot find referenced entity declaration "half_adder".
# Error: COMP96_0055: half_sub_tb.vhd : (16, 14): Cannot find referenced context element.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Error: COMP96_0078: half_sub_tb.vhd : (17, 11): Unknown identifier "diff_tb".
# Error: COMP96_0078: half_sub_tb.vhd : (17, 30): Unknown identifier "borrow_tb".
# Error: COMP96_0133: half_sub_tb.vhd : (17, 11): Cannot find object declaration.
# Error: COMP96_0133: half_sub_tb.vhd : (17, 30): Cannot find object declaration.
# Error: COMP96_0104: half_sub_tb.vhd : (17, 20): Undefined type of expression.
# Error: COMP96_0104: half_sub_tb.vhd : (17, 3): Undefined type of expression.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Error: COMP96_0078: half_sub_tb.vhd : (28, 12): Unknown identifier "sum_tb".
# Error: COMP96_0078: half_sub_tb.vhd : (28, 31): Unknown identifier "carry_out_tb".
# Error: COMP96_0133: half_sub_tb.vhd : (28, 31): Cannot find object declaration.
# Error: COMP96_0133: half_sub_tb.vhd : (28, 12): Cannot find object declaration.
# Error: COMP96_0077: half_sub_tb.vhd : (28, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: half_sub_tb.vhd : (34, 12): Unknown identifier "sum_tb".
# Error: COMP96_0078: half_sub_tb.vhd : (34, 31): Unknown identifier "carry_out_tb".
# Error: COMP96_0133: half_sub_tb.vhd : (34, 31): Cannot find object declaration.
# Error: COMP96_0133: half_sub_tb.vhd : (34, 12): Cannot find object declaration.
# Error: COMP96_0077: half_sub_tb.vhd : (34, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: half_sub_tb.vhd : (40, 12): Unknown identifier "sum_tb".
# Error: COMP96_0078: half_sub_tb.vhd : (40, 31): Unknown identifier "carry_out_tb".
# Error: COMP96_0133: half_sub_tb.vhd : (40, 31): Cannot find object declaration.
# Error: COMP96_0133: half_sub_tb.vhd : (40, 12): Cannot find object declaration.
# Error: COMP96_0077: half_sub_tb.vhd : (40, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: half_sub_tb.vhd : (46, 12): Unknown identifier "sum_tb".
# Error: COMP96_0078: half_sub_tb.vhd : (46, 31): Unknown identifier "carry_out_tb".
# Error: COMP96_0133: half_sub_tb.vhd : (46, 31): Cannot find object declaration.
# Error: COMP96_0133: half_sub_tb.vhd : (46, 12): Cannot find object declaration.
# Error: COMP96_0077: half_sub_tb.vhd : (46, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 20 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Error: COMP96_0078: half_sub_tb.vhd : (40, 12): Unknown identifier "diff".
# Error: COMP96_0133: half_sub_tb.vhd : (40, 12): Cannot find object declaration.
# Error: COMP96_0077: half_sub_tb.vhd : (40, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
run 80 ns
# KERNEL: stopped at time: 240 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 80 ns
# KERNEL: stopped at time: 320 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 80 ns
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 80 ns
# KERNEL: stopped at time: 480 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Library Manager: Library "lab1_14" contents cleared.
acom -reorder -dbg -work lab1_14 -2002  $dsn/src/half_sub.vhd $dsn/src/half_sub_tb.vhd
# Compile with File Reorder...
# File: h:\ese382\lab1\lab1_14\src\half_sub.vhd
# Compile Entity "half_sub"
# Compile Architecture "dataflow" of Entity "half_sub"
# File: h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench testbench behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6007 kB (elbread=1023 elab2=4892 kernel=91 sdf=0)
#  10:28 AM, Tuesday, February 04, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench (behavior)
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
# Signal /testbench/sum_tb not found in design.
# Signal /testbench/carry_out_tb not found in design.
# Signal /half_sub/a not found in design.
# Signal /half_sub/b not found in design.
# Signal /half_sub/borrow not found in design.
# Signal /half_sub/diff not found in design.
# Signal /half_sub/a not found in design.
# Signal /half_sub/b not found in design.
# Signal /half_sub/borrow not found in design.
# Signal /half_sub/diff not found in design.
run 80 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Preparing list of files to print. Please wait...
# Finished preparing list of files to print.
# Printing of  design files has been started...
# Printing documents (2 of 2)
# Printing h:\ese382\lab1\lab1_14\src\half_sub.vhd (1 of 2)
# Printing HDE document [h:\ese382\lab1\lab1_14\src\half_sub.vhd] ...
# Printing h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd (2 of 2)
# Printing HDE document [h:\ese382\lab1\lab1_14\src\half_sub_tb.vhd] ...
# Printing design files has been finished
# Printing Design time: [1 s]
