****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 15:20:38 2025
****************************************


  Startpoint: B[8] (input port clocked by clk)
  Endpoint: O[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  B[8] (in)                               0.000      0.000 r
  U86/Y (NOR2x2R_ASAP7_6t_R)              6.359      6.359 f
  U80/Y (NOR2x2R_ASAP7_6t_R)             10.897     17.256 r
  U84/Y (NAND2xp5R_ASAP7_6t_R)           12.338     29.595 f
  U112/Y (NOR2xp5_ASAP7_6t_R)            17.015     46.610 r
  U126/Y (INVx1_ASAP7_6t_R)              12.431     59.041 f
  U82/Y (AOI21x1_ASAP7_6t_R)             13.013     72.054 r
  U81/Y (XNOR2xp5_ASAP7_6t_R)            18.046     90.100 r
  O[13] (out)                             0.000     90.100 r
  data arrival time                                 90.100

  clock clk (rise edge)                   0.955      0.955
  clock network delay (ideal)             0.000      0.955
  clock reconvergence pessimism           0.000      0.955
  output external delay                   0.000      0.955
  data required time                                 0.955
  ---------------------------------------------------------------
  data required time                                 0.955
  data arrival time                                -90.100
  ---------------------------------------------------------------
  slack (VIOLATED)                                 -89.145


1
