#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov  4 16:05:46 2024
# Process ID: 15028
# Current directory: C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1
# Command line: vivado.exe -log zynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_wrapper.tcl -notrace
# Log file: C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper.vdi
# Journal file: C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1\vivado.jou
# Running On        :DESKTOP-HTVV1N1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8421 MB
# Swap memory       :10485 MB
# Total Virtual     :18907 MB
# Available Virtual :7606 MB
#-----------------------------------------------------------
source zynq_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 485.340 ; gain = 201.793
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 551.336 ; gain = 65.996
Command: link_design -top zynq_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1533.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_0/zynq_zynq_ultra_ps_e_0_0.xdc] for cell 'zynq_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1642.812 ; gain = 36.027
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_zynq_ultra_ps_e_0_0/zynq_zynq_ultra_ps_e_0_0.xdc] for cell 'zynq_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0_board.xdc] for cell 'zynq_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0_board.xdc] for cell 'zynq_i/clk_wiz_0/inst'
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.xdc] for cell 'zynq_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2440.477 ; gain = 797.664
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_clk_wiz_0_0/zynq_clk_wiz_0_0.xdc] for cell 'zynq_i/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'zynq_proc_sys_reset_0_1'. The XDC file c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_0_1/zynq_proc_sys_reset_0_1_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'zynq_proc_sys_reset_0_1'. The XDC file c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_0_1/zynq_proc_sys_reset_0_1.xdc will not be read for any cell of this module.
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/zynq_proc_sys_reset_1_0_board.xdc] for cell 'zynq_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/zynq_proc_sys_reset_1_0_board.xdc] for cell 'zynq_i/proc_sys_reset_2/U0'
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/zynq_proc_sys_reset_1_0.xdc] for cell 'zynq_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_1_0/zynq_proc_sys_reset_1_0.xdc] for cell 'zynq_i/proc_sys_reset_2/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'zynq_proc_sys_reset_2_0'. The XDC file c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_2_0/zynq_proc_sys_reset_2_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'zynq_proc_sys_reset_2_0'. The XDC file c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_proc_sys_reset_2_0/zynq_proc_sys_reset_2_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/zynq_axi_intc_0_0.xdc] for cell 'zynq_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/zynq_axi_intc_0_0.xdc] for cell 'zynq_i/axi_intc_0/U0'
Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/zynq_axi_intc_0_0_clocks.xdc] for cell 'zynq_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.gen/sources_1/bd/zynq/ip/zynq_axi_intc_0_0/zynq_axi_intc_0_0_clocks.xdc] for cell 'zynq_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2440.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2440.477 ; gain = 1889.141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2440.477 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 2449.020 ; gain = 8.543

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2844.270 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2844.270 ; gain = 0.000
Phase 1 Initialization | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2844.270 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2844.270 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2844.270 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e8ac45ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2844.270 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c73fa652

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 2844.270 ; gain = 0.000
Retarget | Checksum: 1c73fa652
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 271 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 24c0d0c42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.318 . Memory (MB): peak = 2844.270 ; gain = 0.000
Constant propagation | Checksum: 24c0d0c42
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 19 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b86a6e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 2844.270 ; gain = 0.000
Sweep | Checksum: 1b86a6e5c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1b86a6e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2844.270 ; gain = 0.000
BUFG optimization | Checksum: 1b86a6e5c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b86a6e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 2844.270 ; gain = 0.000
Shift Register Optimization | Checksum: 1b86a6e5c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b86a6e5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 2844.270 ; gain = 0.000
Post Processing Netlist | Checksum: 1b86a6e5c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20c383b53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.761 . Memory (MB): peak = 2844.270 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2844.270 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20c383b53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.768 . Memory (MB): peak = 2844.270 ; gain = 0.000
Phase 9 Finalization | Checksum: 20c383b53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 2844.270 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             271  |                                              0  |
|  Constant propagation         |               5  |              19  |                                              0  |
|  Sweep                        |               0  |               4  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20c383b53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.772 . Memory (MB): peak = 2844.270 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20c383b53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2844.270 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20c383b53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2844.270 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2844.270 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20c383b53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2844.270 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2844.270 ; gain = 403.793
INFO: [Vivado 12-24828] Executing command : report_drc -file zynq_wrapper_drc_opted.rpt -pb zynq_wrapper_drc_opted.pb -rpx zynq_wrapper_drc_opted.rpx
Command: report_drc -file zynq_wrapper_drc_opted.rpt -pb zynq_wrapper_drc_opted.pb -rpx zynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.312 ; gain = 947.043
generate_parallel_reports: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.312 ; gain = 947.043
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 153468cec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3791.312 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d55809b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 29f8fdfc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 29f8fdfc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 29f8fdfc2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 24f5b6e0d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2ce640c58

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2ce640c58

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2a141b0d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2a141b0d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2a141b0d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 2a141b0d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2a141b0d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2a141b0d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 290ef7b22

Time (s): cpu = 00:01:16 ; elapsed = 00:00:43 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3791.312 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 34b68804f

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2a384650d

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2a384650d

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 288ddbb8e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:07 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2efbf668c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:07 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 3146cfc66

Time (s): cpu = 00:02:46 ; elapsed = 00:01:32 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 30fe12204

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 3.3.2 Slice Area Swap | Checksum: 30fe12204

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 2df99ff70

Time (s): cpu = 00:03:49 ; elapsed = 00:02:05 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2135fc791

Time (s): cpu = 00:03:50 ; elapsed = 00:02:05 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 21ab0a4a6

Time (s): cpu = 00:03:50 ; elapsed = 00:02:05 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21ab0a4a6

Time (s): cpu = 00:03:50 ; elapsed = 00:02:05 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f63b54ac

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.235 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d23d62b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a3c0d16e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f63b54ac

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.235. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 106bda451

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3791.312 ; gain = 0.000

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 106bda451

Time (s): cpu = 00:04:11 ; elapsed = 00:02:17 . Memory (MB): peak = 3791.312 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 5d04d05d

Time (s): cpu = 00:04:37 ; elapsed = 00:02:33 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 5d04d05d

Time (s): cpu = 00:04:37 ; elapsed = 00:02:33 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 5d04d05d

Time (s): cpu = 00:04:37 ; elapsed = 00:02:33 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3791.312 ; gain = 0.000

Time (s): cpu = 00:04:37 ; elapsed = 00:02:33 . Memory (MB): peak = 3791.312 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e16b7e95

Time (s): cpu = 00:04:37 ; elapsed = 00:02:33 . Memory (MB): peak = 3791.312 ; gain = 0.000
Ending Placer Task | Checksum: c57cfd4b

Time (s): cpu = 00:04:37 ; elapsed = 00:02:33 . Memory (MB): peak = 3791.312 ; gain = 0.000
72 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:48 ; elapsed = 00:02:40 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file zynq_wrapper_utilization_placed.rpt -pb zynq_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file zynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file zynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.363 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3791.312 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3791.312 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.683 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.239 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.402 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3791.312 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3791.312 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3791.312 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.645 . Memory (MB): peak = 3791.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 16d81a13 ConstDB: 0 ShapeSum: 924630e0 RouteDB: 1c5eb258
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3791.312 ; gain = 0.000
Post Restoration Checksum: NetGraph: 99bf66f8 | NumContArr: dc3c8c7a | Constraints: bfe0abf3 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f8859a02

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f8859a02

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f8859a02

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3791.312 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2b02d0024

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3937.332 ; gain = 146.020

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2e1dce02c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3937.332 ; gain = 146.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.338  | TNS=0.000  | WHS=-0.009 | THS=-0.013 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1042
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 864
  Number of Partially Routed Nets     = 178
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 217aa97b8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 217aa97b8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 161026f7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3959.617 ; gain = 168.305
Phase 4 Initial Routing | Checksum: 16bb4c901

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.202  | TNS=0.000  | WHS=-0.005 | THS=-0.005 |

Phase 5.1 Global Iteration 0 | Checksum: 1302d0784

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1b6f5f3ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3959.617 ; gain = 168.305
Phase 5 Rip-up And Reroute | Checksum: 1b6f5f3ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.202  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.202  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 141b67cb3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 141b67cb3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3959.617 ; gain = 168.305
Phase 6 Delay and Skew Optimization | Checksum: 141b67cb3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.202  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 15cb64418

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305
Phase 7 Post Hold Fix | Checksum: 15cb64418

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0583747 %
  Global Horizontal Routing Utilization  = 0.0767445 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15cb64418

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15cb64418

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15cb64418

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 15cb64418

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 15cb64418

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.202  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 15cb64418

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305
Total Elapsed time in route_design: 12.974 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 10f297999

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10f297999

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3959.617 ; gain = 168.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3959.617 ; gain = 168.305
INFO: [Vivado 12-24828] Executing command : report_drc -file zynq_wrapper_drc_routed.rpt -pb zynq_wrapper_drc_routed.pb -rpx zynq_wrapper_drc_routed.rpx
Command: report_drc -file zynq_wrapper_drc_routed.rpt -pb zynq_wrapper_drc_routed.pb -rpx zynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file zynq_wrapper_methodology_drc_routed.rpt -pb zynq_wrapper_methodology_drc_routed.pb -rpx zynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_wrapper_methodology_drc_routed.rpt -pb zynq_wrapper_methodology_drc_routed.pb -rpx zynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_wrapper_timing_summary_routed.rpt -pb zynq_wrapper_timing_summary_routed.pb -rpx zynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file zynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file zynq_wrapper_route_status.rpt -pb zynq_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file zynq_wrapper_power_routed.rpt -pb zynq_wrapper_power_summary_routed.pb -rpx zynq_wrapper_power_routed.rpx
Command: report_power -file zynq_wrapper_power_routed.rpt -pb zynq_wrapper_power_summary_routed.pb -rpx zynq_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3959.617 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file zynq_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3959.617 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file zynq_wrapper_bus_skew_routed.rpt -pb zynq_wrapper_bus_skew_routed.pb -rpx zynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3959.617 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3959.617 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 3959.617 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3959.617 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 3959.617 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3959.617 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3959.617 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 3959.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/altera/13.1/MSIB/vivado/projectFPGA/projectFPGA.runs/impl_1/zynq_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force zynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 3959.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 16:11:52 2024...
