

================================================================
== Vivado HLS Report for 'deconv'
================================================================
* Date:           Thu Oct 18 23:41:39 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        stream_deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     16.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  158920|  158920|  122054|  122054| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp_V_load_loc_c (72)  [1/1] 0.00ns
codeRepl:0  %tmp_V_load_loc_c = alloca i18, align 4

ST_1: stream_res_0_V_V (110)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:330
codeRepl:38  %stream_res_0_V_V = alloca i18, align 4

ST_1: stream_res_1_V_V (113)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:330
codeRepl:41  %stream_res_1_V_V = alloca i18, align 4

ST_1: bias0_V_V (116)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:338
codeRepl:44  %bias0_V_V = alloca i18, align 4

ST_1: mean0_V_V (119)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:338
codeRepl:47  %mean0_V_V = alloca i18, align 4

ST_1: std0_V_V (122)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:338
codeRepl:50  %std0_V_V = alloca i18, align 4

ST_1: mean1_V_V (125)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:343
codeRepl:53  %mean1_V_V = alloca i18, align 4

ST_1: std1_V_V (128)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:343
codeRepl:56  %std1_V_V = alloca i18, align 4

ST_1: StgValue_17 (131)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:339
codeRepl:59  call fastcc void @_extend_stream_1.1(i18* %bias_0_V_V, i18* %bias0_V_V)

ST_1: StgValue_18 (132)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:340
codeRepl:60  call fastcc void @_extend_stream_181(i18* %mean_0_V_V, i18* %mean0_V_V)

ST_1: StgValue_19 (133)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:341
codeRepl:61  call fastcc void @_extend_stream_1(i18* %std_0_V_V, i18* %std0_V_V)

ST_1: StgValue_20 (134)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:344
codeRepl:62  call fastcc void @_wt_kernel_282(i18* %kernel_1_V_V, [2304 x i18]* @layer2_kernel_V_0, [2304 x i18]* @layer2_kernel_V_1, [2304 x i18]* @layer2_kernel_V_10, [2304 x i18]* @layer2_kernel_V_11, [2304 x i18]* @layer2_kernel_V_12, [2304 x i18]* @layer2_kernel_V_13, [2304 x i18]* @layer2_kernel_V_14, [2304 x i18]* @layer2_kernel_V_15, [2304 x i18]* @layer2_kernel_V_2, [2304 x i18]* @layer2_kernel_V_3, [2304 x i18]* @layer2_kernel_V_4, [2304 x i18]* @layer2_kernel_V_5, [2304 x i18]* @layer2_kernel_V_6, [2304 x i18]* @layer2_kernel_V_7, [2304 x i18]* @layer2_kernel_V_8, [2304 x i18]* @layer2_kernel_V_9)

ST_1: StgValue_21 (135)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:345
codeRepl:63  call fastcc void @_extend_stream_283(i18* %mean_1_V_V, i18* %mean1_V_V)

ST_1: StgValue_22 (136)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:346
codeRepl:64  call fastcc void @_extend_stream_284(i18* %std_1_V_V, i18* %std1_V_V)

ST_1: StgValue_23 (137)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:348
codeRepl:65  call fastcc void @_wt_kernel_385(i18* %kernel_2_V_V, [36 x i18]* @layer3_kernel_V_0, [36 x i18]* @layer3_kernel_V_1, [36 x i18]* @layer3_kernel_V_10, [36 x i18]* @layer3_kernel_V_11, [36 x i18]* @layer3_kernel_V_12, [36 x i18]* @layer3_kernel_V_13, [36 x i18]* @layer3_kernel_V_14, [36 x i18]* @layer3_kernel_V_15, [36 x i18]* @layer3_kernel_V_16, [36 x i18]* @layer3_kernel_V_17, [36 x i18]* @layer3_kernel_V_18, [36 x i18]* @layer3_kernel_V_19, [36 x i18]* @layer3_kernel_V_2, [36 x i18]* @layer3_kernel_V_20, [36 x i18]* @layer3_kernel_V_21, [36 x i18]* @layer3_kernel_V_22, [36 x i18]* @layer3_kernel_V_23, [36 x i18]* @layer3_kernel_V_24, [36 x i18]* @layer3_kernel_V_25, [36 x i18]* @layer3_kernel_V_26, [36 x i18]* @layer3_kernel_V_27, [36 x i18]* @layer3_kernel_V_28, [36 x i18]* @layer3_kernel_V_29, [36 x i18]* @layer3_kernel_V_3, [36 x i18]* @layer3_kernel_V_30, [36 x i18]* @layer3_kernel_V_31, [36 x i18]* @layer3_kernel_V_4, [36 x i18]* @layer3_kernel_V_5, [36 x i18]* @layer3_kernel_V_6, [36 x i18]* @layer3_kernel_V_7, [36 x i18]* @layer3_kernel_V_8, [36 x i18]* @layer3_kernel_V_9)


 <State 2>: 0.00ns
ST_2: StgValue_24 (131)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:339
codeRepl:59  call fastcc void @_extend_stream_1.1(i18* %bias_0_V_V, i18* %bias0_V_V)

ST_2: StgValue_25 (132)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:340
codeRepl:60  call fastcc void @_extend_stream_181(i18* %mean_0_V_V, i18* %mean0_V_V)

ST_2: StgValue_26 (133)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:341
codeRepl:61  call fastcc void @_extend_stream_1(i18* %std_0_V_V, i18* %std0_V_V)

ST_2: StgValue_27 (134)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:344
codeRepl:62  call fastcc void @_wt_kernel_282(i18* %kernel_1_V_V, [2304 x i18]* @layer2_kernel_V_0, [2304 x i18]* @layer2_kernel_V_1, [2304 x i18]* @layer2_kernel_V_10, [2304 x i18]* @layer2_kernel_V_11, [2304 x i18]* @layer2_kernel_V_12, [2304 x i18]* @layer2_kernel_V_13, [2304 x i18]* @layer2_kernel_V_14, [2304 x i18]* @layer2_kernel_V_15, [2304 x i18]* @layer2_kernel_V_2, [2304 x i18]* @layer2_kernel_V_3, [2304 x i18]* @layer2_kernel_V_4, [2304 x i18]* @layer2_kernel_V_5, [2304 x i18]* @layer2_kernel_V_6, [2304 x i18]* @layer2_kernel_V_7, [2304 x i18]* @layer2_kernel_V_8, [2304 x i18]* @layer2_kernel_V_9)

ST_2: StgValue_28 (135)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:345
codeRepl:63  call fastcc void @_extend_stream_283(i18* %mean_1_V_V, i18* %mean1_V_V)

ST_2: StgValue_29 (136)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:346
codeRepl:64  call fastcc void @_extend_stream_284(i18* %std_1_V_V, i18* %std1_V_V)

ST_2: StgValue_30 (137)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:348
codeRepl:65  call fastcc void @_wt_kernel_385(i18* %kernel_2_V_V, [36 x i18]* @layer3_kernel_V_0, [36 x i18]* @layer3_kernel_V_1, [36 x i18]* @layer3_kernel_V_10, [36 x i18]* @layer3_kernel_V_11, [36 x i18]* @layer3_kernel_V_12, [36 x i18]* @layer3_kernel_V_13, [36 x i18]* @layer3_kernel_V_14, [36 x i18]* @layer3_kernel_V_15, [36 x i18]* @layer3_kernel_V_16, [36 x i18]* @layer3_kernel_V_17, [36 x i18]* @layer3_kernel_V_18, [36 x i18]* @layer3_kernel_V_19, [36 x i18]* @layer3_kernel_V_2, [36 x i18]* @layer3_kernel_V_20, [36 x i18]* @layer3_kernel_V_21, [36 x i18]* @layer3_kernel_V_22, [36 x i18]* @layer3_kernel_V_23, [36 x i18]* @layer3_kernel_V_24, [36 x i18]* @layer3_kernel_V_25, [36 x i18]* @layer3_kernel_V_26, [36 x i18]* @layer3_kernel_V_27, [36 x i18]* @layer3_kernel_V_28, [36 x i18]* @layer3_kernel_V_29, [36 x i18]* @layer3_kernel_V_3, [36 x i18]* @layer3_kernel_V_30, [36 x i18]* @layer3_kernel_V_31, [36 x i18]* @layer3_kernel_V_4, [36 x i18]* @layer3_kernel_V_5, [36 x i18]* @layer3_kernel_V_6, [36 x i18]* @layer3_kernel_V_7, [36 x i18]* @layer3_kernel_V_8, [36 x i18]* @layer3_kernel_V_9)


 <State 3>: 0.00ns
ST_3: StgValue_31 (138)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:352
codeRepl:66  call fastcc void @stream_deconv_1(i18* %stream_i_V_V, i18* %kernel_0_V_V, i18* %bias0_V_V, i18* %mean0_V_V, i18* %std0_V_V, i18* %stream_res_0_V_V)


 <State 4>: 0.00ns
ST_4: StgValue_32 (138)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:352
codeRepl:66  call fastcc void @stream_deconv_1(i18* %stream_i_V_V, i18* %kernel_0_V_V, i18* %bias0_V_V, i18* %mean0_V_V, i18* %std0_V_V, i18* %stream_res_0_V_V)


 <State 5>: 0.00ns
ST_5: StgValue_33 (139)  [2/2] 0.00ns  loc: stream_deconv_fixed.cpp:353
codeRepl:67  call fastcc void @stream_deconv_286(i18* %stream_res_0_V_V, i18* %bias_1_V_V, i18* %mean1_V_V, i18* %std1_V_V, i18* %stream_res_1_V_V)


 <State 6>: 0.00ns
ST_6: StgValue_34 (139)  [1/2] 0.00ns  loc: stream_deconv_fixed.cpp:353
codeRepl:67  call fastcc void @stream_deconv_286(i18* %stream_res_0_V_V, i18* %bias_1_V_V, i18* %mean1_V_V, i18* %std1_V_V, i18* %stream_res_1_V_V)

ST_6: StgValue_35 (142)  [1/1] 0.00ns
codeRepl:70  call fastcc void @Block__proc102(i18* %bias_2_V_V, i18* %tmp_V_load_loc_c)


 <State 7>: 0.00ns
ST_7: StgValue_36 (143)  [2/2] 0.00ns
codeRepl:71  call fastcc void @stream_deconv_387(i18* %stream_res_1_V_V, i18* nocapture %tmp_V_load_loc_c, i18* %stream_o_V_V)


 <State 8>: 0.00ns
ST_8: StgValue_37 (73)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:328
codeRepl:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_8: empty (74)  [1/1] 0.00ns
codeRepl:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_o_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_68 (75)  [1/1] 0.00ns
codeRepl:3  %empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %std_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_69 (76)  [1/1] 0.00ns
codeRepl:4  %empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %std_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_70 (77)  [1/1] 0.00ns
codeRepl:5  %empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %mean_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_71 (78)  [1/1] 0.00ns
codeRepl:6  %empty_71 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %mean_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_72 (79)  [1/1] 0.00ns
codeRepl:7  %empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %bias_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_73 (80)  [1/1] 0.00ns
codeRepl:8  %empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %bias_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_74 (81)  [1/1] 0.00ns
codeRepl:9  %empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %bias_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_75 (82)  [1/1] 0.00ns
codeRepl:10  %empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_76 (83)  [1/1] 0.00ns
codeRepl:11  %empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_77 (84)  [1/1] 0.00ns
codeRepl:12  %empty_77 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_78 (85)  [1/1] 0.00ns
codeRepl:13  %empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_i_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_50 (86)  [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i18* %std_1_V_V), !map !117

ST_8: StgValue_51 (87)  [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i18* %std_0_V_V), !map !123

ST_8: StgValue_52 (88)  [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i18* %mean_1_V_V), !map !129

ST_8: StgValue_53 (89)  [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i18* %mean_0_V_V), !map !133

ST_8: StgValue_54 (90)  [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i18* %bias_2_V_V), !map !137

ST_8: StgValue_55 (91)  [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecBitsMap(i18* %bias_1_V_V), !map !143

ST_8: StgValue_56 (92)  [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i18* %bias_0_V_V), !map !147

ST_8: StgValue_57 (93)  [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i18* %kernel_2_V_V), !map !151

ST_8: StgValue_58 (94)  [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i18* %kernel_1_V_V), !map !155

ST_8: StgValue_59 (95)  [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i18* %kernel_0_V_V), !map !159

ST_8: StgValue_60 (96)  [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_I_h_V), !map !163

ST_8: StgValue_61 (97)  [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_I_w_V), !map !169

ST_8: StgValue_62 (98)  [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_I_c_V), !map !173

ST_8: StgValue_63 (99)  [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_O_h_V), !map !177

ST_8: StgValue_64 (100)  [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_O_w_V), !map !181

ST_8: StgValue_65 (101)  [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_O_c_V), !map !185

ST_8: StgValue_66 (102)  [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_K_V), !map !189

ST_8: StgValue_67 (103)  [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_S_V), !map !193

ST_8: StgValue_68 (104)  [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecBitsMap([3 x i6]* %param_P_V), !map !197

ST_8: StgValue_69 (105)  [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecBitsMap([3 x i1]* %param_norm_V), !map !201

ST_8: StgValue_70 (106)  [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecBitsMap([3 x i1]* %param_sig_V), !map !205

ST_8: StgValue_71 (107)  [1/1] 0.00ns
codeRepl:35  call void (...)* @_ssdm_op_SpecBitsMap(i18* %stream_i_V_V), !map !209

ST_8: StgValue_72 (108)  [1/1] 0.00ns
codeRepl:36  call void (...)* @_ssdm_op_SpecBitsMap(i18* %stream_o_V_V), !map !213

ST_8: StgValue_73 (109)  [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @deconv_str) nounwind

ST_8: empty_79 (111)  [1/1] 0.00ns
codeRepl:39  %empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @stream_res_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %stream_res_0_V_V, i18* %stream_res_0_V_V)

ST_8: empty_80 (112)  [1/1] 0.00ns
codeRepl:40  %empty_80 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_res_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_81 (114)  [1/1] 0.00ns
codeRepl:42  %empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @stream_res_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %stream_res_1_V_V, i18* %stream_res_1_V_V)

ST_8: empty_82 (115)  [1/1] 0.00ns
codeRepl:43  %empty_82 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_res_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_83 (117)  [1/1] 0.00ns
codeRepl:45  %empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @bias0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %bias0_V_V, i18* %bias0_V_V)

ST_8: empty_84 (118)  [1/1] 0.00ns
codeRepl:46  %empty_84 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %bias0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_85 (120)  [1/1] 0.00ns
codeRepl:48  %empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @mean0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %mean0_V_V, i18* %mean0_V_V)

ST_8: empty_86 (121)  [1/1] 0.00ns
codeRepl:49  %empty_86 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %mean0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_87 (123)  [1/1] 0.00ns
codeRepl:51  %empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @std0_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %std0_V_V, i18* %std0_V_V)

ST_8: empty_88 (124)  [1/1] 0.00ns
codeRepl:52  %empty_88 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %std0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_89 (126)  [1/1] 0.00ns
codeRepl:54  %empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @mean1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %mean1_V_V, i18* %mean1_V_V)

ST_8: empty_90 (127)  [1/1] 0.00ns
codeRepl:55  %empty_90 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %mean1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_91 (129)  [1/1] 0.00ns
codeRepl:57  %empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @std1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i18* %std1_V_V, i18* %std1_V_V)

ST_8: empty_92 (130)  [1/1] 0.00ns
codeRepl:58  %empty_92 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %std1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: empty_93 (140)  [1/1] 0.00ns
codeRepl:68  %empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @tmp_OC_V_OC_load_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i18* %tmp_V_load_loc_c, i18* %tmp_V_load_loc_c)

ST_8: empty_94 (141)  [1/1] 0.00ns
codeRepl:69  %empty_94 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %tmp_V_load_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_8: StgValue_90 (143)  [1/2] 0.00ns
codeRepl:71  call fastcc void @stream_deconv_387(i18* %stream_res_1_V_V, i18* nocapture %tmp_V_load_loc_c, i18* %stream_o_V_V)

ST_8: StgValue_91 (144)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:356
codeRepl:72  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
