# do avr109_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/camilo/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/camilo/Documentos/avance_2/avr109 {/home/camilo/Documentos/avance_2/avr109/avr109tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:28 on Aug 29,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/camilo/Documentos/avance_2/avr109" /home/camilo/Documentos/avance_2/avr109/avr109tx.v 
# -- Compiling module avr109tx
# 
# Top level modules:
# 	avr109tx
# End time: 04:15:29 on Aug 29,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/camilo/Documentos/avance_2/avr109 {/home/camilo/Documentos/avance_2/avr109/avr109rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:29 on Aug 29,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/camilo/Documentos/avance_2/avr109" /home/camilo/Documentos/avance_2/avr109/avr109rx.v 
# -- Compiling module avr109rx
# 
# Top level modules:
# 	avr109rx
# End time: 04:15:29 on Aug 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/camilo/Documentos/avance_2/avr109 {/home/camilo/Documentos/avance_2/avr109/avr109.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:29 on Aug 29,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/camilo/Documentos/avance_2/avr109" /home/camilo/Documentos/avance_2/avr109/avr109.v 
# -- Compiling module avr109
# 
# Top level modules:
# 	avr109
# End time: 04:15:29 on Aug 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/camilo/Documentos/avance_2/avr109/conexion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:29 on Aug 29,2017
# vcom -reportprogress 300 -93 -work work /home/camilo/Documentos/avance_2/avr109/conexion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conexion
# -- Compiling architecture rtl of conexion
# End time: 04:15:30 on Aug 29,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/camilo/Documentos/avance_2/avr109/registro.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:30 on Aug 29,2017
# vcom -reportprogress 300 -93 -work work /home/camilo/Documentos/avance_2/avr109/registro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registro
# -- Compiling architecture rtl of registro
# End time: 04:15:30 on Aug 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/camilo/Documentos/avance_2/avr109/conttime.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:30 on Aug 29,2017
# vcom -reportprogress 300 -93 -work work /home/camilo/Documentos/avance_2/avr109/conttime.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity conttime
# -- Compiling architecture rtl of conttime
# End time: 04:15:30 on Aug 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/camilo/Documentos/avance_2/avr109/contbit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:15:30 on Aug 29,2017
# vcom -reportprogress 300 -93 -work work /home/camilo/Documentos/avance_2/avr109/contbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contbit
# -- Compiling architecture rtl of contbit
# End time: 04:15:30 on Aug 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do avr.do
# vsim -t ns conexion 
# Start time: 04:18:32 on Aug 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conexion(rtl)
# Loading work.contbit(rtl)
# Loading work.registro(rtl)
# Loading work.conttime(rtl)
# Loading work.avr109
# Loading work.avr109tx
# Loading work.avr109rx
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /conexion/Cont
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /conexion/Cont/contador
# ** Error (suppressible): (vsim-4008) Object 'data_in' not found.
# Error in macro ./avr.do line 12
# ** Error (suppressible): (vsim-4008) Object 'data_in' not found.
# 
#     while executing
# "force data_in "00011011""
do avr.do
# End time: 04:19:52 on Aug 29,2017, Elapsed time: 0:01:20
# Errors: 1, Warnings: 2
# vsim -t ns conexion 
# Start time: 04:19:52 on Aug 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conexion(rtl)
# Loading work.contbit(rtl)
# Loading work.registro(rtl)
# Loading work.conttime(rtl)
# Loading work.avr109
# Loading work.avr109tx
# Loading work.avr109rx
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /conexion/Cont
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /conexion/Cont/contador
do avr.do
# End time: 04:25:45 on Aug 29,2017, Elapsed time: 0:05:53
# Errors: 0, Warnings: 2
# vsim -t ns conexion 
# Start time: 04:25:45 on Aug 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.conexion(rtl)
# Loading work.contbit(rtl)
# Loading work.registro(rtl)
# Loading work.conttime(rtl)
# Loading work.avr109
# Loading work.avr109tx
# Loading work.avr109rx
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /conexion/Cont
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /conexion/Cont/contador
# End time: 07:20:18 on Aug 29,2017, Elapsed time: 2:54:33
# Errors: 0, Warnings: 2
