{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759785653641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759785653642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  6 15:20:53 2025 " "Processing started: Mon Oct  6 15:20:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759785653642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785653642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785653642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759785653897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759785653897 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "seg0 main.v(17) " "Verilog HDL Declaration error at main.v(17): identifier \"seg0\" is already declared in the present scope" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/main.v" 17 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1759785660925 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "seg0 main.v(18) " "Verilog HDL Declaration error at main.v(18): identifier \"seg0\" is already declared in the present scope" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/main.v" 18 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1759785660925 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "main main.v(1) " "Ignored design unit \"main\" at main.v(1) due to previous errors" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/main.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1759785660925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 0 0 " "Found 0 design units, including 0 entities, in source file main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785660926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/FA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759785660927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785660927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbit " "Found entity 1: adder_nbit" {  } { { "adder_nbit.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/adder_nbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759785660928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785660928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "output_files/bin_to_bcd.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/output_files/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759785660930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785660930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seg7Decoder.v(9) " "Verilog HDL Expression warning at seg7Decoder.v(9): truncated literal to match 7 bits" {  } { { "output_files/seg7Decoder.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/output_files/seg7Decoder.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1759785660931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seg7decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seg7decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7Decoder " "Found entity 1: seg7Decoder" {  } { { "output_files/seg7Decoder.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/ALU/output_files/seg7Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759785660931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785660931 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759785661002 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct  6 15:21:01 2025 " "Processing ended: Mon Oct  6 15:21:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759785661002 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759785661002 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759785661002 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785661002 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759785661627 ""}
