#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 19 10:44:40 2022
# Process ID: 11988
# Current directory: G:/01Astar/Astar128x128/top_astargnps
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11848 G:\01Astar\Astar128x128\top_astargnps\top_astargnps.xpr
# Log file: G:/01Astar/Astar128x128/top_astargnps/vivado.log
# Journal file: G:/01Astar/Astar128x128/top_astargnps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/01Astar/Astar128x128/top_astargnps/top_astargnps.xpr
INFO: [Project 1-313] Project file moved from 'G:/01Astar/Asatr64x64/top_astargnps' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 799.746 ; gain = 196.398
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_ips mapram1]
generate_target all [get_files  G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1_1/mapram1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mapram1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mapram1'...
catch { config_ip_cache -export [get_ips -all mapram1] }
export_ip_user_files -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1_1/mapram1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1_1/mapram1.xci]
launch_runs -jobs 4 mapram1_synth_1
[Thu May 19 10:46:54 2022] Launched mapram1_synth_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/mapram1_synth_1/runme.log
export_simulation -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/mapram1_1/mapram1.xci] -directory G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_ips closeram8]
generate_target all [get_files  G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'closeram8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'closeram8'...
catch { config_ip_cache -export [get_ips -all closeram8] }
export_ip_user_files -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci]
launch_runs -jobs 4 closeram8_synth_1
[Thu May 19 10:47:27 2022] Launched closeram8_synth_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/closeram8_synth_1/runme.log
export_simulation -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/closeram8/closeram8.xci] -directory G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_ips openram8]
generate_target all [get_files  G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openram8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openram8'...
catch { config_ip_cache -export [get_ips -all openram8] }
export_ip_user_files -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci]
launch_runs -jobs 4 openram8_synth_1
[Thu May 19 10:47:59 2022] Launched openram8_synth_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/openram8_synth_1/runme.log
export_simulation -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram8/openram8.xci] -directory G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_ips openram12]
generate_target all [get_files  G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'openram12'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'openram12'...
catch { config_ip_cache -export [get_ips -all openram12] }
export_ip_user_files -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci]
launch_runs -jobs 4 openram12_synth_1
[Thu May 19 10:48:26 2022] Launched openram12_synth_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/openram12_synth_1/runme.log
export_simulation -of_objects [get_files G:/01Astar/Astar128x128/top_astargnps/top_astargnps.srcs/sources_1/ip/openram12/openram12.xci] -directory G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/sim_scripts -ip_user_files_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files -ipstatic_source_dir G:/01Astar/Astar128x128/top_astargnps/top_astargnps.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/modelsim} {questa=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/questa} {riviera=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/riviera} {activehdl=G:/01Astar/Astar128x128/top_astargnps/top_astargnps.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 10:49:26 2022] Launched closeram8_synth_1, openram8_synth_1, openram12_synth_1, synth_1...
Run output will be captured here:
closeram8_synth_1: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/closeram8_synth_1/runme.log
openram8_synth_1: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/openram8_synth_1/runme.log
openram12_synth_1: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/openram12_synth_1/runme.log
synth_1: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/synth_1/runme.log
[Thu May 19 10:49:27 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 10:55:27 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1297.492 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249A14E25
set_property PROGRAM.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.bit} [get_hw_devices xc7vx485t_0]
set_property PROBES.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
current_hw_device [get_hw_devices xc7vx485t_0]
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'astar_gnps_i/ila_astar_i' at location 'uuid_A3E4E7F81A785528BA6C4D277C9B9DA4' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2251.449 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2256.531 ; gain = 5.082
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2260.711 ; gain = 4.180
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-May-19 11:09:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-May-19 11:10:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/01Astar/Astar128x128/top_astargnps/top_astargnps.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 19 11:17:41 2022] Launched synth_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/synth_1/runme.log
[Thu May 19 11:17:42 2022] Launched impl_1...
Run output will be captured here: G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/runme.log
set_property PROBES.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property FULL_PROBES.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.ltx} [get_hw_devices xc7vx485t_0]
set_property PROGRAM.FILE {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.runs/impl_1/top_astargnps.bit} [get_hw_devices xc7vx485t_0]
program_hw_devices [get_hw_devices xc7vx485t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2276.277 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7vx485t_0] 0]
INFO: [Labtools 27-2302] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.371 ; gain = 1.094
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 11:28:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 11:29:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/01Astar/Astar128x128/top_astargnps/top_astargnps.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_POSITION 131070 [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 11:30:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 11:30:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/01Astar/Astar128x128/top_astargnps/top_astargnps.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 11:30:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7vx485t_0] -filter {CELL_NAME=~"astar_gnps_i/ila_astar_i"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 11:30:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file G:/01Astar/Astar128x128/top_astargnps/top_astargnps.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {G:/01Astar/Astar128x128/top_astargnps/top_astargnps.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 11:33:40 2022...
