{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\title{myHDL to PYNQ Fabric Only Exsample}\n",
    "\\author{Steven K Armour}\n",
    "\\maketitle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Refrances"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Libraries and Helper functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The version_information extension is already loaded. To reload it, use:\n",
      "  %reload_ext version_information\n"
     ]
    },
    {
     "data": {
      "application/json": {
       "Software versions": [
        {
         "module": "Python",
         "version": "3.6.5 64bit [GCC 7.2.0]"
        },
        {
         "module": "IPython",
         "version": "6.4.0"
        },
        {
         "module": "OS",
         "version": "Linux 4.15.0 30 generic x86_64 with debian buster sid"
        },
        {
         "module": "myhdl",
         "version": "0.10"
        },
        {
         "module": "myhdlpeek",
         "version": "0.0.7"
        },
        {
         "module": "numpy",
         "version": "1.14.3"
        },
        {
         "module": "pandas",
         "version": "0.23.0"
        },
        {
         "module": "matplotlib",
         "version": "2.2.2"
        },
        {
         "module": "sympy",
         "version": "1.1.1"
        },
        {
         "module": "random",
         "version": "The 'random' distribution was not found and is required by the application"
        }
       ]
      },
      "text/html": [
       "<table><tr><th>Software</th><th>Version</th></tr><tr><td>Python</td><td>3.6.5 64bit [GCC 7.2.0]</td></tr><tr><td>IPython</td><td>6.4.0</td></tr><tr><td>OS</td><td>Linux 4.15.0 30 generic x86_64 with debian buster sid</td></tr><tr><td>myhdl</td><td>0.10</td></tr><tr><td>myhdlpeek</td><td>0.0.7</td></tr><tr><td>numpy</td><td>1.14.3</td></tr><tr><td>pandas</td><td>0.23.0</td></tr><tr><td>matplotlib</td><td>2.2.2</td></tr><tr><td>sympy</td><td>1.1.1</td></tr><tr><td>random</td><td>The 'random' distribution was not found and is required by the application</td></tr><tr><td colspan='2'>Wed Aug 22 22:56:50 2018 MDT</td></tr></table>"
      ],
      "text/latex": [
       "\\begin{tabular}{|l|l|}\\hline\n",
       "{\\bf Software} & {\\bf Version} \\\\ \\hline\\hline\n",
       "Python & 3.6.5 64bit [GCC 7.2.0] \\\\ \\hline\n",
       "IPython & 6.4.0 \\\\ \\hline\n",
       "OS & Linux 4.15.0 30 generic x86\\_64 with debian buster sid \\\\ \\hline\n",
       "myhdl & 0.10 \\\\ \\hline\n",
       "myhdlpeek & 0.0.7 \\\\ \\hline\n",
       "numpy & 1.14.3 \\\\ \\hline\n",
       "pandas & 0.23.0 \\\\ \\hline\n",
       "matplotlib & 2.2.2 \\\\ \\hline\n",
       "sympy & 1.1.1 \\\\ \\hline\n",
       "random & The 'random' distribution was not found and is required by the application \\\\ \\hline\n",
       "\\hline \\multicolumn{2}{|l|}{Wed Aug 22 22:56:50 2018 MDT} \\\\ \\hline\n",
       "\\end{tabular}\n"
      ],
      "text/plain": [
       "Software versions\n",
       "Python 3.6.5 64bit [GCC 7.2.0]\n",
       "IPython 6.4.0\n",
       "OS Linux 4.15.0 30 generic x86_64 with debian buster sid\n",
       "myhdl 0.10\n",
       "myhdlpeek 0.0.7\n",
       "numpy 1.14.3\n",
       "pandas 0.23.0\n",
       "matplotlib 2.2.2\n",
       "sympy 1.1.1\n",
       "random The 'random' distribution was not found and is required by the application\n",
       "Wed Aug 22 22:56:50 2018 MDT"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from myhdl import *\n",
    "from myhdlpeek import Peeker\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "\n",
    "from sympy import *\n",
    "init_printing()\n",
    "\n",
    "import random\n",
    "\n",
    "#https://github.com/jrjohansson/version_information\n",
    "%load_ext version_information\n",
    "%version_information myhdl, myhdlpeek, numpy, pandas, matplotlib, sympy, random"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "#helper  functions to read in the .v and .vhd generated files into python\n",
    "def VerilogTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.v', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***Verilog modual from {loc}.v***\\n\\n', VerilogText)\n",
    "    return VerilogText\n",
    "\n",
    "def VHDLTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.vhd', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***VHDL modual from {loc}.vhd***\\n\\n', VerilogText)\n",
    "    return VerilogText"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 1: 1 Switch 1 LED\n",
    "https://timetoexplore.net/blog/arty-fpga-verilog-01"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Constraints File"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def S0L0(sw, clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world of one switch controlling one LED based on\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
    "        switchs and 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        sw(2bitVec):switch input\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output\n",
    "        \n",
    "    \"\"\"\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        if sw[0]==0:\n",
    "            led.next[0]=True\n",
    "        else:\n",
    "            led.next[0]=False\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "sw=Signal(intbv(0)[2:]); Peeker(sw, 'sw')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "np.random.seed(18)\n",
    "swTVals=[int(i) for i in np.random.randint(0,2, 10)]\n",
    "\n",
    "DUT=S0L0(sw, clk, led)\n",
    "\n",
    "def S0L0_TB():\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(10):\n",
    "            sw.next[0]=swTVals[i]\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, S0L0_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==.=.=.=.=.=.=.....\", \"data\": [\"0\", \"1\", \"0\", \"1\", \"0\", \"1\", \"0\", \"1\"]}, {\"name\": \"sw\", \"wave\": \"==.=.=.=.=.=.......\", \"data\": [\"0\", \"1\", \"0\", \"1\", \"0\", \"1\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clk</th>\n",
       "      <th>led</th>\n",
       "      <th>sw</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    clk  led  sw\n",
       "0     0    0   0\n",
       "1     1    1   1\n",
       "2     0    1   1\n",
       "3     1    0   0\n",
       "4     0    0   0\n",
       "5     1    1   1\n",
       "6     0    1   1\n",
       "7     1    0   0\n",
       "8     0    0   0\n",
       "9     1    1   1\n",
       "10    0    1   1\n",
       "11    1    0   0\n",
       "12    0    0   0\n",
       "13    1    1   0\n",
       "14    0    1   0\n",
       "15    1    1   0\n",
       "16    0    1   0\n",
       "17    1    1   0\n",
       "18    0    1   0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Peeker.to_dataframe()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from S0L0.v***\n",
      "\n",
      " // File: S0L0.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Aug 22 22:56:10 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module S0L0 (\n",
      "    sw,\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world of one switch controlling one LED based on\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
      "//     switchs and 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     sw(2bitVec):switch input\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output\n",
      "//     \n",
      "\n",
      "input [1:0] sw;\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: S0L0_LOGIC\n",
      "    if ((sw[0] == 0)) begin\n",
      "        led[0] <= 1'b1;\n",
      "    end\n",
      "    else begin\n",
      "        led[0] <= 1'b0;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('S0L0');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S0L0_RTL.png}}\n",
    "\\caption{\\label{fig:S0L0RTL} S0L0 RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S0L0_SYN.png}}\n",
    "\\caption{\\label{fig:S0L0SYN} S0L0 Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S0L0_SYN.png}}\n",
    "\\caption{\\label{fig:S0L0SYN} S0L0 Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "Below is what is found in file `constrs_S0L0.xdc`\n",
    "\n",
    "Notice that the orgianl port names found in the PYNQ-Z1 Constraints file have been changed to the port names of the module `S0L0`"
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Board Constraints for S0L0.v\n",
    "## Based on https://github.com/Digilent/digilent-xdc/blob/master/Arty-Master.xdc\n",
    "\n",
    "## Clock signal 125 MHz\n",
    "\n",
    "set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MRCC_35 Sch=clk\n",
    "create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];\n",
    "\n",
    "## Switches\n",
    "set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports {sw[0]}]\n",
    "set_property -dict {PACKAGE_PIN M19 IOSTANDARD LVCMOS33} [get_ports {sw[1]}]\n",
    "\n",
    "\n",
    "##LEDs\n",
    "set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {led[0]}]\n",
    "set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {led[1]}]\n",
    "set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {led[2]}]\n",
    "set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {led[3]}]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "swTest: [0, 1, 0, 1, 0, 1, 0, 0, 0, 0], 150, [0, 1, 0, 1, 0, 1, 0, 0, 0, 0]\n"
     ]
    }
   ],
   "source": [
    "swTVal=intbv(int(''.join([str(i) for i in swTVals]), 2))[len(swTVals):]\n",
    "print(f'swTest: {swTVals}, {swTVal}, {[int(i) for i in swTVal]}')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from S0L0_TBV.v***\n",
      "\n",
      " // File: S0L0_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Sun Aug 19 18:05:54 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module S0L0_TBV (\n",
      "\n",
      ");\n",
      "\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg [1:0] sw = 0;\n",
      "reg [3:0] led = 0;\n",
      "wire [9:0] swTVals;\n",
      "\n",
      "assign swTVals = 10'd336;\n",
      "\n",
      "\n",
      "always @(clk, sw, led) begin: S0L0_TBV_PRINT_DATA\n",
      "    $write(\"%h\", sw);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", led);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: S0L0_TBV_S0L00_0_LOGIC\n",
      "    if ((sw[0] == 0)) begin\n",
      "        led[0] <= 1'b1;\n",
      "    end\n",
      "    else begin\n",
      "        led[0] <= 1'b0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: S0L0_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: S0L0_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<10; i=i+1) begin\n",
      "        sw[0] <= swTVals[i];\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: swTVals\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def S0L0_TBV():\n",
    "    clk=Signal(bool(0))\n",
    "    sw=Signal(intbv(0)[2:])\n",
    "    led=Signal(intbv(0)[4:])\n",
    "    \n",
    "    #test stimuli\n",
    "    swTVals=Signal(swTVal)\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(sw, clk, led)\n",
    "\n",
    "\n",
    "    DUT=S0L0(sw, clk, led)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(10):\n",
    "            sw.next[0]=swTVals[i]\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "TB=S0L0_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('S0L0_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 2: 2 Switchs 4 LEDS\n",
    "https://timetoexplore.net/blog/arty-fpga-verilog-01"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def S2L4(sw, clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world of two switchs controlling four LED based on\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
    "        switchs and 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        sw(2bitVec):switch input\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output\n",
    "        \n",
    "    \"\"\"\n",
    "\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        if sw[0]==0:\n",
    "            led.next[2:]=0\n",
    "        else:\n",
    "            led.next[2:]=3\n",
    "            \n",
    "        if sw[1]==0:\n",
    "            led.next[4:2]=0\n",
    "        else:\n",
    "            led.next[4:2]=3\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "sw=Signal(intbv(0)[2:]); Peeker(sw, 'sw')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "np.random.seed(18)\n",
    "swTVals=[int(i) for i in np.random.randint(0,4, 10)]\n",
    "\n",
    "DUT=S2L4(sw, clk, led)\n",
    "\n",
    "def S2L4_TB():\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(10):\n",
    "            sw.next=swTVals[i]\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, S2L4_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==.=.=.=.=.=.=.....\", \"data\": [\"0\", \"c\", \"f\", \"0\", \"3\", \"c\", \"3\", \"c\"]}, {\"name\": \"sw\", \"wave\": \"==.=.=.=.=.=.....=.\", \"data\": [\"2\", \"3\", \"0\", \"1\", \"2\", \"1\", \"2\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clk</th>\n",
       "      <th>led</th>\n",
       "      <th>sw</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    clk  led  sw\n",
       "0     0    0   2\n",
       "1     1   12   3\n",
       "2     0   12   3\n",
       "3     1   15   0\n",
       "4     0   15   0\n",
       "5     1    0   1\n",
       "6     0    0   1\n",
       "7     1    3   2\n",
       "8     0    3   2\n",
       "9     1   12   1\n",
       "10    0   12   1\n",
       "11    1    3   2\n",
       "12    0    3   2\n",
       "13    1   12   2\n",
       "14    0   12   2\n",
       "15    1   12   2\n",
       "16    0   12   2\n",
       "17    1   12   0\n",
       "18    0   12   0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Peeker.to_dataframe()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from S2L4.v***\n",
      "\n",
      " // File: S2L4.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Sun Aug 19 18:05:54 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module S2L4 (\n",
      "    sw,\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world of two switchs controlling four LED based on\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
      "//     switchs and 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     sw(2bitVec):switch input\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output\n",
      "//     \n",
      "\n",
      "input [1:0] sw;\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: S2L4_LOGIC\n",
      "    if ((sw[0] == 0)) begin\n",
      "        led[2-1:0] <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        led[2-1:0] <= 3;\n",
      "    end\n",
      "    if ((sw[1] == 0)) begin\n",
      "        led[4-1:2] <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        led[4-1:2] <= 3;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('S2L4');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S2L4_RTL.png}}\n",
    "\\caption{\\label{fig:S2L4RTL} S2L4 RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S2L4_SYN.png}}\n",
    "\\caption{\\label{fig:S2L4SYN} S2L4 Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S2L4_IMP.png}}\n",
    "\\caption{\\label{fig:S2L4SYN} S2L4 Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench (ToDo)\n",
    "will write later when testbench conversion is improved"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "using same one as in **1 Switch 1 LED**: `constrs_S0L0.xdc`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 3: Countdown"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def countLED(clk, led):\n",
    "    counter=Signal(modbv(0)[33:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        counter.next=counter+1\n",
    "        led.next[0]=counter[26]\n",
    "        led.next[1]=counter[24]\n",
    "        led.next[3]=counter[22]\n",
    "        led.next[4]=counter[20]\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "''"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "\n",
    "DUT=countLED(clk, led)\n",
    "\n",
    "'''\n",
    "def countLED_TB():\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==2**33:\n",
    "                raise StopSimulation()\n",
    "            if 1%100==0:\n",
    "                print(i)\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, countLED_TB(), *Peeker.instances()).run()\n",
    "'''\n",
    ";"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Need to figure out how to write/run these long simulations better in python "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from countLED.v***\n",
      "\n",
      " // File: countLED.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Sun Aug 19 18:05:54 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module countLED (\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "\n",
      "\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "reg [32:0] counter = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: COUNTLED_LOGIC\n",
      "    counter <= (counter + 1);\n",
      "    led[0] <= counter[26];\n",
      "    led[1] <= counter[24];\n",
      "    led[3] <= counter[22];\n",
      "    led[4] <= counter[20];\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('countLED');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "Below is what is found in file `constrs_S0L0.xdc`\n",
    "\n",
    "Notice that the orgianl port names found in the PYNQ-Z1 Constraints file have been changed to the port names of the module `S0L0`"
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Board Constraints for countLED.v\n",
    "## Based on https://github.com/Digilent/digilent-xdc/blob/master/Arty-Master.xdc\n",
    "\n",
    "## Clock signal 125 MHz\n",
    "\n",
    "set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MRCC_35 Sch=clk\n",
    "create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { clk }];\n",
    "\n",
    "\n",
    "\n",
    "##LEDs\n",
    "set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {led[0]}]\n",
    "set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {led[1]}]\n",
    "set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {led[2]}]\n",
    "set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {led[3]}]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 4: Basic Duty Cycle\n",
    "https://timetoexplore.net/blog/arty-fpga-verilog-02"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def BDCLed(clk, led):\n",
    "    counter=Signal(modbv(0)[8:])\n",
    "    duty_led=Signal(modbv(8)[8:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        counter.next=counter+1\n",
    "        if counter<duty_led:\n",
    "            led.next=15\n",
    "        else:\n",
    "            led.next=0\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "DUT=BDCLed(clk, led)\n",
    "    \n",
    "def BDCLed_TB():\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==1000:\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, BDCLed_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==...............=...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................=...............=...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................=...............=...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................=...............=.............................................................................................................................................................................................................................................................................................................................................................................................................................................................\", \"data\": [\"0\", \"f\", \"0\", \"f\", \"0\", \"f\", \"0\", \"f\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAXQAAAD8CAYAAABn919SAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMi4yLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvhp/UCwAAG+JJREFUeJzt3XuwXVV9B/Dv1yQS8gBCuNLAJdxA04yIlIRLS0RoRxAiaBBtBcYHKp3Yaa2xLaMw6RTaGW0tVrGDo5NqCgIFR5QKLdZkEGU65dEbCC8DJCCPSyK5JgpBghDy6x97n3PPPec+9lp7n7XOOuf7mUnuPSfnnv3L7+7z22uv337QzCAiIul7Q+wARESkGiroIiJdQgVdRKRLqKCLiHQJFXQRkS6hgi4i0iVU0EVEuoQKuohIl1BBFxHpEtNDLuyQQw6xgYGBkIsUEUnexo0bf2FmfVO9LmhBHxgYwNDQUMhFiogkj+TTRV6nKRcRkS6hgi4i0iVU0EVEukTQOXQRkaq99tprGB4exiuvvBI7lNJmzpyJ/v5+zJgxw+vnVdBFJGnDw8OYO3cuBgYGQDJ2ON7MDDt37sTw8DAWLVrk9R6achGRpL3yyiuYP39+0sUcAEhi/vz5pfY0VNBFJHmpF/Oasv+PJKZcbt/8PB549lcAgP55s/CBE4+IHFEahn/5Mm7aOIx9+wyHzN0PHz7pyK5Z8dtpZPdvcMO9z2Dv6/twwP4z8LGTF2HaG5S3qbyw5zVce9dTeHXvPszabzo++rYBzJwxLXZYPSWJgv6Tx0dw7d1Po3b707OPW4DZ+yURelTfGRrGV27fUn98+psPxWEH7R8xojT814Pb8KUNj9cfLz96Pt5y2IERI0rDHY/uwBfXj+btrYcfiJN/+5CIEYUzZ84cvPTSS4Vff/nll2POnDm4+OKLK40jiSmXvz/nWPzsH87G35z9ZgDAPt3YupB9ZngDgS/+8e8CAF7fp7wV8Xqepi+fl+Vt376IwSSktn7V8qb1LbwkCnozrSbFaLvnx5oSZ1rjCmnOUq9m7YorrsCJJ56I4447Dpdddln9+c997nNYsmQJTj/9dDz22GNtWbbmLUQmQGje3EfMvP3drY/gp9terPQ9jznsAFz2nrcUeu369euxZcsW3HvvvTAzrFy5EnfeeSdmz56NG2+8Effffz/27t2LZcuW4YQTTqg0TkAFveuRKku+1D/208t5W79+PdavX4+lS5cCAF566SVs2bIFu3fvxrnnnotZs2YBAFauXNmW5SdZ0DWVUEzzVIHy5kd5K6ZlqipC4oqOpNvFzHDppZfiE5/4xJjnr7zyyiBHmCU5hy4i0onOPPNMrFu3rn7Ey3PPPYcdO3bg1FNPxc0334w9e/Zg9+7duPXWW9uy/KRG6PUtnEZMhZgBxOgusJp7xdQGlrX1TVkrppanXs7bGWecgc2bN2P58uUAssMZr7vuOixbtgznnXcejj/+eBx55JE45ZRT2rL8pAq6SEg9PBVcSi/mrfEY9NWrV2P16tUtr1mzZg3WrFnT1jiSmnLpxRWlLLK3m1RlKG9+lLd4pizoJNeR3EHy4XH+7WKSRjLo6WCaOiim5bhgpa2Q1mayEleIDkSPrsgI/WoAK5qfJHkEgHcCeKbimEQ6gg749BMjb92y0S37/5iyoJvZnQB2jfNPXwbwGQTcDmtXzk3WFGX9A9Ydq3z7jTZF88fxQklS6Cb8zJkzsXPnzuSLeu166DNnzvR+D6+mKMmVAJ4zswemOraS5CoAqwBg4cKFPotrkfjvTRKh8YObWgEPnbf+/n4MDw9jZGQk8JKrV7tjkS/ngk5yFoA1AM4o8nozWwtgLQAMDg6WKsX6gHlQU9Sb8uYndN5mzJjhfYefbuNzlMvRABYBeIDkUwD6AdxH8reqDGwyGqAXo+aeHzWT/TTnSXkLz3mEbmYPAXhT7XFe1AfN7BcVxiXSATRE96O8xVLksMUbANwFYAnJYZIXtT+sCWOJteg02diPlgZMxTQ3RZU5N/WmqNIW3JQjdDO7YIp/H6gsmoI0dSAhaPjgpn7qf9QoeltaZ4pqTXGWnSmqxPlQ3vwob/EkVdBrND4vRs09P7rssJ+WpmicMHpakgVdJASNM/0ob/EkVdC1orgxs4bzRAGNmYrRmaLljDZFlbnQkiroNVpPJARNBbupnymqvEWTVkHXmuJMKfOni3P5Ud7iSaug53T53GJapg6UNi/KWzFqisaXZEEXCUIDTT/KWzRJFXStJ+4I7QL7Utb8KG/xJFXQ67QvV4huIOOndnRG/WbHmnMppOUm0UpbcEkVdDX43OmsPX/KnB/lLZ6kCnqNNvzFqCnqR809Ty0rmDIXWpIFXSQE7dz4Ud7iSaqgq7nnjtAusC+tb36Ut3iSKug1mjoopuUiU9oFLmS0uZc/VtoKUd7iS6qga1fOg3LmTanzo7zFk1RBFzdqivppbYoqcT6UtfCK3IJuHckdJB9ueO4Kko+SfJDkzSQPam+YY+kDJkFoqOmkviFU3qIpMkK/GsCKpuc2ADjWzI4D8DiASyuOa1xaT9yx4W9xo+aeH+UtnikLupndCWBX03PrzWxv/vBuAP1tiG2SmEIurXsob8W0XAZWeStk9Azb2uOIwfSoKubQPw7gBxW8z5TUFHWnM0X9KXN+lLd4ShV0kmsA7AVw/SSvWUVyiOTQyMhImcWJo5YRk4aahehM0WpofQvPu6CTvBDAuwF80Ca5epGZrTWzQTMb7Ovr813c2Pes5F1EpErNF+eS8Kb7/BDJFQA+C+APzOzlakOaZLnamXNGahfYlwqTH6UtniKHLd4A4C4AS0gOk7wIwFUA5gLYQHITya+3Oc4xdDnTYloulaS0FaK8+amf99D0WMKZcoRuZheM8/Q32xDL1LTld6aU+SE10vSlvMWjM0W72OiZovqEOWkaWqq550dZCy/Jgq5dOZHOM/qx1AAilqQKulYTdxqd+9Flh/1plYsnqYIubupnPNYea8+mEDVF/dTPe2h6LOEkVdA12nSnjPkhqZGmJ31O40mqoIublsvnqk1ViM4UlVQlWdC1JyfSuTQ+jyepgq4VxZ32fv3ossP+tM7Fk1RBr9HUQTG6x6OflnuxKnGFtExVKW3BJVnQRaRz6ZpL8SRV0LUr5yYbIbH+AdOAqRizsaf+K29u1ISPJ6mCXqNdOZHOowIeX1IFXSN0d8qZH2riwJvWuXiSKujiauz1TNXcK6YlS0qbF61u4SVZ0LWeiHSe0euha4geS1IFXSuKG7OxF5nShrAYMwAcPYVdc8NudJhsPEkV9BpNHYh0nubzHiS8IregW0dyB8mHG547mOQGklvyr/PaG2ZtuSGW0l2UMz+6fK4/7UnHU2SEfjWAFU3PXQLgdjNbDOD2/LF0mOY7FmnHppjWM0UjBZI4pS28KQu6md0JYFfT0+cAuCb//hoA7604rsljCrkwESmk+eqeEp7vHPqhZrYdAPKvb6ouJKmKwZqOp9amsJDmM0WVNie6wUU8bW+KklxFcojk0MjISCXvqfVEpPPU75ClEXo0vgX9eZILACD/umOiF5rZWjMbNLPBvr4+z8VldCcUd0qZH+pc0RKUt1h8C/otAC7Mv78QwPerCUeq1HLHIu3ZFNJyT9EoUaRPeQuvyGGLNwC4C8ASksMkLwLwjwDeSXILgHfmjwPSqiLSadQUjW/6VC8wswsm+KfTKo5lSlpP3OQnPI55LFMzs6amqDLnor7OKW3BJXqmaOwI0qK5YAlJva54kiroWk/c6cPlR1nzp9zFk1RBFzdqivppuTdmnDCSp4uahZdkQddqItJ5ar0G7RTGk1RB11ywG9293o8hm6rSno2f+j1slbfgkiroNVpR3GgzKCHosMX4kiroWlHcKWd+ssvnKnmSlqQKujiq33Fg7EOZXOseoDLnQ1kLL8mCru65SOfRHYviS6qgaz1xpw+XJyp3vnTuQzxJFXRxMzrjoqMOXOiOReWMXg89ahg9KamCrsPI3Kmx54fQCN2VjnKJL6mCLm6aT/RQ76EYnSlaDa1v4SVZ0DVCF+k89TsWaa8wmsQKulYUV9r99UPqjkW+tM7Fk1hBFxdNh6Fr7sCT9gjdqCkaT1IFXXPB7jRY8kMdtujMWkYQElpSBV3cjB51kB+2GDGWlDRfxEwDCD/KWnilCjrJvyT5CMmHSd5AcmZVgU1Gu3IinUcfy/i8CzrJwwF8CsCgmR0LYBqA86sKbNxltvPNu5TO2vNDaH3zpWZyPGWnXKYD2J/kdACzAGwrH5JUpfnaGtqzKaY5TcqbJyUuOO+CbmbPAfgigGcAbAfwgpmtb34dyVUkh0gOjYyM+EcKjTZ9KGN+Gm9wIQWZqZkcWZkpl3kAzgGwCMBhAGaT/FDz68xsrZkNmtlgX1+ff6TiTM09PzpTtBrKW3hlplxOB/AzMxsxs9cAfA/A26oJa3Lak3OjAZOEoI9lfGUK+jMATiI5i9lcyGkANlcT1vhUmDwoaV7Y8LcUp2ZyXGXm0O8BcBOA+wA8lL/X2orikgqoKepHN9euhtIW3vQyP2xmlwG4rKJYpqQzRd1ptORHzT13ZrVmshIXi84U7WZq7nnRyLIa2rMJL8mCrvXElUZM0n7ac44vqYKuPTl32v31pfMdfagpGldSBV3c1G84UG+KagRVhM4UrYbSFl5SBb1+s+PIcaREoyU/WVNU2XORNUW1Jx1TUgVd3OiMRz+teVPmfGjPJjwV9B6gAZNIb0iroGsu2Jl2f/2ouefOkE2Lqp0cT1oFXZw037FIMwdFNZ8pGimMxClt4SVZ0LWiiHQebfjiS6qga0fOjcHG7P6quVdM89EaKlQOGuaqNDUaXlIFXfxoQyjSG5Iq6PW712vDX5iaon7U3HOX7RFqnYspqYIubkabomMfy+R0/L6kKtGCro+YSMfRxzK6pAq69uTc6JokfgzW1BRV4ooiRz+nSlt4SRV08aO5YJHeUKqgkzyI5E0kHyW5meTyqgIbf3nZV235i9MFpvwoa+7qZ4pqnYum1C3oAHwFwH+b2R+RfCOAWRXEJBVRc8+P8lYNnfcQnndBJ3kAgFMBfBQAzOxVAK9WE9bktJq40YBJQlCvIb4yUy5HARgB8G8k7yf5DZKzK4prXJoLdmVjMqYPXDGG2s2OG56QQtQUjatMQZ8OYBmAr5nZUgC/BnBJ84tIriI5RHJoZGSkxOJERGQyZQr6MIBhM7snf3wTsgI/hpmtNbNBMxvs6+srsTg1RX1ousWfmntuzKAzRSPzLuhm9nMAz5Jckj91GoCfVhKVVELNPT+6Y1E1lLXwyh7l8hcArs+PcHkSwMfKhyRV04hJpDeUKuhmtgnAYEWxTGm02aJtfxFZc6/hsdJWSP1M0dpj5a2QejO5djN35S04nSnaA3R0kEhvSKug605qzlTM/TRey0WKUVM0vrQKujhpnZrSprAQNZMroWZyeCroPUAjJpHekFRBV7PFnYq5H92xyJ3BdFWzyJIq6OKmtt3TCVludB35aihv4SVV0OuFSXNzhWnA5EdNUXdqisaXVEEXNzpT1E9zM1kDCEmFCnoP0FywSG9IqqDXy5IGTMVp/9cLoekqH41nikp4SRV0caOmqB81RauhS3SEl1RBr13OVKtJcRor+WHjxVykEDNTMzmypAq6uFFzz4+aydXQAD08FfQeoAGTSG9IqqBrLtiddn/9ZE1RJc+FQc3k2JIq6FKONoTFtKRJifOirIWXVEEfvQm7VpWidOaeJzX3nJnlhy0qcdEkVdDFjZp7flqbyeJDOzbhlS7oJKeRvJ/kf1YRkLSDRkwivaCKEfpqAJsreJ8pqSnqTru/ftTcc2cw5S2yUgWdZD+AswF8o5pwpErNvQaduVeMzhSthnpd4ZUdoV8J4DMA9k30ApKrSA6RHBoZGSm5OG37Xakp6kfNPT86UzQu74JO8t0AdpjZxsleZ2ZrzWzQzAb7+vp8Fzf2PSt5l+6nkaWn5mayEllISxNeaQuuzAj9ZAArST4F4EYA7yB5XSVRSaU0YBLpDd4F3cwuNbN+MxsAcD6AH5nZhyqLbByjTVFt+ovS7q8fNffcZZ9KTVXFpOPQu5h2gf20NJMjxZE65S286VW8iZn9GMCPq3ivyWi7744aMXlRc8+PchZXkiN0bfmLaR1pKnNFaM/GT0uelLjgkizo4kaDJpHekFRBr08daMNfnKq5F0L3xnRn9Yxp6iWOpAq6uNHUgR9d1Kwaylt4SRV0bfTd6UxRP9Rxi15q65pSF0dSBb1Gzb1i1KPyo2vg+NEeYXxJFnRxo7lgkd6QVEHX5XPdabrFn3Lnxmx08KBzH+JIqqCLIzX3vGjAUA1NjYangt4DNFgS6Q1JFfTa7pxGUMVkd5AZreZq7hVjyK+HXnustBVisDFHuShv4SVV0EVEZGJJFXSdKOpO0y1+suP3lTwXWVM0o9TFkVRBFzc649FPa96UOR/KWngq6D1AoyWR3pBkQVdzr5isudf0hBSQNffUFHVTayYD2QEMylt4SRZ0ERFp5V3QSR5B8g6Sm0k+QnJ1lYGNv8x2L6H76I5FfnTHopKUuyjK3IJuL4C/NrP7SM4FsJHkBjP7aUWxTUh7csU0T02puVeMmsl+1EyOz3uEbmbbzey+/PvdADYDOLyqwKQ6GiyJ9IZK5tBJDgBYCuCeKt5vwuXoTFEnzU1R5a0Yw9g7FilvxTSfKaoBenilCzrJOQC+C+DTZvbiOP++iuQQyaGRkZGyixMRkQmUKugkZyAr5teb2ffGe42ZrTWzQTMb7OvrK7M4Nak8KW/u1BT1Ux+hK3dRlDnKhQC+CWCzmX2pupCK0L5cEWru+VEz2ZPWt+jKjNBPBvBhAO8guSn/c1ZFcUmFdMcikd7gfdiimf0PAh9AoTsWuWk8cw9Q3orKmqINj5W3QmrNZKB2pqgSF5rOFBUR6RJJFXRNHbjLLgMbO4oEkcqbBzVF40qqoNdoR64gNfe8aKbAT0szWXkMLsmCLiIirZIq6GqKumu8DKwUR2iKz1VjM1mZiyOpgi5umrd72hAW05o3Jc6HshZeUgVdW313rP8lLnSmqJ/6DS6UvCiSKug1au4VozNF/ai556dlfVPegkuyoIuISKukCrqaou5IqrnngdBMlSs1ReNLqqCLm5apKW0JvShrfjQ1Gl5iBV3bfVc6U9QPqXuxetEQParECnpG2/1i1BT1o+aeHzWT40uyoIuISKukCrr2gN3pTFE/aor60YxLXEkV9BqduVeMpg78NDfz1NwrRlmKL6mCrq2+DzX3fOhMUT86UzSusjeJXkHyMZJbSV5SVVBSDV2TxI/2bDy15E2JC63MTaKnAfgqgHcBOAbABSSPqSowERFxU2aE/nsAtprZk2b2KoAbAZxTTVjj026cOzVF/VBTVV7qTVGlLgrvm0QDOBzAsw2PhwH8frlwivn8bZtx1Y+2hlhU0p7e9TL65+1ff3zVHU/g+nueiRhRGoZ/uQdvPfzA+uNr734atz20PWJEadj+witYcODM+uP/2LQN//vEzogRdZbPv++tOHHg4LYuo0xBH28b3DJpRnIVgFUAsHDhwhKLA46Ytz8+dNJC7Pr1q6Xep1csPnQO3r+sHwfNmoE/efsibHthT+yQkrD40DlYcewCAMCnTluMrTt2R44oDYsPnYNTFvcBAP7sD4/Gpmd/FTmizrL/jGltXwZ9GxcklwO43MzOzB9fCgBm9g8T/czg4KANDQ15LU9EpFeR3Ghmg1O9rswc+v8BWExyEck3AjgfwC0l3k9ERErwnnIxs70kPwnghwCmAVhnZo9UFpmIiDgpM4cOM7sNwG0VxSIiIiUkdaaoiIhMTAVdRKRLqKCLiHQJFXQRkS6hgi4i0iW8TyzyWhg5AuBpzx8/BMAvKgynKorLTafGBXRubIrLTTfGdaSZ9U31oqAFvQySQ0XOlApNcbnp1LiAzo1Ncbnp5bg05SIi0iVU0EVEukRKBX1t7AAmoLjcdGpcQOfGprjc9Gxcycyhi4jI5FIaoYuIyCSSKOixbkZN8giSd5DcTPIRkqvz5y8n+RzJTfmfsxp+5tI8zsdIntnm+J4i+VAew1D+3MEkN5Dckn+dlz9Pkv+Sx/YgyWVtimlJQ142kXyR5Kdj5IzkOpI7SD7c8JxzfkhemL9+C8kL2xTXFSQfzZd9M8mD8ucHSO5pyNvXG37mhPz3vzWPvdSN3yaIy/n3VvXndYK4vt0Q01MkN+XPh8zXRPUh3jpmZh39B9mleZ8AcBSANwJ4AMAxgZa9AMCy/Pu5AB5HdkPsywFcPM7rj8nj2w/AojzuaW2M7ykAhzQ9908ALsm/vwTAF/LvzwLwA2R3mjoJwD2Bfnc/B3BkjJwBOBXAMgAP++YHwMEAnsy/zsu/n9eGuM4AMD3//gsNcQ00vq7pfe4FsDyP+QcA3tWGuJx+b+34vI4XV9O//zOAv42Qr4nqQ7R1LIURevCbUdeY2XYzuy//fjeAzcjupTqRcwDcaGa/MbOfAdiKLP6QzgFwTf79NQDe2/D8tyxzN4CDSC5ocyynAXjCzCY7maxtOTOzOwHsGmd5Lvk5E8AGM9tlZr8EsAHAiqrjMrP1ZrY3f3g3gP7J3iOP7QAzu8uyqvCthv9LZXFNYqLfW+Wf18niykfZHwBww2Tv0aZ8TVQfoq1jKRT08W5GPVlRbQuSAwCWArgnf+qT+W7TutouFcLHagDWk9zI7N6tAHComW0HshUOwJsixQZkd7Fq/KB1Qs5c8xMjbx9HNpKrWUTyfpI/IXlK/tzheSwh4nL5vYXO1ykAnjezLQ3PBc9XU32Ito6lUNAL3Yy6rQGQcwB8F8CnzexFAF8DcDSA4wFsR7bLB4SP9WQzWwbgXQD+nOSpk7w2aGzMbku4EsB38qc6JWcTmSiO0HlbA2AvgOvzp7YDWGhmSwH8FYB/J3lAwLhcf2+hf58XYOygIXi+xqkPE750ghgqiy2Fgj4M4IiGx/0AtoVaOMkZyH5Z15vZ9wDAzJ43s9fNbB+Af8XoFEHQWM1sW/51B4Cb8zier02l5F93xIgN2UbmPjN7Po+xI3IG9/wEiy9vhr0bwAfzaQHkUxo78+83Ipuf/p08rsZpmbbE5fF7C5mv6QDeB+DbDfEGzdd49QER17EUCnq0m1Hn83PfBLDZzL7U8Hzj3PO5AGrd91sAnE9yP5KLACxG1ohpR2yzSc6tfY+sqfZwHkOtS34hgO83xPaRvNN+EoAXaruFbTJm5NQJOWtYnkt+fgjgDJLz8umGM/LnKkVyBYDPAlhpZi83PN9Hclr+/VHI8vNkHttukifl6+lHGv4vVcbl+nsL+Xk9HcCjZlafSgmZr4nqA2KuY2W6vKH+IOsOP45sa7sm4HLfjmzX50EAm/I/ZwG4FsBD+fO3AFjQ8DNr8jgfQ8ku+hSxHYXsCIIHADxSywuA+QBuB7Al/3pw/jwBfDWP7SEAg22MbRaAnQAObHgueM6QbVC2A3gN2SjoIp/8IJvT3pr/+Vib4tqKbB61tp59PX/t+/Pf7wMA7gPwnob3GURWYJ8AcBXyEwUrjsv591b153W8uPLnrwbwp02vDZmviepDtHVMZ4qKiHSJFKZcRESkABV0EZEuoYIuItIlVNBFRLqECrqISJdQQRcR6RIq6CIiXUIFXUSkS/w/ZGApj3JhlOQAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "BDCLedData=Peeker.to_dataframe()\n",
    "BDCLedData=BDCLedData[BDCLedData['clk']==1]\n",
    "BDCLedData.plot(y='led');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from BDCLed.v***\n",
      "\n",
      " // File: BDCLed.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Sun Aug 19 18:11:00 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module BDCLed (\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "\n",
      "\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "wire [7:0] duty_led;\n",
      "reg [7:0] counter = 0;\n",
      "\n",
      "assign duty_led = 8'd8;\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: BDCLED_LOGIC\n",
      "    counter <= (counter + 1);\n",
      "    if ((counter < duty_led)) begin\n",
      "        led <= 15;\n",
      "    end\n",
      "    else begin\n",
      "        led <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: duty_led\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('BDCLed');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "Below is what is found in file `constrs_S0L0.xdc`\n",
    "\n",
    "Notice that the orgianl port names found in the PYNQ-Z1 Constraints file have been changed to the port names of the module `S0L0`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from BDCLed_TBV.v***\n",
      "\n",
      " // File: BDCLed_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Sun Aug 19 18:16:51 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module BDCLed_TBV (\n",
      "\n",
      ");\n",
      "\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "wire [1:0] sw;\n",
      "reg [3:0] led = 0;\n",
      "wire [7:0] BDCLed0_0_duty_led;\n",
      "reg [7:0] BDCLed0_0_counter = 0;\n",
      "\n",
      "assign sw = 2'd0;\n",
      "assign BDCLed0_0_duty_led = 8'd8;\n",
      "\n",
      "\n",
      "always @(clk, sw, led) begin: BDCLED_TBV_PRINT_DATA\n",
      "    $write(\"%h\", sw);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", led);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: BDCLED_TBV_BDCLED0_0_LOGIC\n",
      "    BDCLed0_0_counter <= (BDCLed0_0_counter + 1);\n",
      "    if ((BDCLed0_0_counter < BDCLed0_0_duty_led)) begin\n",
      "        led <= 15;\n",
      "    end\n",
      "    else begin\n",
      "        led <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: BDCLED_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: BDCLED_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i == 1000)) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: sw\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: BDCLed0_0_duty_led\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def BDCLed_TBV():\n",
    "\n",
    "    clk=Signal(bool(0))\n",
    "    led=Signal(intbv(0)[4:])\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(sw, clk, led)\n",
    "\n",
    "    DUT=BDCLed(clk, led)\n",
    "    \n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==1000:\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "TB=BDCLed_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('BDCLed_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 5: Mid level PWM LED"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## pwm myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def pwm(clk, dutyCount, o_state):\n",
    "    counter=Signal(modbv(0)[8:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        counter.next=counter+1\n",
    "        o_state.next=counter<dutyCount\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## pwm myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "dutyCount=Signal(intbv(4)[8:]); Peeker(dutyCount, 'dutyCount')\n",
    "o_state=Signal(bool(0)); Peeker(o_state, 'o_state')\n",
    "\n",
    "DUT=pwm(clk, dutyCount, o_state)\n",
    "\n",
    "def pwm_TB():\n",
    "    pass"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## pwm Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "author": "myHDL to PYNQ Fabric Only Exsample",
  "hide_input": false,
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  },
  "latex_envs": {
   "LaTeX_envs_menu_present": true,
   "autoclose": false,
   "autocomplete": true,
   "bibliofile": "biblio.bib",
   "cite_by": "apalike",
   "current_citInitial": 1,
   "eqLabelWithNumbers": true,
   "eqNumInitial": 1,
   "hotkeys": {
    "equation": "Ctrl-E",
    "itemize": "Ctrl-I"
   },
   "labels_anchors": false,
   "latex_user_defs": false,
   "report_style_numbering": false,
   "user_envs_cfg": false
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {},
   "toc_section_display": true,
   "toc_window_display": true
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
