// Seed: 534904659
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  always @(posedge id_1 or(id_1))
    #1
      if (1) begin : id_3
        id_2 = 1;
        id_2 <= id_3;
        id_2 <= id_3;
        SystemTFIdentifier(1, 1);
        id_0 = 1 == 1;
        id_2 = id_3;
      end else id_2 <= 1;
  logic id_4 = 1;
endmodule
