/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Feb 23 15:26:07 2016
 *                 Full Compile MD5 Checksum  4b84f30a4b3665aac5b824a1ed76e56c
 *                     (minus title and desc)
 *                 MD5 Checksum               4894bba0ec078aee10b5b5954262d56e
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     804
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DS_A_CHAN_IFDAC_H__
#define BCHP_DS_A_CHAN_IFDAC_H__

/***************************************************************************
 *DS_A_CHAN_IFDAC - Channel Isolation Processor Configuration Registers for IFDAC
 ***************************************************************************/
#define BCHP_DS_A_CHAN_IFDAC_CTRL                0x04310b00 /* [CFG] DAC control register */
#define BCHP_DS_A_CHAN_IFDAC_FCW0                0x04310b04 /* [CFG] DAC FCW0 register */
#define BCHP_DS_A_CHAN_IFDAC_FCW1                0x04310b08 /* [CFG] DAC FCW1 register */
#define BCHP_DS_A_CHAN_IFDAC_TEST                0x04310b0c /* [CFG] DAC TEST register */

/***************************************************************************
 *CTRL - DAC control register
 ***************************************************************************/
/* DS_A_CHAN_IFDAC :: CTRL :: ECO_SPARE_0 [31:10] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_ECO_SPARE_0_MASK                 0xfffffc00
#define BCHP_DS_A_CHAN_IFDAC_CTRL_ECO_SPARE_0_SHIFT                10
#define BCHP_DS_A_CHAN_IFDAC_CTRL_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: LFSR_XMTR_ENABLE1 [09:09] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_ENABLE1_MASK           0x00000200
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_ENABLE1_SHIFT          9
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_ENABLE1_DEFAULT        0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: LFSR_XMTR_SEL1 [08:08] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_SEL1_MASK              0x00000100
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_SEL1_SHIFT             8
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_SEL1_DEFAULT           0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: LFSR_XMTR_ENABLE0 [07:07] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_ENABLE0_MASK           0x00000080
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_ENABLE0_SHIFT          7
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_ENABLE0_DEFAULT        0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: LFSR_XMTR_SEL0 [06:06] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_SEL0_MASK              0x00000040
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_SEL0_SHIFT             6
#define BCHP_DS_A_CHAN_IFDAC_CTRL_LFSR_XMTR_SEL0_DEFAULT           0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: CHAN_IN_SEL [05:04] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_CHAN_IN_SEL_MASK                 0x00000030
#define BCHP_DS_A_CHAN_IFDAC_CTRL_CHAN_IN_SEL_SHIFT                4
#define BCHP_DS_A_CHAN_IFDAC_CTRL_CHAN_IN_SEL_DEFAULT              0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: ECO_SPARE_1 [03:02] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_ECO_SPARE_1_MASK                 0x0000000c
#define BCHP_DS_A_CHAN_IFDAC_CTRL_ECO_SPARE_1_SHIFT                2
#define BCHP_DS_A_CHAN_IFDAC_CTRL_ECO_SPARE_1_DEFAULT              0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: HB_IN_SEL [01:01] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_HB_IN_SEL_MASK                   0x00000002
#define BCHP_DS_A_CHAN_IFDAC_CTRL_HB_IN_SEL_SHIFT                  1
#define BCHP_DS_A_CHAN_IFDAC_CTRL_HB_IN_SEL_DEFAULT                0x00000000

/* DS_A_CHAN_IFDAC :: CTRL :: RESET [00:00] */
#define BCHP_DS_A_CHAN_IFDAC_CTRL_RESET_MASK                       0x00000001
#define BCHP_DS_A_CHAN_IFDAC_CTRL_RESET_SHIFT                      0
#define BCHP_DS_A_CHAN_IFDAC_CTRL_RESET_DEFAULT                    0x00000000

/***************************************************************************
 *FCW0 - DAC FCW0 register
 ***************************************************************************/
/* DS_A_CHAN_IFDAC :: FCW0 :: ECO_SPARE_0 [31:24] */
#define BCHP_DS_A_CHAN_IFDAC_FCW0_ECO_SPARE_0_MASK                 0xff000000
#define BCHP_DS_A_CHAN_IFDAC_FCW0_ECO_SPARE_0_SHIFT                24
#define BCHP_DS_A_CHAN_IFDAC_FCW0_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_CHAN_IFDAC :: FCW0 :: FCW [23:00] */
#define BCHP_DS_A_CHAN_IFDAC_FCW0_FCW_MASK                         0x00ffffff
#define BCHP_DS_A_CHAN_IFDAC_FCW0_FCW_SHIFT                        0
#define BCHP_DS_A_CHAN_IFDAC_FCW0_FCW_DEFAULT                      0x00000000

/***************************************************************************
 *FCW1 - DAC FCW1 register
 ***************************************************************************/
/* DS_A_CHAN_IFDAC :: FCW1 :: ECO_SPARE_0 [31:24] */
#define BCHP_DS_A_CHAN_IFDAC_FCW1_ECO_SPARE_0_MASK                 0xff000000
#define BCHP_DS_A_CHAN_IFDAC_FCW1_ECO_SPARE_0_SHIFT                24
#define BCHP_DS_A_CHAN_IFDAC_FCW1_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_CHAN_IFDAC :: FCW1 :: FCW [23:00] */
#define BCHP_DS_A_CHAN_IFDAC_FCW1_FCW_MASK                         0x00ffffff
#define BCHP_DS_A_CHAN_IFDAC_FCW1_FCW_SHIFT                        0
#define BCHP_DS_A_CHAN_IFDAC_FCW1_FCW_DEFAULT                      0x00000000

/***************************************************************************
 *TEST - DAC TEST register
 ***************************************************************************/
/* DS_A_CHAN_IFDAC :: TEST :: ECO_SPARE_0 [31:25] */
#define BCHP_DS_A_CHAN_IFDAC_TEST_ECO_SPARE_0_MASK                 0xfe000000
#define BCHP_DS_A_CHAN_IFDAC_TEST_ECO_SPARE_0_SHIFT                25
#define BCHP_DS_A_CHAN_IFDAC_TEST_ECO_SPARE_0_DEFAULT              0x00000000

/* DS_A_CHAN_IFDAC :: TEST :: DDFS_2TONE_EN [24:24] */
#define BCHP_DS_A_CHAN_IFDAC_TEST_DDFS_2TONE_EN_MASK               0x01000000
#define BCHP_DS_A_CHAN_IFDAC_TEST_DDFS_2TONE_EN_SHIFT              24
#define BCHP_DS_A_CHAN_IFDAC_TEST_DDFS_2TONE_EN_DEFAULT            0x00000000

/* DS_A_CHAN_IFDAC :: TEST :: SCALER2 [23:12] */
#define BCHP_DS_A_CHAN_IFDAC_TEST_SCALER2_MASK                     0x00fff000
#define BCHP_DS_A_CHAN_IFDAC_TEST_SCALER2_SHIFT                    12
#define BCHP_DS_A_CHAN_IFDAC_TEST_SCALER2_DEFAULT                  0x00000000

/* DS_A_CHAN_IFDAC :: TEST :: SCALER1 [11:00] */
#define BCHP_DS_A_CHAN_IFDAC_TEST_SCALER1_MASK                     0x00000fff
#define BCHP_DS_A_CHAN_IFDAC_TEST_SCALER1_SHIFT                    0
#define BCHP_DS_A_CHAN_IFDAC_TEST_SCALER1_DEFAULT                  0x00000000

#endif /* #ifndef BCHP_DS_A_CHAN_IFDAC_H__ */

/* End of File */
