<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MCA/Stages/DispatchStage.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_e10184ddeeb4432dba6c949335d8ab8d.html">MCA</a></li><li class="navelem"><a class="el" href="dir_fbe0f53625974d46f52f6f50f19f6681.html">Stages</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DispatchStage.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="DispatchStage_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===----------------------- DispatchStage.h --------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file models the dispatch component of an instruction pipeline.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// The DispatchStage is responsible for updating instruction dependencies</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// and communicating to the simulated instruction scheduler that an instruction</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/// is ready to be scheduled for execution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef LLVM_MCA_DISPATCH_STAGE_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define LLVM_MCA_DISPATCH_STAGE_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HWEventListener_8h.html">llvm/MCA/HWEventListener.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterFile_8h.html">llvm/MCA/HardwareUnits/RegisterFile.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RetireControlUnit_8h.html">llvm/MCA/HardwareUnits/RetireControlUnit.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCA_2Instruction_8h.html">llvm/MCA/Instruction.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Stage_8h.html">llvm/MCA/Stages/Stage.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">namespace </span>mca {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// Implements the hardware dispatch logic.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// This class is responsible for the dispatch stage, in which instructions are</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// dispatched in groups to the Scheduler.  An instruction can be dispatched if</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// the following conditions are met:</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//  1) There are enough entries in the reorder buffer (see class</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//     RetireControlUnit) to write the opcodes associated with the instruction.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//  2) There are enough physical registers to rename output register operands.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//  3) There are enough entries available in the used buffered resource(s).</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// The number of micro opcodes that can be dispatched in one cycle is limited by</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// the value of field &#39;DispatchWidth&#39;. A &quot;dynamic dispatch stall&quot; occurs when</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// processor resources are not available. Dispatch stall events are counted</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// during the entire execution of the code, and displayed by the performance</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// report when flag &#39;-dispatch-stats&#39; is specified.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// If the number of micro opcodes exceedes DispatchWidth, then the instruction</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// is dispatched in multiple cycles.</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html">   50</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1DispatchStage.html">DispatchStage</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1mca_1_1Stage.html">Stage</a> {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">unsigned</span> DispatchWidth;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">unsigned</span> AvailableEntries;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">unsigned</span> CarryOver;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> CarriedOver;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="structllvm_1_1mca_1_1RetireControlUnit.html">RetireControlUnit</a> &amp;RCU;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;PRF;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">bool</span> checkRCU(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="code" href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">bool</span> checkPRF(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR) <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">bool</span> canDispatch(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR) <span class="keyword">const</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1Error.html">Error</a> dispatch(<a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> IR);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">void</span> notifyInstructionDispatched(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                   <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> UsedPhysRegs,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                   <span class="keywordtype">unsigned</span> uOps) <span class="keyword">const</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#ad86d7a96f763205596d8770f8ebf5d6e">DispatchStage</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;Subtarget, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <span class="keywordtype">unsigned</span> MaxDispatchWidth, <a class="code" href="structllvm_1_1mca_1_1RetireControlUnit.html">RetireControlUnit</a> &amp;R,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#ab376c6cdb1b9803565f1279410fc330f">isAvailable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR) <span class="keyword">const override</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// The dispatch logic internally doesn&#39;t buffer instructions. So there is</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// never work to do at the beginning of every cycle.</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1DispatchStage.html#a07d52bb8cb910420d96fbbf02adaf90b">   77</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#a07d52bb8cb910420d96fbbf02adaf90b">hasWorkToComplete</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1Error.html">Error</a> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#a1e7c65a5cb4d8ee833952610b5f74b8f">cycleStart</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1Error.html">Error</a> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#ad34ac262470372100379c302abe5b54f">execute</a>(<a class="code" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;IR) <span class="keyword">override</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1DispatchStage.html#a80e9a3e9c43518a370d7ce7f8be9af17">dump</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;};</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <span class="comment">// namespace mca</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif // LLVM_MCA_DISPATCH_STAGE_H</span></div><div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1Stage_html"><div class="ttname"><a href="classllvm_1_1mca_1_1Stage.html">llvm::mca::Stage</a></div><div class="ttdef"><b>Definition:</b> <a href="Stage_8h_source.html#l00027">Stage.h:27</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_a80e9a3e9c43518a370d7ce7f8be9af17"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#a80e9a3e9c43518a370d7ce7f8be9af17">llvm::mca::DispatchStage::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00181">DispatchStage.cpp:181</a></div></div>
<div class="ttc" id="RetireControlUnit_8h_html"><div class="ttname"><a href="RetireControlUnit_8h.html">RetireControlUnit.h</a></div><div class="ttdoc">This file simulates the hardware responsible for retiring instructions. </div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_a07d52bb8cb910420d96fbbf02adaf90b"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#a07d52bb8cb910420d96fbbf02adaf90b">llvm::mca::DispatchStage::hasWorkToComplete</a></div><div class="ttdeci">bool hasWorkToComplete() const override</div><div class="ttdoc">Returns true if some instructions are still executing this stage. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8h_source.html#l00077">DispatchStage.h:77</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1mca_1_1InstRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1InstRef.html">llvm::mca::InstRef</a></div><div class="ttdoc">An InstRef contains both a SourceMgr index and Instruction pair. </div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00562">Instruction.h:562</a></div></div>
<div class="ttc" id="structllvm_1_1mca_1_1RetireControlUnit_html"><div class="ttname"><a href="structllvm_1_1mca_1_1RetireControlUnit.html">llvm::mca::RetireControlUnit</a></div><div class="ttdoc">This class tracks which instructions are in-flight (i.e., dispatched but not retired) in the OoO back...</div><div class="ttdef"><b>Definition:</b> <a href="RetireControlUnit_8h_source.html#l00036">RetireControlUnit.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html">llvm::mca::DispatchStage</a></div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8h_source.html#l00050">DispatchStage.h:50</a></div></div>
<div class="ttc" id="RegisterFile_8h_html"><div class="ttname"><a href="RegisterFile_8h.html">RegisterFile.h</a></div><div class="ttdoc">This file defines a register mapping file class. </div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_a1e7c65a5cb4d8ee833952610b5f74b8f"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#a1e7c65a5cb4d8ee833952610b5f74b8f">llvm::mca::DispatchStage::cycleStart</a></div><div class="ttdeci">Error cycleStart() override</div><div class="ttdoc">Called once at the start of each cycle. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00138">DispatchStage.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="Stage_8h_html"><div class="ttname"><a href="Stage_8h.html">Stage.h</a></div><div class="ttdoc">This file defines a stage. </div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1RegisterFile_html"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html">llvm::mca::RegisterFile</a></div><div class="ttdoc">Manages hardware register files, and tracks register definitions for register renaming purposes...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00036">RegisterFile.h:36</a></div></div>
<div class="ttc" id="HWEventListener_8h_html"><div class="ttname"><a href="HWEventListener_8h.html">HWEventListener.h</a></div><div class="ttdoc">This file defines the main interface for hardware event listeners. </div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_ad86d7a96f763205596d8770f8ebf5d6e"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#ad86d7a96f763205596d8770f8ebf5d6e">llvm::mca::DispatchStage::DispatchStage</a></div><div class="ttdeci">DispatchStage(const MCSubtargetInfo &amp;Subtarget, const MCRegisterInfo &amp;MRI, unsigned MaxDispatchWidth, RetireControlUnit &amp;R, RegisterFile &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00028">DispatchStage.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="MCA_2Instruction_8h_html"><div class="ttname"><a href="MCA_2Instruction_8h.html">Instruction.h</a></div><div class="ttdoc">This file defines abstractions used by the Pipeline to model register reads, register writes and inst...</div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_ad34ac262470372100379c302abe5b54f"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#ad34ac262470372100379c302abe5b54f">llvm::mca::DispatchStage::execute</a></div><div class="ttdeci">Error execute(InstRef &amp;IR) override</div><div class="ttdoc">The primary action that this stage performs on instruction IR. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00175">DispatchStage.cpp:175</a></div></div>
<div class="ttc" id="classllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00157">Error.h:157</a></div></div>
<div class="ttc" id="Lint_8cpp_html_a7fb3c9caadeb0f7fe4828d380158d0f9"><div class="ttname"><a href="Lint_8cpp.html#a7fb3c9caadeb0f7fe4828d380158d0f9">IR</a></div><div class="ttdeci">Statically lint checks LLVM IR</div><div class="ttdef"><b>Definition:</b> <a href="Lint_8cpp_source.html#l00193">Lint.cpp:193</a></div></div>
<div class="ttc" id="classllvm_1_1mca_1_1DispatchStage_html_ab376c6cdb1b9803565f1279410fc330f"><div class="ttname"><a href="classllvm_1_1mca_1_1DispatchStage.html#ab376c6cdb1b9803565f1279410fc330f">llvm::mca::DispatchStage::isAvailable</a></div><div class="ttdeci">bool isAvailable(const InstRef &amp;IR) const override</div><div class="ttdoc">Returns true if it can execute IR during this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="DispatchStage_8cpp_source.html#l00158">DispatchStage.cpp:158</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:23 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
