
dac_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001570  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001630  08001630  00011630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001660  08001660  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001660  08001660  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001660  08001660  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001660  08001660  00011660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001664  08001664  00011664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001668  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000034  20000004  0800166c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  0800166c  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008fbe  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001676  00000000  00000000  00028fea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004a8  00000000  00000000  0002a660  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000400  00000000  00000000  0002ab08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015aee  00000000  00000000  0002af08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000069f0  00000000  00000000  000409f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072676  00000000  00000000  000473e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b9a5c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000eb8  00000000  00000000  000b9ad8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001618 	.word	0x08001618

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001618 	.word	0x08001618

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f001 f8d1 	bl	80013dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f001 f816 	bl	8001280 <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f8c9 	bl	80003fa <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8ad 	bl	80003d0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000020 	.word	0x20000020

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000020 	.word	0x20000020

080002ac <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002ac:	b590      	push	{r4, r7, lr}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	0002      	movs	r2, r0
 80002b4:	6039      	str	r1, [r7, #0]
 80002b6:	1dfb      	adds	r3, r7, #7
 80002b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b7f      	cmp	r3, #127	; 0x7f
 80002c0:	d932      	bls.n	8000328 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c2:	4a2f      	ldr	r2, [pc, #188]	; (8000380 <NVIC_SetPriority+0xd4>)
 80002c4:	1dfb      	adds	r3, r7, #7
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	0019      	movs	r1, r3
 80002ca:	230f      	movs	r3, #15
 80002cc:	400b      	ands	r3, r1
 80002ce:	3b08      	subs	r3, #8
 80002d0:	089b      	lsrs	r3, r3, #2
 80002d2:	3306      	adds	r3, #6
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	18d3      	adds	r3, r2, r3
 80002d8:	3304      	adds	r3, #4
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	1dfa      	adds	r2, r7, #7
 80002de:	7812      	ldrb	r2, [r2, #0]
 80002e0:	0011      	movs	r1, r2
 80002e2:	2203      	movs	r2, #3
 80002e4:	400a      	ands	r2, r1
 80002e6:	00d2      	lsls	r2, r2, #3
 80002e8:	21ff      	movs	r1, #255	; 0xff
 80002ea:	4091      	lsls	r1, r2
 80002ec:	000a      	movs	r2, r1
 80002ee:	43d2      	mvns	r2, r2
 80002f0:	401a      	ands	r2, r3
 80002f2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002f4:	683b      	ldr	r3, [r7, #0]
 80002f6:	019b      	lsls	r3, r3, #6
 80002f8:	22ff      	movs	r2, #255	; 0xff
 80002fa:	401a      	ands	r2, r3
 80002fc:	1dfb      	adds	r3, r7, #7
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	0018      	movs	r0, r3
 8000302:	2303      	movs	r3, #3
 8000304:	4003      	ands	r3, r0
 8000306:	00db      	lsls	r3, r3, #3
 8000308:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800030a:	481d      	ldr	r0, [pc, #116]	; (8000380 <NVIC_SetPriority+0xd4>)
 800030c:	1dfb      	adds	r3, r7, #7
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	001c      	movs	r4, r3
 8000312:	230f      	movs	r3, #15
 8000314:	4023      	ands	r3, r4
 8000316:	3b08      	subs	r3, #8
 8000318:	089b      	lsrs	r3, r3, #2
 800031a:	430a      	orrs	r2, r1
 800031c:	3306      	adds	r3, #6
 800031e:	009b      	lsls	r3, r3, #2
 8000320:	18c3      	adds	r3, r0, r3
 8000322:	3304      	adds	r3, #4
 8000324:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000326:	e027      	b.n	8000378 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000328:	4a16      	ldr	r2, [pc, #88]	; (8000384 <NVIC_SetPriority+0xd8>)
 800032a:	1dfb      	adds	r3, r7, #7
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	b25b      	sxtb	r3, r3
 8000330:	089b      	lsrs	r3, r3, #2
 8000332:	33c0      	adds	r3, #192	; 0xc0
 8000334:	009b      	lsls	r3, r3, #2
 8000336:	589b      	ldr	r3, [r3, r2]
 8000338:	1dfa      	adds	r2, r7, #7
 800033a:	7812      	ldrb	r2, [r2, #0]
 800033c:	0011      	movs	r1, r2
 800033e:	2203      	movs	r2, #3
 8000340:	400a      	ands	r2, r1
 8000342:	00d2      	lsls	r2, r2, #3
 8000344:	21ff      	movs	r1, #255	; 0xff
 8000346:	4091      	lsls	r1, r2
 8000348:	000a      	movs	r2, r1
 800034a:	43d2      	mvns	r2, r2
 800034c:	401a      	ands	r2, r3
 800034e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	019b      	lsls	r3, r3, #6
 8000354:	22ff      	movs	r2, #255	; 0xff
 8000356:	401a      	ands	r2, r3
 8000358:	1dfb      	adds	r3, r7, #7
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	0018      	movs	r0, r3
 800035e:	2303      	movs	r3, #3
 8000360:	4003      	ands	r3, r0
 8000362:	00db      	lsls	r3, r3, #3
 8000364:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000366:	4807      	ldr	r0, [pc, #28]	; (8000384 <NVIC_SetPriority+0xd8>)
 8000368:	1dfb      	adds	r3, r7, #7
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b25b      	sxtb	r3, r3
 800036e:	089b      	lsrs	r3, r3, #2
 8000370:	430a      	orrs	r2, r1
 8000372:	33c0      	adds	r3, #192	; 0xc0
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	501a      	str	r2, [r3, r0]
}
 8000378:	46c0      	nop			; (mov r8, r8)
 800037a:	46bd      	mov	sp, r7
 800037c:	b003      	add	sp, #12
 800037e:	bd90      	pop	{r4, r7, pc}
 8000380:	e000ed00 	.word	0xe000ed00
 8000384:	e000e100 	.word	0xe000e100

08000388 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	3b01      	subs	r3, #1
 8000394:	4a0c      	ldr	r2, [pc, #48]	; (80003c8 <SysTick_Config+0x40>)
 8000396:	4293      	cmp	r3, r2
 8000398:	d901      	bls.n	800039e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800039a:	2301      	movs	r3, #1
 800039c:	e010      	b.n	80003c0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800039e:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <SysTick_Config+0x44>)
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	3a01      	subs	r2, #1
 80003a4:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003a6:	2301      	movs	r3, #1
 80003a8:	425b      	negs	r3, r3
 80003aa:	2103      	movs	r1, #3
 80003ac:	0018      	movs	r0, r3
 80003ae:	f7ff ff7d 	bl	80002ac <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003b2:	4b06      	ldr	r3, [pc, #24]	; (80003cc <SysTick_Config+0x44>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003b8:	4b04      	ldr	r3, [pc, #16]	; (80003cc <SysTick_Config+0x44>)
 80003ba:	2207      	movs	r2, #7
 80003bc:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003be:	2300      	movs	r3, #0
}
 80003c0:	0018      	movs	r0, r3
 80003c2:	46bd      	mov	sp, r7
 80003c4:	b002      	add	sp, #8
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	00ffffff 	.word	0x00ffffff
 80003cc:	e000e010 	.word	0xe000e010

080003d0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b084      	sub	sp, #16
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
 80003da:	210f      	movs	r1, #15
 80003dc:	187b      	adds	r3, r7, r1
 80003de:	1c02      	adds	r2, r0, #0
 80003e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80003e2:	68ba      	ldr	r2, [r7, #8]
 80003e4:	187b      	adds	r3, r7, r1
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	b25b      	sxtb	r3, r3
 80003ea:	0011      	movs	r1, r2
 80003ec:	0018      	movs	r0, r3
 80003ee:	f7ff ff5d 	bl	80002ac <NVIC_SetPriority>
}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	46bd      	mov	sp, r7
 80003f6:	b004      	add	sp, #16
 80003f8:	bd80      	pop	{r7, pc}

080003fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003fa:	b580      	push	{r7, lr}
 80003fc:	b082      	sub	sp, #8
 80003fe:	af00      	add	r7, sp, #0
 8000400:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	0018      	movs	r0, r3
 8000406:	f7ff ffbf 	bl	8000388 <SysTick_Config>
 800040a:	0003      	movs	r3, r0
}
 800040c:	0018      	movs	r0, r3
 800040e:	46bd      	mov	sp, r7
 8000410:	b002      	add	sp, #8
 8000412:	bd80      	pop	{r7, pc}

08000414 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d101      	bne.n	8000426 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000422:	2301      	movs	r3, #1
 8000424:	e015      	b.n	8000452 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	791b      	ldrb	r3, [r3, #4]
 800042a:	b2db      	uxtb	r3, r3
 800042c:	2b00      	cmp	r3, #0
 800042e:	d106      	bne.n	800043e <HAL_DAC_Init+0x2a>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2200      	movs	r2, #0
 8000434:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	0018      	movs	r0, r3
 800043a:	f000 fff3 	bl	8001424 <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2202      	movs	r2, #2
 8000442:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	2200      	movs	r2, #0
 8000448:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	2201      	movs	r2, #1
 800044e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8000450:	2300      	movs	r3, #0
}
 8000452:	0018      	movs	r0, r3
 8000454:	46bd      	mov	sp, r7
 8000456:	b002      	add	sp, #8
 8000458:	bd80      	pop	{r7, pc}

0800045a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800045a:	b580      	push	{r7, lr}
 800045c:	b086      	sub	sp, #24
 800045e:	af00      	add	r7, sp, #0
 8000460:	60f8      	str	r0, [r7, #12]
 8000462:	60b9      	str	r1, [r7, #8]
 8000464:	607a      	str	r2, [r7, #4]
 8000466:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8000468:	2300      	movs	r3, #0
 800046a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8000472:	68bb      	ldr	r3, [r7, #8]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d105      	bne.n	8000484 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8000478:	697a      	ldr	r2, [r7, #20]
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	18d3      	adds	r3, r2, r3
 800047e:	3308      	adds	r3, #8
 8000480:	617b      	str	r3, [r7, #20]
 8000482:	e004      	b.n	800048e <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8000484:	697a      	ldr	r2, [r7, #20]
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	18d3      	adds	r3, r2, r3
 800048a:	3314      	adds	r3, #20
 800048c:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800048e:	697b      	ldr	r3, [r7, #20]
 8000490:	683a      	ldr	r2, [r7, #0]
 8000492:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8000494:	2300      	movs	r3, #0
}
 8000496:	0018      	movs	r0, r3
 8000498:	46bd      	mov	sp, r7
 800049a:	b006      	add	sp, #24
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	60f8      	str	r0, [r7, #12]
 80004a8:	60b9      	str	r1, [r7, #8]
 80004aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80004ac:	2300      	movs	r3, #0
 80004ae:	617b      	str	r3, [r7, #20]
 80004b0:	2300      	movs	r3, #0
 80004b2:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	795b      	ldrb	r3, [r3, #5]
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d101      	bne.n	80004c0 <HAL_DAC_ConfigChannel+0x20>
 80004bc:	2302      	movs	r3, #2
 80004be:	e029      	b.n	8000514 <HAL_DAC_ConfigChannel+0x74>
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	2201      	movs	r2, #1
 80004c4:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	2202      	movs	r2, #2
 80004ca:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 80004d4:	4a11      	ldr	r2, [pc, #68]	; (800051c <HAL_DAC_ConfigChannel+0x7c>)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	409a      	lsls	r2, r3
 80004da:	0013      	movs	r3, r2
 80004dc:	43da      	mvns	r2, r3
 80004de:	697b      	ldr	r3, [r7, #20]
 80004e0:	4013      	ands	r3, r2
 80004e2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80004f0:	693a      	ldr	r2, [r7, #16]
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	409a      	lsls	r2, r3
 80004f6:	0013      	movs	r3, r2
 80004f8:	697a      	ldr	r2, [r7, #20]
 80004fa:	4313      	orrs	r3, r2
 80004fc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	697a      	ldr	r2, [r7, #20]
 8000504:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	2201      	movs	r2, #1
 800050a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	2200      	movs	r2, #0
 8000510:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8000512:	2300      	movs	r3, #0
}
 8000514:	0018      	movs	r0, r3
 8000516:	46bd      	mov	sp, r7
 8000518:	b006      	add	sp, #24
 800051a:	bd80      	pop	{r7, pc}
 800051c:	00000ffe 	.word	0x00000ffe

08000520 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	795b      	ldrb	r3, [r3, #5]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d101      	bne.n	8000536 <HAL_DAC_Start+0x16>
 8000532:	2302      	movs	r3, #2
 8000534:	e03b      	b.n	80005ae <HAL_DAC_Start+0x8e>
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2201      	movs	r2, #1
 800053a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2202      	movs	r2, #2
 8000540:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	6819      	ldr	r1, [r3, #0]
 8000548:	2201      	movs	r2, #1
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	409a      	lsls	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	430a      	orrs	r2, r1
 8000554:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d10f      	bne.n	800057c <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	223c      	movs	r2, #60	; 0x3c
 8000564:	4013      	ands	r3, r2
 8000566:	2b3c      	cmp	r3, #60	; 0x3c
 8000568:	d11a      	bne.n	80005a0 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	685a      	ldr	r2, [r3, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2101      	movs	r1, #1
 8000576:	430a      	orrs	r2, r1
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	e011      	b.n	80005a0 <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	23f0      	movs	r3, #240	; 0xf0
 8000584:	039b      	lsls	r3, r3, #14
 8000586:	401a      	ands	r2, r3
 8000588:	23f0      	movs	r3, #240	; 0xf0
 800058a:	039b      	lsls	r3, r3, #14
 800058c:	429a      	cmp	r2, r3
 800058e:	d107      	bne.n	80005a0 <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	685a      	ldr	r2, [r3, #4]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2102      	movs	r1, #2
 800059c:	430a      	orrs	r2, r1
 800059e:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2201      	movs	r2, #1
 80005a4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2200      	movs	r2, #0
 80005aa:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80005ac:	2300      	movs	r3, #0
}
 80005ae:	0018      	movs	r0, r3
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
	...

080005b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80005ce:	e155      	b.n	800087c <HAL_GPIO_Init+0x2c4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2101      	movs	r1, #1
 80005d6:	697a      	ldr	r2, [r7, #20]
 80005d8:	4091      	lsls	r1, r2
 80005da:	000a      	movs	r2, r1
 80005dc:	4013      	ands	r3, r2
 80005de:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d100      	bne.n	80005e8 <HAL_GPIO_Init+0x30>
 80005e6:	e146      	b.n	8000876 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d003      	beq.n	80005f8 <HAL_GPIO_Init+0x40>
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	685b      	ldr	r3, [r3, #4]
 80005f4:	2b12      	cmp	r3, #18
 80005f6:	d123      	bne.n	8000640 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	08da      	lsrs	r2, r3, #3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	3208      	adds	r2, #8
 8000600:	0092      	lsls	r2, r2, #2
 8000602:	58d3      	ldr	r3, [r2, r3]
 8000604:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	2207      	movs	r2, #7
 800060a:	4013      	ands	r3, r2
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	409a      	lsls	r2, r3
 8000612:	0013      	movs	r3, r2
 8000614:	43da      	mvns	r2, r3
 8000616:	693b      	ldr	r3, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	691a      	ldr	r2, [r3, #16]
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	2107      	movs	r1, #7
 8000624:	400b      	ands	r3, r1
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	409a      	lsls	r2, r3
 800062a:	0013      	movs	r3, r2
 800062c:	693a      	ldr	r2, [r7, #16]
 800062e:	4313      	orrs	r3, r2
 8000630:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	08da      	lsrs	r2, r3, #3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	3208      	adds	r2, #8
 800063a:	0092      	lsls	r2, r2, #2
 800063c:	6939      	ldr	r1, [r7, #16]
 800063e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	005b      	lsls	r3, r3, #1
 800064a:	2203      	movs	r2, #3
 800064c:	409a      	lsls	r2, r3
 800064e:	0013      	movs	r3, r2
 8000650:	43da      	mvns	r2, r3
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	4013      	ands	r3, r2
 8000656:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	2203      	movs	r2, #3
 800065e:	401a      	ands	r2, r3
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	409a      	lsls	r2, r3
 8000666:	0013      	movs	r3, r2
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	4313      	orrs	r3, r2
 800066c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	693a      	ldr	r2, [r7, #16]
 8000672:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d00b      	beq.n	8000694 <HAL_GPIO_Init+0xdc>
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	2b02      	cmp	r3, #2
 8000682:	d007      	beq.n	8000694 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000688:	2b11      	cmp	r3, #17
 800068a:	d003      	beq.n	8000694 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	2b12      	cmp	r3, #18
 8000692:	d130      	bne.n	80006f6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	2203      	movs	r2, #3
 80006a0:	409a      	lsls	r2, r3
 80006a2:	0013      	movs	r3, r2
 80006a4:	43da      	mvns	r2, r3
 80006a6:	693b      	ldr	r3, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	68da      	ldr	r2, [r3, #12]
 80006b0:	697b      	ldr	r3, [r7, #20]
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	409a      	lsls	r2, r3
 80006b6:	0013      	movs	r3, r2
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	693a      	ldr	r2, [r7, #16]
 80006c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	685b      	ldr	r3, [r3, #4]
 80006c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80006ca:	2201      	movs	r2, #1
 80006cc:	697b      	ldr	r3, [r7, #20]
 80006ce:	409a      	lsls	r2, r3
 80006d0:	0013      	movs	r3, r2
 80006d2:	43da      	mvns	r2, r3
 80006d4:	693b      	ldr	r3, [r7, #16]
 80006d6:	4013      	ands	r3, r2
 80006d8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	091b      	lsrs	r3, r3, #4
 80006e0:	2201      	movs	r2, #1
 80006e2:	401a      	ands	r2, r3
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	409a      	lsls	r2, r3
 80006e8:	0013      	movs	r3, r2
 80006ea:	693a      	ldr	r2, [r7, #16]
 80006ec:	4313      	orrs	r3, r2
 80006ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	693a      	ldr	r2, [r7, #16]
 80006f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	68db      	ldr	r3, [r3, #12]
 80006fa:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	005b      	lsls	r3, r3, #1
 8000700:	2203      	movs	r2, #3
 8000702:	409a      	lsls	r2, r3
 8000704:	0013      	movs	r3, r2
 8000706:	43da      	mvns	r2, r3
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	4013      	ands	r3, r2
 800070c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	689a      	ldr	r2, [r3, #8]
 8000712:	697b      	ldr	r3, [r7, #20]
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	409a      	lsls	r2, r3
 8000718:	0013      	movs	r3, r2
 800071a:	693a      	ldr	r2, [r7, #16]
 800071c:	4313      	orrs	r3, r2
 800071e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	685a      	ldr	r2, [r3, #4]
 800072a:	2380      	movs	r3, #128	; 0x80
 800072c:	055b      	lsls	r3, r3, #21
 800072e:	4013      	ands	r3, r2
 8000730:	d100      	bne.n	8000734 <HAL_GPIO_Init+0x17c>
 8000732:	e0a0      	b.n	8000876 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000734:	4b57      	ldr	r3, [pc, #348]	; (8000894 <HAL_GPIO_Init+0x2dc>)
 8000736:	699a      	ldr	r2, [r3, #24]
 8000738:	4b56      	ldr	r3, [pc, #344]	; (8000894 <HAL_GPIO_Init+0x2dc>)
 800073a:	2101      	movs	r1, #1
 800073c:	430a      	orrs	r2, r1
 800073e:	619a      	str	r2, [r3, #24]
 8000740:	4b54      	ldr	r3, [pc, #336]	; (8000894 <HAL_GPIO_Init+0x2dc>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	2201      	movs	r2, #1
 8000746:	4013      	ands	r3, r2
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 800074c:	4a52      	ldr	r2, [pc, #328]	; (8000898 <HAL_GPIO_Init+0x2e0>)
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	089b      	lsrs	r3, r3, #2
 8000752:	3302      	adds	r3, #2
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	589b      	ldr	r3, [r3, r2]
 8000758:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	2203      	movs	r2, #3
 800075e:	4013      	ands	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	220f      	movs	r2, #15
 8000764:	409a      	lsls	r2, r3
 8000766:	0013      	movs	r3, r2
 8000768:	43da      	mvns	r2, r3
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	4013      	ands	r3, r2
 800076e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	2390      	movs	r3, #144	; 0x90
 8000774:	05db      	lsls	r3, r3, #23
 8000776:	429a      	cmp	r2, r3
 8000778:	d019      	beq.n	80007ae <HAL_GPIO_Init+0x1f6>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	4a47      	ldr	r2, [pc, #284]	; (800089c <HAL_GPIO_Init+0x2e4>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d013      	beq.n	80007aa <HAL_GPIO_Init+0x1f2>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a46      	ldr	r2, [pc, #280]	; (80008a0 <HAL_GPIO_Init+0x2e8>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d00d      	beq.n	80007a6 <HAL_GPIO_Init+0x1ee>
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	4a45      	ldr	r2, [pc, #276]	; (80008a4 <HAL_GPIO_Init+0x2ec>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d007      	beq.n	80007a2 <HAL_GPIO_Init+0x1ea>
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a44      	ldr	r2, [pc, #272]	; (80008a8 <HAL_GPIO_Init+0x2f0>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d101      	bne.n	800079e <HAL_GPIO_Init+0x1e6>
 800079a:	2304      	movs	r3, #4
 800079c:	e008      	b.n	80007b0 <HAL_GPIO_Init+0x1f8>
 800079e:	2305      	movs	r3, #5
 80007a0:	e006      	b.n	80007b0 <HAL_GPIO_Init+0x1f8>
 80007a2:	2303      	movs	r3, #3
 80007a4:	e004      	b.n	80007b0 <HAL_GPIO_Init+0x1f8>
 80007a6:	2302      	movs	r3, #2
 80007a8:	e002      	b.n	80007b0 <HAL_GPIO_Init+0x1f8>
 80007aa:	2301      	movs	r3, #1
 80007ac:	e000      	b.n	80007b0 <HAL_GPIO_Init+0x1f8>
 80007ae:	2300      	movs	r3, #0
 80007b0:	697a      	ldr	r2, [r7, #20]
 80007b2:	2103      	movs	r1, #3
 80007b4:	400a      	ands	r2, r1
 80007b6:	0092      	lsls	r2, r2, #2
 80007b8:	4093      	lsls	r3, r2
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	4313      	orrs	r3, r2
 80007be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80007c0:	4935      	ldr	r1, [pc, #212]	; (8000898 <HAL_GPIO_Init+0x2e0>)
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	089b      	lsrs	r3, r3, #2
 80007c6:	3302      	adds	r3, #2
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80007ce:	4b37      	ldr	r3, [pc, #220]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	43da      	mvns	r2, r3
 80007d8:	693b      	ldr	r3, [r7, #16]
 80007da:	4013      	ands	r3, r2
 80007dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	685a      	ldr	r2, [r3, #4]
 80007e2:	2380      	movs	r3, #128	; 0x80
 80007e4:	025b      	lsls	r3, r3, #9
 80007e6:	4013      	ands	r3, r2
 80007e8:	d003      	beq.n	80007f2 <HAL_GPIO_Init+0x23a>
        {
          SET_BIT(temp, iocurrent); 
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	4313      	orrs	r3, r2
 80007f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80007f2:	4b2e      	ldr	r3, [pc, #184]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 80007f4:	693a      	ldr	r2, [r7, #16]
 80007f6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80007f8:	4b2c      	ldr	r3, [pc, #176]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	43da      	mvns	r2, r3
 8000802:	693b      	ldr	r3, [r7, #16]
 8000804:	4013      	ands	r3, r2
 8000806:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	685a      	ldr	r2, [r3, #4]
 800080c:	2380      	movs	r3, #128	; 0x80
 800080e:	029b      	lsls	r3, r3, #10
 8000810:	4013      	ands	r3, r2
 8000812:	d003      	beq.n	800081c <HAL_GPIO_Init+0x264>
        { 
          SET_BIT(temp, iocurrent); 
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	4313      	orrs	r3, r2
 800081a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800081c:	4b23      	ldr	r3, [pc, #140]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 800081e:	693a      	ldr	r2, [r7, #16]
 8000820:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000822:	4b22      	ldr	r3, [pc, #136]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 8000824:	689b      	ldr	r3, [r3, #8]
 8000826:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	43da      	mvns	r2, r3
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	4013      	ands	r3, r2
 8000830:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	685a      	ldr	r2, [r3, #4]
 8000836:	2380      	movs	r3, #128	; 0x80
 8000838:	035b      	lsls	r3, r3, #13
 800083a:	4013      	ands	r3, r2
 800083c:	d003      	beq.n	8000846 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(temp, iocurrent); 
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	4313      	orrs	r3, r2
 8000844:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000846:	4b19      	ldr	r3, [pc, #100]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 8000848:	693a      	ldr	r2, [r7, #16]
 800084a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800084c:	4b17      	ldr	r3, [pc, #92]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 800084e:	68db      	ldr	r3, [r3, #12]
 8000850:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	43da      	mvns	r2, r3
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	4013      	ands	r3, r2
 800085a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	685a      	ldr	r2, [r3, #4]
 8000860:	2380      	movs	r3, #128	; 0x80
 8000862:	039b      	lsls	r3, r3, #14
 8000864:	4013      	ands	r3, r2
 8000866:	d003      	beq.n	8000870 <HAL_GPIO_Init+0x2b8>
        {
          SET_BIT(temp, iocurrent); 
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	4313      	orrs	r3, r2
 800086e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000870:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <HAL_GPIO_Init+0x2f4>)
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	3301      	adds	r3, #1
 800087a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	681a      	ldr	r2, [r3, #0]
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	40da      	lsrs	r2, r3
 8000884:	1e13      	subs	r3, r2, #0
 8000886:	d000      	beq.n	800088a <HAL_GPIO_Init+0x2d2>
 8000888:	e6a2      	b.n	80005d0 <HAL_GPIO_Init+0x18>
  } 
}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	b006      	add	sp, #24
 8000890:	bd80      	pop	{r7, pc}
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	40021000 	.word	0x40021000
 8000898:	40010000 	.word	0x40010000
 800089c:	48000400 	.word	0x48000400
 80008a0:	48000800 	.word	0x48000800
 80008a4:	48000c00 	.word	0x48000c00
 80008a8:	48001000 	.word	0x48001000
 80008ac:	40010400 	.word	0x40010400

080008b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2201      	movs	r2, #1
 80008c2:	4013      	ands	r3, r2
 80008c4:	d100      	bne.n	80008c8 <HAL_RCC_OscConfig+0x18>
 80008c6:	e08d      	b.n	80009e4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008c8:	4bc5      	ldr	r3, [pc, #788]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	220c      	movs	r2, #12
 80008ce:	4013      	ands	r3, r2
 80008d0:	2b04      	cmp	r3, #4
 80008d2:	d00e      	beq.n	80008f2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008d4:	4bc2      	ldr	r3, [pc, #776]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	220c      	movs	r2, #12
 80008da:	4013      	ands	r3, r2
 80008dc:	2b08      	cmp	r3, #8
 80008de:	d116      	bne.n	800090e <HAL_RCC_OscConfig+0x5e>
 80008e0:	4bbf      	ldr	r3, [pc, #764]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	23c0      	movs	r3, #192	; 0xc0
 80008e6:	025b      	lsls	r3, r3, #9
 80008e8:	401a      	ands	r2, r3
 80008ea:	2380      	movs	r3, #128	; 0x80
 80008ec:	025b      	lsls	r3, r3, #9
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d10d      	bne.n	800090e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008f2:	4bbb      	ldr	r3, [pc, #748]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	2380      	movs	r3, #128	; 0x80
 80008f8:	029b      	lsls	r3, r3, #10
 80008fa:	4013      	ands	r3, r2
 80008fc:	d100      	bne.n	8000900 <HAL_RCC_OscConfig+0x50>
 80008fe:	e070      	b.n	80009e2 <HAL_RCC_OscConfig+0x132>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d000      	beq.n	800090a <HAL_RCC_OscConfig+0x5a>
 8000908:	e06b      	b.n	80009e2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
 800090c:	e329      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	2b01      	cmp	r3, #1
 8000914:	d107      	bne.n	8000926 <HAL_RCC_OscConfig+0x76>
 8000916:	4bb2      	ldr	r3, [pc, #712]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	4bb1      	ldr	r3, [pc, #708]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 800091c:	2180      	movs	r1, #128	; 0x80
 800091e:	0249      	lsls	r1, r1, #9
 8000920:	430a      	orrs	r2, r1
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	e02f      	b.n	8000986 <HAL_RCC_OscConfig+0xd6>
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d10c      	bne.n	8000948 <HAL_RCC_OscConfig+0x98>
 800092e:	4bac      	ldr	r3, [pc, #688]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	4bab      	ldr	r3, [pc, #684]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000934:	49ab      	ldr	r1, [pc, #684]	; (8000be4 <HAL_RCC_OscConfig+0x334>)
 8000936:	400a      	ands	r2, r1
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	4ba9      	ldr	r3, [pc, #676]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	4ba8      	ldr	r3, [pc, #672]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000940:	49a9      	ldr	r1, [pc, #676]	; (8000be8 <HAL_RCC_OscConfig+0x338>)
 8000942:	400a      	ands	r2, r1
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	e01e      	b.n	8000986 <HAL_RCC_OscConfig+0xd6>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	2b05      	cmp	r3, #5
 800094e:	d10e      	bne.n	800096e <HAL_RCC_OscConfig+0xbe>
 8000950:	4ba3      	ldr	r3, [pc, #652]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	4ba2      	ldr	r3, [pc, #648]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000956:	2180      	movs	r1, #128	; 0x80
 8000958:	02c9      	lsls	r1, r1, #11
 800095a:	430a      	orrs	r2, r1
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	4ba0      	ldr	r3, [pc, #640]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000960:	681a      	ldr	r2, [r3, #0]
 8000962:	4b9f      	ldr	r3, [pc, #636]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000964:	2180      	movs	r1, #128	; 0x80
 8000966:	0249      	lsls	r1, r1, #9
 8000968:	430a      	orrs	r2, r1
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	e00b      	b.n	8000986 <HAL_RCC_OscConfig+0xd6>
 800096e:	4b9c      	ldr	r3, [pc, #624]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	4b9b      	ldr	r3, [pc, #620]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000974:	499b      	ldr	r1, [pc, #620]	; (8000be4 <HAL_RCC_OscConfig+0x334>)
 8000976:	400a      	ands	r2, r1
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	4b99      	ldr	r3, [pc, #612]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	4b98      	ldr	r3, [pc, #608]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000980:	4999      	ldr	r1, [pc, #612]	; (8000be8 <HAL_RCC_OscConfig+0x338>)
 8000982:	400a      	ands	r2, r1
 8000984:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d014      	beq.n	80009b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800098e:	f7ff fc83 	bl	8000298 <HAL_GetTick>
 8000992:	0003      	movs	r3, r0
 8000994:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000996:	e008      	b.n	80009aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000998:	f7ff fc7e 	bl	8000298 <HAL_GetTick>
 800099c:	0002      	movs	r2, r0
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	2b64      	cmp	r3, #100	; 0x64
 80009a4:	d901      	bls.n	80009aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80009a6:	2303      	movs	r3, #3
 80009a8:	e2db      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009aa:	4b8d      	ldr	r3, [pc, #564]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	2380      	movs	r3, #128	; 0x80
 80009b0:	029b      	lsls	r3, r3, #10
 80009b2:	4013      	ands	r3, r2
 80009b4:	d0f0      	beq.n	8000998 <HAL_RCC_OscConfig+0xe8>
 80009b6:	e015      	b.n	80009e4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b8:	f7ff fc6e 	bl	8000298 <HAL_GetTick>
 80009bc:	0003      	movs	r3, r0
 80009be:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c0:	e008      	b.n	80009d4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009c2:	f7ff fc69 	bl	8000298 <HAL_GetTick>
 80009c6:	0002      	movs	r2, r0
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	2b64      	cmp	r3, #100	; 0x64
 80009ce:	d901      	bls.n	80009d4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80009d0:	2303      	movs	r3, #3
 80009d2:	e2c6      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009d4:	4b82      	ldr	r3, [pc, #520]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	2380      	movs	r3, #128	; 0x80
 80009da:	029b      	lsls	r3, r3, #10
 80009dc:	4013      	ands	r3, r2
 80009de:	d1f0      	bne.n	80009c2 <HAL_RCC_OscConfig+0x112>
 80009e0:	e000      	b.n	80009e4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009e2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2202      	movs	r2, #2
 80009ea:	4013      	ands	r3, r2
 80009ec:	d100      	bne.n	80009f0 <HAL_RCC_OscConfig+0x140>
 80009ee:	e06c      	b.n	8000aca <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80009f0:	4b7b      	ldr	r3, [pc, #492]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	220c      	movs	r2, #12
 80009f6:	4013      	ands	r3, r2
 80009f8:	d00e      	beq.n	8000a18 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80009fa:	4b79      	ldr	r3, [pc, #484]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	220c      	movs	r2, #12
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b08      	cmp	r3, #8
 8000a04:	d11f      	bne.n	8000a46 <HAL_RCC_OscConfig+0x196>
 8000a06:	4b76      	ldr	r3, [pc, #472]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a08:	685a      	ldr	r2, [r3, #4]
 8000a0a:	23c0      	movs	r3, #192	; 0xc0
 8000a0c:	025b      	lsls	r3, r3, #9
 8000a0e:	401a      	ands	r2, r3
 8000a10:	2380      	movs	r3, #128	; 0x80
 8000a12:	021b      	lsls	r3, r3, #8
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d116      	bne.n	8000a46 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a18:	4b71      	ldr	r3, [pc, #452]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2202      	movs	r2, #2
 8000a1e:	4013      	ands	r3, r2
 8000a20:	d005      	beq.n	8000a2e <HAL_RCC_OscConfig+0x17e>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d001      	beq.n	8000a2e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e299      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a2e:	4b6c      	ldr	r3, [pc, #432]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	22f8      	movs	r2, #248	; 0xf8
 8000a34:	4393      	bics	r3, r2
 8000a36:	0019      	movs	r1, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	691b      	ldr	r3, [r3, #16]
 8000a3c:	00da      	lsls	r2, r3, #3
 8000a3e:	4b68      	ldr	r3, [pc, #416]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a40:	430a      	orrs	r2, r1
 8000a42:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a44:	e041      	b.n	8000aca <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	68db      	ldr	r3, [r3, #12]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d024      	beq.n	8000a98 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a4e:	4b64      	ldr	r3, [pc, #400]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	4b63      	ldr	r3, [pc, #396]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a54:	2101      	movs	r1, #1
 8000a56:	430a      	orrs	r2, r1
 8000a58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a5a:	f7ff fc1d 	bl	8000298 <HAL_GetTick>
 8000a5e:	0003      	movs	r3, r0
 8000a60:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a62:	e008      	b.n	8000a76 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a64:	f7ff fc18 	bl	8000298 <HAL_GetTick>
 8000a68:	0002      	movs	r2, r0
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	2b02      	cmp	r3, #2
 8000a70:	d901      	bls.n	8000a76 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000a72:	2303      	movs	r3, #3
 8000a74:	e275      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a76:	4b5a      	ldr	r3, [pc, #360]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	d0f1      	beq.n	8000a64 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a80:	4b57      	ldr	r3, [pc, #348]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	22f8      	movs	r2, #248	; 0xf8
 8000a86:	4393      	bics	r3, r2
 8000a88:	0019      	movs	r1, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	691b      	ldr	r3, [r3, #16]
 8000a8e:	00da      	lsls	r2, r3, #3
 8000a90:	4b53      	ldr	r3, [pc, #332]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a92:	430a      	orrs	r2, r1
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	e018      	b.n	8000aca <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a98:	4b51      	ldr	r3, [pc, #324]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b50      	ldr	r3, [pc, #320]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000a9e:	2101      	movs	r1, #1
 8000aa0:	438a      	bics	r2, r1
 8000aa2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aa4:	f7ff fbf8 	bl	8000298 <HAL_GetTick>
 8000aa8:	0003      	movs	r3, r0
 8000aaa:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000aac:	e008      	b.n	8000ac0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000aae:	f7ff fbf3 	bl	8000298 <HAL_GetTick>
 8000ab2:	0002      	movs	r2, r0
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	1ad3      	subs	r3, r2, r3
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d901      	bls.n	8000ac0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000abc:	2303      	movs	r3, #3
 8000abe:	e250      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ac0:	4b47      	ldr	r3, [pc, #284]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2202      	movs	r2, #2
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	d1f1      	bne.n	8000aae <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2208      	movs	r2, #8
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	d036      	beq.n	8000b42 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	69db      	ldr	r3, [r3, #28]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d019      	beq.n	8000b10 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000adc:	4b40      	ldr	r3, [pc, #256]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ae0:	4b3f      	ldr	r3, [pc, #252]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ae8:	f7ff fbd6 	bl	8000298 <HAL_GetTick>
 8000aec:	0003      	movs	r3, r0
 8000aee:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000af0:	e008      	b.n	8000b04 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000af2:	f7ff fbd1 	bl	8000298 <HAL_GetTick>
 8000af6:	0002      	movs	r2, r0
 8000af8:	693b      	ldr	r3, [r7, #16]
 8000afa:	1ad3      	subs	r3, r2, r3
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	d901      	bls.n	8000b04 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000b00:	2303      	movs	r3, #3
 8000b02:	e22e      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b04:	4b36      	ldr	r3, [pc, #216]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b08:	2202      	movs	r2, #2
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	d0f1      	beq.n	8000af2 <HAL_RCC_OscConfig+0x242>
 8000b0e:	e018      	b.n	8000b42 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b10:	4b33      	ldr	r3, [pc, #204]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b14:	4b32      	ldr	r3, [pc, #200]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b16:	2101      	movs	r1, #1
 8000b18:	438a      	bics	r2, r1
 8000b1a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b1c:	f7ff fbbc 	bl	8000298 <HAL_GetTick>
 8000b20:	0003      	movs	r3, r0
 8000b22:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b24:	e008      	b.n	8000b38 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b26:	f7ff fbb7 	bl	8000298 <HAL_GetTick>
 8000b2a:	0002      	movs	r2, r0
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	1ad3      	subs	r3, r2, r3
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d901      	bls.n	8000b38 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000b34:	2303      	movs	r3, #3
 8000b36:	e214      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b38:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	4013      	ands	r3, r2
 8000b40:	d1f1      	bne.n	8000b26 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2204      	movs	r2, #4
 8000b48:	4013      	ands	r3, r2
 8000b4a:	d100      	bne.n	8000b4e <HAL_RCC_OscConfig+0x29e>
 8000b4c:	e0b6      	b.n	8000cbc <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b4e:	2317      	movs	r3, #23
 8000b50:	18fb      	adds	r3, r7, r3
 8000b52:	2200      	movs	r2, #0
 8000b54:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b56:	4b22      	ldr	r3, [pc, #136]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b58:	69da      	ldr	r2, [r3, #28]
 8000b5a:	2380      	movs	r3, #128	; 0x80
 8000b5c:	055b      	lsls	r3, r3, #21
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d111      	bne.n	8000b86 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b62:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b64:	69da      	ldr	r2, [r3, #28]
 8000b66:	4b1e      	ldr	r3, [pc, #120]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b68:	2180      	movs	r1, #128	; 0x80
 8000b6a:	0549      	lsls	r1, r1, #21
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	61da      	str	r2, [r3, #28]
 8000b70:	4b1b      	ldr	r3, [pc, #108]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000b72:	69da      	ldr	r2, [r3, #28]
 8000b74:	2380      	movs	r3, #128	; 0x80
 8000b76:	055b      	lsls	r3, r3, #21
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000b7e:	2317      	movs	r3, #23
 8000b80:	18fb      	adds	r3, r7, r3
 8000b82:	2201      	movs	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b86:	4b19      	ldr	r3, [pc, #100]	; (8000bec <HAL_RCC_OscConfig+0x33c>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	2380      	movs	r3, #128	; 0x80
 8000b8c:	005b      	lsls	r3, r3, #1
 8000b8e:	4013      	ands	r3, r2
 8000b90:	d11a      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b92:	4b16      	ldr	r3, [pc, #88]	; (8000bec <HAL_RCC_OscConfig+0x33c>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	4b15      	ldr	r3, [pc, #84]	; (8000bec <HAL_RCC_OscConfig+0x33c>)
 8000b98:	2180      	movs	r1, #128	; 0x80
 8000b9a:	0049      	lsls	r1, r1, #1
 8000b9c:	430a      	orrs	r2, r1
 8000b9e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ba0:	f7ff fb7a 	bl	8000298 <HAL_GetTick>
 8000ba4:	0003      	movs	r3, r0
 8000ba6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ba8:	e008      	b.n	8000bbc <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000baa:	f7ff fb75 	bl	8000298 <HAL_GetTick>
 8000bae:	0002      	movs	r2, r0
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	1ad3      	subs	r3, r2, r3
 8000bb4:	2b64      	cmp	r3, #100	; 0x64
 8000bb6:	d901      	bls.n	8000bbc <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	e1d2      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <HAL_RCC_OscConfig+0x33c>)
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	2380      	movs	r3, #128	; 0x80
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	d0f0      	beq.n	8000baa <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d10f      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x340>
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000bd2:	6a1a      	ldr	r2, [r3, #32]
 8000bd4:	4b02      	ldr	r3, [pc, #8]	; (8000be0 <HAL_RCC_OscConfig+0x330>)
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	621a      	str	r2, [r3, #32]
 8000bdc:	e036      	b.n	8000c4c <HAL_RCC_OscConfig+0x39c>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	40021000 	.word	0x40021000
 8000be4:	fffeffff 	.word	0xfffeffff
 8000be8:	fffbffff 	.word	0xfffbffff
 8000bec:	40007000 	.word	0x40007000
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	689b      	ldr	r3, [r3, #8]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d10c      	bne.n	8000c12 <HAL_RCC_OscConfig+0x362>
 8000bf8:	4bca      	ldr	r3, [pc, #808]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000bfa:	6a1a      	ldr	r2, [r3, #32]
 8000bfc:	4bc9      	ldr	r3, [pc, #804]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000bfe:	2101      	movs	r1, #1
 8000c00:	438a      	bics	r2, r1
 8000c02:	621a      	str	r2, [r3, #32]
 8000c04:	4bc7      	ldr	r3, [pc, #796]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c06:	6a1a      	ldr	r2, [r3, #32]
 8000c08:	4bc6      	ldr	r3, [pc, #792]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	438a      	bics	r2, r1
 8000c0e:	621a      	str	r2, [r3, #32]
 8000c10:	e01c      	b.n	8000c4c <HAL_RCC_OscConfig+0x39c>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	2b05      	cmp	r3, #5
 8000c18:	d10c      	bne.n	8000c34 <HAL_RCC_OscConfig+0x384>
 8000c1a:	4bc2      	ldr	r3, [pc, #776]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c1c:	6a1a      	ldr	r2, [r3, #32]
 8000c1e:	4bc1      	ldr	r3, [pc, #772]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c20:	2104      	movs	r1, #4
 8000c22:	430a      	orrs	r2, r1
 8000c24:	621a      	str	r2, [r3, #32]
 8000c26:	4bbf      	ldr	r3, [pc, #764]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c28:	6a1a      	ldr	r2, [r3, #32]
 8000c2a:	4bbe      	ldr	r3, [pc, #760]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	621a      	str	r2, [r3, #32]
 8000c32:	e00b      	b.n	8000c4c <HAL_RCC_OscConfig+0x39c>
 8000c34:	4bbb      	ldr	r3, [pc, #748]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c36:	6a1a      	ldr	r2, [r3, #32]
 8000c38:	4bba      	ldr	r3, [pc, #744]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	438a      	bics	r2, r1
 8000c3e:	621a      	str	r2, [r3, #32]
 8000c40:	4bb8      	ldr	r3, [pc, #736]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c42:	6a1a      	ldr	r2, [r3, #32]
 8000c44:	4bb7      	ldr	r3, [pc, #732]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c46:	2104      	movs	r1, #4
 8000c48:	438a      	bics	r2, r1
 8000c4a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d014      	beq.n	8000c7e <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c54:	f7ff fb20 	bl	8000298 <HAL_GetTick>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c5c:	e009      	b.n	8000c72 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c5e:	f7ff fb1b 	bl	8000298 <HAL_GetTick>
 8000c62:	0002      	movs	r2, r0
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	1ad3      	subs	r3, r2, r3
 8000c68:	4aaf      	ldr	r2, [pc, #700]	; (8000f28 <HAL_RCC_OscConfig+0x678>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d901      	bls.n	8000c72 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	e177      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c72:	4bac      	ldr	r3, [pc, #688]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c74:	6a1b      	ldr	r3, [r3, #32]
 8000c76:	2202      	movs	r2, #2
 8000c78:	4013      	ands	r3, r2
 8000c7a:	d0f0      	beq.n	8000c5e <HAL_RCC_OscConfig+0x3ae>
 8000c7c:	e013      	b.n	8000ca6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c7e:	f7ff fb0b 	bl	8000298 <HAL_GetTick>
 8000c82:	0003      	movs	r3, r0
 8000c84:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c86:	e009      	b.n	8000c9c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c88:	f7ff fb06 	bl	8000298 <HAL_GetTick>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	4aa5      	ldr	r2, [pc, #660]	; (8000f28 <HAL_RCC_OscConfig+0x678>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d901      	bls.n	8000c9c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e162      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c9c:	4ba1      	ldr	r3, [pc, #644]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000c9e:	6a1b      	ldr	r3, [r3, #32]
 8000ca0:	2202      	movs	r2, #2
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	d1f0      	bne.n	8000c88 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000ca6:	2317      	movs	r3, #23
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d105      	bne.n	8000cbc <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000cb0:	4b9c      	ldr	r3, [pc, #624]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000cb2:	69da      	ldr	r2, [r3, #28]
 8000cb4:	4b9b      	ldr	r3, [pc, #620]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000cb6:	499d      	ldr	r1, [pc, #628]	; (8000f2c <HAL_RCC_OscConfig+0x67c>)
 8000cb8:	400a      	ands	r2, r1
 8000cba:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2210      	movs	r2, #16
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	d063      	beq.n	8000d8e <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d12a      	bne.n	8000d24 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000cce:	4b95      	ldr	r3, [pc, #596]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000cd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cd2:	4b94      	ldr	r3, [pc, #592]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000cd4:	2104      	movs	r1, #4
 8000cd6:	430a      	orrs	r2, r1
 8000cd8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000cda:	4b92      	ldr	r3, [pc, #584]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cde:	4b91      	ldr	r3, [pc, #580]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce6:	f7ff fad7 	bl	8000298 <HAL_GetTick>
 8000cea:	0003      	movs	r3, r0
 8000cec:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000cee:	e008      	b.n	8000d02 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000cf0:	f7ff fad2 	bl	8000298 <HAL_GetTick>
 8000cf4:	0002      	movs	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e12f      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000d02:	4b88      	ldr	r3, [pc, #544]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d06:	2202      	movs	r2, #2
 8000d08:	4013      	ands	r3, r2
 8000d0a:	d0f1      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000d0c:	4b85      	ldr	r3, [pc, #532]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d10:	22f8      	movs	r2, #248	; 0xf8
 8000d12:	4393      	bics	r3, r2
 8000d14:	0019      	movs	r1, r3
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	00da      	lsls	r2, r3, #3
 8000d1c:	4b81      	ldr	r3, [pc, #516]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	635a      	str	r2, [r3, #52]	; 0x34
 8000d22:	e034      	b.n	8000d8e <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	695b      	ldr	r3, [r3, #20]
 8000d28:	3305      	adds	r3, #5
 8000d2a:	d111      	bne.n	8000d50 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000d2c:	4b7d      	ldr	r3, [pc, #500]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d30:	4b7c      	ldr	r3, [pc, #496]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d32:	2104      	movs	r1, #4
 8000d34:	438a      	bics	r2, r1
 8000d36:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000d38:	4b7a      	ldr	r3, [pc, #488]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d3c:	22f8      	movs	r2, #248	; 0xf8
 8000d3e:	4393      	bics	r3, r2
 8000d40:	0019      	movs	r1, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	00da      	lsls	r2, r3, #3
 8000d48:	4b76      	ldr	r3, [pc, #472]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d4e:	e01e      	b.n	8000d8e <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d50:	4b74      	ldr	r3, [pc, #464]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d54:	4b73      	ldr	r3, [pc, #460]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d56:	2104      	movs	r1, #4
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000d5c:	4b71      	ldr	r3, [pc, #452]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d60:	4b70      	ldr	r3, [pc, #448]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d62:	2101      	movs	r1, #1
 8000d64:	438a      	bics	r2, r1
 8000d66:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d68:	f7ff fa96 	bl	8000298 <HAL_GetTick>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d70:	e008      	b.n	8000d84 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000d72:	f7ff fa91 	bl	8000298 <HAL_GetTick>
 8000d76:	0002      	movs	r2, r0
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	1ad3      	subs	r3, r2, r3
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d901      	bls.n	8000d84 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000d80:	2303      	movs	r3, #3
 8000d82:	e0ee      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000d84:	4b67      	ldr	r3, [pc, #412]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d88:	2202      	movs	r2, #2
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	d1f1      	bne.n	8000d72 <HAL_RCC_OscConfig+0x4c2>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2220      	movs	r2, #32
 8000d94:	4013      	ands	r3, r2
 8000d96:	d05c      	beq.n	8000e52 <HAL_RCC_OscConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000d98:	4b62      	ldr	r3, [pc, #392]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	220c      	movs	r2, #12
 8000d9e:	4013      	ands	r3, r2
 8000da0:	2b0c      	cmp	r3, #12
 8000da2:	d00e      	beq.n	8000dc2 <HAL_RCC_OscConfig+0x512>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000da4:	4b5f      	ldr	r3, [pc, #380]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	220c      	movs	r2, #12
 8000daa:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000dac:	2b08      	cmp	r3, #8
 8000dae:	d114      	bne.n	8000dda <HAL_RCC_OscConfig+0x52a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000db0:	4b5c      	ldr	r3, [pc, #368]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000db2:	685a      	ldr	r2, [r3, #4]
 8000db4:	23c0      	movs	r3, #192	; 0xc0
 8000db6:	025b      	lsls	r3, r3, #9
 8000db8:	401a      	ands	r2, r3
 8000dba:	23c0      	movs	r3, #192	; 0xc0
 8000dbc:	025b      	lsls	r3, r3, #9
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d10b      	bne.n	8000dda <HAL_RCC_OscConfig+0x52a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000dc2:	4b58      	ldr	r3, [pc, #352]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000dc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dc6:	2380      	movs	r3, #128	; 0x80
 8000dc8:	025b      	lsls	r3, r3, #9
 8000dca:	4013      	ands	r3, r2
 8000dcc:	d040      	beq.n	8000e50 <HAL_RCC_OscConfig+0x5a0>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6a1b      	ldr	r3, [r3, #32]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d03c      	beq.n	8000e50 <HAL_RCC_OscConfig+0x5a0>
      {
        return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e0c3      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6a1b      	ldr	r3, [r3, #32]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d01b      	beq.n	8000e1a <HAL_RCC_OscConfig+0x56a>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000de2:	4b50      	ldr	r3, [pc, #320]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000de6:	4b4f      	ldr	r3, [pc, #316]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000de8:	2180      	movs	r1, #128	; 0x80
 8000dea:	0249      	lsls	r1, r1, #9
 8000dec:	430a      	orrs	r2, r1
 8000dee:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df0:	f7ff fa52 	bl	8000298 <HAL_GetTick>
 8000df4:	0003      	movs	r3, r0
 8000df6:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000df8:	e008      	b.n	8000e0c <HAL_RCC_OscConfig+0x55c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000dfa:	f7ff fa4d 	bl	8000298 <HAL_GetTick>
 8000dfe:	0002      	movs	r2, r0
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x55c>
          {
            return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e0aa      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000e0c:	4b45      	ldr	r3, [pc, #276]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	025b      	lsls	r3, r3, #9
 8000e14:	4013      	ands	r3, r2
 8000e16:	d0f0      	beq.n	8000dfa <HAL_RCC_OscConfig+0x54a>
 8000e18:	e01b      	b.n	8000e52 <HAL_RCC_OscConfig+0x5a2>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000e1a:	4b42      	ldr	r3, [pc, #264]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e1e:	4b41      	ldr	r3, [pc, #260]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e20:	4943      	ldr	r1, [pc, #268]	; (8000f30 <HAL_RCC_OscConfig+0x680>)
 8000e22:	400a      	ands	r2, r1
 8000e24:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e26:	f7ff fa37 	bl	8000298 <HAL_GetTick>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e30:	f7ff fa32 	bl	8000298 <HAL_GetTick>
 8000e34:	0002      	movs	r2, r0
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e08f      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000e42:	4b38      	ldr	r3, [pc, #224]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e46:	2380      	movs	r3, #128	; 0x80
 8000e48:	025b      	lsls	r3, r3, #9
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d1f0      	bne.n	8000e30 <HAL_RCC_OscConfig+0x580>
 8000e4e:	e000      	b.n	8000e52 <HAL_RCC_OscConfig+0x5a2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000e50:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d100      	bne.n	8000e5c <HAL_RCC_OscConfig+0x5ac>
 8000e5a:	e081      	b.n	8000f60 <HAL_RCC_OscConfig+0x6b0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e5c:	4b31      	ldr	r3, [pc, #196]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	220c      	movs	r2, #12
 8000e62:	4013      	ands	r3, r2
 8000e64:	2b08      	cmp	r3, #8
 8000e66:	d100      	bne.n	8000e6a <HAL_RCC_OscConfig+0x5ba>
 8000e68:	e078      	b.n	8000f5c <HAL_RCC_OscConfig+0x6ac>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d14c      	bne.n	8000f0c <HAL_RCC_OscConfig+0x65c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e72:	4b2c      	ldr	r3, [pc, #176]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	4b2b      	ldr	r3, [pc, #172]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e78:	492e      	ldr	r1, [pc, #184]	; (8000f34 <HAL_RCC_OscConfig+0x684>)
 8000e7a:	400a      	ands	r2, r1
 8000e7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e7e:	f7ff fa0b 	bl	8000298 <HAL_GetTick>
 8000e82:	0003      	movs	r3, r0
 8000e84:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e86:	e008      	b.n	8000e9a <HAL_RCC_OscConfig+0x5ea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e88:	f7ff fa06 	bl	8000298 <HAL_GetTick>
 8000e8c:	0002      	movs	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e063      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000e9a:	4b22      	ldr	r3, [pc, #136]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	2380      	movs	r3, #128	; 0x80
 8000ea0:	049b      	lsls	r3, r3, #18
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d1f0      	bne.n	8000e88 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ea6:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eaa:	220f      	movs	r2, #15
 8000eac:	4393      	bics	r3, r2
 8000eae:	0019      	movs	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	62da      	str	r2, [r3, #44]	; 0x2c
 8000eba:	4b1a      	ldr	r3, [pc, #104]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	4a1e      	ldr	r2, [pc, #120]	; (8000f38 <HAL_RCC_OscConfig+0x688>)
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	0019      	movs	r1, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ed4:	4b13      	ldr	r3, [pc, #76]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4b12      	ldr	r3, [pc, #72]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000eda:	2180      	movs	r1, #128	; 0x80
 8000edc:	0449      	lsls	r1, r1, #17
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee2:	f7ff f9d9 	bl	8000298 <HAL_GetTick>
 8000ee6:	0003      	movs	r3, r0
 8000ee8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000eea:	e008      	b.n	8000efe <HAL_RCC_OscConfig+0x64e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000eec:	f7ff f9d4 	bl	8000298 <HAL_GetTick>
 8000ef0:	0002      	movs	r2, r0
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d901      	bls.n	8000efe <HAL_RCC_OscConfig+0x64e>
          {
            return HAL_TIMEOUT;
 8000efa:	2303      	movs	r3, #3
 8000efc:	e031      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	2380      	movs	r3, #128	; 0x80
 8000f04:	049b      	lsls	r3, r3, #18
 8000f06:	4013      	ands	r3, r2
 8000f08:	d0f0      	beq.n	8000eec <HAL_RCC_OscConfig+0x63c>
 8000f0a:	e029      	b.n	8000f60 <HAL_RCC_OscConfig+0x6b0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f0c:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <HAL_RCC_OscConfig+0x674>)
 8000f12:	4908      	ldr	r1, [pc, #32]	; (8000f34 <HAL_RCC_OscConfig+0x684>)
 8000f14:	400a      	ands	r2, r1
 8000f16:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f18:	f7ff f9be 	bl	8000298 <HAL_GetTick>
 8000f1c:	0003      	movs	r3, r0
 8000f1e:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f20:	e015      	b.n	8000f4e <HAL_RCC_OscConfig+0x69e>
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	40021000 	.word	0x40021000
 8000f28:	00001388 	.word	0x00001388
 8000f2c:	efffffff 	.word	0xefffffff
 8000f30:	fffeffff 	.word	0xfffeffff
 8000f34:	feffffff 	.word	0xfeffffff
 8000f38:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f3c:	f7ff f9ac 	bl	8000298 <HAL_GetTick>
 8000f40:	0002      	movs	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e009      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f4e:	4b07      	ldr	r3, [pc, #28]	; (8000f6c <HAL_RCC_OscConfig+0x6bc>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	2380      	movs	r3, #128	; 0x80
 8000f54:	049b      	lsls	r3, r3, #18
 8000f56:	4013      	ands	r3, r2
 8000f58:	d1f0      	bne.n	8000f3c <HAL_RCC_OscConfig+0x68c>
 8000f5a:	e001      	b.n	8000f60 <HAL_RCC_OscConfig+0x6b0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e000      	b.n	8000f62 <HAL_RCC_OscConfig+0x6b2>
    }
  }
  
  return HAL_OK;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	0018      	movs	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b006      	add	sp, #24
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	40021000 	.word	0x40021000

08000f70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f7e:	4b7b      	ldr	r3, [pc, #492]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2201      	movs	r2, #1
 8000f84:	4013      	ands	r3, r2
 8000f86:	683a      	ldr	r2, [r7, #0]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d911      	bls.n	8000fb0 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f8c:	4b77      	ldr	r3, [pc, #476]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2201      	movs	r2, #1
 8000f92:	4393      	bics	r3, r2
 8000f94:	0019      	movs	r1, r3
 8000f96:	4b75      	ldr	r3, [pc, #468]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 8000f98:	683a      	ldr	r2, [r7, #0]
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f9e:	4b73      	ldr	r3, [pc, #460]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d001      	beq.n	8000fb0 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e0d8      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	d009      	beq.n	8000fce <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000fba:	4b6d      	ldr	r3, [pc, #436]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	22f0      	movs	r2, #240	; 0xf0
 8000fc0:	4393      	bics	r3, r2
 8000fc2:	0019      	movs	r1, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	4b69      	ldr	r3, [pc, #420]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d100      	bne.n	8000fda <HAL_RCC_ClockConfig+0x6a>
 8000fd8:	e089      	b.n	80010ee <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d107      	bne.n	8000ff2 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fe2:	4b63      	ldr	r3, [pc, #396]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	029b      	lsls	r3, r3, #10
 8000fea:	4013      	ands	r3, r2
 8000fec:	d120      	bne.n	8001030 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e0b7      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d107      	bne.n	800100a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ffa:	4b5d      	ldr	r3, [pc, #372]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	2380      	movs	r3, #128	; 0x80
 8001000:	049b      	lsls	r3, r3, #18
 8001002:	4013      	ands	r3, r2
 8001004:	d114      	bne.n	8001030 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e0ab      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2b03      	cmp	r3, #3
 8001010:	d107      	bne.n	8001022 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001012:	4b57      	ldr	r3, [pc, #348]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8001014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001016:	2380      	movs	r3, #128	; 0x80
 8001018:	025b      	lsls	r3, r3, #9
 800101a:	4013      	ands	r3, r2
 800101c:	d108      	bne.n	8001030 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e09f      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001022:	4b53      	ldr	r3, [pc, #332]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2202      	movs	r2, #2
 8001028:	4013      	ands	r3, r2
 800102a:	d101      	bne.n	8001030 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e098      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001030:	4b4f      	ldr	r3, [pc, #316]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	2203      	movs	r2, #3
 8001036:	4393      	bics	r3, r2
 8001038:	0019      	movs	r1, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	4b4c      	ldr	r3, [pc, #304]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8001040:	430a      	orrs	r2, r1
 8001042:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001044:	f7ff f928 	bl	8000298 <HAL_GetTick>
 8001048:	0003      	movs	r3, r0
 800104a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d111      	bne.n	8001078 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001054:	e009      	b.n	800106a <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001056:	f7ff f91f 	bl	8000298 <HAL_GetTick>
 800105a:	0002      	movs	r2, r0
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	4a44      	ldr	r2, [pc, #272]	; (8001174 <HAL_RCC_ClockConfig+0x204>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d901      	bls.n	800106a <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e07b      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800106a:	4b41      	ldr	r3, [pc, #260]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	220c      	movs	r2, #12
 8001070:	4013      	ands	r3, r2
 8001072:	2b04      	cmp	r3, #4
 8001074:	d1ef      	bne.n	8001056 <HAL_RCC_ClockConfig+0xe6>
 8001076:	e03a      	b.n	80010ee <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	2b02      	cmp	r3, #2
 800107e:	d111      	bne.n	80010a4 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001080:	e009      	b.n	8001096 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001082:	f7ff f909 	bl	8000298 <HAL_GetTick>
 8001086:	0002      	movs	r2, r0
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	4a39      	ldr	r2, [pc, #228]	; (8001174 <HAL_RCC_ClockConfig+0x204>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d901      	bls.n	8001096 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e065      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001096:	4b36      	ldr	r3, [pc, #216]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	220c      	movs	r2, #12
 800109c:	4013      	ands	r3, r2
 800109e:	2b08      	cmp	r3, #8
 80010a0:	d1ef      	bne.n	8001082 <HAL_RCC_ClockConfig+0x112>
 80010a2:	e024      	b.n	80010ee <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	2b03      	cmp	r3, #3
 80010aa:	d11b      	bne.n	80010e4 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 80010ac:	e009      	b.n	80010c2 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010ae:	f7ff f8f3 	bl	8000298 <HAL_GetTick>
 80010b2:	0002      	movs	r2, r0
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	4a2e      	ldr	r2, [pc, #184]	; (8001174 <HAL_RCC_ClockConfig+0x204>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e04f      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 80010c2:	4b2b      	ldr	r3, [pc, #172]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	220c      	movs	r2, #12
 80010c8:	4013      	ands	r3, r2
 80010ca:	2b0c      	cmp	r3, #12
 80010cc:	d1ef      	bne.n	80010ae <HAL_RCC_ClockConfig+0x13e>
 80010ce:	e00e      	b.n	80010ee <HAL_RCC_ClockConfig+0x17e>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d0:	f7ff f8e2 	bl	8000298 <HAL_GetTick>
 80010d4:	0002      	movs	r2, r0
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	4a26      	ldr	r2, [pc, #152]	; (8001174 <HAL_RCC_ClockConfig+0x204>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d901      	bls.n	80010e4 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 80010e0:	2303      	movs	r3, #3
 80010e2:	e03e      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80010e4:	4b22      	ldr	r3, [pc, #136]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	220c      	movs	r2, #12
 80010ea:	4013      	ands	r3, r2
 80010ec:	d1f0      	bne.n	80010d0 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80010ee:	4b1f      	ldr	r3, [pc, #124]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2201      	movs	r2, #1
 80010f4:	4013      	ands	r3, r2
 80010f6:	683a      	ldr	r2, [r7, #0]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d211      	bcs.n	8001120 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fc:	4b1b      	ldr	r3, [pc, #108]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2201      	movs	r2, #1
 8001102:	4393      	bics	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	4b19      	ldr	r3, [pc, #100]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	430a      	orrs	r2, r1
 800110c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800110e:	4b17      	ldr	r3, [pc, #92]	; (800116c <HAL_RCC_ClockConfig+0x1fc>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2201      	movs	r2, #1
 8001114:	4013      	ands	r3, r2
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d001      	beq.n	8001120 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e020      	b.n	8001162 <HAL_RCC_ClockConfig+0x1f2>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2204      	movs	r2, #4
 8001126:	4013      	ands	r3, r2
 8001128:	d009      	beq.n	800113e <HAL_RCC_ClockConfig+0x1ce>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800112a:	4b11      	ldr	r3, [pc, #68]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	4a12      	ldr	r2, [pc, #72]	; (8001178 <HAL_RCC_ClockConfig+0x208>)
 8001130:	4013      	ands	r3, r2
 8001132:	0019      	movs	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68da      	ldr	r2, [r3, #12]
 8001138:	4b0d      	ldr	r3, [pc, #52]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 800113a:	430a      	orrs	r2, r1
 800113c:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800113e:	f000 f821 	bl	8001184 <HAL_RCC_GetSysClockFreq>
 8001142:	0001      	movs	r1, r0
 8001144:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <HAL_RCC_ClockConfig+0x200>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	220f      	movs	r2, #15
 800114c:	4013      	ands	r3, r2
 800114e:	4a0b      	ldr	r2, [pc, #44]	; (800117c <HAL_RCC_ClockConfig+0x20c>)
 8001150:	5cd3      	ldrb	r3, [r2, r3]
 8001152:	000a      	movs	r2, r1
 8001154:	40da      	lsrs	r2, r3
 8001156:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <HAL_RCC_ClockConfig+0x210>)
 8001158:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800115a:	2000      	movs	r0, #0
 800115c:	f7ff f874 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 8001160:	2300      	movs	r3, #0
}
 8001162:	0018      	movs	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	b004      	add	sp, #16
 8001168:	bd80      	pop	{r7, pc}
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	40022000 	.word	0x40022000
 8001170:	40021000 	.word	0x40021000
 8001174:	00001388 	.word	0x00001388
 8001178:	fffff8ff 	.word	0xfffff8ff
 800117c:	08001650 	.word	0x08001650
 8001180:	20000000 	.word	0x20000000

08001184 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001184:	b590      	push	{r4, r7, lr}
 8001186:	b08f      	sub	sp, #60	; 0x3c
 8001188:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800118a:	2314      	movs	r3, #20
 800118c:	18fb      	adds	r3, r7, r3
 800118e:	4a37      	ldr	r2, [pc, #220]	; (800126c <HAL_RCC_GetSysClockFreq+0xe8>)
 8001190:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001192:	c313      	stmia	r3!, {r0, r1, r4}
 8001194:	6812      	ldr	r2, [r2, #0]
 8001196:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001198:	1d3b      	adds	r3, r7, #4
 800119a:	4a35      	ldr	r2, [pc, #212]	; (8001270 <HAL_RCC_GetSysClockFreq+0xec>)
 800119c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800119e:	c313      	stmia	r3!, {r0, r1, r4}
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011a8:	2300      	movs	r3, #0
 80011aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80011ac:	2300      	movs	r3, #0
 80011ae:	637b      	str	r3, [r7, #52]	; 0x34
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80011b4:	2300      	movs	r3, #0
 80011b6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80011b8:	4b2e      	ldr	r3, [pc, #184]	; (8001274 <HAL_RCC_GetSysClockFreq+0xf0>)
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c0:	220c      	movs	r2, #12
 80011c2:	4013      	ands	r3, r2
 80011c4:	2b08      	cmp	r3, #8
 80011c6:	d006      	beq.n	80011d6 <HAL_RCC_GetSysClockFreq+0x52>
 80011c8:	2b0c      	cmp	r3, #12
 80011ca:	d043      	beq.n	8001254 <HAL_RCC_GetSysClockFreq+0xd0>
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d144      	bne.n	800125a <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011d0:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_RCC_GetSysClockFreq+0xf4>)
 80011d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80011d4:	e044      	b.n	8001260 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80011d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011d8:	0c9b      	lsrs	r3, r3, #18
 80011da:	220f      	movs	r2, #15
 80011dc:	4013      	ands	r3, r2
 80011de:	2214      	movs	r2, #20
 80011e0:	18ba      	adds	r2, r7, r2
 80011e2:	5cd3      	ldrb	r3, [r2, r3]
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80011e6:	4b23      	ldr	r3, [pc, #140]	; (8001274 <HAL_RCC_GetSysClockFreq+0xf0>)
 80011e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ea:	220f      	movs	r2, #15
 80011ec:	4013      	ands	r3, r2
 80011ee:	1d3a      	adds	r2, r7, #4
 80011f0:	5cd3      	ldrb	r3, [r2, r3]
 80011f2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80011f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011f6:	23c0      	movs	r3, #192	; 0xc0
 80011f8:	025b      	lsls	r3, r3, #9
 80011fa:	401a      	ands	r2, r3
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	025b      	lsls	r3, r3, #9
 8001200:	429a      	cmp	r2, r3
 8001202:	d109      	bne.n	8001218 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001204:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001206:	481c      	ldr	r0, [pc, #112]	; (8001278 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001208:	f7fe ff7e 	bl	8000108 <__udivsi3>
 800120c:	0003      	movs	r3, r0
 800120e:	001a      	movs	r2, r3
 8001210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001212:	4353      	muls	r3, r2
 8001214:	637b      	str	r3, [r7, #52]	; 0x34
 8001216:	e01a      	b.n	800124e <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800121a:	23c0      	movs	r3, #192	; 0xc0
 800121c:	025b      	lsls	r3, r3, #9
 800121e:	401a      	ands	r2, r3
 8001220:	23c0      	movs	r3, #192	; 0xc0
 8001222:	025b      	lsls	r3, r3, #9
 8001224:	429a      	cmp	r2, r3
 8001226:	d109      	bne.n	800123c <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 8001228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800122a:	4814      	ldr	r0, [pc, #80]	; (800127c <HAL_RCC_GetSysClockFreq+0xf8>)
 800122c:	f7fe ff6c 	bl	8000108 <__udivsi3>
 8001230:	0003      	movs	r3, r0
 8001232:	001a      	movs	r2, r3
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	4353      	muls	r3, r2
 8001238:	637b      	str	r3, [r7, #52]	; 0x34
 800123a:	e008      	b.n	800124e <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800123c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800123e:	480e      	ldr	r0, [pc, #56]	; (8001278 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001240:	f7fe ff62 	bl	8000108 <__udivsi3>
 8001244:	0003      	movs	r3, r0
 8001246:	001a      	movs	r2, r3
 8001248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124a:	4353      	muls	r3, r2
 800124c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
#endif
      }
      sysclockfreq = pllclk;
 800124e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001250:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001252:	e005      	b.n	8001260 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001254:	4b09      	ldr	r3, [pc, #36]	; (800127c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001256:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001258:	e002      	b.n	8001260 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800125a:	4b07      	ldr	r3, [pc, #28]	; (8001278 <HAL_RCC_GetSysClockFreq+0xf4>)
 800125c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800125e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001262:	0018      	movs	r0, r3
 8001264:	46bd      	mov	sp, r7
 8001266:	b00f      	add	sp, #60	; 0x3c
 8001268:	bd90      	pop	{r4, r7, pc}
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	08001630 	.word	0x08001630
 8001270:	08001640 	.word	0x08001640
 8001274:	40021000 	.word	0x40021000
 8001278:	007a1200 	.word	0x007a1200
 800127c:	02dc6c00 	.word	0x02dc6c00

08001280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001284:	4b02      	ldr	r3, [pc, #8]	; (8001290 <HAL_RCC_GetHCLKFreq+0x10>)
 8001286:	681b      	ldr	r3, [r3, #0]
}
 8001288:	0018      	movs	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	20000000 	.word	0x20000000

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001298:	f7fe ffc2 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129c:	f000 f812 	bl	80012c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a0:	f000 f87e 	bl	80013a0 <MX_GPIO_Init>
  MX_DAC_Init();
 80012a4:	f000 f84e 	bl	8001344 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <main+0x2c>)
 80012aa:	2100      	movs	r1, #0
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff f937 	bl	8000520 <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, 0x80);
 80012b2:	4803      	ldr	r0, [pc, #12]	; (80012c0 <main+0x2c>)
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	2208      	movs	r2, #8
 80012b8:	2100      	movs	r1, #0
 80012ba:	f7ff f8ce 	bl	800045a <HAL_DAC_SetValue>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012be:	e7fe      	b.n	80012be <main+0x2a>
 80012c0:	20000024 	.word	0x20000024

080012c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b093      	sub	sp, #76	; 0x4c
 80012c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ca:	2414      	movs	r4, #20
 80012cc:	193b      	adds	r3, r7, r4
 80012ce:	0018      	movs	r0, r3
 80012d0:	2334      	movs	r3, #52	; 0x34
 80012d2:	001a      	movs	r2, r3
 80012d4:	2100      	movs	r1, #0
 80012d6:	f000 f997 	bl	8001608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	0018      	movs	r0, r3
 80012de:	2310      	movs	r3, #16
 80012e0:	001a      	movs	r2, r3
 80012e2:	2100      	movs	r1, #0
 80012e4:	f000 f990 	bl	8001608 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e8:	0021      	movs	r1, r4
 80012ea:	187b      	adds	r3, r7, r1
 80012ec:	2202      	movs	r2, #2
 80012ee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f0:	187b      	adds	r3, r7, r1
 80012f2:	2201      	movs	r2, #1
 80012f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012f6:	187b      	adds	r3, r7, r1
 80012f8:	2210      	movs	r2, #16
 80012fa:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012fc:	187b      	adds	r3, r7, r1
 80012fe:	2200      	movs	r2, #0
 8001300:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001302:	187b      	adds	r3, r7, r1
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff fad3 	bl	80008b0 <HAL_RCC_OscConfig>
 800130a:	1e03      	subs	r3, r0, #0
 800130c:	d001      	beq.n	8001312 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800130e:	f000 f85f 	bl	80013d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2207      	movs	r2, #7
 8001316:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2200      	movs	r2, #0
 8001328:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2100      	movs	r1, #0
 800132e:	0018      	movs	r0, r3
 8001330:	f7ff fe1e 	bl	8000f70 <HAL_RCC_ClockConfig>
 8001334:	1e03      	subs	r3, r0, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001338:	f000 f84a 	bl	80013d0 <Error_Handler>
  }
}
 800133c:	46c0      	nop			; (mov r8, r8)
 800133e:	46bd      	mov	sp, r7
 8001340:	b013      	add	sp, #76	; 0x4c
 8001342:	bd90      	pop	{r4, r7, pc}

08001344 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800134a:	003b      	movs	r3, r7
 800134c:	0018      	movs	r0, r3
 800134e:	2308      	movs	r3, #8
 8001350:	001a      	movs	r2, r3
 8001352:	2100      	movs	r1, #0
 8001354:	f000 f958 	bl	8001608 <memset>
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <MX_DAC_Init+0x54>)
 800135a:	4a10      	ldr	r2, [pc, #64]	; (800139c <MX_DAC_Init+0x58>)
 800135c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MX_DAC_Init+0x54>)
 8001360:	0018      	movs	r0, r3
 8001362:	f7ff f857 	bl	8000414 <HAL_DAC_Init>
 8001366:	1e03      	subs	r3, r0, #0
 8001368:	d001      	beq.n	800136e <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 800136a:	f000 f831 	bl	80013d0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800136e:	003b      	movs	r3, r7
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001374:	003b      	movs	r3, r7
 8001376:	2200      	movs	r2, #0
 8001378:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800137a:	0039      	movs	r1, r7
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <MX_DAC_Init+0x54>)
 800137e:	2200      	movs	r2, #0
 8001380:	0018      	movs	r0, r3
 8001382:	f7ff f88d 	bl	80004a0 <HAL_DAC_ConfigChannel>
 8001386:	1e03      	subs	r3, r0, #0
 8001388:	d001      	beq.n	800138e <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 800138a:	f000 f821 	bl	80013d0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	b002      	add	sp, #8
 8001394:	bd80      	pop	{r7, pc}
 8001396:	46c0      	nop			; (mov r8, r8)
 8001398:	20000024 	.word	0x20000024
 800139c:	40007400 	.word	0x40007400

080013a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <MX_GPIO_Init+0x2c>)
 80013a8:	695a      	ldr	r2, [r3, #20]
 80013aa:	4b08      	ldr	r3, [pc, #32]	; (80013cc <MX_GPIO_Init+0x2c>)
 80013ac:	2180      	movs	r1, #128	; 0x80
 80013ae:	0289      	lsls	r1, r1, #10
 80013b0:	430a      	orrs	r2, r1
 80013b2:	615a      	str	r2, [r3, #20]
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <MX_GPIO_Init+0x2c>)
 80013b6:	695a      	ldr	r2, [r3, #20]
 80013b8:	2380      	movs	r3, #128	; 0x80
 80013ba:	029b      	lsls	r3, r3, #10
 80013bc:	4013      	ands	r3, r2
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]

}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	46bd      	mov	sp, r7
 80013c6:	b002      	add	sp, #8
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	40021000 	.word	0x40021000

080013d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013d4:	46c0      	nop			; (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013e2:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <HAL_MspInit+0x44>)
 80013e4:	699a      	ldr	r2, [r3, #24]
 80013e6:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <HAL_MspInit+0x44>)
 80013e8:	2101      	movs	r1, #1
 80013ea:	430a      	orrs	r2, r1
 80013ec:	619a      	str	r2, [r3, #24]
 80013ee:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <HAL_MspInit+0x44>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	2201      	movs	r2, #1
 80013f4:	4013      	ands	r3, r2
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013fa:	4b09      	ldr	r3, [pc, #36]	; (8001420 <HAL_MspInit+0x44>)
 80013fc:	69da      	ldr	r2, [r3, #28]
 80013fe:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_MspInit+0x44>)
 8001400:	2180      	movs	r1, #128	; 0x80
 8001402:	0549      	lsls	r1, r1, #21
 8001404:	430a      	orrs	r2, r1
 8001406:	61da      	str	r2, [r3, #28]
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <HAL_MspInit+0x44>)
 800140a:	69da      	ldr	r2, [r3, #28]
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	055b      	lsls	r3, r3, #21
 8001410:	4013      	ands	r3, r2
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	46bd      	mov	sp, r7
 800141a:	b002      	add	sp, #8
 800141c:	bd80      	pop	{r7, pc}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	40021000 	.word	0x40021000

08001424 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	; 0x28
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	2314      	movs	r3, #20
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	0018      	movs	r0, r3
 8001432:	2314      	movs	r3, #20
 8001434:	001a      	movs	r2, r3
 8001436:	2100      	movs	r1, #0
 8001438:	f000 f8e6 	bl	8001608 <memset>
  if(hdac->Instance==DAC)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a19      	ldr	r2, [pc, #100]	; (80014a8 <HAL_DAC_MspInit+0x84>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d12c      	bne.n	80014a0 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001446:	4b19      	ldr	r3, [pc, #100]	; (80014ac <HAL_DAC_MspInit+0x88>)
 8001448:	69da      	ldr	r2, [r3, #28]
 800144a:	4b18      	ldr	r3, [pc, #96]	; (80014ac <HAL_DAC_MspInit+0x88>)
 800144c:	2180      	movs	r1, #128	; 0x80
 800144e:	0589      	lsls	r1, r1, #22
 8001450:	430a      	orrs	r2, r1
 8001452:	61da      	str	r2, [r3, #28]
 8001454:	4b15      	ldr	r3, [pc, #84]	; (80014ac <HAL_DAC_MspInit+0x88>)
 8001456:	69da      	ldr	r2, [r3, #28]
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	059b      	lsls	r3, r3, #22
 800145c:	4013      	ands	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <HAL_DAC_MspInit+0x88>)
 8001464:	695a      	ldr	r2, [r3, #20]
 8001466:	4b11      	ldr	r3, [pc, #68]	; (80014ac <HAL_DAC_MspInit+0x88>)
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	0289      	lsls	r1, r1, #10
 800146c:	430a      	orrs	r2, r1
 800146e:	615a      	str	r2, [r3, #20]
 8001470:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <HAL_DAC_MspInit+0x88>)
 8001472:	695a      	ldr	r2, [r3, #20]
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	029b      	lsls	r3, r3, #10
 8001478:	4013      	ands	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800147e:	2114      	movs	r1, #20
 8001480:	187b      	adds	r3, r7, r1
 8001482:	2210      	movs	r2, #16
 8001484:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001486:	187b      	adds	r3, r7, r1
 8001488:	2203      	movs	r2, #3
 800148a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	187b      	adds	r3, r7, r1
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001492:	187a      	adds	r2, r7, r1
 8001494:	2390      	movs	r3, #144	; 0x90
 8001496:	05db      	lsls	r3, r3, #23
 8001498:	0011      	movs	r1, r2
 800149a:	0018      	movs	r0, r3
 800149c:	f7ff f88c 	bl	80005b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80014a0:	46c0      	nop			; (mov r8, r8)
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b00a      	add	sp, #40	; 0x28
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40007400 	.word	0x40007400
 80014ac:	40021000 	.word	0x40021000

080014b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014b4:	46c0      	nop			; (mov r8, r8)
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014be:	e7fe      	b.n	80014be <HardFault_Handler+0x4>

080014c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80014c4:	46c0      	nop			; (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ce:	46c0      	nop			; (mov r8, r8)
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d8:	f7fe fed2 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014dc:	46c0      	nop			; (mov r8, r8)
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80014e8:	4b1a      	ldr	r3, [pc, #104]	; (8001554 <SystemInit+0x70>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <SystemInit+0x70>)
 80014ee:	2101      	movs	r1, #1
 80014f0:	430a      	orrs	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 80014f4:	4b17      	ldr	r3, [pc, #92]	; (8001554 <SystemInit+0x70>)
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	4b16      	ldr	r3, [pc, #88]	; (8001554 <SystemInit+0x70>)
 80014fa:	4917      	ldr	r1, [pc, #92]	; (8001558 <SystemInit+0x74>)
 80014fc:	400a      	ands	r2, r1
 80014fe:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001500:	4b14      	ldr	r3, [pc, #80]	; (8001554 <SystemInit+0x70>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	4b13      	ldr	r3, [pc, #76]	; (8001554 <SystemInit+0x70>)
 8001506:	4915      	ldr	r1, [pc, #84]	; (800155c <SystemInit+0x78>)
 8001508:	400a      	ands	r2, r1
 800150a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800150c:	4b11      	ldr	r3, [pc, #68]	; (8001554 <SystemInit+0x70>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b10      	ldr	r3, [pc, #64]	; (8001554 <SystemInit+0x70>)
 8001512:	4913      	ldr	r1, [pc, #76]	; (8001560 <SystemInit+0x7c>)
 8001514:	400a      	ands	r2, r1
 8001516:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001518:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <SystemInit+0x70>)
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <SystemInit+0x70>)
 800151e:	4911      	ldr	r1, [pc, #68]	; (8001564 <SystemInit+0x80>)
 8001520:	400a      	ands	r2, r1
 8001522:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <SystemInit+0x70>)
 8001526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <SystemInit+0x70>)
 800152a:	210f      	movs	r1, #15
 800152c:	438a      	bics	r2, r1
 800152e:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <SystemInit+0x70>)
 8001532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001534:	4b07      	ldr	r3, [pc, #28]	; (8001554 <SystemInit+0x70>)
 8001536:	490c      	ldr	r1, [pc, #48]	; (8001568 <SystemInit+0x84>)
 8001538:	400a      	ands	r2, r1
 800153a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800153c:	4b05      	ldr	r3, [pc, #20]	; (8001554 <SystemInit+0x70>)
 800153e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001540:	4b04      	ldr	r3, [pc, #16]	; (8001554 <SystemInit+0x70>)
 8001542:	2101      	movs	r1, #1
 8001544:	438a      	bics	r2, r1
 8001546:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001548:	4b02      	ldr	r3, [pc, #8]	; (8001554 <SystemInit+0x70>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]

}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000
 8001558:	08ffb80c 	.word	0x08ffb80c
 800155c:	fef6ffff 	.word	0xfef6ffff
 8001560:	fffbffff 	.word	0xfffbffff
 8001564:	ffc0ffff 	.word	0xffc0ffff
 8001568:	fffcfe2c 	.word	0xfffcfe2c

0800156c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800156c:	480d      	ldr	r0, [pc, #52]	; (80015a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800156e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001570:	480d      	ldr	r0, [pc, #52]	; (80015a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001572:	490e      	ldr	r1, [pc, #56]	; (80015ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001574:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <LoopForever+0xe>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001578:	e002      	b.n	8001580 <LoopCopyDataInit>

0800157a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800157c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157e:	3304      	adds	r3, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001584:	d3f9      	bcc.n	800157a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001586:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001588:	4c0b      	ldr	r4, [pc, #44]	; (80015b8 <LoopForever+0x16>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800158c:	e001      	b.n	8001592 <LoopFillZerobss>

0800158e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001590:	3204      	adds	r2, #4

08001592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001594:	d3fb      	bcc.n	800158e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001596:	f7ff ffa5 	bl	80014e4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800159a:	f000 f811 	bl	80015c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800159e:	f7ff fe79 	bl	8001294 <main>

080015a2 <LoopForever>:

LoopForever:
    b LoopForever
 80015a2:	e7fe      	b.n	80015a2 <LoopForever>
  ldr   r0, =_estack
 80015a4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80015a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015ac:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80015b0:	08001668 	.word	0x08001668
  ldr r2, =_sbss
 80015b4:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80015b8:	20000038 	.word	0x20000038

080015bc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015bc:	e7fe      	b.n	80015bc <ADC1_COMP_IRQHandler>
	...

080015c0 <__libc_init_array>:
 80015c0:	b570      	push	{r4, r5, r6, lr}
 80015c2:	2600      	movs	r6, #0
 80015c4:	4d0c      	ldr	r5, [pc, #48]	; (80015f8 <__libc_init_array+0x38>)
 80015c6:	4c0d      	ldr	r4, [pc, #52]	; (80015fc <__libc_init_array+0x3c>)
 80015c8:	1b64      	subs	r4, r4, r5
 80015ca:	10a4      	asrs	r4, r4, #2
 80015cc:	42a6      	cmp	r6, r4
 80015ce:	d109      	bne.n	80015e4 <__libc_init_array+0x24>
 80015d0:	2600      	movs	r6, #0
 80015d2:	f000 f821 	bl	8001618 <_init>
 80015d6:	4d0a      	ldr	r5, [pc, #40]	; (8001600 <__libc_init_array+0x40>)
 80015d8:	4c0a      	ldr	r4, [pc, #40]	; (8001604 <__libc_init_array+0x44>)
 80015da:	1b64      	subs	r4, r4, r5
 80015dc:	10a4      	asrs	r4, r4, #2
 80015de:	42a6      	cmp	r6, r4
 80015e0:	d105      	bne.n	80015ee <__libc_init_array+0x2e>
 80015e2:	bd70      	pop	{r4, r5, r6, pc}
 80015e4:	00b3      	lsls	r3, r6, #2
 80015e6:	58eb      	ldr	r3, [r5, r3]
 80015e8:	4798      	blx	r3
 80015ea:	3601      	adds	r6, #1
 80015ec:	e7ee      	b.n	80015cc <__libc_init_array+0xc>
 80015ee:	00b3      	lsls	r3, r6, #2
 80015f0:	58eb      	ldr	r3, [r5, r3]
 80015f2:	4798      	blx	r3
 80015f4:	3601      	adds	r6, #1
 80015f6:	e7f2      	b.n	80015de <__libc_init_array+0x1e>
 80015f8:	08001660 	.word	0x08001660
 80015fc:	08001660 	.word	0x08001660
 8001600:	08001660 	.word	0x08001660
 8001604:	08001664 	.word	0x08001664

08001608 <memset>:
 8001608:	0003      	movs	r3, r0
 800160a:	1812      	adds	r2, r2, r0
 800160c:	4293      	cmp	r3, r2
 800160e:	d100      	bne.n	8001612 <memset+0xa>
 8001610:	4770      	bx	lr
 8001612:	7019      	strb	r1, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	e7f9      	b.n	800160c <memset+0x4>

08001618 <_init>:
 8001618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800161e:	bc08      	pop	{r3}
 8001620:	469e      	mov	lr, r3
 8001622:	4770      	bx	lr

08001624 <_fini>:
 8001624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800162a:	bc08      	pop	{r3}
 800162c:	469e      	mov	lr, r3
 800162e:	4770      	bx	lr
