{"vcs1":{"timestamp_begin":1678132064.153724110, "rt":0.41, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1678132064.617652223, "rt":0.39, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1678132065.051475643, "rt":0.19, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678132063.869842210}
{"VCS_COMP_START_TIME": 1678132063.869842210}
{"VCS_COMP_END_TIME": 1678132065.297819210}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338644}}
{"stitch_vcselab": {"peak_mem": 239040}}
