<html>
<head><meta charset="utf-8"><title>wasmtime / issue #7186 riscv64: Implement Remaining Vecto... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237186.20riscv64.3A.20Implement.20Remaining.20Vecto.2E.2E.2E.html">wasmtime / issue #7186 riscv64: Implement Remaining Vecto...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="395532652"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237186%20riscv64%3A%20Implement%20Remaining%20Vecto.../near/395532652" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237186.20riscv64.3A.20Implement.20Remaining.20Vecto.2E.2E.2E.html#395532652">(Oct 08 2023 at 11:28)</a>:</h4>
<p>afonso360 opened <a href="https://github.com/bytecodealliance/wasmtime/issues/7186">issue #7186</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a general issue for tracking the missing instructions from the RISC-V Vector extension. We have implemented most of them, however there are a couple of categories that are still missing</p>
<h2>Widening and Narrowing Operations</h2>
<ul>
<li>[x] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#117-vector-narrowing-integer-right-shift-instructions">Vector Narrowing Integer Right Shift Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1114-vector-widening-integer-multiply-add-instructions">Vector Widening Integer Multiply-Add Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#133-vector-widening-floating-point-addsubtract-instructions">Vector Widening Floating-Point Add/Subtract Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#135-vector-widening-floating-point-multiply">Vector Widening Floating-Point Multiply</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1318-widening-floating-pointinteger-type-convert-instructions">Widening Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1319-narrowing-floating-pointinteger-type-convert-instructions">Narrowing Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#137-vector-widening-floating-point-fused-multiply-add-instructions">Vector Widening Floating-Point Fused Multiply-Add Instructions</a></li>
</ul>
<p>I have Implemented <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a> in #6542 and #6555.</p>
<p>I have a branch that contains <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a> in <a href="https://github.com/afonso360/wasmtime/tree/riscv-simd-widening-mul">riscv-simd-widening-mul</a>, however before merging that I think it we should rework our approach towards these instructions.</p>
<p>Matching one of these instructions includes a lot of rules mostly due to how many combinations we can perform with <code>{s,u}widen_{low,high}</code>, so before adding any more instruction I think we need to add an extractor that can match all of these patterns.</p>
<p>As an example <code>vwmulsu.vv</code> requires 8 rules to match all combinations of <code>{s,u}widen_{low,high}</code>.</p>
<h2>Vector Multiple Register Move</h2>
<p>We have implemented <code>vmv1r.v</code> as our move instruction, this instruction moves one register into another. However we also have <code>vmv2r.v</code> / <code>vmv4r.v</code> / <code>vmv8r.v</code>. These instructions move n consecutive registers.</p>
<p>As an example, <code>vmv2r.v v10, v12</code> copies <code>v10=v12; v11=v13</code>.</p>
<p>These instructions have a constraint that the source and destination registers must be "aligned" to the number of the instruction.</p>
<p>So, <code>vmv2r.v v11, v15</code> would be an illegal instruction.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#166-whole-vector-register-move">Whole Vector Register Move</a></li>
</ul>
<h2>Vector Reduction Operations</h2>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#141-vector-single-width-integer-reduction-instructions">Vector Single-Width Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#142-vector-widening-integer-reduction-instructions">Vector Widening Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#143-vector-single-width-floating-point-reduction-instructions">Vector Single-Width Floating-Point Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#144-vector-widening-floating-point-reduction-instructions">Vector Widening Floating-Point Reduction Instructions</a></li>
</ul>
<p>I'm not entirely sure how we can best match these operations. We don't have the equivalent instructions in cranelift.</p>
<p>These instructions do a operation on an entire vector register, such as a sum and return a scalar value. We have two of these implemented <code>vredminu</code> and <code>vredmaxu</code>  that are used when lowering <code>vany_true</code> or <code>vall_true</code>.</p>
<h2>Special Load / Store Addressing Modes</h2>
<p>We currently implement <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#74-vector-unit-stride-instructions">Vector Unit-Stride Instructions</a> for all our Loads and Stores. These are fairly simple in that they load <code>vl</code> elements that are a fixed number of bits apart. These match the semantics of the <code>load</code> and <code>store</code> instructions in cranelift.</p>
<p>The remaining Addressing Modes might be beneficial, but I have no idea how we could match them. Some of these might not be that useful.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#75-vector-strided-instructions">Vector Strided Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#76-vector-indexed-instructions">Vector Indexed Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#77-unit-stride-fault-only-first-loads">Unit-stride Fault-Only-First Loads</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#78-vector-loadstore-segment-instructions">Vector Load/Store Segment Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#79-vector-loadstore-whole-register-instructions">Vector Load/Store Whole Register Instructions</a></li>
</ul>
<h2>Vector Integer Division</h2>
<p>We don't actually support vector <code>sdiv</code> / <code>udiv</code>, nevertheless RISC-V includes instructions for them in <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a>. I'm including this here mostly for completeness.</p>
</blockquote>



<a name="395532653"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237186%20riscv64%3A%20Implement%20Remaining%20Vecto.../near/395532653" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237186.20riscv64.3A.20Implement.20Remaining.20Vecto.2E.2E.2E.html#395532653">(Oct 08 2023 at 11:28)</a>:</h4>
<p><a href="https://github.com/afonso360">afonso360</a> added the cranelift:area:riscv64 label to <a href="https://github.com/bytecodealliance/wasmtime/issues/7186">Issue #7186</a>.</p>



<a name="395532689"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237186%20riscv64%3A%20Implement%20Remaining%20Vecto.../near/395532689" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237186.20riscv64.3A.20Implement.20Remaining.20Vecto.2E.2E.2E.html#395532689">(Oct 08 2023 at 11:28)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/issues/7186">issue #7186</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a general issue for tracking the missing instructions from the RISC-V Vector extension. We have implemented most of them, however there are a couple of categories that are still missing</p>
<h2>Widening and Narrowing Operations</h2>
<ul>
<li>[x] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#117-vector-narrowing-integer-right-shift-instructions">Vector Narrowing Integer Right Shift Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1114-vector-widening-integer-multiply-add-instructions">Vector Widening Integer Multiply-Add Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#133-vector-widening-floating-point-addsubtract-instructions">Vector Widening Floating-Point Add/Subtract Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#135-vector-widening-floating-point-multiply">Vector Widening Floating-Point Multiply</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1318-widening-floating-pointinteger-type-convert-instructions">Widening Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1319-narrowing-floating-pointinteger-type-convert-instructions">Narrowing Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#137-vector-widening-floating-point-fused-multiply-add-instructions">Vector Widening Floating-Point Fused Multiply-Add Instructions</a></li>
</ul>
<p>I have Implemented <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a> in #6542 and #6555.</p>
<p>I have a branch that contains <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a> in <a href="https://github.com/afonso360/wasmtime/tree/riscv-simd-widening-mul">riscv-simd-widening-mul</a>, however before merging that I think it we should rework our approach towards these instructions.</p>
<p>Matching one of these instructions includes a lot of rules mostly due to how many combinations we can perform with <code>{s,u}widen_{low,high}</code>, so before adding any more instruction I think we need to add an extractor that can match all of these patterns.</p>
<p>As an example <code>vwmulsu.vv</code> requires 8 rules to match all combinations of <code>{s,u}widen_{low,high}</code>.</p>
<h2>Vector Multiple Register Move</h2>
<p>We have implemented <code>vmv1r.v</code> as our move instruction, this instruction moves one register into another. However we also have <code>vmv2r.v</code> / <code>vmv4r.v</code> / <code>vmv8r.v</code>. These instructions move n consecutive registers.</p>
<p>As an example, <code>vmv2r.v v10, v12</code> copies <code>v10=v12; v11=v13</code>.</p>
<p>These instructions have a constraint that the source and destination registers must be "aligned" to the number of the instruction.</p>
<p>So, <code>vmv2r.v v11, v15</code> would be an illegal instruction.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#166-whole-vector-register-move">Whole Vector Register Move</a></li>
</ul>
<h2>Vector Reduction Operations</h2>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#141-vector-single-width-integer-reduction-instructions">Vector Single-Width Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#142-vector-widening-integer-reduction-instructions">Vector Widening Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#143-vector-single-width-floating-point-reduction-instructions">Vector Single-Width Floating-Point Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#144-vector-widening-floating-point-reduction-instructions">Vector Widening Floating-Point Reduction Instructions</a></li>
</ul>
<p>I'm not entirely sure how we can best match these operations. We don't have the equivalent instructions in cranelift.</p>
<p>These instructions do a operation on an entire vector register, such as a sum and return a scalar value. We have two of these implemented <code>vredminu</code> and <code>vredmaxu</code>  that are used when lowering <code>vany_true</code> or <code>vall_true</code>.</p>
<h2>Special Load / Store Addressing Modes</h2>
<p>We currently implement <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#74-vector-unit-stride-instructions">Vector Unit-Stride Instructions</a> for all our Loads and Stores. These are fairly simple in that they load <code>vl</code> elements that are a fixed number of bits apart. These match the semantics of the <code>load</code> and <code>store</code> instructions in cranelift.</p>
<p>The remaining Addressing Modes might be beneficial, but I have no idea how we could match them. Some of these might not be that useful.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#75-vector-strided-instructions">Vector Strided Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#76-vector-indexed-instructions">Vector Indexed Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#77-unit-stride-fault-only-first-loads">Unit-stride Fault-Only-First Loads</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#78-vector-loadstore-segment-instructions">Vector Load/Store Segment Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#79-vector-loadstore-whole-register-instructions">Vector Load/Store Whole Register Instructions</a></li>
</ul>
<h2>Vector Integer Division</h2>
<p>We don't actually support vector <code>sdiv</code> / <code>udiv</code>, nevertheless RISC-V includes instructions for them in <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a>. I'm including this here mostly for completeness.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a></li>
</ul>
</blockquote>



<a name="395532814"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237186%20riscv64%3A%20Implement%20Remaining%20Vecto.../near/395532814" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237186.20riscv64.3A.20Implement.20Remaining.20Vecto.2E.2E.2E.html#395532814">(Oct 08 2023 at 11:30)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/issues/7186">issue #7186</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a general issue for tracking the missing instructions from the RISC-V Vector extension. We have implemented most of them, however there are a couple of categories that are still missing</p>
<h2>Widening and Narrowing Operations</h2>
<ul>
<li>[x] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#117-vector-narrowing-integer-right-shift-instructions">Vector Narrowing Integer Right Shift Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1114-vector-widening-integer-multiply-add-instructions">Vector Widening Integer Multiply-Add Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#133-vector-widening-floating-point-addsubtract-instructions">Vector Widening Floating-Point Add/Subtract Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#135-vector-widening-floating-point-multiply">Vector Widening Floating-Point Multiply</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1318-widening-floating-pointinteger-type-convert-instructions">Widening Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1319-narrowing-floating-pointinteger-type-convert-instructions">Narrowing Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#137-vector-widening-floating-point-fused-multiply-add-instructions">Vector Widening Floating-Point Fused Multiply-Add Instructions</a></li>
</ul>
<p>I have Implemented <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a> in #6542 and #6555.</p>
<p>I have a branch that contains <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a> in <a href="https://github.com/afonso360/wasmtime/tree/riscv-simd-widening-mul">riscv-simd-widening-mul</a>, however before merging that I think it we should rework our approach towards these instructions.</p>
<p>Matching one of these instructions includes a lot of rules mostly due to how many combinations we can perform with <code>{s,u}widen_{low,high}</code>, so before adding any more instruction I think we need to add an extractor that can match all of these patterns.</p>
<p>As an example <code>vwmulsu.vv</code> requires 8 rules to match all combinations of <code>{s,u}widen_{low,high}</code>.</p>
<h2>Vector Multiple Register Move</h2>
<p>We have implemented <code>vmv1r.v</code> as our move instruction, this instruction moves one register into another. However we also have <code>vmv2r.v</code> / <code>vmv4r.v</code> / <code>vmv8r.v</code>. These instructions move n consecutive registers.</p>
<p>As an example, <code>vmv2r.v v10, v12</code> copies <code>v10=v12; v11=v13</code>.</p>
<p>These instructions have a constraint that the source and destination registers must be "aligned" to the number of the instruction. <code>vmv2r.v v11, v15</code> would be an illegal instruction.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#166-whole-vector-register-move">Whole Vector Register Move</a></li>
</ul>
<h2>Vector Reduction Operations</h2>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#141-vector-single-width-integer-reduction-instructions">Vector Single-Width Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#142-vector-widening-integer-reduction-instructions">Vector Widening Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#143-vector-single-width-floating-point-reduction-instructions">Vector Single-Width Floating-Point Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#144-vector-widening-floating-point-reduction-instructions">Vector Widening Floating-Point Reduction Instructions</a></li>
</ul>
<p>I'm not entirely sure how we can best match these operations. We don't have the equivalent instructions in cranelift.</p>
<p>These instructions do a operation on an entire vector register, such as a sum and return a scalar value. We have two of these implemented <code>vredminu</code> and <code>vredmaxu</code>  that are used when lowering <code>vany_true</code> or <code>vall_true</code>.</p>
<h2>Special Load / Store Addressing Modes</h2>
<p>We currently implement <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#74-vector-unit-stride-instructions">Vector Unit-Stride Instructions</a> for all our Loads and Stores. These are fairly simple in that they load <code>vl</code> elements that are a fixed number of bits apart. These match the semantics of the <code>load</code> and <code>store</code> instructions in cranelift.</p>
<p>The remaining Addressing Modes might be beneficial, but I have no idea how we could match them. Some of these might not be that useful.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#75-vector-strided-instructions">Vector Strided Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#76-vector-indexed-instructions">Vector Indexed Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#77-unit-stride-fault-only-first-loads">Unit-stride Fault-Only-First Loads</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#78-vector-loadstore-segment-instructions">Vector Load/Store Segment Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#79-vector-loadstore-whole-register-instructions">Vector Load/Store Whole Register Instructions</a></li>
</ul>
<h2>Vector Integer Division</h2>
<p>We don't actually support vector <code>sdiv</code> / <code>udiv</code>, nevertheless RISC-V includes instructions for them in <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a>. I'm including this here mostly for completeness.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a></li>
</ul>
</blockquote>



<a name="395538108"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237186%20riscv64%3A%20Implement%20Remaining%20Vecto.../near/395538108" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237186.20riscv64.3A.20Implement.20Remaining.20Vecto.2E.2E.2E.html#395538108">(Oct 08 2023 at 12:37)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/issues/7186">issue #7186</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p>This is a general issue for tracking the missing instructions from the RISC-V Vector extension. We have implemented most of them, however there are a couple of categories that are still missing</p>
<h2>Widening and Narrowing Operations</h2>
<ul>
<li>[x] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#117-vector-narrowing-integer-right-shift-instructions">Vector Narrowing Integer Right Shift Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1114-vector-widening-integer-multiply-add-instructions">Vector Widening Integer Multiply-Add Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#133-vector-widening-floating-point-addsubtract-instructions">Vector Widening Floating-Point Add/Subtract Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#135-vector-widening-floating-point-multiply">Vector Widening Floating-Point Multiply</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1318-widening-floating-pointinteger-type-convert-instructions">Widening Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1319-narrowing-floating-pointinteger-type-convert-instructions">Narrowing Floating-Point/Integer Type-Convert Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#137-vector-widening-floating-point-fused-multiply-add-instructions">Vector Widening Floating-Point Fused Multiply-Add Instructions</a></li>
</ul>
<p>I have Implemented <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#112-vector-widening-integer-addsubtract">Vector Widening Integer Add/Subtract</a> in #6542 and #6555.</p>
<p>I also have a branch that contains <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1112-vector-widening-integer-multiply-instructions">Vector Widening Integer Multiply Instructions</a> in <a href="https://github.com/afonso360/wasmtime/tree/riscv-simd-widening-mul">riscv-simd-widening-mul</a>, however before merging that I think it we should rework our approach towards these instructions.</p>
<p>Matching one of these instructions includes a lot of rules mostly due to how many combinations we can perform with <code>{s,u}widen_{low,high}</code>, so before adding any more instruction I think we need to add an extractor that can match all of these patterns.</p>
<p>As an example <code>vwmulsu.vv</code> requires 8 rules to match all combinations of <code>{s,u}widen_{low,high}</code>.</p>
<h2>Vector Multiple Register Move</h2>
<p>We have implemented <code>vmv1r.v</code> as our move instruction, this instruction moves one register into another. However we also have <code>vmv2r.v</code> / <code>vmv4r.v</code> / <code>vmv8r.v</code>. These instructions move n consecutive registers.</p>
<p>As an example, <code>vmv2r.v v10, v12</code> copies <code>v10=v12; v11=v13</code>.</p>
<p>These instructions have a constraint that the source and destination registers must be "aligned" to the number of the instruction. <code>vmv2r.v v11, v15</code> would be an illegal instruction.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#166-whole-vector-register-move">Whole Vector Register Move</a></li>
</ul>
<h2>Vector Reduction Operations</h2>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#141-vector-single-width-integer-reduction-instructions">Vector Single-Width Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#142-vector-widening-integer-reduction-instructions">Vector Widening Integer Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#143-vector-single-width-floating-point-reduction-instructions">Vector Single-Width Floating-Point Reduction Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#144-vector-widening-floating-point-reduction-instructions">Vector Widening Floating-Point Reduction Instructions</a></li>
</ul>
<p>I'm not entirely sure how we can best match these operations. We don't have the equivalent instructions in cranelift.</p>
<p>These instructions do a operation on an entire vector register, such as a sum and return a scalar value. We have two of these implemented <code>vredminu</code> and <code>vredmaxu</code>  that are used when lowering <code>vany_true</code> or <code>vall_true</code>.</p>
<h2>Special Load / Store Addressing Modes</h2>
<p>We currently implement <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#74-vector-unit-stride-instructions">Vector Unit-Stride Instructions</a> for all our Loads and Stores. These are fairly simple in that they load <code>vl</code> elements that are a fixed number of bits apart. These match the semantics of the <code>load</code> and <code>store</code> instructions in cranelift.</p>
<p>The remaining Addressing Modes might be beneficial, but I have no idea how we could match them. Some of these might not be that useful.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#75-vector-strided-instructions">Vector Strided Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#76-vector-indexed-instructions">Vector Indexed Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#77-unit-stride-fault-only-first-loads">Unit-stride Fault-Only-First Loads</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#78-vector-loadstore-segment-instructions">Vector Load/Store Segment Instructions</a></li>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#79-vector-loadstore-whole-register-instructions">Vector Load/Store Whole Register Instructions</a></li>
</ul>
<h2>Vector Integer Division</h2>
<p>We don't actually support vector <code>sdiv</code> / <code>udiv</code>, nevertheless RISC-V includes instructions for them in <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a>. I'm including this here mostly for completeness.</p>
<ul>
<li>[ ] <a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1111-vector-integer-divide-instructions">Vector Integer Divide Instructions</a></li>
</ul>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>