#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Sep 25 16:38:04 2019
# Process ID: 574382
# Current directory: /home/hantaoz3/cs233git/FPGALab0
# Command line: vivado
# Log file: /home/hantaoz3/cs233git/FPGALab0/vivado.log
# Journal file: /home/hantaoz3/cs233git/FPGALab0/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
open_project /home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/constrs_1/imports/src/Basys3_Master.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/constrs_1/imports/src/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6524.594 ; gain = 0.000 ; free physical = 9327 ; free virtual = 15942
[Wed Sep 25 16:56:20 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/.Xil/Vivado-574382-siebl-0224-16.ews.illinois.edu/dcp/tutorial.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/.Xil/Vivado-574382-siebl-0224-16.ews.illinois.edu/dcp/tutorial.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6579.961 ; gain = 0.000 ; free physical = 9307 ; free virtual = 15928
Restored from archive | CPU: 0.000000 secs | Memory: 0.022118 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6579.961 ; gain = 0.000 ; free physical = 9307 ; free virtual = 15928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'led[3]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'led[3]'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'led[3]'; it is not accessible from the fabric routing.
startgroup
set_property is_route_fixed 1 [get_nets {led_OBUF[1] }]
set_property is_bel_fixed 1 [get_cells {led_OBUF[1]_inst led_OBUF[1]_inst_i_1 }]
set_property is_loc_fixed 1 [get_cells {led_OBUF[1]_inst led_OBUF[1]_inst_i_1 }]
endgroup
startgroup
set_property is_route_fixed 0 [get_nets {led_OBUF[1] }]
set_property is_bel_fixed 0 [get_cells {led_OBUF[1]_inst led_OBUF[1]_inst_i_1 }]
set_property is_loc_fixed 1 [get_cells {led_OBUF[1]_inst led_OBUF[1]_inst_i_1 }]
endgroup
close_design
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/.Xil/Vivado-574382-siebl-0224-16.ews.illinois.edu/dcp/tutorial.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/.Xil/Vivado-574382-siebl-0224-16.ews.illinois.edu/dcp/tutorial.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6589.047 ; gain = 0.000 ; free physical = 9242 ; free virtual = 15864
Restored from archive | CPU: 0.010000 secs | Memory: 0.019661 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6589.047 ; gain = 0.000 ; free physical = 9242 ; free virtual = 15864
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing/tutorial_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6605.059 ; gain = 0.000 ; free physical = 9237 ; free virtual = 15858
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing/tutorial_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing/tutorial_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing/tutorial_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'tutorial_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing'
xvlog -m64 --relax -prj tutorial_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing/tutorial_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/sim_1/imports/src/tutorial_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tutorial_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /software/xilinx-2015/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 60f845510b064e559b4c197bbc003d19 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tutorial_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.tutorial_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tutorial_tb_time_impl.sdf", for root module "tutorial_tb/tut1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tutorial_tb_time_impl.sdf", for root module "tutorial_tb/tut1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.tutorial
Compiling module xil_defaultlib.tutorial_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tutorial_tb_time_impl

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing/xsim.dir/tutorial_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 25 17:07:34 2019...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "tutorial_tb_time_impl -key {Post-Implementation:sim_1:Timing:tutorial_tb} -tclbatch {tutorial_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tutorial_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
LED output matched at                  60
LED output matched at                 120
LED output matched at                 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tutorial_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6643.281 ; gain = 54.234 ; free physical = 9202 ; free virtual = 15825
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run impl_1
launch_runs impl_1
[Wed Sep 25 17:26:42 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/.Xil/Vivado-574382-siebl-0224-16.ews.illinois.edu/dcp/tutorial.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/.Xil/Vivado-574382-siebl-0224-16.ews.illinois.edu/dcp/tutorial.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6662.395 ; gain = 0.000 ; free physical = 9170 ; free virtual = 15796
Restored from archive | CPU: 0.020000 secs | Memory: 0.019661 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6662.395 ; gain = 0.000 ; free physical = 9170 ; free virtual = 15796
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: tutorial
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:08 ; elapsed = 00:58:31 . Memory (MB): peak = 6682.770 ; gain = 5750.391 ; free physical = 9138 ; free virtual = 15763
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tutorial' [/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/sources_1/imports/src/tutorial.v:7]
INFO: [Synth 8-256] done synthesizing module 'tutorial' (1#1) [/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/sources_1/imports/src/tutorial.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:09 ; elapsed = 00:58:32 . Memory (MB): peak = 6712.035 ; gain = 5779.656 ; free physical = 9108 ; free virtual = 15732
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:09 ; elapsed = 00:58:32 . Memory (MB): peak = 6712.035 ; gain = 5779.656 ; free physical = 9107 ; free virtual = 15732
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/constrs_1/imports/src/Basys3_Master.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.srcs/constrs_1/imports/src/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:12 ; elapsed = 00:58:34 . Memory (MB): peak = 6866.035 ; gain = 5933.656 ; free physical = 9017 ; free virtual = 15641
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6866.035 ; gain = 200.254 ; free physical = 9017 ; free virtual = 15641
current_design impl_1
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 25 17:41:09 2019] Launched impl_1...
Run output will be captured here: /home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737495A
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.runs/impl_1/tutorial.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/hantaoz3/cs233git/FPGALab0/tutorial/tutorial.runs/impl_1/tutorial.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737495A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 17:44:31 2019...
