$date
	Mon Aug 18 10:15:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex $end
$scope module ex1 $end
$var wire 1 ! a0 $end
$var wire 1 " a1 $end
$var wire 1 # b0 $end
$var wire 1 $ b1 $end
$var wire 1 % p0 $end
$var wire 1 & s3 $end
$var wire 1 ' p3 $end
$var wire 1 ( p2 $end
$var wire 1 ) p1 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module ha1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 + carry $end
$var wire 1 ) sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 % a $end
$var wire 1 + b $end
$var wire 1 * carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module ha3 $end
$var wire 1 . a $end
$var wire 1 ) b $end
$var wire 1 ' carry $end
$var wire 1 & sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1$
#40
0$
1#
#60
1$
#80
0$
0#
1"
#100
1&
1.
1$
#120
1)
0.
1-
0$
1#
#140
0&
1'
1.
1$
#160
0)
0&
0'
0-
0.
0$
0#
0"
1!
#180
1&
1)
1,
1$
#200
0&
0)
1(
0,
1%
0$
1#
#220
1&
1)
1,
1$
#240
0&
0)
0(
0,
0%
0$
0#
1"
#260
1'
1)
0&
1,
1.
1$
#280
1&
0'
1(
0,
0.
1%
1-
0$
1#
#300
0(
1*
0)
1+
1&
0'
1,
1.
1$
#320
