# do SRwPL_8bit.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ShiftRight1_16bit
# 
# Top level modules:
# 	ShiftRight1_16bit
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ShiftRight1_16bit_vlg_sample_tst
# -- Compiling module ShiftRight1_16bit_vlg_check_tst
# -- Compiling module ShiftRight1_16bit_vlg_vec_tst
# 
# Top level modules:
# 	ShiftRight1_16bit_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.ShiftRight1_16bit_vlg_vec_tst 
# Loading work.ShiftRight1_16bit_vlg_vec_tst
# Loading work.ShiftRight1_16bit
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading work.ShiftRight1_16bit_vlg_sample_tst
# Loading work.ShiftRight1_16bit_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Simulation passed !
# ** Note: $finish    : SRwPL_8bit.vt(417)
#    Time: 1 us  Iteration: 0  Instance: /ShiftRight1_16bit_vlg_vec_tst/tb_out
