

================================================================
== Vivado HLS Report for 'MotorCtrl'
================================================================
* Date:           Wed May 27 11:02:56 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        MotorControl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      3.91|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    4|    1|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |                                        |                              |  Latency  |  Interval | Pipeline|
        |                Instance                |            Module            | min | max | min | max |   Type  |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |grp_MotorCtrl_clockDividerThread_fu_90  |MotorCtrl_clockDividerThread  |    3|    3|    3|    3|   none  |
        |grp_MotorCtrl_pwmThread_fu_120          |MotorCtrl_pwmThread           |    3|    3|    3|    3|   none  |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      7|    152|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     47|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     54|    152|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+---+-----+
    |                Instance                |            Module            | BRAM_18K| DSP48E| FF| LUT |
    +----------------------------------------+------------------------------+---------+-------+---+-----+
    |grp_MotorCtrl_clockDividerThread_fu_90  |MotorCtrl_clockDividerThread  |        0|      0|  4|  106|
    |grp_MotorCtrl_pwmThread_fu_120          |MotorCtrl_pwmThread           |        0|      0|  3|   46|
    +----------------------------------------+------------------------------+---------+-------+---+-----+
    |Total                                   |                              |        0|      0|  7|  152|
    +----------------------------------------+------------------------------+---------+-------+---+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |DIR1                      |   1|   0|    1|          0|
    |DIR2                      |   1|   0|    1|          0|
    |EN1                       |   1|   0|    1|          0|
    |EN2                       |   1|   0|    1|          0|
    |MotorCtrl_dividerCount_V  |  32|   0|   32|          0|
    |MotorCtrl_pwmClock_V      |   1|   0|    1|          0|
    |MotorCtrl_pwmCount_V      |  10|   0|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  47|   0|   47|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|clk        |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl | return value |
|reset      |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl | return value |
|pwmR       |  in |   10|   ap_none  |         pwmR         |    pointer   |
|pwmL       |  in |   10|   ap_none  |         pwmL         |    pointer   |
|Direction  |  in |    1|   ap_none  |       Direction      |    pointer   |
|EN1        | out |    1|   ap_vld   |          EN1         |    pointer   |
|EN2        | out |    1|   ap_vld   |          EN2         |    pointer   |
|DIR1       | out |    1|   ap_vld   |         DIR1         |    pointer   |
|DIR2       | out |    1|   ap_vld   |         DIR2         |    pointer   |
+-----------+-----+-----+------------+----------------------+--------------+

