<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\impl\gwsynthesis\prelude.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 18 05:37:43 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>58</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>83</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>191.185(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.769</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.196</td>
</tr>
<tr>
<td>2</td>
<td>4.769</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.196</td>
</tr>
<tr>
<td>3</td>
<td>4.790</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.175</td>
</tr>
<tr>
<td>4</td>
<td>4.962</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.003</td>
</tr>
<tr>
<td>5</td>
<td>4.967</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.998</td>
</tr>
<tr>
<td>6</td>
<td>5.209</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.756</td>
</tr>
<tr>
<td>7</td>
<td>5.209</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.756</td>
</tr>
<tr>
<td>8</td>
<td>5.375</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/pc_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.590</td>
</tr>
<tr>
<td>9</td>
<td>5.711</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.254</td>
</tr>
<tr>
<td>10</td>
<td>5.720</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.245</td>
</tr>
<tr>
<td>11</td>
<td>5.729</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.236</td>
</tr>
<tr>
<td>12</td>
<td>5.842</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s92/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.123</td>
</tr>
<tr>
<td>13</td>
<td>5.954</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.012</td>
</tr>
<tr>
<td>14</td>
<td>5.954</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.012</td>
</tr>
<tr>
<td>15</td>
<td>5.963</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.002</td>
</tr>
<tr>
<td>16</td>
<td>5.963</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.002</td>
</tr>
<tr>
<td>17</td>
<td>5.963</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.002</td>
</tr>
<tr>
<td>18</td>
<td>6.361</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s86/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.604</td>
</tr>
<tr>
<td>19</td>
<td>6.463</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s33/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.502</td>
</tr>
<tr>
<td>20</td>
<td>6.532</td>
<td>prelude/pc_2_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s27/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.433</td>
</tr>
<tr>
<td>21</td>
<td>6.961</td>
<td>prelude/pc_4_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.004</td>
</tr>
<tr>
<td>22</td>
<td>6.961</td>
<td>prelude/pc_4_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.004</td>
</tr>
<tr>
<td>23</td>
<td>6.970</td>
<td>prelude/pc_4_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.995</td>
</tr>
<tr>
<td>24</td>
<td>7.149</td>
<td>prelude/pc_1_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.816</td>
</tr>
<tr>
<td>25</td>
<td>7.202</td>
<td>prelude/pc_4_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.763</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.430</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/pc_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>2</td>
<td>0.825</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>3</td>
<td>0.838</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.848</td>
</tr>
<tr>
<td>4</td>
<td>0.892</td>
<td>prelude/registers/register_file[0]_ER_init_s/Q</td>
<td>prelude/registers/register_file[0]_ER_init_s/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.903</td>
</tr>
<tr>
<td>5</td>
<td>0.906</td>
<td>prelude/pc_6_s0/Q</td>
<td>prelude/pc_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.917</td>
</tr>
<tr>
<td>6</td>
<td>0.934</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>7</td>
<td>0.947</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>8</td>
<td>0.950</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s31/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.961</td>
</tr>
<tr>
<td>9</td>
<td>0.955</td>
<td>prelude/registers/register_file[0]_ER_init_s5/Q</td>
<td>prelude/registers/register_file[0]_ER_init_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.966</td>
</tr>
<tr>
<td>10</td>
<td>0.963</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.973</td>
</tr>
<tr>
<td>11</td>
<td>0.989</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/pc_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.000</td>
</tr>
<tr>
<td>12</td>
<td>1.032</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/pc_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.043</td>
</tr>
<tr>
<td>13</td>
<td>1.033</td>
<td>prelude/pc_4_s0/Q</td>
<td>prelude/pc_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.044</td>
</tr>
<tr>
<td>14</td>
<td>1.037</td>
<td>prelude/pc_5_s0/Q</td>
<td>prelude/pc_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.048</td>
</tr>
<tr>
<td>15</td>
<td>1.070</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.080</td>
</tr>
<tr>
<td>16</td>
<td>1.072</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.082</td>
</tr>
<tr>
<td>17</td>
<td>1.072</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.082</td>
</tr>
<tr>
<td>18</td>
<td>1.125</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s90/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.136</td>
</tr>
<tr>
<td>19</td>
<td>1.204</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/pc_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.215</td>
</tr>
<tr>
<td>20</td>
<td>1.204</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/pc_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.215</td>
</tr>
<tr>
<td>21</td>
<td>1.262</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.272</td>
</tr>
<tr>
<td>22</td>
<td>1.262</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.272</td>
</tr>
<tr>
<td>23</td>
<td>1.262</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.272</td>
</tr>
<tr>
<td>24</td>
<td>1.329</td>
<td>prelude/pc_0_s0/Q</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.340</td>
</tr>
<tr>
<td>25</td>
<td>1.384</td>
<td>prelude/pc_7_s0/Q</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.394</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[0]_ER_CL_s90</td>
</tr>
<tr>
<td>6</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[0]_ER_CL_s86</td>
</tr>
<tr>
<td>7</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[0]_ER_init_s1</td>
</tr>
<tr>
<td>9</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
<tr>
<td>10</td>
<td>0.972</td>
<td>1.972</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.919</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/RAD[1]</td>
</tr>
<tr>
<td>11.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/DO[3]</td>
</tr>
<tr>
<td>12.097</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/n95_s1/I1</td>
</tr>
<tr>
<td>12.667</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">prelude/n95_s1/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.095, 40.323%; route: 2.869, 55.212%; tC2Q: 0.232, 4.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.919</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/RAD[1]</td>
</tr>
<tr>
<td>11.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/DO[0]</td>
</tr>
<tr>
<td>12.097</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/n98_s1/I1</td>
</tr>
<tr>
<td>12.667</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/n98_s1/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.095, 40.323%; route: 2.869, 55.212%; tC2Q: 0.232, 4.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.919</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/RAD[1]</td>
</tr>
<tr>
<td>11.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/DO[2]</td>
</tr>
<tr>
<td>12.097</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/n96_s1/I1</td>
</tr>
<tr>
<td>12.646</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/n96_s1/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/pc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 40.081%; route: 2.869, 55.436%; tC2Q: 0.232, 4.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.743</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>11.260</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C24</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/DO[3]</td>
</tr>
<tr>
<td>11.925</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>prelude/n99_s1/I1</td>
</tr>
<tr>
<td>12.474</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">prelude/n99_s1/F</td>
</tr>
<tr>
<td>12.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>prelude/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 41.454%; route: 2.697, 53.909%; tC2Q: 0.232, 4.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.919</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/RAD[1]</td>
</tr>
<tr>
<td>11.436</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/DO[1]</td>
</tr>
<tr>
<td>12.098</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/n97_s1/I1</td>
</tr>
<tr>
<td>12.469</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">prelude/n97_s1/F</td>
</tr>
<tr>
<td>12.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/pc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 37.936%; route: 2.870, 57.422%; tC2Q: 0.232, 4.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.743</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>11.260</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C24</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/DO[1]</td>
</tr>
<tr>
<td>11.678</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/n101_s1/I1</td>
</tr>
<tr>
<td>12.227</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" background: #97FFFF;">prelude/n101_s1/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/pc_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/pc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.610%; route: 2.450, 51.512%; tC2Q: 0.232, 4.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.743</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/RAD[1]</td>
</tr>
<tr>
<td>11.260</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C24</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>11.678</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/n100_s1/I1</td>
</tr>
<tr>
<td>12.227</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">prelude/n100_s1/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 43.610%; route: 2.450, 51.512%; tC2Q: 0.232, 4.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.555</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>prelude/n66_s17/I1</td>
</tr>
<tr>
<td>10.008</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s17/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s115/S0</td>
</tr>
<tr>
<td>10.431</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[1][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s115/O</td>
</tr>
<tr>
<td>10.609</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[2][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s20/I0</td>
</tr>
<tr>
<td>10.980</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R25C30[2][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s20/F</td>
</tr>
<tr>
<td>11.512</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/n102_s2/I1</td>
</tr>
<tr>
<td>12.061</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">prelude/n102_s2/F</td>
</tr>
<tr>
<td>12.061</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.197, 47.867%; route: 2.161, 47.078%; tC2Q: 0.232, 5.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/decoder/dst_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s0/F</td>
</tr>
<tr>
<td>11.725</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 35.846%; route: 2.497, 58.700%; tC2Q: 0.232, 5.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I2</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 35.925%; route: 2.488, 58.610%; tC2Q: 0.232, 5.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/decoder/dst_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s0/F</td>
</tr>
<tr>
<td>11.707</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 36.000%; route: 2.479, 58.524%; tC2Q: 0.232, 5.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s92</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s125/I1</td>
</tr>
<tr>
<td>11.266</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C25[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s125/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s92/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s92/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s92</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 37.765%; route: 2.334, 56.608%; tC2Q: 0.232, 5.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/decoder/dst_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s0/F</td>
</tr>
<tr>
<td>11.483</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 38.015%; route: 2.255, 56.201%; tC2Q: 0.232, 5.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>prelude/decoder/dst_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_0_s0/F</td>
</tr>
<tr>
<td>11.483</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 38.015%; route: 2.255, 56.201%; tC2Q: 0.232, 5.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I2</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 38.104%; route: 2.245, 56.099%; tC2Q: 0.232, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I2</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 38.104%; route: 2.245, 56.099%; tC2Q: 0.232, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.534</td>
<td>0.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I2</td>
</tr>
<tr>
<td>11.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.525, 38.104%; route: 2.245, 56.099%; tC2Q: 0.232, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s86</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s126/I2</td>
</tr>
<tr>
<td>10.025</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s126/F</td>
</tr>
<tr>
<td>10.198</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s123/I0</td>
</tr>
<tr>
<td>10.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s123/F</td>
</tr>
<tr>
<td>11.075</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s86/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s86/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s86</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 43.450%; route: 1.806, 50.113%; tC2Q: 0.232, 6.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][B]</td>
<td>prelude/n66_s13/I1</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R25C30[3][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s13/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s122/I1</td>
</tr>
<tr>
<td>10.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s122/F</td>
</tr>
<tr>
<td>10.973</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s33/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s33/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 44.457%; route: 1.713, 48.919%; tC2Q: 0.232, 6.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s27</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/Q</td>
</tr>
<tr>
<td>8.151</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td>prelude/n66_s14/I0</td>
</tr>
<tr>
<td>8.706</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">prelude/n66_s14/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s126/I2</td>
</tr>
<tr>
<td>10.016</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s126/F</td>
</tr>
<tr>
<td>10.433</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s119/I1</td>
</tr>
<tr>
<td>10.760</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s119/F</td>
</tr>
<tr>
<td>10.904</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s27/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s27/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s27</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.335, 38.885%; route: 1.866, 54.357%; tC2Q: 0.232, 6.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/Q</td>
</tr>
<tr>
<td>8.110</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I0</td>
</tr>
<tr>
<td>8.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>9.014</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>9.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.489</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 45.907%; route: 1.393, 46.370%; tC2Q: 0.232, 7.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/Q</td>
</tr>
<tr>
<td>8.110</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I0</td>
</tr>
<tr>
<td>8.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>9.014</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>9.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.489</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>10.475</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 45.907%; route: 1.393, 46.370%; tC2Q: 0.232, 7.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/Q</td>
</tr>
<tr>
<td>8.110</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I0</td>
</tr>
<tr>
<td>8.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>9.014</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>9.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.489</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I0</td>
</tr>
<tr>
<td>10.044</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>10.466</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 46.046%; route: 1.384, 46.208%; tC2Q: 0.232, 7.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/pc_1_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_1_s0/Q</td>
</tr>
<tr>
<td>8.420</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s127/I0</td>
</tr>
<tr>
<td>8.990</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[1][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s127/F</td>
</tr>
<tr>
<td>8.991</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s120/I2</td>
</tr>
<tr>
<td>9.561</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s120/F</td>
</tr>
<tr>
<td>10.287</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s29/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 40.481%; route: 1.444, 51.281%; tC2Q: 0.232, 8.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>7.703</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/Q</td>
</tr>
<tr>
<td>8.110</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I0</td>
</tr>
<tr>
<td>8.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>9.014</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>prelude/decoder/src_a_Z_2_s1/I3</td>
</tr>
<tr>
<td>9.467</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/src_a_Z_2_s1/F</td>
</tr>
<tr>
<td>9.489</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I0</td>
</tr>
<tr>
<td>10.059</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>10.234</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>17.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>17.436</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 50.451%; route: 1.137, 41.153%; tC2Q: 0.232, 8.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 56.616%; route: 3.241, 43.384%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.527</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/n102_s2/I3</td>
</tr>
<tr>
<td>5.759</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">prelude/n102_s2/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.153</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.127%; route: 0.399, 47.815%; tC2Q: 0.201, 24.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.165</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 27.717%; route: 0.412, 48.576%; tC2Q: 0.201, 23.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s/Q</td>
</tr>
<tr>
<td>5.635</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s19/I0</td>
</tr>
<tr>
<td>5.867</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C32[0][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s19/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.701%; route: 0.470, 52.032%; tC2Q: 0.201, 22.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][A]</td>
<td>prelude/next_pc_6_s/I1</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" background: #97FFFF;">prelude/next_pc_6_s/SUM</td>
</tr>
<tr>
<td>6.002</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/n96_s1/I2</td>
</tr>
<tr>
<td>6.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">prelude/n96_s1/F</td>
</tr>
<tr>
<td>6.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>prelude/pc_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 50.943%; route: 0.248, 27.022%; tC2Q: 0.202, 22.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I2</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I3</td>
</tr>
<tr>
<td>6.132</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.261</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 49.492%; route: 0.276, 29.206%; tC2Q: 0.201, 21.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.275</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.543%; route: 0.521, 54.464%; tC2Q: 0.201, 20.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.915</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s121/I0</td>
</tr>
<tr>
<td>6.150</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C29[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s121/F</td>
</tr>
<tr>
<td>6.279</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s31/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s31/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.449%; route: 0.524, 54.535%; tC2Q: 0.202, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/registers/register_file[0]_ER_init_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_init_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s5/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C30[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s5/Q</td>
</tr>
<tr>
<td>5.640</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>prelude/registers/register_file[0]_ER_init_s21/I1</td>
</tr>
<tr>
<td>5.930</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_init_s21/F</td>
</tr>
<tr>
<td>6.283</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[2][A]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_init_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s3/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[2][A]</td>
<td>prelude/registers/register_file[0]_ER_init_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 30.033%; route: 0.475, 49.151%; tC2Q: 0.201, 20.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.161%; route: 0.537, 55.174%; tC2Q: 0.201, 20.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>prelude/n99_s1/I3</td>
</tr>
<tr>
<td>6.317</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">prelude/n99_s1/F</td>
</tr>
<tr>
<td>6.317</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>prelude/pc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 52.525%; route: 0.274, 27.365%; tC2Q: 0.201, 20.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][B]</td>
<td>prelude/next_pc_7_s/I1</td>
</tr>
<tr>
<td>5.879</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" background: #97FFFF;">prelude/next_pc_7_s/SUM</td>
</tr>
<tr>
<td>6.128</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/n95_s1/I2</td>
</tr>
<tr>
<td>6.360</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">prelude/n95_s1/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 44.788%; route: 0.374, 35.839%; tC2Q: 0.202, 19.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/Q</td>
</tr>
<tr>
<td>5.775</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C27[2][A]</td>
<td>prelude/next_pc_4_s/I1</td>
</tr>
<tr>
<td>6.007</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/next_pc_4_s/SUM</td>
</tr>
<tr>
<td>6.129</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/n98_s1/I2</td>
</tr>
<tr>
<td>6.361</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">prelude/n98_s1/F</td>
</tr>
<tr>
<td>6.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" font-weight:bold;">prelude/pc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 44.465%; route: 0.378, 36.177%; tC2Q: 0.202, 19.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_5_s0/Q</td>
</tr>
<tr>
<td>5.647</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C27[2][B]</td>
<td>prelude/next_pc_5_s/I1</td>
</tr>
<tr>
<td>5.879</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">prelude/next_pc_5_s/SUM</td>
</tr>
<tr>
<td>6.001</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/n97_s1/I2</td>
</tr>
<tr>
<td>6.365</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" background: #97FFFF;">prelude/n97_s1/F</td>
</tr>
<tr>
<td>6.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>prelude/pc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 56.893%; route: 0.251, 23.920%; tC2Q: 0.201, 19.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I2</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I3</td>
</tr>
<tr>
<td>6.135</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 43.502%; route: 0.409, 37.894%; tC2Q: 0.201, 18.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I2</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I3</td>
</tr>
<tr>
<td>6.135</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.399</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 43.455%; route: 0.411, 37.961%; tC2Q: 0.201, 18.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s128/I2</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s128/F</td>
</tr>
<tr>
<td>5.900</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>prelude/decoder/dst_Z_2_s1/I3</td>
</tr>
<tr>
<td>6.135</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_2_s1/F</td>
</tr>
<tr>
<td>6.399</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.470, 43.455%; route: 0.411, 37.961%; tC2Q: 0.201, 18.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s90</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I3</td>
</tr>
<tr>
<td>5.954</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s124/I0</td>
</tr>
<tr>
<td>6.326</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s124/F</td>
</tr>
<tr>
<td>6.454</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s90/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s90/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s90</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 47.966%; route: 0.390, 34.344%; tC2Q: 0.201, 17.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.168</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/n101_s1/I3</td>
</tr>
<tr>
<td>6.532</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" background: #97FFFF;">prelude/n101_s1/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td style=" font-weight:bold;">prelude/pc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/pc_1_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][B]</td>
<td>prelude/pc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 49.306%; route: 0.415, 34.148%; tC2Q: 0.201, 16.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/pc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.662</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td>prelude/n71_s10/I1</td>
</tr>
<tr>
<td>5.897</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">prelude/n71_s10/F</td>
</tr>
<tr>
<td>6.168</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/n100_s1/I3</td>
</tr>
<tr>
<td>6.532</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">prelude/n100_s1/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>prelude/pc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 49.306%; route: 0.415, 34.148%; tC2Q: 0.201, 16.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I3</td>
</tr>
<tr>
<td>5.954</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I0</td>
</tr>
<tr>
<td>6.326</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>6.589</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 42.847%; route: 0.526, 41.350%; tC2Q: 0.201, 15.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I3</td>
</tr>
<tr>
<td>5.954</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I0</td>
</tr>
<tr>
<td>6.326</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>6.589</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 42.847%; route: 0.526, 41.350%; tC2Q: 0.201, 15.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I3</td>
</tr>
<tr>
<td>5.954</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I0</td>
</tr>
<tr>
<td>6.326</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>6.589</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 42.847%; route: 0.526, 41.350%; tC2Q: 0.201, 15.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
<tr>
<td>5.519</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">prelude/pc_0_s0/Q</td>
</tr>
<tr>
<td>5.915</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>prelude/registers/register_file[0]_ER_CL_s120/I1</td>
</tr>
<tr>
<td>6.150</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">prelude/registers/register_file[0]_ER_CL_s120/F</td>
</tr>
<tr>
<td>6.657</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_ER_CL_s29/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s29/CLK</td>
</tr>
<tr>
<td>5.328</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>prelude/registers/register_file[0]_ER_CL_s29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.542%; route: 0.903, 67.379%; tC2Q: 0.202, 15.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>prelude/pc_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
<tr>
<td>5.518</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">prelude/pc_7_s0/Q</td>
</tr>
<tr>
<td>5.644</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>prelude/n66_s16/I3</td>
</tr>
<tr>
<td>5.954</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">prelude/n66_s16/F</td>
</tr>
<tr>
<td>6.091</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>prelude/decoder/dst_Z_1_s1/I0</td>
</tr>
<tr>
<td>6.326</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">prelude/decoder/dst_Z_1_s1/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td style=" font-weight:bold;">prelude/registers/register_file[0]_register_file[0]_0_0_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.317</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>5.327</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24</td>
<td>prelude/registers/register_file[0]_register_file[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.545, 39.097%; route: 0.648, 46.483%; tC2Q: 0.201, 14.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 58.796%; route: 2.191, 41.204%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[0]_ER_CL_s90</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[0]_ER_CL_s90/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[0]_ER_CL_s90/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[0]_ER_CL_s86</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[0]_ER_CL_s86/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[0]_ER_CL_s86/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[0]_ER_init_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[0]_ER_init_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[0]_ER_init_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/registers/register_file[0]_ER_init_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/registers/register_file[0]_ER_init_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/registers/register_file[0]_ER_init_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>prelude/pc_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.471</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.443</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>prelude/pc_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>23</td>
<td>clk_d</td>
<td>4.769</td>
<td>3.468</td>
</tr>
<tr>
<td>16</td>
<td>n66_21</td>
<td>5.259</td>
<td>0.693</td>
</tr>
<tr>
<td>16</td>
<td>register_file[0]_ER_init</td>
<td>5.043</td>
<td>0.843</td>
</tr>
<tr>
<td>14</td>
<td>n66</td>
<td>4.769</td>
<td>0.904</td>
</tr>
<tr>
<td>13</td>
<td>n71_14</td>
<td>6.899</td>
<td>0.662</td>
</tr>
<tr>
<td>13</td>
<td>leds[0]</td>
<td>5.816</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>src_a_Z_2_4</td>
<td>6.961</td>
<td>0.467</td>
</tr>
<tr>
<td>8</td>
<td>leds[1]</td>
<td>4.926</td>
<td>0.771</td>
</tr>
<tr>
<td>7</td>
<td>leds[2]</td>
<td>4.769</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>leds[3]</td>
<td>5.022</td>
<td>0.665</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C26</td>
<td>55.56%</td>
</tr>
<tr>
<td>R25C32</td>
<td>54.17%</td>
</tr>
<tr>
<td>R25C27</td>
<td>52.78%</td>
</tr>
<tr>
<td>R25C29</td>
<td>52.78%</td>
</tr>
<tr>
<td>R27C24</td>
<td>50.00%</td>
</tr>
<tr>
<td>R25C26</td>
<td>47.22%</td>
</tr>
<tr>
<td>R27C25</td>
<td>43.06%</td>
</tr>
<tr>
<td>R25C25</td>
<td>41.67%</td>
</tr>
<tr>
<td>R25C24</td>
<td>38.89%</td>
</tr>
<tr>
<td>R25C30</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
