version: 0.3
classes:
  - name: memory_controller
    attributes:
      technology: must_specify
      memory_type: must_specify
      response_latency: must_specify
      size: must_specify
      page_size: must_specify
      burst_length: must_specify
      port: must_specify
      bus_width: must_specify
      block_size: must_specify
      ranks_per_channel: 2
      banks_per_rank: 8
    actions:
      - name: read_access
      - name: write_access
  - name: coherentxbar
    attributes:
      response_latency: must_specify
      protocol_response_latency: must_specify
      width: must_specify
    actions: # TODO still need to work out details for coherentxbar
      - name: transfer_random
      - name: transfer_repeated
      - name: idle
  - name: decode
    attributes:
      instr_buffer_size: must_specify
      instr_width: must_specify
      cycle_delay: must_specify
    # need to add actions for gem5 from O3, as not in minorCPU
    actions:
      - name: filler
  - name: fetch
    attributes:
      ports: 1
    # need to add actions for gem5 from O3, as not in minorCPU
    actions:
      - name: filler
  - name: tlb
    attributes:
      technology: must_specify
      number_entries: must_specify
    actions:
      - name: read_access
      - name: write_access

  # Temporary fix for the fact that accelergy doesn't support
  # nested primitive estimations for ERT
  - name: fpu_unit
    attributes:
      technology: must_specify
      clockrate: must_specify
      datawidth: must_specify
      exponent: 8
      mantissa: 24
    actions:
      - name: fp_instruction
              
