// Seed: 3580209754
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3
);
  assign id_0 = -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_5 = 32'd47
) (
    output wor  id_0,
    input  tri  id_1,
    input  tri1 _id_2,
    output tri0 id_3
);
  logic _id_5;
  ;
  wire [id_2 : id_2] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic [id_5 : id_2  +  -1] id_8;
  assign id_8[1] = id_8;
  integer id_9;
  tri [-1 : 1  &  1] id_10;
  assign id_10 = (-1);
  logic id_11;
  assign id_11 = "";
endmodule
