
*** Running vivado
    with args -log lab6_block_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab6_block_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lab6_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Lab-6-Final-Project/vivado-library-hotfix-PmodOLED_RGB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top lab6_block_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/lab6_block_PmodOLED_0_0.dcp' for cell 'lab6_block_i/PmodOLED_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/lab6_block_PmodRTCC_0_0.dcp' for cell 'lab6_block_i/PmodRTCC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_processing_system7_0_0/lab6_block_processing_system7_0_0.dcp' for cell 'lab6_block_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_rst_ps7_0_100M_0/lab6_block_rst_ps7_0_100M_0.dcp' for cell 'lab6_block_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_xbar_0/lab6_block_xbar_0.dcp' for cell 'lab6_block_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_auto_pc_0/lab6_block_auto_pc_0.dcp' for cell 'lab6_block_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_processing_system7_0_0/lab6_block_processing_system7_0_0.xdc] for cell 'lab6_block_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_processing_system7_0_0/lab6_block_processing_system7_0_0.xdc] for cell 'lab6_block_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_rst_ps7_0_100M_0/lab6_block_rst_ps7_0_100M_0_board.xdc] for cell 'lab6_block_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_rst_ps7_0_100M_0/lab6_block_rst_ps7_0_100M_0_board.xdc] for cell 'lab6_block_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_rst_ps7_0_100M_0/lab6_block_rst_ps7_0_100M_0.xdc] for cell 'lab6_block_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_rst_ps7_0_100M_0/lab6_block_rst_ps7_0_100M_0.xdc] for cell 'lab6_block_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_pmod_bridge_0_0/PmodOLED_pmod_bridge_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_gpio_0_0/PmodOLED_axi_gpio_0_0.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_gpio_0/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/lab6_block_PmodOLED_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/lab6_block_PmodOLED_0_0_board.xdc] for cell 'lab6_block_i/PmodOLED_0/inst'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/src/PmodRTCC_axi_iic_0_0/PmodRTCC_axi_iic_0_0_board.xdc] for cell 'lab6_block_i/PmodRTCC_0/inst/axi_iic_0/U0'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/src/PmodRTCC_axi_iic_0_0/PmodRTCC_axi_iic_0_0_board.xdc] for cell 'lab6_block_i/PmodRTCC_0/inst/axi_iic_0/U0'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/src/PmodRTCC_pmod_bridge_0_0/PmodRTCC_pmod_bridge_0_0_board.xdc] for cell 'lab6_block_i/PmodRTCC_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/src/PmodRTCC_pmod_bridge_0_0/PmodRTCC_pmod_bridge_0_0_board.xdc] for cell 'lab6_block_i/PmodRTCC_0/inst/pmod_bridge_0/inst'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/lab6_block_PmodRTCC_0_0_board.xdc] for cell 'lab6_block_i/PmodRTCC_0/inst'
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodRTCC_0_0/lab6_block_PmodRTCC_0_0_board.xdc] for cell 'lab6_block_i/PmodRTCC_0/inst'
Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2091.684 ; gain = 520.594 ; free physical = 8456 ; free virtual = 26647
Finished Parsing XDC File [/home/user/Lab-6-Final-Project/Lab-6/Lab-6.srcs/sources_1/bd/lab6_block/ip/lab6_block_PmodOLED_0_0/src/PmodOLED_axi_quad_spi_0_0/PmodOLED_axi_quad_spi_0_0_clocks.xdc] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/usr/local/xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

25 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2203.738 ; gain = 977.746 ; free physical = 8455 ; free virtual = 26647
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:01 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8450 ; free virtual = 26641

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 58b50e8c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8449 ; free virtual = 26640

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bad8ab47

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8451 ; free virtual = 26642
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11df567ba

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8451 ; free virtual = 26642
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 66 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ef4581bd

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8451 ; free virtual = 26642
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 302 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ef4581bd

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8451 ; free virtual = 26643
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14576149c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26643
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14576149c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26643
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26643
Ending Logic Optimization Task | Checksum: 14576149c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26643

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14576149c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26643

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14576149c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26643
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2203.738 ; gain = 0.000 ; free physical = 8445 ; free virtual = 26636
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/lab6_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab6_block_wrapper_drc_opted.rpt -pb lab6_block_wrapper_drc_opted.pb -rpx lab6_block_wrapper_drc_opted.rpx
Command: report_drc -file lab6_block_wrapper_drc_opted.rpt -pb lab6_block_wrapper_drc_opted.pb -rpx lab6_block_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/lab6_block_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8439 ; free virtual = 26630
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9375d668

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8439 ; free virtual = 26630
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8439 ; free virtual = 26630

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f00348ba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8440 ; free virtual = 26631

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18cd23845

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8432 ; free virtual = 26623

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18cd23845

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8432 ; free virtual = 26623
Phase 1 Placer Initialization | Checksum: 18cd23845

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2211.742 ; gain = 0.000 ; free physical = 8432 ; free virtual = 26623

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13549674c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2250.785 ; gain = 39.043 ; free physical = 8422 ; free virtual = 26613

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8422 ; free virtual = 26613

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14b126d46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8422 ; free virtual = 26613
Phase 2 Global Placement | Checksum: 1ad40b15e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8422 ; free virtual = 26613

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad40b15e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8422 ; free virtual = 26613

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e0467791

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8422 ; free virtual = 26613

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c172caa6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8422 ; free virtual = 26613

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fdce5d86

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8422 ; free virtual = 26613

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12595d704

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8421 ; free virtual = 26612

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d3996b22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8421 ; free virtual = 26612

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d3996b22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8421 ; free virtual = 26612
Phase 3 Detail Placement | Checksum: d3996b22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8421 ; free virtual = 26612

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1796bb280

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1796bb280

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.811. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2252e1c7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615
Phase 4.1 Post Commit Optimization | Checksum: 2252e1c7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2252e1c7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2252e1c7c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14e6a26b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14e6a26b3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8424 ; free virtual = 26615
Ending Placer Task | Checksum: 531023ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8427 ; free virtual = 26618
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.801 ; gain = 71.059 ; free physical = 8427 ; free virtual = 26618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8421 ; free virtual = 26612
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/lab6_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab6_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8407 ; free virtual = 26598
INFO: [runtcl-4] Executing : report_utilization -file lab6_block_wrapper_utilization_placed.rpt -pb lab6_block_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8415 ; free virtual = 26606
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lab6_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8415 ; free virtual = 26606
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 42ea17ff ConstDB: 0 ShapeSum: 10260beb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 145b8c68a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8334 ; free virtual = 26525
Post Restoration Checksum: NetGraph: aee9ec34 NumContArr: 96ceda56 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 145b8c68a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8335 ; free virtual = 26526

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 145b8c68a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8306 ; free virtual = 26497

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 145b8c68a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8306 ; free virtual = 26497
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a242dc18

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8297 ; free virtual = 26488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.852  | TNS=0.000  | WHS=-0.193 | THS=-52.307|

Phase 2 Router Initialization | Checksum: 35f2f721

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8297 ; free virtual = 26489

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19449962a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8299 ; free virtual = 26490

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d90f9095

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.443  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2665093d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491
Phase 4 Rip-up And Reroute | Checksum: 2665093d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2665093d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2665093d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491
Phase 5 Delay and Skew Optimization | Checksum: 2665093d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b4054605

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.558  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b8ac8d0f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491
Phase 6 Post Hold Fix | Checksum: 2b8ac8d0f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.974099 %
  Global Horizontal Routing Utilization  = 1.42004 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28e422492

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8300 ; free virtual = 26491

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28e422492

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8299 ; free virtual = 26490

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2804dcd73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8299 ; free virtual = 26490

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.558  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2804dcd73

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8299 ; free virtual = 26490
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8330 ; free virtual = 26521

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8330 ; free virtual = 26521
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2282.801 ; gain = 0.000 ; free physical = 8327 ; free virtual = 26519
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/lab6_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab6_block_wrapper_drc_routed.rpt -pb lab6_block_wrapper_drc_routed.pb -rpx lab6_block_wrapper_drc_routed.rpx
Command: report_drc -file lab6_block_wrapper_drc_routed.rpt -pb lab6_block_wrapper_drc_routed.pb -rpx lab6_block_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/lab6_block_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab6_block_wrapper_methodology_drc_routed.rpt -pb lab6_block_wrapper_methodology_drc_routed.pb -rpx lab6_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab6_block_wrapper_methodology_drc_routed.rpt -pb lab6_block_wrapper_methodology_drc_routed.pb -rpx lab6_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/lab6_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab6_block_wrapper_power_routed.rpt -pb lab6_block_wrapper_power_summary_routed.pb -rpx lab6_block_wrapper_power_routed.rpx
Command: report_power -file lab6_block_wrapper_power_routed.rpt -pb lab6_block_wrapper_power_summary_routed.pb -rpx lab6_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab6_block_wrapper_route_status.rpt -pb lab6_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lab6_block_wrapper_timing_summary_routed.rpt -pb lab6_block_wrapper_timing_summary_routed.pb -rpx lab6_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab6_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab6_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lab6_block_wrapper_bus_skew_routed.rpt -pb lab6_block_wrapper_bus_skew_routed.pb -rpx lab6_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the lab6_block_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force lab6_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer ja_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin2_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin7_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin8_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab6_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/user/Lab-6-Final-Project/Lab-6/Lab-6.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May  4 14:34:29 2019. For additional details about this file, please refer to the WebTalk help file at /usr/local/xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2593.465 ; gain = 217.426 ; free physical = 8282 ; free virtual = 26473
INFO: [Common 17-206] Exiting Vivado at Sat May  4 14:34:29 2019...
