Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov  9 11:54:23 2024
| Host         : LAPTOP-AD39T5K7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV5640_TFT_wrapper_timing_summary_routed.rpt -pb OV5640_TFT_wrapper_timing_summary_routed.pb -rpx OV5640_TFT_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OV5640_TFT_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.693     -949.028                    135                52308        0.032        0.000                      0                52176        0.182        0.000                       0                 20701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
OV5640_TFT_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_OV5640_TFT_clk_wiz_0_0    {0.000 20.833}       41.667          24.000          
  clkfbout_OV5640_TFT_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
cam_pclk                             {0.000 6.944}        13.888          72.005          
clk_fpga_0                           {0.000 5.000}        10.000          100.000         
  mmcm_clk                           {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O           {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OV5640_TFT_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_OV5640_TFT_clk_wiz_0_0                                                                                                                                                     40.074        0.000                       0                     2  
  clkfbout_OV5640_TFT_clk_wiz_0_0                                                                                                                                                     48.408        0.000                       0                     3  
cam_pclk                                   8.010        0.000                      0                  433        0.108        0.000                      0                  433        6.444        0.000                       0                   210  
clk_fpga_0                               -10.693     -949.028                    135                46434        0.032        0.000                      0                46434        2.500        0.000                       0                 17983  
  mmcm_clk                                                                                                                                                                             0.182        0.000                       0                     3  
    axi_dynclk_0_PXL_CLK_O                 2.735        0.000                      0                 4733        0.116        0.000                      0                 4733        3.146        0.000                       0                  2497  
  mmcm_fbclk_out                                                                                                                                                                       8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0              cam_pclk                      8.861        0.000                      0                   11                                                                        
cam_pclk                clk_fpga_0                   12.732        0.000                      0                   11                                                                        
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    8.232        0.000                      0                   45                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        8.655        0.000                      0                   65                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.971        0.000                      0                  576        0.754        0.000                      0                  576  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OV5640_TFT_i/clk_wiz_0/inst/clk_in1
  To Clock:  OV5640_TFT_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OV5640_TFT_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV5640_TFT_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OV5640_TFT_clk_wiz_0_0
  To Clock:  clk_out1_OV5640_TFT_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OV5640_TFT_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.667      40.074     BUFGCTRL_X0Y17   OV5640_TFT_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OV5640_TFT_clk_wiz_0_0
  To Clock:  clkfbout_OV5640_TFT_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OV5640_TFT_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y18   OV5640_TFT_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  OV5640_TFT_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.694ns (12.982%)  route 4.652ns (87.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 18.278 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          2.211    10.098    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X2Y29         RAMB18E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.263    18.278    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y29         RAMB18E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.342    18.619    
                         clock uncertainty           -0.035    18.584    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    18.108    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         18.108    
                         arrival time                         -10.098    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.694ns (13.684%)  route 4.378ns (86.316%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 18.284 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.937     9.823    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y13         RAMB36E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.269    18.284    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.342    18.625    
                         clock uncertainty           -0.035    18.590    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    18.114    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         18.114    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.694ns (13.708%)  route 4.369ns (86.292%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 18.278 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.928     9.814    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X2Y29         RAMB18E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.263    18.278    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y29         RAMB18E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.342    18.619    
                         clock uncertainty           -0.035    18.584    
    RAMB18_X2Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.197    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.694ns (14.108%)  route 4.225ns (85.892%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 18.284 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.784     9.671    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y13         RAMB36E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.269    18.284    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.342    18.625    
                         clock uncertainty           -0.035    18.590    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.476    18.114    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         18.114    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.694ns (14.102%)  route 4.227ns (85.898%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 18.284 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.786     9.673    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X2Y13         RAMB36E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.269    18.284    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y13         RAMB36E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.342    18.625    
                         clock uncertainty           -0.035    18.590    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.203    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         18.203    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.694ns (16.551%)  route 3.499ns (83.449%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 18.245 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.058     8.945    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.230    18.245    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.342    18.587    
                         clock uncertainty           -0.035    18.551    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.168    18.383    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.694ns (16.551%)  route 3.499ns (83.449%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 18.245 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.058     8.945    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.230    18.245    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.342    18.587    
                         clock uncertainty           -0.035    18.551    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.168    18.383    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.694ns (16.551%)  route 3.499ns (83.449%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 18.245 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.058     8.945    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.230    18.245    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.342    18.587    
                         clock uncertainty           -0.035    18.551    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.168    18.383    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.694ns (16.551%)  route 3.499ns (83.449%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 18.245 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.859     7.782    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.105     7.887 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=40, routed)          1.058     8.945    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.230    18.245    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X45Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.342    18.587    
                         clock uncertainty           -0.035    18.551    
    SLICE_X45Y66         FDRE (Setup_fdre_C_CE)      -0.168    18.383    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.497ns (35.485%)  route 2.722ns (64.515%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 18.236 - 13.888 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.373 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.379     4.752    OV5640_TFT_i/OV5640_Data_0/inst/PCLK
    SLICE_X48Y67         FDRE                                         r  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.379     5.131 f  OV5640_TFT_i/OV5640_Data_0/inst/r_Href_reg/Q
                         net (fo=3, routed)           0.934     6.065    OV5640_TFT_i/OV5640_Data_0/inst/r_Href
    SLICE_X46Y69         LUT3 (Prop_lut3_I0_O)        0.105     6.170 r  OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce__0/O
                         net (fo=59, routed)          0.647     6.817    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/vid_io_in_ce
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.105     6.922 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           1.140     8.062    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X51Y63         LUT5 (Prop_lut5_I3_O)        0.105     8.167 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/count_value_i[3]_i_2__0/O
                         net (fo=1, routed)           0.000     8.167    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_0[0]
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.607 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.607    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__0_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.705 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.705    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.970 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.970    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0_n_6
    SLICE_X51Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    Y18                                               0.000    13.888 r  cam_pclk (IN)
                         net (fo=0)                   0.000    13.888    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         1.349    15.237 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.938    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.015 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.221    18.236    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X51Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.258    18.494    
                         clock uncertainty           -0.035    18.458    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)        0.059    18.517    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         18.517    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  9.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.386%)  route 0.275ns (59.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.552     1.503    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][1]/Q
                         net (fo=2, routed)           0.275     1.919    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[3][1]
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.964 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.964    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[0]
    SLICE_X52Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.817     2.016    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X52Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.253     1.764    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.092     1.856    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.967%)  route 0.330ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.551     1.502    OV5640_TFT_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X47Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[21]/Q
                         net (fo=1, routed)           0.330     1.973    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB18_X2Y29         RAMB18E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.851     2.050    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y29         RAMB18E1                                     r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.482     1.568    
    RAMB18_X2Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.864    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.862%)  route 0.281ns (60.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.552     1.503    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][4]/Q
                         net (fo=5, routed)           0.281     1.925    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[3][4]
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.970 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.970    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[1]
    SLICE_X52Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.817     2.016    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X52Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.253     1.764    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.092     1.856    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.550     1.501    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.698    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.817     2.016    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.075     1.576    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.553     1.504    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.701    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X47Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.819     2.018    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.075     1.579    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.549     1.500    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.697    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X51Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.815     2.014    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.075     1.575    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.553     1.504    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     1.701    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X49Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.820     2.019    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.075     1.579    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.552     1.503    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.058     1.702    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.819     2.018    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.076     1.579    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.550     1.501    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.058     1.700    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X48Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.817     2.016    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.076     1.577    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.952 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.553     1.504    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058     1.703    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X48Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    Y18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.170    cam_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.199 r  cam_pclk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.820     2.019    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.076     1.580    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         13.888      11.718     RAMB36_X2Y13   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.888      11.718     RAMB18_X2Y29   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.888      12.296     BUFGCTRL_X0Y0  cam_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X48Y65   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X48Y68   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X48Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X51Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X53Y64   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X48Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X47Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X56Y68   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X56Y68   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X56Y68   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X56Y68   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X56Y68   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X57Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X57Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X53Y64   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X53Y64   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X53Y64   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X47Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X47Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X47Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X47Y66   OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X43Y73   OV5640_TFT_i/OV5640_Data_0/inst/FrameCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X43Y73   OV5640_TFT_i/OV5640_Data_0/inst/FrameCnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X43Y73   OV5640_TFT_i/OV5640_Data_0/inst/FrameCnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X43Y73   OV5640_TFT_i/OV5640_Data_0/inst/FrameCnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y67   OV5640_TFT_i/OV5640_Data_0/inst/r_DataPixel_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.944       6.444      SLICE_X37Y67   OV5640_TFT_i/OV5640_Data_0/inst/r_DataPixel_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          135  Failing Endpoints,  Worst Slack      -10.693ns,  Total Violation     -949.028ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.693ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.536ns  (logic 13.013ns (63.366%)  route 7.523ns (36.634%))
  Logic Levels:           70  (CARRY4=60 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 12.259 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.770 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.770    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.868 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.868    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    23.049 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    23.049    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[20]
    SLICE_X57Y80         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.276    12.259    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y80         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.192    12.451    
                         clock uncertainty           -0.154    12.297    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)        0.059    12.356    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                         -23.049    
  -------------------------------------------------------------------
                         slack                                -10.693    

Slack (VIOLATED) :        -10.680ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.522ns  (logic 12.999ns (63.341%)  route 7.523ns (36.659%))
  Logic Levels:           69  (CARRY4=59 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 12.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.770 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.770    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    23.035 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    23.035    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[17]
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.275    12.258    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.192    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)        0.059    12.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -23.035    
  -------------------------------------------------------------------
                         slack                                -10.680    

Slack (VIOLATED) :        -10.675ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.517ns  (logic 12.994ns (63.332%)  route 7.523ns (36.668%))
  Logic Levels:           69  (CARRY4=59 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 12.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.770 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.770    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    23.030 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    23.030    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[19]
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.275    12.258    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.192    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)        0.059    12.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                -10.675    

Slack (VIOLATED) :        -10.615ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.457ns  (logic 12.934ns (63.225%)  route 7.523ns (36.775%))
  Logic Levels:           69  (CARRY4=59 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 12.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.770 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.770    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    22.970 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    22.970    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[18]
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.275    12.258    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.192    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)        0.059    12.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -22.970    
  -------------------------------------------------------------------
                         slack                                -10.615    

Slack (VIOLATED) :        -10.596ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.438ns  (logic 12.915ns (63.190%)  route 7.523ns (36.810%))
  Logic Levels:           69  (CARRY4=59 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 12.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.770 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.770    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    22.951 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.951    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.275    12.258    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y79         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.192    12.450    
                         clock uncertainty           -0.154    12.296    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)        0.059    12.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -22.951    
  -------------------------------------------------------------------
                         slack                                -10.596    

Slack (VIOLATED) :        -10.584ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.424ns  (logic 12.901ns (63.165%)  route 7.523ns (36.835%))
  Logic Levels:           68  (CARRY4=58 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 12.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.937 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    22.937    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X57Y78         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.273    12.256    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y78         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.192    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.059    12.353    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                -10.584    

Slack (VIOLATED) :        -10.579ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.419ns  (logic 12.896ns (63.156%)  route 7.523ns (36.844%))
  Logic Levels:           68  (CARRY4=58 LUT1=4 LUT2=3 LUT3=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 12.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.434     2.513    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y64         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.379     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.297     3.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.105     3.294 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.252     3.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.025 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.025    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.123 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.123    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.221 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.221    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.319 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.319    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.417 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.417    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.597 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.811     5.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.249     5.658 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000     5.658    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.115 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.115    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.213 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.213    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.311 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.507 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.507    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.687 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.944     7.631    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X52Y65         LUT3 (Prop_lut3_I1_O)        0.249     7.880 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     7.880    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.320 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.320    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.418 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.418    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.614 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.614    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.712    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.892 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.652     9.544    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X50Y67         LUT3 (Prop_lut3_I1_O)        0.249     9.793 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.793    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    10.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.516 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.516    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.616 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.616    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.794 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190    10.984    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X50Y72         LUT1 (Prop_lut1_I0_O)        0.238    11.222 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.496    11.718    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X51Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.198 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.198    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.770 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.406    13.176    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X52Y72         LUT1 (Prop_lut1_I0_O)        0.249    13.425 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.373    13.798    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.278 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.278    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.376    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.474 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.474    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.670 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    14.850 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.858    15.708    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.249    15.957 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    15.957    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X54Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    16.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.480 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.480    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.680 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.680    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.788    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X54Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.966 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.719    17.685    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.238    17.923 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    17.923    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.380 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.380    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.478 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.478    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.576 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.576    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.674 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    18.682    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.780 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.780    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.960 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.745    19.705    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X55Y73         LUT2 (Prop_lut2_I0_O)        0.249    19.954 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.954    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.411    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    20.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.615 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.615    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.713 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.713    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.811 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.991 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.171    21.162    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X55Y78         LUT1 (Prop_lut1_I0_O)        0.249    21.411 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.585    21.996    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    22.476 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.476    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.574 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.574    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.672 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    22.932 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    22.932    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[15]
    SLICE_X57Y78         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.273    12.256    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X57Y78         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.192    12.448    
                         clock uncertainty           -0.154    12.294    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.059    12.353    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                         -22.932    
  -------------------------------------------------------------------
                         slack                                -10.579    

Slack (VIOLATED) :        -10.570ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.468ns  (logic 13.198ns (64.482%)  route 7.270ns (35.518%))
  Logic Levels:           70  (CARRY4=60 LUT1=6 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.380     2.459    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y81         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.433     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.255     3.147    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105     3.252 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__13/O
                         net (fo=1, routed)           0.415     3.667    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X43Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.147 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.147    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.245 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.343 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.343    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.441 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.441    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.539 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.539    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.719 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.159     4.878    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.249     5.127 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__14/O
                         net (fo=1, routed)           0.550     5.678    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.172 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.172    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.272 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.272    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.372 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.372    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.472 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.472    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.750 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.553     7.303    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.238     7.541 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__15/O
                         net (fo=1, routed)           0.143     7.684    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.164 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.164    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.262 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.262    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.360 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.360    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.458 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.458    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.556 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.556    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.736 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.763     9.499    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X44Y81         LUT3 (Prop_lut3_I1_O)        0.249     9.748 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.748    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.188 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.286 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.286    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.384 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.384    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.482 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.482    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.760 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.693    11.453    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.249    11.702 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    11.702    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.159 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.159    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.257 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.257    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.355 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.453 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.453    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.551 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.551    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.731 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.460    13.191    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.249    13.440 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__18/O
                         net (fo=1, routed)           0.269    13.709    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X40Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.189 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.287 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.287    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.385 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.385    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.483 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.483    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.581 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.581    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.772 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.300    15.072    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.249    15.321 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__19/O
                         net (fo=1, routed)           0.254    15.575    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X41Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    16.055 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.055    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.153 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.153    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.251 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.251    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.349 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.349    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.447 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.447    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.638 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.763    17.401    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.249    17.650 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    17.650    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    18.090 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.090    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.188 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.188    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.286 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.286    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.384 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.384    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.482 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.482    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    18.673 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.298    18.971    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.249    19.220 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__21/O
                         net (fo=1, routed)           0.606    19.826    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    20.306 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.306    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.404 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.404    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.502 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.502    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.600 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.600    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.698 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.698    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    20.889 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.788    21.677    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X42Y89         LUT3 (Prop_lut3_I1_O)        0.249    21.926 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    21.926    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    22.349 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.349    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.449 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.449    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.549 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.549    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.649 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.649    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.749 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.749    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.927 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.927    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[20]
    SLICE_X42Y94         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.235    12.218    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y94         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.192    12.410    
                         clock uncertainty           -0.154    12.256    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.101    12.357    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -22.927    
  -------------------------------------------------------------------
                         slack                                -10.570    

Slack (VIOLATED) :        -10.554ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.452ns  (logic 13.182ns (64.454%)  route 7.270ns (35.546%))
  Logic Levels:           69  (CARRY4=59 LUT1=6 LUT2=1 LUT3=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.380     2.459    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y81         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.433     2.892 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.255     3.147    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.105     3.252 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__13/O
                         net (fo=1, routed)           0.415     3.667    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X43Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.147 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.147    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.245 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.245    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.343 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.343    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.441 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.441    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.539 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.539    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.719 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.159     4.878    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y82         LUT1 (Prop_lut1_I0_O)        0.249     5.127 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__14/O
                         net (fo=1, routed)           0.550     5.678    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X42Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.172 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.172    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.272 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.272    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.372 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.372    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.472 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.472    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.572    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.750 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.553     7.303    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X40Y79         LUT1 (Prop_lut1_I0_O)        0.238     7.541 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__15/O
                         net (fo=1, routed)           0.143     7.684    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X41Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.164 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.164    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.262 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.262    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.360 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.360    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X41Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.458 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.458    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X41Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.556 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.556    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X41Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.736 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.763     9.499    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X44Y81         LUT3 (Prop_lut3_I1_O)        0.249     9.748 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000     9.748    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    10.188 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.188    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.286 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.286    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.384 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.384    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.482 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.482    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.580 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.580    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.760 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.693    11.453    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.249    11.702 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    11.702    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.159 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.159    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.257 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.257    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.355 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.453 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.453    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.551 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.551    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.731 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.460    13.191    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X41Y85         LUT1 (Prop_lut1_I0_O)        0.249    13.440 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__18/O
                         net (fo=1, routed)           0.269    13.709    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X40Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    14.189 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.189    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.287 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.287    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.385 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.385    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.483 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.483    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X40Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.581 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.581    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X40Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    14.772 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.300    15.072    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y87         LUT1 (Prop_lut1_I0_O)        0.249    15.321 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__19/O
                         net (fo=1, routed)           0.254    15.575    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X41Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    16.055 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.055    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.153 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.153    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.251 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.251    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X41Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.349 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.349    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.447 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.447    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    16.638 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.763    17.401    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X44Y89         LUT3 (Prop_lut3_I1_O)        0.249    17.650 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    17.650    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X44Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    18.090 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.090    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.188 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.188    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.286 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.286    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.384 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.384    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.482 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.482    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    18.673 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.298    18.971    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y94         LUT1 (Prop_lut1_I0_O)        0.249    19.220 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__21/O
                         net (fo=1, routed)           0.606    19.826    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X43Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    20.306 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.306    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.404 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.404    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.502 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.502    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.600 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.600    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.698 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.698    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    20.889 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=23, routed)          0.788    21.677    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X42Y89         LUT3 (Prop_lut3_I1_O)        0.249    21.926 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    21.926    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[0]
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    22.349 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.349    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.449 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.449    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.549 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.549    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.649 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.649    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    22.911 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    22.911    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[19]
    SLICE_X42Y93         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.235    12.218    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X42Y93         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.192    12.410    
                         clock uncertainty           -0.154    12.256    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)        0.101    12.357    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                -10.554    

Slack (VIOLATED) :        -10.551ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.443ns  (logic 13.323ns (65.172%)  route 7.120ns (34.828%))
  Logic Levels:           70  (CARRY4=60 LUT1=9 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 12.211 - 10.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.379     2.458    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X38Y69         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.433     2.891 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=22, routed)          0.383     3.274    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[20]
    SLICE_X39Y68         LUT1 (Prop_lut1_I0_O)        0.105     3.379 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.carrymux0_i_2__3/O
                         net (fo=1, routed)           0.143     3.522    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X38Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.016 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.016    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.116 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.116    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.216 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.216    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X38Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.316 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.316    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X38Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.416 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.416    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.594 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.190     4.784    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X38Y73         LUT1 (Prop_lut1_I0_O)        0.238     5.022 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__4/O
                         net (fo=1, routed)           0.529     5.551    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X39Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.031 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.031    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.129 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.129    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.227 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.227    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.325 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.325    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.423 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.423    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.603 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.259     6.862    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X37Y74         LUT1 (Prop_lut1_I0_O)        0.249     7.111 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__5/O
                         net (fo=1, routed)           0.606     7.717    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X37Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     8.197 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.197    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.295 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.295    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.393 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.491 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.491    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.589 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.589    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.769 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.280     9.049    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.249     9.298 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__6/O
                         net (fo=1, routed)           0.255     9.553    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X38Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    10.047 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    10.055    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.155 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.155    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.255 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.255    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.355 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.355    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.455 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.455    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    10.633 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.167    10.801    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.238    11.039 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__7/O
                         net (fo=1, routed)           0.626    11.665    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X40Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    12.145 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.145    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.243 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.243    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.341 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    12.349    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.447 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.447    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.545 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.545    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    12.725 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.598    13.323    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.249    13.572 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__8/O
                         net (fo=1, routed)           0.143    13.715    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X42Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    14.209 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.209    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.309 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.309    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.409 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.409    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.509 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    14.517    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.617 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.617    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.795 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.577    15.372    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X44Y73         LUT1 (Prop_lut1_I0_O)        0.238    15.610 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__9/O
                         net (fo=1, routed)           0.143    15.753    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X45Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    16.233 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.233    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.331 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.008    16.339    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.437 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.437    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.535 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.535    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.633 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.633    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    16.813 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.314    17.127    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X41Y78         LUT1 (Prop_lut1_I0_O)        0.249    17.376 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__10/O
                         net (fo=1, routed)           0.402    17.778    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X39Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    18.258 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.258    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.356 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.356    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.454 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.454    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.552 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.552    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.650 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.650    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.830 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.760    19.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][20]
    SLICE_X37Y75         LUT2 (Prop_lut2_I0_O)        0.249    19.839 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    19.839    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X37Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.296 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.296    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.394 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.394    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.492 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.492    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.590 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.590    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.688 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.688    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    20.868 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=22, routed)          0.183    21.051    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[20]
    SLICE_X37Y80         LUT1 (Prop_lut1_I0_O)        0.249    21.300 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_i_2__12/O
                         net (fo=1, routed)           0.529    21.829    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/b_or_not_b_0[0]
    SLICE_X36Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    22.323 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.323    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_3
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.423 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.423    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.523 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.523    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.623 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.623    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_15
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    22.723 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    22.723    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    22.901 r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.901    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[20]
    SLICE_X36Y81         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.228    12.211    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X36Y81         FDRE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.192    12.403    
                         clock uncertainty           -0.154    12.249    
    SLICE_X36Y81         FDRE (Setup_fdre_C_D)        0.101    12.350    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                         -22.901    
  -------------------------------------------------------------------
                         slack                                -10.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.837%)  route 0.179ns (46.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.615     0.951    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X98Y49         FDRE                                         r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.164     1.115 r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=7, routed)           0.179     1.294    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X99Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.339 r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.339    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__1_n_0
    SLICE_X99Y50         FDRE                                         r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.879     1.245    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X99Y50         FDRE                                         r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X99Y50         FDRE (Hold_fdre_C_D)         0.092     1.307    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.411%)  route 0.242ns (59.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.595     0.931    OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X16Y3          FDRE                                         r  OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1082]/Q
                         net (fo=1, routed)           0.242     1.336    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X1Y0          RAMB36E1                                     r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.903     1.269    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.005    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     1.301    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.586     0.922    OV5640_TFT_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y21         FDRE                                         r  OV5640_TFT_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  OV5640_TFT_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.055     1.118    OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X14Y21         RAMD32                                       r  OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.853     1.219    OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X14Y21         RAMD32                                       r  OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.284     0.934    
    SLICE_X14Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.588     0.924    OV5640_TFT_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y39         FDRE                                         r  OV5640_TFT_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  OV5640_TFT_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.055     1.120    OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X30Y39         RAMD32                                       r  OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.856     1.222    OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X30Y39         RAMD32                                       r  OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.286     0.937    
    SLICE_X30Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.552     0.888    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X51Y55         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.066     1.094    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X50Y55         RAMD32                                       r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.820     1.186    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X50Y55         RAMD32                                       r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.901    
    SLICE_X50Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.744%)  route 0.103ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.572     0.908    OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X64Y25         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]/Q
                         net (fo=1, routed)           0.103     1.152    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X66Y25         SRLC32E                                      r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.837     1.203    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y25         SRLC32E                                      r  OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.282     0.921    
    SLICE_X66Y25         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.743%)  route 0.112ns (44.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.559     0.895    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y48         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     1.147    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[35]
    SLICE_X50Y48         SRL16E                                       r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.826     1.192    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y48         SRL16E                                       r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.728%)  route 0.211ns (62.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.546     0.882    OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X53Y23         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[15]/Q
                         net (fo=2, routed)           0.211     1.221    OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[15]
    SLICE_X49Y22         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.816     1.182    OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X49Y22         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.012     1.159    OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.578     0.914    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X59Y52         FDRE                                         r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[9]/Q
                         net (fo=2, routed)           0.119     1.173    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1[11]
    SLICE_X58Y52         SRL16E                                       r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.848     1.214    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X58Y52         SRL16E                                       r  OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.287     0.927    
    SLICE_X58Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[5].start_address_vid_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.785%)  route 0.219ns (57.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.563     0.899    OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X46Y2          FDRE                                         r  OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE (Prop_fdre_C_Q)         0.164     1.063 r  OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[3]/Q
                         net (fo=2, routed)           0.219     1.282    OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[5].start_address_vid_reg[5][31]_1[3]
    SLICE_X50Y1          FDRE                                         r  OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[5].start_address_vid_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.826     1.192    OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X50Y1          FDRE                                         r  OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[5].start_address_vid_reg[5][3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.060     1.217    OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[5].start_address_vid_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y28     OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/static_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y28     OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/static_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y12     OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y10     OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y18     OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y33     OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_remap/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X2Y33     OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_remap/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X4Y28     OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/static_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X4Y28     OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/static_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38     OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk
  To Clock:  mmcm_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFMR/I             n/a            1.818         2.000       0.182      BUFMRCE_X1Y1     OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/I
Min Period  n/a     BUFR/I              n/a            1.470         2.000       0.530      BUFR_X1Y1        OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        2.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.839ns (11.533%)  route 6.436ns (88.467%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.393ns = ( 17.393 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.436    15.017    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X69Y40         LUT6 (Prop_lut6_I4_O)        0.235    15.252 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3/O
                         net (fo=1, routed)           0.000    15.252    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0
    SLICE_X69Y40         MUXF7 (Prop_muxf7_I1_O)      0.206    15.458 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1/O
                         net (fo=1, routed)           0.000    15.458    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0
    SLICE_X69Y40         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.750    17.393    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X69Y40         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                         clock pessimism              0.806    18.199    
                         clock uncertainty           -0.066    18.133    
    SLICE_X69Y40         FDRE (Setup_fdre_C_D)        0.060    18.193    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         18.193    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.633ns (8.684%)  route 6.656ns (91.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.395ns = ( 17.395 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.656    15.237    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X66Y44         LUT3 (Prop_lut3_I1_O)        0.235    15.472 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][30]_i_1/O
                         net (fo=1, routed)           0.000    15.472    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]_0
    SLICE_X66Y44         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.752    17.395    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X66Y44         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]/C
                         clock pessimism              0.806    18.201    
                         clock uncertainty           -0.066    18.135    
    SLICE_X66Y44         FDRE (Setup_fdre_C_D)        0.074    18.209    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][30]
  -------------------------------------------------------------------
                         required time                         18.209    
                         arrival time                         -15.472    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.815ns (11.212%)  route 6.454ns (88.788%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.392ns = ( 17.392 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.454    15.035    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.235    15.270 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0/O
                         net (fo=1, routed)           0.000    15.270    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3__0_n_0
    SLICE_X69Y39         MUXF7 (Prop_muxf7_I1_O)      0.182    15.452 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.452    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0
    SLICE_X69Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.749    17.392    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X69Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/C
                         clock pessimism              0.806    18.198    
                         clock uncertainty           -0.066    18.132    
    SLICE_X69Y39         FDRE (Setup_fdre_C_D)        0.060    18.192    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                         18.192    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.811ns (11.164%)  route 6.453ns (88.836%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 17.394 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.453    15.034    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X66Y41         LUT6 (Prop_lut6_I4_O)        0.235    15.269 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0/O
                         net (fo=1, routed)           0.000    15.269    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_3__0_n_0
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I1_O)      0.178    15.447 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_i_1__0/O
                         net (fo=1, routed)           0.000    15.447    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0
    SLICE_X66Y41         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.751    17.394    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X66Y41         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]/C
                         clock pessimism              0.806    18.200    
                         clock uncertainty           -0.066    18.134    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.104    18.238    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]
  -------------------------------------------------------------------
                         required time                         18.238    
                         arrival time                         -15.447    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 0.633ns (8.894%)  route 6.484ns (91.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 17.394 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 f  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.484    15.065    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X71Y45         LUT2 (Prop_lut2_I0_O)        0.235    15.300 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][15]_i_1/O
                         net (fo=1, routed)           0.000    15.300    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]_0
    SLICE_X71Y45         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.751    17.394    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X71Y45         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]/C
                         clock pessimism              0.806    18.200    
                         clock uncertainty           -0.066    18.134    
    SLICE_X71Y45         FDRE (Setup_fdre_C_D)        0.033    18.167    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][15]
  -------------------------------------------------------------------
                         required time                         18.167    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.633ns (8.899%)  route 6.480ns (91.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 17.394 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.480    15.061    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X71Y45         LUT3 (Prop_lut3_I1_O)        0.235    15.296 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][15]_i_1/O
                         net (fo=1, routed)           0.000    15.296    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]_0
    SLICE_X71Y45         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.751    17.394    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X71Y45         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]/C
                         clock pessimism              0.806    18.200    
                         clock uncertainty           -0.066    18.134    
    SLICE_X71Y45         FDRE (Setup_fdre_C_D)        0.032    18.166    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][15]
  -------------------------------------------------------------------
                         required time                         18.166    
                         arrival time                         -15.296    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.832ns (11.659%)  route 6.304ns (88.341%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.392ns = ( 17.392 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.304    14.885    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X69Y39         LUT6 (Prop_lut6_I4_O)        0.235    15.120 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0/O
                         net (fo=1, routed)           0.000    15.120    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_2__0_n_0
    SLICE_X69Y39         MUXF7 (Prop_muxf7_I0_O)      0.199    15.319 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.319    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0
    SLICE_X69Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.749    17.392    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X69Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]/C
                         clock pessimism              0.806    18.198    
                         clock uncertainty           -0.066    18.132    
    SLICE_X69Y39         FDRE (Setup_fdre_C_D)        0.060    18.192    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]
  -------------------------------------------------------------------
                         required time                         18.192    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 0.834ns (11.666%)  route 6.315ns (88.334%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 17.394 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.315    14.896    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X66Y41         LUT6 (Prop_lut6_I4_O)        0.235    15.131 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0/O
                         net (fo=1, routed)           0.000    15.131    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2__0_n_0
    SLICE_X66Y41         MUXF7 (Prop_muxf7_I0_O)      0.201    15.332 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1__0/O
                         net (fo=1, routed)           0.000    15.332    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0
    SLICE_X66Y41         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.751    17.394    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X66Y41         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/C
                         clock pessimism              0.806    18.200    
                         clock uncertainty           -0.066    18.134    
    SLICE_X66Y41         FDRE (Setup_fdre_C_D)        0.104    18.238    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]
  -------------------------------------------------------------------
                         required time                         18.238    
                         arrival time                         -15.332    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 0.633ns (8.992%)  route 6.406ns (91.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.395ns = ( 17.395 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 f  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.406    14.987    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.235    15.222 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg[33][26]_i_1/O
                         net (fo=1, routed)           0.000    15.222    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]_0
    SLICE_X64Y42         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.752    17.395    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y42         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]/C
                         clock pessimism              0.806    18.201    
                         clock uncertainty           -0.066    18.135    
    SLICE_X64Y42         FDRE (Setup_fdre_C_D)        0.030    18.165    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[33].GEN_MUX_REG.data_out_reg_reg[33][26]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.839ns (12.006%)  route 6.149ns (87.994%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.394ns = ( 17.394 - 10.000 ) 
    Source Clock Delay      (SCD):    8.183ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.552     2.631    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.669     5.377    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.095     5.472 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.183     6.655    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.794     7.449 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.734     8.183    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y31         FDRE (Prop_fdre_C_Q)         0.398     8.581 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         6.149    14.730    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X67Y40         LUT6 (Prop_lut6_I4_O)        0.235    14.965 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0/O
                         net (fo=1, routed)           0.000    14.965    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3__0_n_0
    SLICE_X67Y40         MUXF7 (Prop_muxf7_I1_O)      0.206    15.171 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1__0/O
                         net (fo=1, routed)           0.000    15.171    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0
    SLICE_X67Y40         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.386    12.368    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.441 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    14.777    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.089    14.866 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           1.052    15.918    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.725    16.643 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.751    17.394    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X67Y40         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/C
                         clock pessimism              0.806    18.200    
                         clock uncertainty           -0.066    18.134    
    SLICE_X67Y40         FDRE (Setup_fdre_C_D)        0.060    18.194    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                  3.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.322     2.999    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y44         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     3.140 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]/Q
                         net (fo=2, routed)           0.064     3.203    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/intr_err[14]
    SLICE_X62Y44         LUT2 (Prop_lut2_I1_O)        0.045     3.248 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][14]_i_1/O
                         net (fo=1, routed)           0.000     3.248    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]_0
    SLICE_X62Y44         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.361     3.863    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X62Y44         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]/C
                         clock pessimism             -0.852     3.012    
    SLICE_X62Y44         FDRE (Hold_fdre_C_D)         0.121     3.133    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][14]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.862ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.321     2.998    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X59Y42         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.141     3.139 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[28]/Q
                         net (fo=2, routed)           0.064     3.202    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/intr_err[28]
    SLICE_X58Y42         LUT3 (Prop_lut3_I2_O)        0.045     3.247 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][28]_i_1/O
                         net (fo=1, routed)           0.000     3.247    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]_0
    SLICE_X58Y42         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.360     3.862    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y42         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]/C
                         clock pessimism             -0.852     3.010    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.121     3.132    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][28]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.318     2.995    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y15         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     3.136 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     3.191    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X57Y15         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.355     3.857    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y15         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.863     2.995    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.076     3.071    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.314     2.990    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X57Y19         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     3.132 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     3.187    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X57Y19         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.351     3.853    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X57Y19         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.863     2.990    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.075     3.066    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.853ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.314     2.990    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y19         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     3.132 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     3.187    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X59Y19         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.351     3.853    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y19         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.863     2.990    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.075     3.066    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.865ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.317     2.993    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X77Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDRE (Prop_fdre_C_Q)         0.141     3.135 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/Q
                         net (fo=1, routed)           0.055     3.190    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[22]
    SLICE_X77Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.356     3.858    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X77Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]/C
                         clock pessimism             -0.865     2.993    
    SLICE_X77Y39         FDRE (Hold_fdre_C_D)         0.075     3.068    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.282     2.959    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X93Y30         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y30         FDRE (Prop_fdre_C_Q)         0.141     3.100 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/Q
                         net (fo=1, routed)           0.055     3.155    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[35]
    SLICE_X93Y30         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.317     3.819    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X93Y30         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]/C
                         clock pessimism             -0.861     2.959    
    SLICE_X93Y30         FDRE (Hold_fdre_C_D)         0.075     3.034    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][35]
  -------------------------------------------------------------------
                         required time                         -3.034    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.852ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.313     2.990    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y20         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     3.131 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     3.186    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][11]
    SLICE_X55Y20         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.350     3.852    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y20         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.863     2.990    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.075     3.065    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.318     2.995    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y13         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     3.136 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     3.191    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X61Y13         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.356     3.858    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y13         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.864     2.994    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.075     3.069    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.597     0.933    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.935     1.918    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.033     1.951 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.456     2.407    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.270     2.677 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.318     2.995    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y14         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     3.136 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     3.191    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X61Y14         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.864     1.230    OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     2.527    OV5640_TFT_i/axi_dynclk_0/U0/lopt
    BUFMRCE_X1Y1         BUFMR (Prop_bufmr_I_O)       0.035     2.562 r  OV5640_TFT_i/axi_dynclk_0/U0/GenerateBUFMR.BUFMR_inst/O
                         net (fo=1, routed)           0.509     3.071    OV5640_TFT_i/axi_dynclk_0/U0/I
    BUFR_X1Y1            BUFR (Prop_bufr_I_O)         0.431     3.502 r  OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2498, routed)        0.356     3.858    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y14         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.864     2.994    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.075     3.069    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { OV5640_TFT_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y3   OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X3Y5   OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y40  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y44  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y44  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y43  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y44  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y42  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y44  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y42  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_clr_d_reg[28]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X86Y34  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X86Y34  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y31  OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X86Y34  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X86Y32  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X86Y34  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.861ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.940ns  (logic 0.398ns (42.327%)  route 0.542ns (57.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.542     0.940    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X47Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)       -0.199     9.801    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.924ns  (logic 0.398ns (43.095%)  route 0.526ns (56.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.526     0.924    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)       -0.202     9.798    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.863ns  (logic 0.398ns (46.110%)  route 0.465ns (53.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.465     0.863    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X49Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)       -0.205     9.795    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.861ns  (logic 0.398ns (46.208%)  route 0.463ns (53.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.463     0.861    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)       -0.202     9.798    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             8.958ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.720%)  route 0.486ns (58.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.486     0.834    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X48Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)       -0.208     9.792    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  8.958    

Slack (MET) :             9.015ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.910ns  (logic 0.433ns (47.604%)  route 0.477ns (52.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.477     0.910    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X51Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y66         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  9.015    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.864%)  route 0.485ns (56.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.485     0.864    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X46Y67         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y67         FDRE (Setup_fdre_C_D)       -0.033     9.967    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.131ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.796ns  (logic 0.433ns (54.405%)  route 0.363ns (45.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.363     0.796    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X48Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y66         FDRE (Setup_fdre_C_D)       -0.073     9.927    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  9.131    

Slack (MET) :             9.133ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.792ns  (logic 0.433ns (54.678%)  route 0.359ns (45.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.792    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X48Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  9.133    

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.785ns  (logic 0.433ns (55.130%)  route 0.352ns (44.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.352     0.785    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.073     9.927    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  9.142    





---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        1.086ns  (logic 0.433ns (39.887%)  route 0.653ns (60.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.653     1.086    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X39Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X39Y68         FDRE (Setup_fdre_C_D)       -0.070    13.818    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.837ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.401%)  route 0.493ns (58.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.493     0.841    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X44Y68         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X44Y68         FDRE (Setup_fdre_C_D)       -0.210    13.678    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 12.837    

Slack (MET) :             12.901ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.790ns  (logic 0.348ns (44.032%)  route 0.442ns (55.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.790    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)       -0.197    13.691    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 12.901    

Slack (MET) :             12.931ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.755ns  (logic 0.398ns (52.724%)  route 0.357ns (47.276%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.357     0.755    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X43Y69         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)       -0.202    13.686    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 12.931    

Slack (MET) :             12.960ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.718ns  (logic 0.348ns (48.491%)  route 0.370ns (51.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.370     0.718    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X39Y67         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.210    13.678    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.678    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 12.960    

Slack (MET) :             12.979ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.697ns  (logic 0.348ns (49.932%)  route 0.349ns (50.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.349     0.697    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y65         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)       -0.212    13.676    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.676    
                         arrival time                          -0.697    
  -------------------------------------------------------------------
                         slack                                 12.979    

Slack (MET) :             12.994ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.861ns  (logic 0.379ns (44.003%)  route 0.482ns (55.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.482     0.861    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X46Y66         FDRE (Setup_fdre_C_D)       -0.033    13.855    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 12.994    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.715%)  route 0.469ns (55.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.469     0.848    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X38Y66         FDRE (Setup_fdre_C_D)       -0.033    13.855    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.011ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.846ns  (logic 0.379ns (44.820%)  route 0.467ns (55.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.467     0.846    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X38Y66         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X38Y66         FDRE (Setup_fdre_C_D)       -0.031    13.857    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                 13.011    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (MaxDelay Path 13.888ns)
  Data Path Delay:        0.781ns  (logic 0.379ns (48.543%)  route 0.402ns (51.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.888ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65                                      0.000     0.000 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.402     0.781    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X41Y64         FDRE                                         r  OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.888    13.888    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)       -0.075    13.813    OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.813    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                 13.032    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.232ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.689ns  (logic 0.433ns (25.631%)  route 1.256ns (74.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/C
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[28]/Q
                         net (fo=1, routed)           1.256     1.689    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[28]
    SLICE_X88Y32         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y32         FDRE (Setup_fdre_C_D)       -0.079     9.921    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.485ns  (logic 0.433ns (29.154%)  route 1.052ns (70.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)           1.052     1.485    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X88Y39         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y39         FDRE (Setup_fdre_C_D)       -0.073     9.927    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.468ns  (logic 0.379ns (25.816%)  route 1.089ns (74.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/Q
                         net (fo=1, routed)           1.089     1.468    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[27]
    SLICE_X90Y36         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y36         FDRE (Setup_fdre_C_D)       -0.029     9.971    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.352ns  (logic 0.379ns (28.037%)  route 0.973ns (71.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/C
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[30]/Q
                         net (fo=1, routed)           0.973     1.352    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[30]
    SLICE_X88Y37         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y37         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.631ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.294ns  (logic 0.379ns (29.299%)  route 0.915ns (70.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.915     1.294    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X83Y24         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y24         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  8.631    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.326ns  (logic 0.379ns (28.587%)  route 0.947ns (71.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X76Y41         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           0.947     1.326    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X86Y40         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y40         FDRE (Setup_fdre_C_D)       -0.027     9.973    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.251ns  (logic 0.379ns (30.286%)  route 0.872ns (69.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.872     1.251    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X85Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y31         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.243ns  (logic 0.379ns (30.500%)  route 0.864ns (69.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y42                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/C
    SLICE_X59Y42         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[29]/Q
                         net (fo=1, routed)           0.864     1.243    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[29]
    SLICE_X65Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)       -0.079     9.921    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          9.921    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.166ns  (logic 0.379ns (32.510%)  route 0.787ns (67.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           0.787     1.166    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X80Y24         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y24         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.379ns (31.514%)  route 0.824ns (68.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y34                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X75Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.824     1.203    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X90Y34         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y34         FDRE (Setup_fdre_C_D)       -0.033     9.967    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        8.655ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.655ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.275ns  (logic 0.379ns (29.719%)  route 0.896ns (70.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X97Y30         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.896     1.275    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X93Y30         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y30         FDRE (Setup_fdre_C_D)       -0.070     9.930    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                  8.655    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.126ns  (logic 0.379ns (33.671%)  route 0.747ns (66.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X97Y30         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.747     1.126    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[34]
    SLICE_X94Y31         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X94Y31         FDRE (Setup_fdre_C_D)       -0.037     9.963    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          9.963    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.379ns (37.241%)  route 0.639ns (62.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y40                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X88Y40         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.639     1.018    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X89Y40         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y40         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.273%)  route 0.638ns (62.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y34                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
    SLICE_X89Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           0.638     1.017    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[19]
    SLICE_X88Y35         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y35         FDRE (Setup_fdre_C_D)       -0.075     9.925    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.720%)  route 0.486ns (58.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X69Y44         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.486     0.834    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X68Y44         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y44         FDRE (Setup_fdre_C_D)       -0.212     9.788    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             8.971ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.956ns  (logic 0.379ns (39.624%)  route 0.577ns (60.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y30                                      0.000     0.000 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X97Y30         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.577     0.956    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[43]
    SLICE_X89Y30         FDRE                                         r  OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y30         FDRE (Setup_fdre_C_D)       -0.073     9.927    OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  8.971    

Slack (MET) :             8.975ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.615%)  route 0.469ns (57.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14                                      0.000     0.000 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.469     0.817    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y14         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y14         FDRE (Setup_fdre_C_D)       -0.208     9.792    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  8.975    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.809%)  route 0.465ns (57.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13                                      0.000     0.000 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.465     0.813    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X56Y13         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y13         FDRE (Setup_fdre_C_D)       -0.209     9.791    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.201%)  route 0.458ns (56.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13                                      0.000     0.000 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.458     0.806    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X57Y15         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.208     9.792    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  8.986    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.774ns  (logic 0.348ns (44.980%)  route 0.426ns (55.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17                                      0.000     0.000 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.426     0.774    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X59Y17         FDRE                                         r  OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)       -0.197     9.803    OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  9.029    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.484ns (8.730%)  route 5.060ns (91.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.410     4.304    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.105     4.409 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/u_video_fifo_i_1/O
                         net (fo=191, routed)         3.651     8.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_16
    SLICE_X92Y1          FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.364    12.346    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X92Y1          FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[11]/C
                         clock pessimism              0.097    12.443    
                         clock uncertainty           -0.154    12.289    
    SLICE_X92Y1          FDCE (Recov_fdce_C_CLR)     -0.258    12.031    OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.484ns (8.730%)  route 5.060ns (91.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.410     4.304    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.105     4.409 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/u_video_fifo_i_1/O
                         net (fo=191, routed)         3.651     8.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_16
    SLICE_X92Y1          FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.364    12.346    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X92Y1          FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[1]/C
                         clock pessimism              0.097    12.443    
                         clock uncertainty           -0.154    12.289    
    SLICE_X92Y1          FDCE (Recov_fdce_C_CLR)     -0.258    12.031    OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 0.484ns (8.730%)  route 5.060ns (91.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.346ns = ( 12.346 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.410     4.304    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n
    SLICE_X80Y61         LUT1 (Prop_lut1_I0_O)        0.105     4.409 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/u_video_fifo_i_1/O
                         net (fo=191, routed)         3.651     8.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_16
    SLICE_X92Y1          FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.364    12.346    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X92Y1          FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[9]/C
                         clock pessimism              0.097    12.443    
                         clock uncertainty           -0.154    12.289    
    SLICE_X92Y1          FDCE (Recov_fdce_C_CLR)     -0.258    12.031    OV5640_TFT_i/AXI_Frame_Difference_0/inst/fifo_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.484ns (9.194%)  route 4.780ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.612     7.779    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y57         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.236    12.219    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y57         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[10]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X35Y57         FDCE (Recov_fdce_C_CLR)     -0.331    11.842    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[10]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.484ns (9.194%)  route 4.780ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.612     7.779    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y57         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.236    12.219    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y57         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[11]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X35Y57         FDCE (Recov_fdce_C_CLR)     -0.331    11.842    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[11]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.484ns (9.194%)  route 4.780ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.612     7.779    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y57         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.236    12.219    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y57         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[8]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X35Y57         FDCE (Recov_fdce_C_CLR)     -0.331    11.842    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.484ns (9.194%)  route 4.780ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 12.219 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.612     7.779    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y57         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.236    12.219    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y57         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[9]/C
                         clock pessimism              0.109    12.327    
                         clock uncertainty           -0.154    12.173    
    SLICE_X35Y57         FDCE (Recov_fdce_C_CLR)     -0.331    11.842    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[9]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.484ns (9.388%)  route 4.671ns (90.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.503     7.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y58         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.235    12.218    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y58         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[12]/C
                         clock pessimism              0.109    12.326    
                         clock uncertainty           -0.154    12.172    
    SLICE_X35Y58         FDCE (Recov_fdce_C_CLR)     -0.331    11.841    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[12]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.484ns (9.388%)  route 4.671ns (90.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.503     7.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y58         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.235    12.218    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y58         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[13]/C
                         clock pessimism              0.109    12.326    
                         clock uncertainty           -0.154    12.172    
    SLICE_X35Y58         FDCE (Recov_fdce_C_CLR)     -0.331    11.841    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[13]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.484ns (9.388%)  route 4.671ns (90.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns = ( 12.218 - 10.000 ) 
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.436     2.515    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.379     2.894 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          1.168     4.062    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X67Y63         LUT1 (Prop_lut1_I0_O)        0.105     4.167 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/img_Y_r0[15]_i_2/O
                         net (fo=115, routed)         3.503     7.670    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/out_img_Y_reg[7]_1
    SLICE_X35Y58         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       1.235    12.218    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/clk
    SLICE_X35Y58         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[14]/C
                         clock pessimism              0.109    12.326    
                         clock uncertainty           -0.154    12.172    
    SLICE_X35Y58         FDCE (Recov_fdce_C_CLR)     -0.331    11.841    OV5640_TFT_i/AXI_Frame_Difference_0/inst/S0_RGB888_YCbCr444/img_Y_r0_reg[14]
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  4.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.739%)  route 0.711ns (79.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.587     1.639    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/FSM_sequential_state_c_i_2/O
                         net (fo=115, routed)         0.124     1.807    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_4
    SLICE_X49Y81         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.815     1.181    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X49Y81         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.653%)  route 0.715ns (79.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.587     1.639    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/FSM_sequential_state_c_i_2/O
                         net (fo=115, routed)         0.128     1.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_4
    SLICE_X48Y81         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.815     1.181    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X48Y81         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[2]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.653%)  route 0.715ns (79.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.587     1.639    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/FSM_sequential_state_c_i_2/O
                         net (fo=115, routed)         0.128     1.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_4
    SLICE_X48Y81         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.815     1.181    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X48Y81         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.653%)  route 0.715ns (79.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.587     1.639    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/FSM_sequential_state_c_i_2/O
                         net (fo=115, routed)         0.128     1.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_4
    SLICE_X48Y81         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.815     1.181    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X48Y81         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.186ns (20.653%)  route 0.715ns (79.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.587     1.639    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/FSM_sequential_state_c_i_2/O
                         net (fo=115, routed)         0.128     1.811    OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0_n_4
    SLICE_X48Y81         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.815     1.181    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X48Y81         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.054    OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/en_cnt_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.560%)  route 0.816ns (81.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.541     1.592    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.637 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/state[3]_i_2/O
                         net (fo=106, routed)         0.275     1.913    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0
    SLICE_X47Y87         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/en_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.820     1.186    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/clk
    SLICE_X47Y87         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/en_cnt_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/en_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/m_axis_tuser_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.662%)  route 0.811ns (81.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.573     1.625    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/m_axis_tdata[23]_i_2/O
                         net (fo=20, routed)          0.237     1.907    OV5640_TFT_i/AXI_Frame_Difference_0/inst/reset
    SLICE_X48Y69         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/m_axis_tuser_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.814     1.180    OV5640_TFT_i/AXI_Frame_Difference_0/inst/clk
    SLICE_X48Y69         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/m_axis_tuser_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    OV5640_TFT_i/AXI_Frame_Difference_0/inst/m_axis_tuser_reg
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.001%)  route 0.847ns (81.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.620     1.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.717 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt[0]_i_2__0/O
                         net (fo=106, routed)         0.227     1.944    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0
    SLICE_X49Y87         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.820     1.186    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/clk
    SLICE_X49Y87         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[16]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.001%)  route 0.847ns (81.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.620     1.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.717 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt[0]_i_2__0/O
                         net (fo=106, routed)         0.227     1.944    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0
    SLICE_X49Y87         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.820     1.186    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/clk
    SLICE_X49Y87         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.001%)  route 0.847ns (81.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.575     0.911    OV5640_TFT_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y84         FDRE                                         r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  OV5640_TFT_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.620     1.672    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n
    SLICE_X52Y87         LUT1 (Prop_lut1_I0_O)        0.045     1.717 f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt[0]_i_2__0/O
                         net (fo=106, routed)         0.227     1.944    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0
    SLICE_X49Y87         FDCE                                         f  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV5640_TFT_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  OV5640_TFT_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17985, routed)       0.820     1.186    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/clk
    SLICE_X49Y87         FDCE                                         r  OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.885    





