{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1707013593683 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1707013593684 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1707013593685 ""}
{ "Info" "" "" "2024.02.03.21:26:54 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.02.03.21:26:54 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1707013614108 ""}
{ "Info" "" "" "2024.02.03.21:26:54 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.02.03.21:26:54 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1707013614115 ""}
{ "Info" "Computer_System_generation.rpt" "" "2024.02.03.21:27:14 Info: Saving generation log to C:/intelFPGA_lite/computer_640_16bit_video/verilog/Computer_System" {  } {  } 0 0 "2024.02.03.21:27:14 Info: Saving generation log to C:/intelFPGA_lite/computer_640_16bit_video/verilog/Computer_System" 0 0 "Shell" 0 -1 1707013634829 ""}
{ "Info" "" "" "2024.02.03.21:27:14 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.02.03.21:27:14 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1707013634829 ""}
{ "Info" "" "" "2024.02.03.21:27:14 Info: qsys-generate C:\\intelFPGA_lite\\computer_640_16bit_video\\verilog\\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\computer_640_16bit_video\\verilog\\Computer_System\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2024.02.03.21:27:14 Info: qsys-generate C:\\intelFPGA_lite\\computer_640_16bit_video\\verilog\\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\intelFPGA_lite\\computer_640_16bit_video\\verilog\\Computer_System\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1707013634833 ""}
{ "Info" "Computer_System.qsys" "" "2024.02.03.21:27:14 Info: Loading verilog" {  } {  } 0 0 "2024.02.03.21:27:14 Info: Loading verilog" 0 0 "Shell" 0 -1 1707013634854 ""}
{ "Info" "" "" "2024.02.03.21:27:15 Info: Reading input file" {  } {  } 0 0 "2024.02.03.21:27:15 Info: Reading input file" 0 0 "Shell" 0 -1 1707013635448 ""}
{ "Info" "" "" "2024.02.03.21:27:15 Info: Adding ARM_A9_HPS \[altera_hps 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:15 Info: Adding ARM_A9_HPS \[altera_hps 23.1\]" 0 0 "Shell" 0 -1 1707013635459 ""}
{ "Info" "" "" "2024.02.03.21:27:15 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2024.02.03.21:27:15 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1707013635461 ""}
{ "Info" "" "" "2024.02.03.21:27:15 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 0 "2024.02.03.21:27:15 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 18.0\]" 0 0 "Shell" 0 -1 1707013635463 ""}
{ "Info" "" "" "2024.02.03.21:27:15 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2024.02.03.21:27:15 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1707013635463 ""}
{ "Info" "" "" "2024.02.03.21:27:15 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 0 "2024.02.03.21:27:15 Info: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1707013635464 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Parameterizing module Audio_Subsystem" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Parameterizing module Audio_Subsystem" 0 0 "Shell" 0 -1 1707013636770 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Adding Bus_master_audio \[altera_up_external_bus_to_avalon_bridge 18.0\]" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Adding Bus_master_audio \[altera_up_external_bus_to_avalon_bridge 18.0\]" 0 0 "Shell" 0 -1 1707013636771 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Parameterizing module Bus_master_audio" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Parameterizing module Bus_master_audio" 0 0 "Shell" 0 -1 1707013636771 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1707013636771 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1707013636771 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 18.0\]" 0 0 "Shell" 0 -1 1707013636772 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1707013636772 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" 0 0 "Shell" 0 -1 1707013636772 ""}
{ "Warning" "" "" "2024.02.03.21:27:16 Warning: SDRAM: Component type altera_avalon_new_sdram_controller is not in the library" {  } {  } 0 0 "2024.02.03.21:27:16 Warning: SDRAM: Component type altera_avalon_new_sdram_controller is not in the library" 0 0 "Shell" 0 -1 1707013636773 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1707013636773 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1707013636773 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1707013636773 ""}
{ "Info" "" "" "2024.02.03.21:27:16 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2024.02.03.21:27:16 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1707013636774 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1707013638131 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_beta \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_beta \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638131 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_beta" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_beta" 0 0 "Shell" 0 -1 1707013638132 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_clknew \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_clknew \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638132 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_clknew" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_clknew" 0 0 "Shell" 0 -1 1707013638132 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_reset \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_reset \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638132 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_reset" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_reset" 0 0 "Shell" 0 -1 1707013638132 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_rho \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_rho \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638133 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_rho" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_rho" 0 0 "Shell" 0 -1 1707013638133 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_sigma \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_sigma \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638133 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_sigma" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_sigma" 0 0 "Shell" 0 -1 1707013638133 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_x0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_x0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638133 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_x0" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_x0" 0 0 "Shell" 0 -1 1707013638134 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_xnew \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_xnew \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638134 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_xnew" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_xnew" 0 0 "Shell" 0 -1 1707013638134 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_y0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_y0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638134 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_y0" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_y0" 0 0 "Shell" 0 -1 1707013638134 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_ynew \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_ynew \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638135 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_ynew" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_ynew" 0 0 "Shell" 0 -1 1707013638135 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_z0 \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_z0 \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638135 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_z0" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_z0" 0 0 "Shell" 0 -1 1707013638135 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Adding my_pio_znew \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Adding my_pio_znew \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1707013638135 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing module my_pio_znew" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing module my_pio_znew" 0 0 "Shell" 0 -1 1707013638136 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Building connections" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Building connections" 0 0 "Shell" 0 -1 1707013638136 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1707013638137 ""}
{ "Info" "" "" "2024.02.03.21:27:18 Info: Validating" {  } {  } 0 0 "2024.02.03.21:27:18 Info: Validating" 0 0 "Shell" 0 -1 1707013638138 ""}
{ "Info" "" "" "2024.02.03.21:27:24 Info: Done reading input file" {  } {  } 0 0 "2024.02.03.21:27:24 Info: Done reading input file" 0 0 "Shell" 0 -1 1707013644839 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1707013651130 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1707013651130 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2024.02.03.21:27:31 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2024.02.03.21:27:31 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1707013651130 ""}
{ "Warning" "" "" "2024.02.03.21:27:31 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2024.02.03.21:27:31 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1707013651130 ""}
{ "Warning" "" "" "2024.02.03.21:27:31 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2024.02.03.21:27:31 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1707013651130 ""}
{ "Warning" "" "" "2024.02.03.21:27:31 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2024.02.03.21:27:31 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1707013651132 ""}
{ "Error" "" "" "2024.02.03.21:27:31 Error: Computer_System.SDRAM: Component altera_avalon_new_sdram_controller 18.1 not found or could not be instantiated" {  } {  } 0 0 "2024.02.03.21:27:31 Error: Computer_System.SDRAM: Component altera_avalon_new_sdram_controller 18.1 not found or could not be instantiated" 0 0 "Shell" 0 -1 1707013651132 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1707013651132 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Warning" "" "" "2024.02.03.21:27:31 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" {  } {  } 0 0 "2024.02.03.21:27:31 Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.my_pio_xnew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.my_pio_xnew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.my_pio_ynew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.my_pio_ynew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Info" "" "" "2024.02.03.21:27:31 Info: Computer_System.my_pio_znew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.02.03.21:27:31 Info: Computer_System.my_pio_znew: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1707013651133 ""}
{ "Warning" "" "" "2024.02.03.21:27:31 Warning: Computer_System.Onchip_SRAM: Onchip_SRAM.s1 must be connected to an Avalon-MM master" {  } {  } 0 0 "2024.02.03.21:27:31 Warning: Computer_System.Onchip_SRAM: Onchip_SRAM.s1 must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1707013651134 ""}
{ "Error" "" "" "2024.02.03.21:27:31 Error: Computer_System.SDRAM.s1: Data width must be of power of two and between 8 and 4096" {  } {  } 0 0 "2024.02.03.21:27:31 Error: Computer_System.SDRAM.s1: Data width must be of power of two and between 8 and 4096" 0 0 "Shell" 0 -1 1707013651135 ""}
{ "Info" "" "" "2024.02.03.21:27:32 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2024.02.03.21:27:32 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1707013652237 ""}
{ "Error" "" "" "2024.02.03.21:27:43 Error: null" {  } {  } 0 0 "2024.02.03.21:27:43 Error: null" 0 0 "Shell" 0 -1 1707013663185 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "Computer_System.BAK.qsys Computer_System.qsys " "Restoring file \"Computer_System.BAK.qsys\" to \"Computer_System.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1707013663277 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "Computer_System.qsys " "Error upgrading Platform Designer file \"Computer_System.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1707013663277 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "Computer_System.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"Computer_System.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1707013663277 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1707013667761 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 7 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707013667761 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb  3 21:27:47 2024 " "Processing ended: Sat Feb  3 21:27:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707013667761 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707013667761 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707013667761 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1707013667761 ""}
