### Verilog UART project
***With seperate test-bench for both reciever and transmitter end of uart*** <br/>
  Uart-Reciever file            => uart_rx.v <br/>
  Uart-Reciever test bench      => uart_rx_tb.v <br/>
  Uart-Transmitter file         => uart_rx.v <br/>
  Uart-Transmitter test bench   => uart_rx_tb.v <br/>
