{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691743051468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691743051472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 16:37:31 2023 " "Processing started: Fri Aug 11 16:37:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691743051472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743051472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds " "Command: quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743051472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691743051754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691743051754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_test " "Found entity 1: lvds_test" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx " "Found entity 1: lvds_tx" {  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx " "Found entity 1: lvds_rx" {  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_test_tb " "Found entity 1: lvds_test_tb" {  } { { "../testbench/lvds_test_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/rx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/rx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll " "Found entity 1: rx_pll" {  } { { "ip/rx_pll.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/data_repeat_align.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/data_repeat_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_repeat_align " "Found entity 1: data_repeat_align" {  } { { "../rtl/data_repeat_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_repeat_align.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/lvds_align.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_align " "Found entity 1: lvds_align" {  } { { "../rtl/lvds_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/data_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/data_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_recv " "Found entity 1: lvds_recv" {  } { { "../rtl/data_receive.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../rtl/decode.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/decode.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "../rtl/encode.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/encode.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_transmit_auto_align " "Found entity 1: data_transmit_auto_align" {  } { { "../rtl/data_transmit_auto_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_outclock lvds_test.v(43) " "Verilog HDL Implicit Net warning at lvds_test.v(43): created implicit net for \"rx_outclock\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_align_done lvds_test.v(56) " "Verilog HDL Implicit Net warning at lvds_test.v(56): created implicit net for \"clk_align_done\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_outclock lvds_test_tb.v(35) " "Verilog HDL Implicit Net warning at lvds_test_tb.v(35): created implicit net for \"rx_outclock\"" {  } { { "../testbench/lvds_test_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_test_tb.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datatx data_transmit_auto_align.v(112) " "Verilog HDL Implicit Net warning at data_transmit_auto_align.v(112): created implicit net for \"datatx\"" {  } { { "../rtl/data_transmit_auto_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_locked data_transmit_auto_align.v(123) " "Verilog HDL Implicit Net warning at data_transmit_auto_align.v(123): created implicit net for \"tx_locked\"" {  } { { "../rtl/data_transmit_auto_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lvds_test " "Elaborating entity \"lvds_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691743058528 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_out lvds_test.v(5) " "Output port \"clk_out\" at lvds_test.v(5) has no driver" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691743058529 "|lvds_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_transmit_auto_align data_transmit_auto_align:trans_inst " "Elaborating entity \"data_transmit_auto_align\" for hierarchy \"data_transmit_auto_align:trans_inst\"" {  } { { "../rtl/lvds_test.v" "trans_inst" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll data_transmit_auto_align:trans_inst\|rx_pll:rx_pll " "Elaborating entity \"rx_pll\" for hierarchy \"data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\"" {  } { { "../rtl/data_transmit_auto_align.v" "rx_pll" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component\"" {  } { { "ip/rx_pll.v" "altpll_component" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component\"" {  } { { "ip/rx_pll.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component " "Instantiated megafunction \"data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058642 ""}  } { { "ip/rx_pll.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/rx_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691743058642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/rx_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_pll_altpll1 " "Found entity 1: rx_pll_altpll1" {  } { { "db/rx_pll_altpll1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/rx_pll_altpll1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_pll_altpll1 data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll1:auto_generated " "Elaborating entity \"rx_pll_altpll1\" for hierarchy \"data_transmit_auto_align:trans_inst\|rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode data_transmit_auto_align:trans_inst\|encode:encoder " "Elaborating entity \"encode\" for hierarchy \"data_transmit_auto_align:trans_inst\|encode:encoder\"" {  } { { "../rtl/data_transmit_auto_align.v" "encoder" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins " "Elaborating entity \"lvds_tx\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\"" {  } { { "../rtl/data_transmit_auto_align.v" "ser_ins" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "ip/lvds_tx.v" "ALTLVDS_TX_component" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 600.0 Mbps " "Parameter \"data_rate\" = \"600.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 16667 " "Parameter \"inclock_period\" = \"16667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 1 " "Parameter \"outclock_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 600 " "Parameter \"output_data_rate\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058765 ""}  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691743058765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_tx_lvds_tx2.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_tx_lvds_tx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_lvds_tx2_lvds_tx_ddio_out " "Found entity 1: lvds_tx_lvds_tx2_lvds_tx_ddio_out" {  } { { "db/lvds_tx_lvds_tx2.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058805 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_tx_lvds_tx2_lvds_tx_cmpr " "Found entity 2: lvds_tx_lvds_tx2_lvds_tx_cmpr" {  } { { "db/lvds_tx_lvds_tx2.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058805 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_tx_lvds_tx2_lvds_tx_cmpr1 " "Found entity 3: lvds_tx_lvds_tx2_lvds_tx_cmpr1" {  } { { "db/lvds_tx_lvds_tx2.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058805 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_tx_lvds_tx2_lvds_tx_cntr " "Found entity 4: lvds_tx_lvds_tx2_lvds_tx_cntr" {  } { { "db/lvds_tx_lvds_tx2.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058805 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_tx_lvds_tx2_lvds_tx_shift_reg " "Found entity 5: lvds_tx_lvds_tx2_lvds_tx_shift_reg" {  } { { "db/lvds_tx_lvds_tx2.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058805 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_tx_lvds_tx2 " "Found entity 6: lvds_tx_lvds_tx2" {  } { { "db/lvds_tx_lvds_tx2.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx2 data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated " "Elaborating entity \"lvds_tx_lvds_tx2\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx2_lvds_tx_ddio_out data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out " "Elaborating entity \"lvds_tx_lvds_tx2_lvds_tx_ddio_out\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_ddio_out:ddio_out\"" {  } { { "db/lvds_tx_lvds_tx2.v" "ddio_out" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx2_lvds_tx_cmpr data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_cmpr:cmpr10 " "Elaborating entity \"lvds_tx_lvds_tx2_lvds_tx_cmpr\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_cmpr:cmpr10\"" {  } { { "db/lvds_tx_lvds_tx2.v" "cmpr10" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx2_lvds_tx_cntr data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2 " "Elaborating entity \"lvds_tx_lvds_tx2_lvds_tx_cntr\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2\"" {  } { { "db/lvds_tx_lvds_tx2.v" "cntr2" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx2_lvds_tx_cmpr1 data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2\|lvds_tx_lvds_tx2_lvds_tx_cmpr1:cmpr14 " "Elaborating entity \"lvds_tx_lvds_tx2_lvds_tx_cmpr1\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_cntr:cntr2\|lvds_tx_lvds_tx2_lvds_tx_cmpr1:cmpr14\"" {  } { { "db/lvds_tx_lvds_tx2.v" "cmpr14" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_lvds_tx2_lvds_tx_shift_reg data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12 " "Elaborating entity \"lvds_tx_lvds_tx2_lvds_tx_shift_reg\" for hierarchy \"data_transmit_auto_align:trans_inst\|lvds_tx:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|lvds_tx_lvds_tx2:auto_generated\|lvds_tx_lvds_tx2_lvds_tx_shift_reg:shift_reg12\"" {  } { { "db/lvds_tx_lvds_tx2.v" "shift_reg12" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_tx_lvds_tx2.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_recv lvds_recv:lvds_recv " "Elaborating entity \"lvds_recv\" for hierarchy \"lvds_recv:lvds_recv\"" {  } { { "../rtl/lvds_test.v" "lvds_recv" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx lvds_recv:lvds_recv\|lvds_rx:lvds_rx " "Elaborating entity \"lvds_rx\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\"" {  } { { "../rtl/data_receive.v" "lvds_rx" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "ip/lvds_rx.v" "ALTLVDS_RX_component" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 600.0 Mbps " "Parameter \"data_rate\" = \"600.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 16667 " "Parameter \"inclock_period\" = \"16667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 600 " "Parameter \"input_data_rate\" = \"600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvds_rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691743058889 ""}  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691743058889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_rx_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/lvds_rx_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in " "Found entity 1: lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058929 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvds_rx_lvds_rx1_lvds_rx_dffpipe " "Found entity 2: lvds_rx_lvds_rx1_lvds_rx_dffpipe" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058929 ""} { "Info" "ISGN_ENTITY_NAME" "3 lvds_rx_lvds_rx1_lvds_rx_cmpr " "Found entity 3: lvds_rx_lvds_rx1_lvds_rx_cmpr" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058929 ""} { "Info" "ISGN_ENTITY_NAME" "4 lvds_rx_lvds_rx1_lvds_rx_cntr " "Found entity 4: lvds_rx_lvds_rx1_lvds_rx_cntr" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058929 ""} { "Info" "ISGN_ENTITY_NAME" "5 lvds_rx_lvds_rx1_lvds_rx_mux " "Found entity 5: lvds_rx_lvds_rx1_lvds_rx_mux" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058929 ""} { "Info" "ISGN_ENTITY_NAME" "6 lvds_rx_lvds_rx1 " "Found entity 6: lvds_rx_lvds_rx1" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691743058929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743058929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1 lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated " "Elaborating entity \"lvds_rx_lvds_rx1\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_lvds_ddio_in:ddio_in\"" {  } { { "db/lvds_rx_lvds_rx1.v" "ddio_in" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_dffpipe lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_dffpipe\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_dffpipe:h_dffpipe\"" {  } { { "db/lvds_rx_lvds_rx1.v" "h_dffpipe" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_cntr lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_cntr\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\"" {  } { { "db/lvds_rx_lvds_rx1.v" "bitslip_cntr" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_cmpr lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9 " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_cmpr\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_cntr:bitslip_cntr\|lvds_rx_lvds_rx1_lvds_rx_cmpr:cmpr9\"" {  } { { "db/lvds_rx_lvds_rx1.v" "cmpr9" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_lvds_rx1_lvds_rx_mux lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a " "Elaborating entity \"lvds_rx_lvds_rx1_lvds_rx_mux\" for hierarchy \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_lvds_rx1_lvds_rx_mux:h_mux5a\"" {  } { { "db/lvds_rx_lvds_rx1.v" "h_mux5a" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode lvds_recv:lvds_recv\|decode:decoder " "Elaborating entity \"decode\" for hierarchy \"lvds_recv:lvds_recv\|decode:decoder\"" {  } { { "../rtl/data_receive.v" "decoder" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_align lvds_align:lvds_align " "Elaborating entity \"lvds_align\" for hierarchy \"lvds_align:lvds_align\"" {  } { { "../rtl/lvds_test.v" "lvds_align" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_repeat_align data_repeat_align:data_repeat_align " "Elaborating entity \"data_repeat_align\" for hierarchy \"data_repeat_align:data_repeat_align\"" {  } { { "../rtl/lvds_test.v" "data_repeat_align" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743058949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 data_repeat_align.v(36) " "Verilog HDL assignment warning at data_repeat_align.v(36): truncated value with size 10 to match size of target (1)" {  } { { "../rtl/data_repeat_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_repeat_align.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691743058950 "|lvds_test|data_repeat_align:data_repeat_align"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rx_out\[9\] " "Net \"rx_out\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/lvds_test.v" "rx_out\[9\]" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1691743058970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rx_out\[8\] " "Net \"rx_out\[8\]\" is missing source, defaulting to GND" {  } { { "../rtl/lvds_test.v" "rx_out\[8\]" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1691743058970 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1691743058970 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rx_out\[9\] " "Net \"rx_out\[9\]\" is missing source, defaulting to GND" {  } { { "../rtl/lvds_test.v" "rx_out\[9\]" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1691743058972 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rx_out\[8\] " "Net \"rx_out\[8\]\" is missing source, defaulting to GND" {  } { { "../rtl/lvds_test.v" "rx_out\[8\]" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1691743058972 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1691743058972 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1691743059263 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/data_transmit_auto_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 86 -1 0 } } { "../rtl/encode.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/encode.v" 28 -1 0 } } { "../rtl/data_transmit_auto_align.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_transmit_auto_align.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1691743059280 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1691743059280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691743059318 "|lvds_test|clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out_en VCC " "Pin \"clk_out_en\" is stuck at VCC" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691743059318 "|lvds_test|clk_out_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_in_en GND " "Pin \"clk_in_en\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691743059318 "|lvds_test|clk_in_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691743059318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691743059367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691743059621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 1 3 0 0 " "Adding 6 node(s), including 1 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691743059783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691743059783 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"lvds_recv:lvds_recv\|lvds_rx:lvds_rx\|altlvds_rx:ALTLVDS_RX_component\|lvds_rx_lvds_rx1:auto_generated\|lvds_rx_pll\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/lvds_rx_lvds_rx1.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/db/lvds_rx_lvds_rx1.v" 468 -1 0 } } { "altlvds_rx.tdf" "" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 95 0 0 } } { "../rtl/data_receive.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/data_receive.v" 27 0 0 } } { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 48 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1691743059954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691743059970 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691743059970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691743059970 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1691743059970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691743059970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691743059984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 16:37:39 2023 " "Processing ended: Fri Aug 11 16:37:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691743059984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691743059984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691743059984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691743059984 ""}
