VERILOG_SOURCES += $(SPINALROOT)/SdramCtrlTester.v
TOPLEVEL=SdramCtrlTester
MODULE=SdramCtrlTester

include ../common/Makefile.sim