// Seed: 2844940157
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri id_9,
    output tri1 id_10,
    output uwire id_11,
    output tri1 id_12
);
  wor  id_14 = id_6 - id_14;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    output supply0 id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5
    , id_13,
    output tri id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input wire id_10,
    input supply0 id_11
);
  wire id_14 = 1;
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_6, id_2, id_4, id_7, id_4, id_4, id_6, id_1, id_2, id_3
  );
  assign id_15 = id_11;
  assign id_6  = 1 & (id_5 == 1);
  wire id_16;
endmodule
